

================================================================
== Vitis HLS Report for 'conv1_Pipeline_OUT_ROW_COL'
================================================================
* Date:           Sat Nov  4 17:39:17 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   520244|   520244|  5.202 ms|  5.202 ms|  520244|  520244|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- OUT_ROW_COL  |   520242|   520242|        93|         51|         51|  10200|       yes|
        +---------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 51, depth = 94


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 94
* Pipeline : 1
  Pipeline-0 : II = 51, D = 94, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 74 
74 --> 75 
75 --> 76 
76 --> 77 
77 --> 78 
78 --> 79 
79 --> 80 
80 --> 81 
81 --> 82 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%col = alloca i32 1"   --->   Operation 96 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 97 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 98 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%o = alloca i32 1"   --->   Operation 99 'alloca' 'o' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%indvar_flatten226 = alloca i32 1"   --->   Operation 100 'alloca' 'indvar_flatten226' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 101 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 666, i64 23, i64 18446744073709551615"   --->   Operation 102 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten226"   --->   Operation 103 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 104 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %o"   --->   Operation 104 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 105 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 105 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 106 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %r"   --->   Operation 106 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 107 [1/1] (0.42ns)   --->   "%store_ln0 = store i8 0, i8 %col"   --->   Operation 107 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.2.8"   --->   Operation 108 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.51>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%r_4 = load i4 %r"   --->   Operation 109 'load' 'r_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [src/conv1.cpp:39]   --->   Operation 110 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%o_2 = load i4 %o" [src/conv1.cpp:36]   --->   Operation 111 'load' 'o_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%indvar_flatten226_load = load i14 %indvar_flatten226" [src/conv1.cpp:36]   --->   Operation 112 'load' 'indvar_flatten226_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%trunc_ln36 = trunc i4 %o_2" [src/conv1.cpp:36]   --->   Operation 113 'trunc' 'trunc_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%lshr_ln2 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %o_2, i32 1, i32 2" [src/conv1.cpp:36]   --->   Operation 114 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%lshr_ln2_cast = zext i2 %lshr_ln2" [src/conv1.cpp:36]   --->   Operation 115 'zext' 'lshr_ln2_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.65ns)   --->   "%empty = mul i9 %lshr_ln2_cast, i9 81" [src/conv1.cpp:36]   --->   Operation 116 'mul' 'empty' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%empty_503 = trunc i9 %empty" [src/conv1.cpp:36]   --->   Operation 117 'trunc' 'empty_503' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.83ns)   --->   "%icmp_ln36 = icmp_eq  i14 %indvar_flatten226_load, i14 10200" [src/conv1.cpp:36]   --->   Operation 118 'icmp' 'icmp_ln36' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.83ns)   --->   "%add_ln36_1 = add i14 %indvar_flatten226_load, i14 1" [src/conv1.cpp:36]   --->   Operation 119 'add' 'add_ln36_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns)   --->   "%br_ln36 = br i1 %icmp_ln36, void %for.inc66, void %BH.i.preheader.exitStub" [src/conv1.cpp:36]   --->   Operation 120 'br' 'br_ln36' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 121 [1/1] (0.00ns)   --->   "%col_load = load i8 %col" [src/conv1.cpp:40]   --->   Operation 121 'load' 'col_load' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 122 [1/1] (0.79ns)   --->   "%add_ln36 = add i4 %o_2, i4 1" [src/conv1.cpp:36]   --->   Operation 122 'add' 'add_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 123 [1/1] (0.79ns)   --->   "%icmp_ln39 = icmp_eq  i11 %indvar_flatten_load, i11 1275" [src/conv1.cpp:39]   --->   Operation 123 'icmp' 'icmp_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.39ns)   --->   "%select_ln36 = select i1 %icmp_ln39, i4 0, i4 %r_4" [src/conv1.cpp:36]   --->   Operation 124 'select' 'select_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (0.39ns)   --->   "%select_ln36_1 = select i1 %icmp_ln39, i4 %add_ln36, i4 %o_2" [src/conv1.cpp:36]   --->   Operation 125 'select' 'select_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln39_1 = zext i4 %select_ln36_1" [src/conv1.cpp:39]   --->   Operation 126 'zext' 'zext_ln39_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%empty_591 = trunc i4 %select_ln36_1" [src/conv1.cpp:36]   --->   Operation 127 'trunc' 'empty_591' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_539_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 %empty_591, i4 0" [src/conv1.cpp:39]   --->   Operation 128 'bitconcatenate' 'tmp_539_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln39 = sub i7 %tmp_539_cast, i7 %zext_ln39_1" [src/conv1.cpp:39]   --->   Operation 129 'sub' 'sub_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln36_1 = trunc i4 %add_ln36" [src/conv1.cpp:36]   --->   Operation 130 'trunc' 'trunc_ln36_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%lshr_ln36_mid1 = partselect i2 @_ssdm_op_PartSelect.i2.i4.i32.i32, i4 %add_ln36, i32 1, i32 2" [src/conv1.cpp:36]   --->   Operation 131 'partselect' 'lshr_ln36_mid1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%lshr_ln36_mid1_cast = zext i2 %lshr_ln36_mid1" [src/conv1.cpp:36]   --->   Operation 132 'zext' 'lshr_ln36_mid1_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 133 [1/1] (1.65ns)   --->   "%empty_592 = mul i9 %lshr_ln36_mid1_cast, i9 81" [src/conv1.cpp:36]   --->   Operation 133 'mul' 'empty_592' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 134 [1/1] (0.00ns)   --->   "%empty_593 = trunc i9 %empty_592" [src/conv1.cpp:36]   --->   Operation 134 'trunc' 'empty_593' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node and_ln36)   --->   "%xor_ln36 = xor i1 %icmp_ln39, i1 1" [src/conv1.cpp:36]   --->   Operation 135 'xor' 'xor_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.76ns)   --->   "%icmp_ln40 = icmp_eq  i8 %col_load, i8 255" [src/conv1.cpp:40]   --->   Operation 136 'icmp' 'icmp_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 137 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln36 = and i1 %icmp_ln40, i1 %xor_ln36" [src/conv1.cpp:36]   --->   Operation 137 'and' 'and_ln36' <Predicate = (!icmp_ln36)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 138 [1/1] (0.79ns)   --->   "%indvars_iv_next264_dup = add i4 %select_ln36, i4 1" [src/conv1.cpp:36]   --->   Operation 138 'add' 'indvars_iv_next264_dup' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln39)   --->   "%or_ln39 = or i1 %and_ln36, i1 %icmp_ln39" [src/conv1.cpp:39]   --->   Operation 139 'or' 'or_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 140 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln39 = select i1 %or_ln39, i8 0, i8 %col_load" [src/conv1.cpp:39]   --->   Operation 140 'select' 'select_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 141 [1/1] (0.39ns)   --->   "%select_ln39_6 = select i1 %and_ln36, i4 %indvars_iv_next264_dup, i4 %select_ln36" [src/conv1.cpp:39]   --->   Operation 141 'select' 'select_ln39_6' <Predicate = (!icmp_ln36)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%zext_ln39_2 = zext i4 %select_ln39_6" [src/conv1.cpp:39]   --->   Operation 142 'zext' 'zext_ln39_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln39_26 = add i7 %sub_ln39, i7 %zext_ln39_2" [src/conv1.cpp:39]   --->   Operation 143 'add' 'add_ln39_26' <Predicate = (!icmp_ln36)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i8 %select_ln39" [src/conv1.cpp:40]   --->   Operation 144 'zext' 'zext_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i8 %select_ln39" [src/conv1.cpp:40]   --->   Operation 145 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 146 [1/1] (0.00ns)   --->   "%tmp_521 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln39_26, i7 %trunc_ln40" [src/conv1.cpp:39]   --->   Operation 146 'bitconcatenate' 'tmp_521' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 147 [1/1] (0.00ns)   --->   "%tmp_541_cast = zext i14 %tmp_521" [src/conv1.cpp:39]   --->   Operation 147 'zext' 'tmp_541_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 148 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %tmp_541_cast" [src/conv1.cpp:39]   --->   Operation 148 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 149 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %tmp_541_cast" [src/conv1.cpp:39]   --->   Operation 149 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_522 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %select_ln39, i32 7" [src/conv1.cpp:40]   --->   Operation 150 'bitselect' 'tmp_522' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.77ns)   --->   "%add_ln54 = add i7 %trunc_ln40, i7 1" [src/conv1.cpp:54]   --->   Operation 151 'add' 'add_ln54' <Predicate = (!icmp_ln36)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_523 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln39_26, i7 %add_ln54" [src/conv1.cpp:39]   --->   Operation 152 'bitconcatenate' 'tmp_523' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_542_cast = zext i14 %tmp_523" [src/conv1.cpp:39]   --->   Operation 153 'zext' 'tmp_542_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %tmp_542_cast" [src/conv1.cpp:39]   --->   Operation 154 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %tmp_542_cast" [src/conv1.cpp:39]   --->   Operation 155 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.76ns)   --->   "%add_ln52_1 = add i9 %zext_ln40, i9 2" [src/conv1.cpp:52]   --->   Operation 156 'add' 'add_ln52_1' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 157 [13/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 157 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 158 [1/1] (0.76ns)   --->   "%add_ln54_8 = add i8 %select_ln39, i8 3" [src/conv1.cpp:54]   --->   Operation 158 'add' 'add_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 159 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" [src/conv1.cpp:57]   --->   Operation 159 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 160 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" [src/conv1.cpp:57]   --->   Operation 160 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 161 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12" [src/conv1.cpp:57]   --->   Operation 161 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 162 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13" [src/conv1.cpp:57]   --->   Operation 162 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_2 : Operation 163 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_522, void %arrayidx522.case.0, void %arrayidx522.case.1" [src/conv1.cpp:57]   --->   Operation 163 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_2 : Operation 164 [1/1] (0.79ns)   --->   "%add_ln39 = add i11 %indvar_flatten_load, i11 1" [src/conv1.cpp:39]   --->   Operation 164 'add' 'add_ln39' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 165 [1/1] (0.38ns)   --->   "%select_ln39_15 = select i1 %icmp_ln39, i11 1, i11 %add_ln39" [src/conv1.cpp:39]   --->   Operation 165 'select' 'select_ln39_15' <Predicate = (!icmp_ln36)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 166 [1/1] (0.42ns)   --->   "%store_ln40 = store i14 %add_ln36_1, i14 %indvar_flatten226" [src/conv1.cpp:40]   --->   Operation 166 'store' 'store_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_2 : Operation 167 [1/1] (0.42ns)   --->   "%store_ln40 = store i4 %select_ln36_1, i4 %o" [src/conv1.cpp:40]   --->   Operation 167 'store' 'store_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_2 : Operation 168 [1/1] (0.42ns)   --->   "%store_ln40 = store i11 %select_ln39_15, i11 %indvar_flatten" [src/conv1.cpp:40]   --->   Operation 168 'store' 'store_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_2 : Operation 169 [1/1] (0.42ns)   --->   "%store_ln40 = store i4 %select_ln39_6, i4 %r" [src/conv1.cpp:40]   --->   Operation 169 'store' 'store_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_2 : Operation 170 [1/1] (0.42ns)   --->   "%store_ln40 = store i8 %add_ln54_8, i8 %col" [src/conv1.cpp:40]   --->   Operation 170 'store' 'store_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.42>
ST_2 : Operation 171 [1/1] (0.00ns)   --->   "%br_ln40 = br void %for.inc.2.8" [src/conv1.cpp:40]   --->   Operation 171 'br' 'br_ln40' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.11>
ST_3 : Operation 172 [1/1] (0.00ns)   --->   "%p_cast4 = zext i9 %empty" [src/conv1.cpp:36]   --->   Operation 172 'zext' 'p_cast4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast4" [src/conv1.cpp:36]   --->   Operation 173 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.76ns)   --->   "%empty_505 = add i8 %empty_503, i8 1" [src/conv1.cpp:36]   --->   Operation 174 'add' 'empty_505' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%p_cast6 = zext i8 %empty_505" [src/conv1.cpp:36]   --->   Operation 175 'zext' 'p_cast6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast6" [src/conv1.cpp:36]   --->   Operation 176 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast4" [src/conv1.cpp:36]   --->   Operation 177 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 178 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast6" [src/conv1.cpp:36]   --->   Operation 178 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 179 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1" [src/conv1.cpp:36]   --->   Operation 179 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_3 : Operation 180 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1" [src/conv1.cpp:36]   --->   Operation 180 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_3 : Operation 181 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2" [src/conv1.cpp:36]   --->   Operation 181 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_3 : Operation 182 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2" [src/conv1.cpp:36]   --->   Operation 182 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%p_cast91 = zext i9 %empty_592" [src/conv1.cpp:36]   --->   Operation 183 'zext' 'p_cast91' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast91" [src/conv1.cpp:36]   --->   Operation 184 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.76ns)   --->   "%empty_594 = add i8 %empty_593, i8 1" [src/conv1.cpp:36]   --->   Operation 185 'add' 'empty_594' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.00ns)   --->   "%p_cast92 = zext i8 %empty_594" [src/conv1.cpp:36]   --->   Operation 186 'zext' 'p_cast92' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 187 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast92" [src/conv1.cpp:36]   --->   Operation 187 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 188 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast91" [src/conv1.cpp:36]   --->   Operation 188 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast92" [src/conv1.cpp:36]   --->   Operation 189 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_3 : Operation 190 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81" [src/conv1.cpp:36]   --->   Operation 190 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_3 : Operation 191 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81" [src/conv1.cpp:36]   --->   Operation 191 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_3 : Operation 192 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82" [src/conv1.cpp:36]   --->   Operation 192 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_3 : Operation 193 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82" [src/conv1.cpp:36]   --->   Operation 193 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_3 : Operation 194 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i4 %select_ln39_6" [src/conv1.cpp:54]   --->   Operation 194 'zext' 'zext_ln54' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 195 [1/1] (1.65ns)   --->   "%mul_ln54 = mul i11 %zext_ln54, i11 88" [src/conv1.cpp:54]   --->   Operation 195 'mul' 'mul_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [12/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 196 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i8 %select_ln39" [src/conv1.cpp:40]   --->   Operation 197 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (2.11ns)   --->   "%mul_ln40 = mul i17 %zext_ln40_1, i17 373" [src/conv1.cpp:40]   --->   Operation 198 'mul' 'mul_ln40' <Predicate = (!icmp_ln36)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln40, i32 15, i32 16" [src/conv1.cpp:40]   --->   Operation 199 'partselect' 'trunc_ln' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.76ns)   --->   "%add_ln52 = add i8 %select_ln39, i8 1" [src/conv1.cpp:52]   --->   Operation 200 'add' 'add_ln52' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 201 [1/1] (0.00ns)   --->   "%tmp_524 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln52, i32 7" [src/conv1.cpp:54]   --->   Operation 201 'bitselect' 'tmp_524' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 202 [1/1] (0.76ns)   --->   "%add_ln54_5 = add i8 %select_ln39, i8 2" [src/conv1.cpp:54]   --->   Operation 202 'add' 'add_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.77ns)   --->   "%add_ln54_6 = add i7 %trunc_ln40, i7 2" [src/conv1.cpp:54]   --->   Operation 203 'add' 'add_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_525 = bitconcatenate i14 @_ssdm_op_BitConcatenate.i14.i7.i7, i7 %add_ln39_26, i7 %add_ln54_6" [src/conv1.cpp:39]   --->   Operation 204 'bitconcatenate' 'tmp_525' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_543_cast = zext i14 %tmp_525" [src/conv1.cpp:39]   --->   Operation 205 'zext' 'tmp_543_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1, i64 0, i64 %tmp_543_cast" [src/conv1.cpp:39]   --->   Operation 206 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou, i64 0, i64 %tmp_543_cast" [src/conv1.cpp:39]   --->   Operation 207 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_526 = bitselect i1 @_ssdm_op_BitSelect.i1.i8.i32, i8 %add_ln54_5, i32 7" [src/conv1.cpp:54]   --->   Operation 208 'bitselect' 'tmp_526' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 209 [12/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 209 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" [src/conv1.cpp:57]   --->   Operation 210 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 211 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" [src/conv1.cpp:57]   --->   Operation 211 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 212 [1/1] (0.42ns)   --->   "%tmp_275 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_17, i1 %tmp_522" [src/conv1.cpp:57]   --->   Operation 212 'mux' 'tmp_275' <Predicate = (!icmp_ln36)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 213 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12" [src/conv1.cpp:57]   --->   Operation 213 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 214 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13" [src/conv1.cpp:57]   --->   Operation 214 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 215 [1/1] (0.42ns)   --->   "%tmp_519 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_18, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_19, i1 %tmp_524" [src/conv1.cpp:57]   --->   Operation 215 'mux' 'tmp_519' <Predicate = (!icmp_ln36)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 216 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" [src/conv1.cpp:57]   --->   Operation 216 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 217 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" [src/conv1.cpp:57]   --->   Operation 217 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_3 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_524, void %arrayidx522.1.case.0, void %arrayidx522.1.case.1" [src/conv1.cpp:57]   --->   Operation 218 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_3 : Operation 219 [1/1] (0.00ns)   --->   "%br_ln57 = br i1 %tmp_526, void %arrayidx522.2.case.0, void %arrayidx522.2.case.1" [src/conv1.cpp:57]   --->   Operation 219 'br' 'br_ln57' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.14>
ST_4 : Operation 220 [1/1] (0.76ns)   --->   "%empty_506 = add i8 %empty_503, i8 2" [src/conv1.cpp:36]   --->   Operation 220 'add' 'empty_506' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns)   --->   "%p_cast7 = zext i8 %empty_506" [src/conv1.cpp:36]   --->   Operation 221 'zext' 'p_cast7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast7" [src/conv1.cpp:36]   --->   Operation 222 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (0.76ns)   --->   "%empty_513 = add i8 %empty_503, i8 9" [src/conv1.cpp:36]   --->   Operation 223 'add' 'empty_513' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.00ns)   --->   "%p_cast14 = zext i8 %empty_513" [src/conv1.cpp:36]   --->   Operation 224 'zext' 'p_cast14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 225 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_10 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast14" [src/conv1.cpp:36]   --->   Operation 225 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast7" [src/conv1.cpp:36]   --->   Operation 226 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_10 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast14" [src/conv1.cpp:36]   --->   Operation 227 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 228 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_1" [src/conv1.cpp:36]   --->   Operation 228 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_4 : Operation 229 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_1" [src/conv1.cpp:36]   --->   Operation 229 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_4 : Operation 230 [1/1] (0.42ns)   --->   "%tmp = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 230 'mux' 'tmp' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_2" [src/conv1.cpp:36]   --->   Operation 231 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_4 : Operation 232 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_2" [src/conv1.cpp:36]   --->   Operation 232 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_4 : Operation 233 [1/1] (0.42ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_1, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 233 'mux' 'tmp_s' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 234 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3" [src/conv1.cpp:36]   --->   Operation 234 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_4 : Operation 235 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3" [src/conv1.cpp:36]   --->   Operation 235 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_4 : Operation 236 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_10" [src/conv1.cpp:36]   --->   Operation 236 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_4 : Operation 237 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_10" [src/conv1.cpp:36]   --->   Operation 237 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_4 : Operation 238 [1/1] (0.76ns)   --->   "%empty_595 = add i8 %empty_593, i8 2" [src/conv1.cpp:36]   --->   Operation 238 'add' 'empty_595' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%p_cast93 = zext i8 %empty_595" [src/conv1.cpp:36]   --->   Operation 239 'zext' 'p_cast93' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_83 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast93" [src/conv1.cpp:36]   --->   Operation 240 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_83' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.76ns)   --->   "%empty_602 = add i8 %empty_593, i8 9" [src/conv1.cpp:36]   --->   Operation 241 'add' 'empty_602' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 242 [1/1] (0.00ns)   --->   "%p_cast100 = zext i8 %empty_602" [src/conv1.cpp:36]   --->   Operation 242 'zext' 'p_cast100' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_90 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast100" [src/conv1.cpp:36]   --->   Operation 243 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_90' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_83 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast93" [src/conv1.cpp:36]   --->   Operation 244 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_83' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_90 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast100" [src/conv1.cpp:36]   --->   Operation 245 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_90' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_4 : Operation 246 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_81" [src/conv1.cpp:36]   --->   Operation 246 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_4 : Operation 247 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_81" [src/conv1.cpp:36]   --->   Operation 247 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_4 : Operation 248 [1/1] (0.42ns)   --->   "%tmp_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_81, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_81, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 248 'mux' 'tmp_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 249 [1/1] (0.44ns)   --->   "%select_ln36_2 = select i1 %icmp_ln39, i32 %tmp_mid1, i32 %tmp" [src/conv1.cpp:36]   --->   Operation 249 'select' 'select_ln36_2' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 250 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_82" [src/conv1.cpp:36]   --->   Operation 250 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_4 : Operation 251 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_82" [src/conv1.cpp:36]   --->   Operation 251 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_4 : Operation 252 [1/1] (0.42ns)   --->   "%tmp_mid1_674 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_82, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_82, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 252 'mux' 'tmp_mid1_674' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 253 [1/1] (0.44ns)   --->   "%select_ln36_3 = select i1 %icmp_ln39, i32 %tmp_mid1_674, i32 %tmp_s" [src/conv1.cpp:36]   --->   Operation 253 'select' 'select_ln36_3' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 254 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_83" [src/conv1.cpp:36]   --->   Operation 254 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_4 : Operation 255 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_83" [src/conv1.cpp:36]   --->   Operation 255 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_4 : Operation 256 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_90" [src/conv1.cpp:36]   --->   Operation 256 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_4 : Operation 257 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_90" [src/conv1.cpp:36]   --->   Operation 257 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_4 : Operation 258 [11/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 258 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 259 [12/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 259 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 260 [1/1] (0.00ns)   --->   "%zext_ln54_22 = zext i8 %add_ln52" [src/conv1.cpp:54]   --->   Operation 260 'zext' 'zext_ln54_22' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 261 [1/1] (2.11ns)   --->   "%mul_ln54_8 = mul i17 %zext_ln54_22, i17 373" [src/conv1.cpp:54]   --->   Operation 261 'mul' 'mul_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 2.11> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.11> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 262 [1/1] (0.00ns)   --->   "%trunc_ln54_1 = partselect i2 @_ssdm_op_PartSelect.i2.i17.i32.i32, i17 %mul_ln54_8, i32 15, i32 16" [src/conv1.cpp:54]   --->   Operation 262 'partselect' 'trunc_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 263 [11/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 263 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln54_33 = zext i9 %add_ln52_1" [src/conv1.cpp:54]   --->   Operation 264 'zext' 'zext_ln54_33' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 265 [1/1] (2.14ns)   --->   "%mul_ln54_9 = mul i19 %zext_ln54_33, i19 745" [src/conv1.cpp:54]   --->   Operation 265 'mul' 'mul_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 266 [1/1] (0.00ns)   --->   "%trunc_ln54_3 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_9, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 266 'partselect' 'trunc_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_4 : Operation 267 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" [src/conv1.cpp:57]   --->   Operation 267 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_4 : Operation 268 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21 = load i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" [src/conv1.cpp:57]   --->   Operation 268 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_4 : Operation 269 [1/1] (0.42ns)   --->   "%tmp_520 = mux i32 @_ssdm_op_Mux.ap_auto.2f32.i1, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_20, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_21, i1 %tmp_526" [src/conv1.cpp:57]   --->   Operation 269 'mux' 'tmp_520' <Predicate = (!icmp_ln36)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.90>
ST_5 : Operation 270 [1/1] (0.76ns)   --->   "%empty_514 = add i8 %empty_503, i8 10" [src/conv1.cpp:36]   --->   Operation 270 'add' 'empty_514' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 271 [1/1] (0.00ns)   --->   "%p_cast15 = zext i8 %empty_514" [src/conv1.cpp:36]   --->   Operation 271 'zext' 'p_cast15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_11 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast15" [src/conv1.cpp:36]   --->   Operation 272 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.77ns)   --->   "%empty_522 = add i9 %empty, i9 18" [src/conv1.cpp:36]   --->   Operation 273 'add' 'empty_522' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 274 [1/1] (0.00ns)   --->   "%p_cast23 = zext i9 %empty_522" [src/conv1.cpp:36]   --->   Operation 274 'zext' 'p_cast23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 275 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_19 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast23" [src/conv1.cpp:36]   --->   Operation 275 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_11 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast15" [src/conv1.cpp:36]   --->   Operation 276 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_19 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast23" [src/conv1.cpp:36]   --->   Operation 277 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 278 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_3" [src/conv1.cpp:36]   --->   Operation 278 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_5 : Operation 279 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_3" [src/conv1.cpp:36]   --->   Operation 279 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_5 : Operation 280 [1/1] (0.42ns)   --->   "%tmp_178 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_2, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_2, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 280 'mux' 'tmp_178' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 281 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_10" [src/conv1.cpp:36]   --->   Operation 281 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_5 : Operation 282 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_10" [src/conv1.cpp:36]   --->   Operation 282 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_5 : Operation 283 [1/1] (0.42ns)   --->   "%tmp_185 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_9, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_9, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 283 'mux' 'tmp_185' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 284 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_11" [src/conv1.cpp:36]   --->   Operation 284 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_5 : Operation 285 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_11" [src/conv1.cpp:36]   --->   Operation 285 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_5 : Operation 286 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_19" [src/conv1.cpp:36]   --->   Operation 286 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_5 : Operation 287 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_19" [src/conv1.cpp:36]   --->   Operation 287 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_5 : Operation 288 [1/1] (0.79ns)   --->   "%indvars_iv_next264 = add i4 %r_4, i4 1"   --->   Operation 288 'add' 'indvars_iv_next264' <Predicate = (!icmp_ln39 & !and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 289 [1/1] (0.76ns)   --->   "%empty_603 = add i8 %empty_593, i8 10" [src/conv1.cpp:36]   --->   Operation 289 'add' 'empty_603' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 290 [1/1] (0.00ns)   --->   "%p_cast101 = zext i8 %empty_603" [src/conv1.cpp:36]   --->   Operation 290 'zext' 'p_cast101' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_91 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast101" [src/conv1.cpp:36]   --->   Operation 291 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_91' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 292 [1/1] (0.77ns)   --->   "%empty_611 = add i9 %empty_592, i9 18" [src/conv1.cpp:36]   --->   Operation 292 'add' 'empty_611' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (0.00ns)   --->   "%p_cast109 = zext i9 %empty_611" [src/conv1.cpp:36]   --->   Operation 293 'zext' 'p_cast109' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 294 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_99 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast109" [src/conv1.cpp:36]   --->   Operation 294 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_99' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 295 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_91 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast101" [src/conv1.cpp:36]   --->   Operation 295 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_91' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 296 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_99 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast109" [src/conv1.cpp:36]   --->   Operation 296 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_99' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_5 : Operation 297 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_83" [src/conv1.cpp:36]   --->   Operation 297 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_5 : Operation 298 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_83" [src/conv1.cpp:36]   --->   Operation 298 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_5 : Operation 299 [1/1] (0.42ns)   --->   "%tmp_178_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_83, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_83, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 299 'mux' 'tmp_178_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 300 [1/1] (0.44ns)   --->   "%select_ln36_4 = select i1 %icmp_ln39, i32 %tmp_178_mid1, i32 %tmp_178" [src/conv1.cpp:36]   --->   Operation 300 'select' 'select_ln36_4' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 301 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_90" [src/conv1.cpp:36]   --->   Operation 301 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_5 : Operation 302 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_90" [src/conv1.cpp:36]   --->   Operation 302 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_5 : Operation 303 [1/1] (0.42ns)   --->   "%tmp_185_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_90, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_90, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 303 'mux' 'tmp_185_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 304 [1/1] (0.44ns)   --->   "%select_ln36_11 = select i1 %icmp_ln39, i32 %tmp_185_mid1, i32 %tmp_185" [src/conv1.cpp:36]   --->   Operation 304 'select' 'select_ln36_11' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 305 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_91" [src/conv1.cpp:36]   --->   Operation 305 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_5 : Operation 306 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_91" [src/conv1.cpp:36]   --->   Operation 306 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_5 : Operation 307 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_99" [src/conv1.cpp:36]   --->   Operation 307 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_5 : Operation 308 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_99" [src/conv1.cpp:36]   --->   Operation 308 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_5 : Operation 309 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_7)   --->   "%select_ln36_83 = select i1 %icmp_ln39, i4 1, i4 %indvars_iv_next264" [src/conv1.cpp:36]   --->   Operation 309 'select' 'select_ln36_83' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 310 [1/1] (0.79ns)   --->   "%indvars_iv_next264_mid1 = add i4 %select_ln36, i4 2" [src/conv1.cpp:36]   --->   Operation 310 'add' 'indvars_iv_next264_mid1' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 311 [1/1] (0.39ns) (out node of the LUT)   --->   "%select_ln39_7 = select i1 %and_ln36, i4 %indvars_iv_next264_mid1, i4 %select_ln36_83" [src/conv1.cpp:39]   --->   Operation 311 'select' 'select_ln39_7' <Predicate = (!icmp_ln36)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 312 [1/1] (0.00ns)   --->   "%zext_ln54_1 = zext i4 %select_ln39_7" [src/conv1.cpp:54]   --->   Operation 312 'zext' 'zext_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 313 [1/1] (1.65ns)   --->   "%mul_ln54_1 = mul i11 %zext_ln54_1, i11 88" [src/conv1.cpp:54]   --->   Operation 313 'mul' 'mul_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [10/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 314 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [11/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 315 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 316 [10/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 316 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.76ns)   --->   "%add_ln54_7 = add i9 %zext_ln40, i9 3" [src/conv1.cpp:54]   --->   Operation 317 'add' 'add_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 318 [13/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_7, i9 88" [src/conv1.cpp:54]   --->   Operation 318 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.00ns)   --->   "%zext_ln54_44 = zext i9 %add_ln54_7" [src/conv1.cpp:54]   --->   Operation 319 'zext' 'zext_ln54_44' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (2.14ns)   --->   "%mul_ln54_10 = mul i19 %zext_ln54_44, i19 745" [src/conv1.cpp:54]   --->   Operation 320 'mul' 'mul_ln54_10' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 321 [1/1] (0.00ns)   --->   "%trunc_ln54_4 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_10, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 321 'partselect' 'trunc_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 2.90>
ST_6 : Operation 322 [1/1] (0.76ns)   --->   "%empty_507 = add i8 %empty_503, i8 3" [src/conv1.cpp:36]   --->   Operation 322 'add' 'empty_507' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%p_cast8 = zext i8 %empty_507" [src/conv1.cpp:36]   --->   Operation 323 'zext' 'p_cast8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast8" [src/conv1.cpp:36]   --->   Operation 324 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.76ns)   --->   "%empty_515 = add i8 %empty_503, i8 11" [src/conv1.cpp:36]   --->   Operation 325 'add' 'empty_515' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%p_cast16 = zext i8 %empty_515" [src/conv1.cpp:36]   --->   Operation 326 'zext' 'p_cast16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 327 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_12 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast16" [src/conv1.cpp:36]   --->   Operation 327 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 328 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast8" [src/conv1.cpp:36]   --->   Operation 328 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 329 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_12 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast16" [src/conv1.cpp:36]   --->   Operation 329 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 330 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4" [src/conv1.cpp:36]   --->   Operation 330 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_6 : Operation 331 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4" [src/conv1.cpp:36]   --->   Operation 331 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_6 : Operation 332 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_11" [src/conv1.cpp:36]   --->   Operation 332 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_6 : Operation 333 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_11" [src/conv1.cpp:36]   --->   Operation 333 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_6 : Operation 334 [1/1] (0.42ns)   --->   "%tmp_186 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_10, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_10, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 334 'mux' 'tmp_186' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 335 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_12" [src/conv1.cpp:36]   --->   Operation 335 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_6 : Operation 336 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_12" [src/conv1.cpp:36]   --->   Operation 336 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_6 : Operation 337 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_19" [src/conv1.cpp:36]   --->   Operation 337 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_6 : Operation 338 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_19" [src/conv1.cpp:36]   --->   Operation 338 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_6 : Operation 339 [1/1] (0.42ns)   --->   "%tmp_194 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_18, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_18, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 339 'mux' 'tmp_194' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 340 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i4 %r_4" [src/conv1.cpp:39]   --->   Operation 340 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 341 [1/1] (0.79ns)   --->   "%empty_584 = add i5 %zext_ln39, i5 2" [src/conv1.cpp:39]   --->   Operation 341 'add' 'empty_584' <Predicate = (!icmp_ln39 & !and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 342 [1/1] (0.76ns)   --->   "%empty_596 = add i8 %empty_593, i8 3" [src/conv1.cpp:36]   --->   Operation 342 'add' 'empty_596' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%p_cast94 = zext i8 %empty_596" [src/conv1.cpp:36]   --->   Operation 343 'zext' 'p_cast94' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_84 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast94" [src/conv1.cpp:36]   --->   Operation 344 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_84' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.76ns)   --->   "%empty_604 = add i8 %empty_593, i8 11" [src/conv1.cpp:36]   --->   Operation 345 'add' 'empty_604' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%p_cast102 = zext i8 %empty_604" [src/conv1.cpp:36]   --->   Operation 346 'zext' 'p_cast102' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_92 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast102" [src/conv1.cpp:36]   --->   Operation 347 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_92' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_84 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast94" [src/conv1.cpp:36]   --->   Operation 348 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_84' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_92 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast102" [src/conv1.cpp:36]   --->   Operation 349 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_92' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_6 : Operation 350 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_84" [src/conv1.cpp:36]   --->   Operation 350 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_6 : Operation 351 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_84" [src/conv1.cpp:36]   --->   Operation 351 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_6 : Operation 352 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_91" [src/conv1.cpp:36]   --->   Operation 352 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_6 : Operation 353 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_91" [src/conv1.cpp:36]   --->   Operation 353 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_6 : Operation 354 [1/1] (0.42ns)   --->   "%tmp_186_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_91, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_91, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 354 'mux' 'tmp_186_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 355 [1/1] (0.44ns)   --->   "%select_ln36_12 = select i1 %icmp_ln39, i32 %tmp_186_mid1, i32 %tmp_186" [src/conv1.cpp:36]   --->   Operation 355 'select' 'select_ln36_12' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 356 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_92" [src/conv1.cpp:36]   --->   Operation 356 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_6 : Operation 357 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_92" [src/conv1.cpp:36]   --->   Operation 357 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_6 : Operation 358 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_99" [src/conv1.cpp:36]   --->   Operation 358 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_6 : Operation 359 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_99" [src/conv1.cpp:36]   --->   Operation 359 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_6 : Operation 360 [1/1] (0.42ns)   --->   "%tmp_194_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_99, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_99, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 360 'mux' 'tmp_194_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 361 [1/1] (0.44ns)   --->   "%select_ln36_20 = select i1 %icmp_ln39, i32 %tmp_194_mid1, i32 %tmp_194" [src/conv1.cpp:36]   --->   Operation 361 'select' 'select_ln36_20' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_8)   --->   "%select_ln36_84 = select i1 %icmp_ln39, i5 2, i5 %empty_584" [src/conv1.cpp:36]   --->   Operation 362 'select' 'select_ln36_84' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln39_3 = zext i4 %indvars_iv_next264_dup" [src/conv1.cpp:39]   --->   Operation 363 'zext' 'zext_ln39_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (0.79ns)   --->   "%p_mid1 = add i5 %zext_ln39_3, i5 2" [src/conv1.cpp:39]   --->   Operation 364 'add' 'p_mid1' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 365 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_8 = select i1 %and_ln36, i5 %p_mid1, i5 %select_ln36_84" [src/conv1.cpp:39]   --->   Operation 365 'select' 'select_ln39_8' <Predicate = (!icmp_ln36)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 366 [1/1] (0.00ns)   --->   "%select_ln39_35_cast = zext i5 %select_ln39_8" [src/conv1.cpp:39]   --->   Operation 366 'zext' 'select_ln39_35_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 367 [1/1] (1.65ns)   --->   "%mul_ln54_2 = mul i11 %select_ln39_35_cast, i11 88" [src/conv1.cpp:39]   --->   Operation 367 'mul' 'mul_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 368 [9/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 368 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 369 [10/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 369 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 370 [9/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 370 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 371 [12/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_7, i9 88" [src/conv1.cpp:54]   --->   Operation 371 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 372 [1/1] (0.76ns)   --->   "%add_ln52_2 = add i9 %zext_ln40, i9 4" [src/conv1.cpp:52]   --->   Operation 372 'add' 'add_ln52_2' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 373 [13/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 373 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln54_55 = zext i9 %add_ln52_2" [src/conv1.cpp:54]   --->   Operation 374 'zext' 'zext_ln54_55' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (2.14ns)   --->   "%mul_ln54_11 = mul i19 %zext_ln54_55, i19 745" [src/conv1.cpp:54]   --->   Operation 375 'mul' 'mul_ln54_11' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 376 [1/1] (0.00ns)   --->   "%trunc_ln54_5 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_11, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 376 'partselect' 'trunc_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.90>
ST_7 : Operation 377 [1/1] (0.77ns)   --->   "%empty_523 = add i9 %empty, i9 19" [src/conv1.cpp:36]   --->   Operation 377 'add' 'empty_523' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 378 [1/1] (0.00ns)   --->   "%p_cast24 = zext i9 %empty_523" [src/conv1.cpp:36]   --->   Operation 378 'zext' 'p_cast24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 379 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_20 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast24" [src/conv1.cpp:36]   --->   Operation 379 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 380 [1/1] (0.77ns)   --->   "%empty_531 = add i9 %empty, i9 27" [src/conv1.cpp:36]   --->   Operation 380 'add' 'empty_531' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 381 [1/1] (0.00ns)   --->   "%p_cast32 = zext i9 %empty_531" [src/conv1.cpp:36]   --->   Operation 381 'zext' 'p_cast32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 382 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_28 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast32" [src/conv1.cpp:36]   --->   Operation 382 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 383 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_20 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast24" [src/conv1.cpp:36]   --->   Operation 383 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 384 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_28 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast32" [src/conv1.cpp:36]   --->   Operation 384 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 385 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_4" [src/conv1.cpp:36]   --->   Operation 385 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_7 : Operation 386 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_4" [src/conv1.cpp:36]   --->   Operation 386 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_7 : Operation 387 [1/1] (0.42ns)   --->   "%tmp_179 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_3, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_3, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 387 'mux' 'tmp_179' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 388 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_12" [src/conv1.cpp:36]   --->   Operation 388 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_7 : Operation 389 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_12" [src/conv1.cpp:36]   --->   Operation 389 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_7 : Operation 390 [1/1] (0.42ns)   --->   "%tmp_187 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_11, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_11, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 390 'mux' 'tmp_187' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 391 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_20" [src/conv1.cpp:36]   --->   Operation 391 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_7 : Operation 392 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_20" [src/conv1.cpp:36]   --->   Operation 392 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_7 : Operation 393 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_28" [src/conv1.cpp:36]   --->   Operation 393 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_7 : Operation 394 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_28" [src/conv1.cpp:36]   --->   Operation 394 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_7 : Operation 395 [1/1] (0.79ns)   --->   "%empty_585 = add i5 %zext_ln39, i5 3" [src/conv1.cpp:39]   --->   Operation 395 'add' 'empty_585' <Predicate = (!icmp_ln39 & !and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 396 [1/1] (0.77ns)   --->   "%empty_612 = add i9 %empty_592, i9 19" [src/conv1.cpp:36]   --->   Operation 396 'add' 'empty_612' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 397 [1/1] (0.00ns)   --->   "%p_cast110 = zext i9 %empty_612" [src/conv1.cpp:36]   --->   Operation 397 'zext' 'p_cast110' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 398 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_100 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast110" [src/conv1.cpp:36]   --->   Operation 398 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_100' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 399 [1/1] (0.77ns)   --->   "%empty_620 = add i9 %empty_592, i9 27" [src/conv1.cpp:36]   --->   Operation 399 'add' 'empty_620' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 400 [1/1] (0.00ns)   --->   "%p_cast118 = zext i9 %empty_620" [src/conv1.cpp:36]   --->   Operation 400 'zext' 'p_cast118' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 401 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_108 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast118" [src/conv1.cpp:36]   --->   Operation 401 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_108' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 402 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_100 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast110" [src/conv1.cpp:36]   --->   Operation 402 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_100' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 403 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_108 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast118" [src/conv1.cpp:36]   --->   Operation 403 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_108' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 404 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_84" [src/conv1.cpp:36]   --->   Operation 404 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_7 : Operation 405 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_84" [src/conv1.cpp:36]   --->   Operation 405 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_7 : Operation 406 [1/1] (0.42ns)   --->   "%tmp_179_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_84, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_84, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 406 'mux' 'tmp_179_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 407 [1/1] (0.44ns)   --->   "%select_ln36_5 = select i1 %icmp_ln39, i32 %tmp_179_mid1, i32 %tmp_179" [src/conv1.cpp:36]   --->   Operation 407 'select' 'select_ln36_5' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 408 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_92" [src/conv1.cpp:36]   --->   Operation 408 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_7 : Operation 409 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_92" [src/conv1.cpp:36]   --->   Operation 409 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_7 : Operation 410 [1/1] (0.42ns)   --->   "%tmp_187_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_92, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_92, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 410 'mux' 'tmp_187_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 411 [1/1] (0.44ns)   --->   "%select_ln36_13 = select i1 %icmp_ln39, i32 %tmp_187_mid1, i32 %tmp_187" [src/conv1.cpp:36]   --->   Operation 411 'select' 'select_ln36_13' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 412 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_100" [src/conv1.cpp:36]   --->   Operation 412 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_7 : Operation 413 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_100" [src/conv1.cpp:36]   --->   Operation 413 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_7 : Operation 414 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_108" [src/conv1.cpp:36]   --->   Operation 414 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_7 : Operation 415 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_108" [src/conv1.cpp:36]   --->   Operation 415 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_7 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_9)   --->   "%select_ln36_85 = select i1 %icmp_ln39, i5 3, i5 %empty_585" [src/conv1.cpp:36]   --->   Operation 416 'select' 'select_ln36_85' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 417 [1/1] (0.79ns)   --->   "%p_mid18 = add i5 %zext_ln39_3, i5 3" [src/conv1.cpp:39]   --->   Operation 417 'add' 'p_mid18' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 418 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_9 = select i1 %and_ln36, i5 %p_mid18, i5 %select_ln36_85" [src/conv1.cpp:39]   --->   Operation 418 'select' 'select_ln39_9' <Predicate = (!icmp_ln36)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 419 [1/1] (0.00ns)   --->   "%select_ln39_36_cast = zext i5 %select_ln39_9" [src/conv1.cpp:39]   --->   Operation 419 'zext' 'select_ln39_36_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 420 [1/1] (1.65ns)   --->   "%mul_ln54_3 = mul i11 %select_ln39_36_cast, i11 88" [src/conv1.cpp:39]   --->   Operation 420 'mul' 'mul_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 421 [8/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 421 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 422 [9/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 422 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 423 [8/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 423 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 424 [11/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_7, i9 88" [src/conv1.cpp:54]   --->   Operation 424 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 425 [12/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 425 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 426 [1/1] (0.76ns)   --->   "%add_ln52_3 = add i9 %zext_ln40, i9 5" [src/conv1.cpp:52]   --->   Operation 426 'add' 'add_ln52_3' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 427 [13/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 427 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 428 [1/1] (0.00ns)   --->   "%zext_ln54_66 = zext i9 %add_ln52_3" [src/conv1.cpp:54]   --->   Operation 428 'zext' 'zext_ln54_66' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_7 : Operation 429 [1/1] (2.14ns)   --->   "%mul_ln54_12 = mul i19 %zext_ln54_66, i19 745" [src/conv1.cpp:54]   --->   Operation 429 'mul' 'mul_ln54_12' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 430 [1/1] (0.00ns)   --->   "%trunc_ln54_6 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_12, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 430 'partselect' 'trunc_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 2.90>
ST_8 : Operation 431 [1/1] (0.76ns)   --->   "%empty_508 = add i8 %empty_503, i8 4" [src/conv1.cpp:36]   --->   Operation 431 'add' 'empty_508' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 432 [1/1] (0.00ns)   --->   "%p_cast9 = zext i8 %empty_508" [src/conv1.cpp:36]   --->   Operation 432 'zext' 'p_cast9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 433 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast9" [src/conv1.cpp:36]   --->   Operation 433 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 434 [1/1] (0.76ns)   --->   "%empty_516 = add i8 %empty_503, i8 12" [src/conv1.cpp:36]   --->   Operation 434 'add' 'empty_516' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 435 [1/1] (0.00ns)   --->   "%p_cast17 = zext i8 %empty_516" [src/conv1.cpp:36]   --->   Operation 435 'zext' 'p_cast17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 436 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_13 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast17" [src/conv1.cpp:36]   --->   Operation 436 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 437 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_5 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast9" [src/conv1.cpp:36]   --->   Operation 437 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 438 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_13 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast17" [src/conv1.cpp:36]   --->   Operation 438 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 439 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_5" [src/conv1.cpp:36]   --->   Operation 439 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_8 : Operation 440 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_5" [src/conv1.cpp:36]   --->   Operation 440 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_8 : Operation 441 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_13" [src/conv1.cpp:36]   --->   Operation 441 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_8 : Operation 442 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_13" [src/conv1.cpp:36]   --->   Operation 442 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_8 : Operation 443 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_20" [src/conv1.cpp:36]   --->   Operation 443 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_8 : Operation 444 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_20" [src/conv1.cpp:36]   --->   Operation 444 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_8 : Operation 445 [1/1] (0.42ns)   --->   "%tmp_195 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_19, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_19, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 445 'mux' 'tmp_195' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 446 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_28" [src/conv1.cpp:36]   --->   Operation 446 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_8 : Operation 447 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_28" [src/conv1.cpp:36]   --->   Operation 447 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_8 : Operation 448 [1/1] (0.42ns)   --->   "%tmp_203 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_27, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_27, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 448 'mux' 'tmp_203' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 449 [1/1] (0.79ns)   --->   "%empty_586 = add i5 %zext_ln39, i5 4" [src/conv1.cpp:39]   --->   Operation 449 'add' 'empty_586' <Predicate = (!icmp_ln39 & !and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 450 [1/1] (0.76ns)   --->   "%empty_597 = add i8 %empty_593, i8 4" [src/conv1.cpp:36]   --->   Operation 450 'add' 'empty_597' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 451 [1/1] (0.00ns)   --->   "%p_cast95 = zext i8 %empty_597" [src/conv1.cpp:36]   --->   Operation 451 'zext' 'p_cast95' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 452 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_85 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast95" [src/conv1.cpp:36]   --->   Operation 452 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_85' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 453 [1/1] (0.76ns)   --->   "%empty_605 = add i8 %empty_593, i8 12" [src/conv1.cpp:36]   --->   Operation 453 'add' 'empty_605' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 454 [1/1] (0.00ns)   --->   "%p_cast103 = zext i8 %empty_605" [src/conv1.cpp:36]   --->   Operation 454 'zext' 'p_cast103' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 455 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_93 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast103" [src/conv1.cpp:36]   --->   Operation 455 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_93' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 456 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_85 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast95" [src/conv1.cpp:36]   --->   Operation 456 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_85' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 457 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_93 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast103" [src/conv1.cpp:36]   --->   Operation 457 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_93' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_8 : Operation 458 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_85" [src/conv1.cpp:36]   --->   Operation 458 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_8 : Operation 459 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_85" [src/conv1.cpp:36]   --->   Operation 459 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_8 : Operation 460 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_93" [src/conv1.cpp:36]   --->   Operation 460 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_8 : Operation 461 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_93" [src/conv1.cpp:36]   --->   Operation 461 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_8 : Operation 462 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_100" [src/conv1.cpp:36]   --->   Operation 462 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_8 : Operation 463 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_100" [src/conv1.cpp:36]   --->   Operation 463 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_8 : Operation 464 [1/1] (0.42ns)   --->   "%tmp_195_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_100, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_100, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 464 'mux' 'tmp_195_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 465 [1/1] (0.44ns)   --->   "%select_ln36_21 = select i1 %icmp_ln39, i32 %tmp_195_mid1, i32 %tmp_195" [src/conv1.cpp:36]   --->   Operation 465 'select' 'select_ln36_21' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 466 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_108" [src/conv1.cpp:36]   --->   Operation 466 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_8 : Operation 467 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_108" [src/conv1.cpp:36]   --->   Operation 467 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_8 : Operation 468 [1/1] (0.42ns)   --->   "%tmp_203_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_108, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_108, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 468 'mux' 'tmp_203_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 469 [1/1] (0.44ns)   --->   "%select_ln36_29 = select i1 %icmp_ln39, i32 %tmp_203_mid1, i32 %tmp_203" [src/conv1.cpp:36]   --->   Operation 469 'select' 'select_ln36_29' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_10)   --->   "%select_ln36_86 = select i1 %icmp_ln39, i5 4, i5 %empty_586" [src/conv1.cpp:36]   --->   Operation 470 'select' 'select_ln36_86' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 471 [1/1] (0.79ns)   --->   "%p_mid110 = add i5 %zext_ln39_3, i5 4" [src/conv1.cpp:39]   --->   Operation 471 'add' 'p_mid110' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 472 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_10 = select i1 %and_ln36, i5 %p_mid110, i5 %select_ln36_86" [src/conv1.cpp:39]   --->   Operation 472 'select' 'select_ln39_10' <Predicate = (!icmp_ln36)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 473 [1/1] (0.00ns)   --->   "%select_ln39_37_cast = zext i5 %select_ln39_10" [src/conv1.cpp:39]   --->   Operation 473 'zext' 'select_ln39_37_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_8 : Operation 474 [1/1] (1.65ns)   --->   "%mul_ln54_4 = mul i11 %select_ln39_37_cast, i11 88" [src/conv1.cpp:39]   --->   Operation 474 'mul' 'mul_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 475 [7/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 475 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 476 [8/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 476 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 477 [7/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 477 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 478 [10/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_7, i9 88" [src/conv1.cpp:54]   --->   Operation 478 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 479 [11/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 479 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 480 [12/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 480 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 481 [1/1] (0.76ns)   --->   "%add_ln52_4 = add i9 %zext_ln40, i9 6" [src/conv1.cpp:52]   --->   Operation 481 'add' 'add_ln52_4' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 482 [13/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 482 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 483 [1/1] (0.00ns)   --->   "%zext_ln54_77 = zext i9 %add_ln52_4" [src/conv1.cpp:54]   --->   Operation 483 'zext' 'zext_ln54_77' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_8 : Operation 484 [1/1] (2.14ns)   --->   "%mul_ln54_13 = mul i19 %zext_ln54_77, i19 745" [src/conv1.cpp:54]   --->   Operation 484 'mul' 'mul_ln54_13' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 485 [1/1] (0.00ns)   --->   "%trunc_ln54_7 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_13, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 485 'partselect' 'trunc_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 2.90>
ST_9 : Operation 486 [1/1] (0.77ns)   --->   "%empty_524 = add i9 %empty, i9 20" [src/conv1.cpp:36]   --->   Operation 486 'add' 'empty_524' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 487 [1/1] (0.00ns)   --->   "%p_cast25 = zext i9 %empty_524" [src/conv1.cpp:36]   --->   Operation 487 'zext' 'p_cast25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 488 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_21 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast25" [src/conv1.cpp:36]   --->   Operation 488 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 489 [1/1] (0.77ns)   --->   "%empty_532 = add i9 %empty, i9 28" [src/conv1.cpp:36]   --->   Operation 489 'add' 'empty_532' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 490 [1/1] (0.00ns)   --->   "%p_cast33 = zext i9 %empty_532" [src/conv1.cpp:36]   --->   Operation 490 'zext' 'p_cast33' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 491 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_29 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast33" [src/conv1.cpp:36]   --->   Operation 491 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_29' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 492 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_21 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast25" [src/conv1.cpp:36]   --->   Operation 492 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 493 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_29 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast33" [src/conv1.cpp:36]   --->   Operation 493 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_29' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 494 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_5" [src/conv1.cpp:36]   --->   Operation 494 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_9 : Operation 495 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_5" [src/conv1.cpp:36]   --->   Operation 495 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_9 : Operation 496 [1/1] (0.42ns)   --->   "%tmp_180 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_4, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_4, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 496 'mux' 'tmp_180' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 497 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_13" [src/conv1.cpp:36]   --->   Operation 497 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_9 : Operation 498 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_13" [src/conv1.cpp:36]   --->   Operation 498 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_9 : Operation 499 [1/1] (0.42ns)   --->   "%tmp_188 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_12, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_12, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 499 'mux' 'tmp_188' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 500 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_21" [src/conv1.cpp:36]   --->   Operation 500 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_9 : Operation 501 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_21" [src/conv1.cpp:36]   --->   Operation 501 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_9 : Operation 502 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_29" [src/conv1.cpp:36]   --->   Operation 502 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_9 : Operation 503 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_29" [src/conv1.cpp:36]   --->   Operation 503 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_9 : Operation 504 [1/1] (0.79ns)   --->   "%empty_587 = add i5 %zext_ln39, i5 5" [src/conv1.cpp:39]   --->   Operation 504 'add' 'empty_587' <Predicate = (!icmp_ln39 & !and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 505 [1/1] (0.77ns)   --->   "%empty_613 = add i9 %empty_592, i9 20" [src/conv1.cpp:36]   --->   Operation 505 'add' 'empty_613' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 506 [1/1] (0.00ns)   --->   "%p_cast111 = zext i9 %empty_613" [src/conv1.cpp:36]   --->   Operation 506 'zext' 'p_cast111' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 507 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_101 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast111" [src/conv1.cpp:36]   --->   Operation 507 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_101' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 508 [1/1] (0.77ns)   --->   "%empty_621 = add i9 %empty_592, i9 28" [src/conv1.cpp:36]   --->   Operation 508 'add' 'empty_621' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 509 [1/1] (0.00ns)   --->   "%p_cast119 = zext i9 %empty_621" [src/conv1.cpp:36]   --->   Operation 509 'zext' 'p_cast119' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 510 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_109 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast119" [src/conv1.cpp:36]   --->   Operation 510 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_109' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 511 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_101 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast111" [src/conv1.cpp:36]   --->   Operation 511 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_101' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 512 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_109 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast119" [src/conv1.cpp:36]   --->   Operation 512 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_109' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_9 : Operation 513 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_85" [src/conv1.cpp:36]   --->   Operation 513 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_9 : Operation 514 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_85" [src/conv1.cpp:36]   --->   Operation 514 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_9 : Operation 515 [1/1] (0.42ns)   --->   "%tmp_180_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_85, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_85, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 515 'mux' 'tmp_180_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 516 [1/1] (0.44ns)   --->   "%select_ln36_6 = select i1 %icmp_ln39, i32 %tmp_180_mid1, i32 %tmp_180" [src/conv1.cpp:36]   --->   Operation 516 'select' 'select_ln36_6' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 517 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_93" [src/conv1.cpp:36]   --->   Operation 517 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_9 : Operation 518 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_93" [src/conv1.cpp:36]   --->   Operation 518 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_9 : Operation 519 [1/1] (0.42ns)   --->   "%tmp_188_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_93, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_93, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 519 'mux' 'tmp_188_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 520 [1/1] (0.44ns)   --->   "%select_ln36_14 = select i1 %icmp_ln39, i32 %tmp_188_mid1, i32 %tmp_188" [src/conv1.cpp:36]   --->   Operation 520 'select' 'select_ln36_14' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 521 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_101" [src/conv1.cpp:36]   --->   Operation 521 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_9 : Operation 522 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_101" [src/conv1.cpp:36]   --->   Operation 522 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_9 : Operation 523 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_109" [src/conv1.cpp:36]   --->   Operation 523 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_9 : Operation 524 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_109" [src/conv1.cpp:36]   --->   Operation 524 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_9 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_11)   --->   "%select_ln36_87 = select i1 %icmp_ln39, i5 5, i5 %empty_587" [src/conv1.cpp:36]   --->   Operation 525 'select' 'select_ln36_87' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 526 [1/1] (0.79ns)   --->   "%p_mid112 = add i5 %zext_ln39_3, i5 5" [src/conv1.cpp:39]   --->   Operation 526 'add' 'p_mid112' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 527 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_11 = select i1 %and_ln36, i5 %p_mid112, i5 %select_ln36_87" [src/conv1.cpp:39]   --->   Operation 527 'select' 'select_ln39_11' <Predicate = (!icmp_ln36)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 528 [1/1] (0.00ns)   --->   "%select_ln39_38_cast = zext i5 %select_ln39_11" [src/conv1.cpp:39]   --->   Operation 528 'zext' 'select_ln39_38_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 529 [1/1] (1.65ns)   --->   "%mul_ln54_5 = mul i11 %select_ln39_38_cast, i11 88" [src/conv1.cpp:39]   --->   Operation 529 'mul' 'mul_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 530 [6/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 530 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 531 [7/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 531 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 532 [6/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 532 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 533 [9/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_7, i9 88" [src/conv1.cpp:54]   --->   Operation 533 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 534 [10/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 534 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 535 [11/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 535 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 536 [12/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 536 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 537 [1/1] (0.76ns)   --->   "%add_ln52_5 = add i9 %zext_ln40, i9 7" [src/conv1.cpp:52]   --->   Operation 537 'add' 'add_ln52_5' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 538 [13/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 538 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 539 [1/1] (0.00ns)   --->   "%zext_ln54_88 = zext i9 %add_ln52_5" [src/conv1.cpp:54]   --->   Operation 539 'zext' 'zext_ln54_88' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_9 : Operation 540 [1/1] (2.14ns)   --->   "%mul_ln54_14 = mul i19 %zext_ln54_88, i19 745" [src/conv1.cpp:54]   --->   Operation 540 'mul' 'mul_ln54_14' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 541 [1/1] (0.00ns)   --->   "%trunc_ln54_8 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_14, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 541 'partselect' 'trunc_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.90>
ST_10 : Operation 542 [1/1] (0.76ns)   --->   "%empty_509 = add i8 %empty_503, i8 5" [src/conv1.cpp:36]   --->   Operation 542 'add' 'empty_509' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 543 [1/1] (0.00ns)   --->   "%p_cast10 = zext i8 %empty_509" [src/conv1.cpp:36]   --->   Operation 543 'zext' 'p_cast10' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 544 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_6 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast10" [src/conv1.cpp:36]   --->   Operation 544 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 545 [1/1] (0.77ns)   --->   "%empty_540 = add i9 %empty, i9 36" [src/conv1.cpp:36]   --->   Operation 545 'add' 'empty_540' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 546 [1/1] (0.00ns)   --->   "%p_cast47 = zext i9 %empty_540" [src/conv1.cpp:36]   --->   Operation 546 'zext' 'p_cast47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 547 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_37 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast47" [src/conv1.cpp:36]   --->   Operation 547 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_37' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 548 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_6 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast10" [src/conv1.cpp:36]   --->   Operation 548 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_6' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 549 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_37 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast47" [src/conv1.cpp:36]   --->   Operation 549 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_37' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 550 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_6" [src/conv1.cpp:36]   --->   Operation 550 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_10 : Operation 551 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_6" [src/conv1.cpp:36]   --->   Operation 551 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_10 : Operation 552 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_21" [src/conv1.cpp:36]   --->   Operation 552 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_10 : Operation 553 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_21" [src/conv1.cpp:36]   --->   Operation 553 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_10 : Operation 554 [1/1] (0.42ns)   --->   "%tmp_196 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_20, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_20, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 554 'mux' 'tmp_196' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 555 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_29" [src/conv1.cpp:36]   --->   Operation 555 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_10 : Operation 556 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_29" [src/conv1.cpp:36]   --->   Operation 556 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_10 : Operation 557 [1/1] (0.42ns)   --->   "%tmp_204 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_28, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_28, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 557 'mux' 'tmp_204' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 558 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_37" [src/conv1.cpp:36]   --->   Operation 558 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_10 : Operation 559 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_37" [src/conv1.cpp:36]   --->   Operation 559 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_10 : Operation 560 [1/1] (0.79ns)   --->   "%empty_588 = add i5 %zext_ln39, i5 6" [src/conv1.cpp:39]   --->   Operation 560 'add' 'empty_588' <Predicate = (!icmp_ln39 & !and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 561 [1/1] (0.79ns)   --->   "%empty_589 = add i5 %zext_ln39, i5 7" [src/conv1.cpp:39]   --->   Operation 561 'add' 'empty_589' <Predicate = (!icmp_ln39 & !and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 562 [1/1] (0.78ns)   --->   "%empty_590 = add i5 %zext_ln39, i5 8" [src/conv1.cpp:39]   --->   Operation 562 'add' 'empty_590' <Predicate = (!icmp_ln39 & !and_ln36)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 563 [1/1] (0.76ns)   --->   "%empty_598 = add i8 %empty_593, i8 5" [src/conv1.cpp:36]   --->   Operation 563 'add' 'empty_598' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 564 [1/1] (0.00ns)   --->   "%p_cast96 = zext i8 %empty_598" [src/conv1.cpp:36]   --->   Operation 564 'zext' 'p_cast96' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 565 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_86 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast96" [src/conv1.cpp:36]   --->   Operation 565 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_86' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 566 [1/1] (0.77ns)   --->   "%empty_629 = add i9 %empty_592, i9 36" [src/conv1.cpp:36]   --->   Operation 566 'add' 'empty_629' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 567 [1/1] (0.00ns)   --->   "%p_cast127 = zext i9 %empty_629" [src/conv1.cpp:36]   --->   Operation 567 'zext' 'p_cast127' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 568 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_117 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast127" [src/conv1.cpp:36]   --->   Operation 568 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_117' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 569 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_86 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast96" [src/conv1.cpp:36]   --->   Operation 569 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_86' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 570 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_117 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast127" [src/conv1.cpp:36]   --->   Operation 570 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_117' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_10 : Operation 571 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_86" [src/conv1.cpp:36]   --->   Operation 571 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_10 : Operation 572 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_86" [src/conv1.cpp:36]   --->   Operation 572 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_10 : Operation 573 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_101" [src/conv1.cpp:36]   --->   Operation 573 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_10 : Operation 574 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_101" [src/conv1.cpp:36]   --->   Operation 574 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_10 : Operation 575 [1/1] (0.42ns)   --->   "%tmp_196_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_101, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_101, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 575 'mux' 'tmp_196_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 576 [1/1] (0.44ns)   --->   "%select_ln36_22 = select i1 %icmp_ln39, i32 %tmp_196_mid1, i32 %tmp_196" [src/conv1.cpp:36]   --->   Operation 576 'select' 'select_ln36_22' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 577 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_109" [src/conv1.cpp:36]   --->   Operation 577 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_10 : Operation 578 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_109" [src/conv1.cpp:36]   --->   Operation 578 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_10 : Operation 579 [1/1] (0.42ns)   --->   "%tmp_204_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_109, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_109, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 579 'mux' 'tmp_204_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 580 [1/1] (0.44ns)   --->   "%select_ln36_30 = select i1 %icmp_ln39, i32 %tmp_204_mid1, i32 %tmp_204" [src/conv1.cpp:36]   --->   Operation 580 'select' 'select_ln36_30' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 581 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_117" [src/conv1.cpp:36]   --->   Operation 581 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_10 : Operation 582 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_117" [src/conv1.cpp:36]   --->   Operation 582 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_10 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_12)   --->   "%select_ln36_88 = select i1 %icmp_ln39, i5 6, i5 %empty_588" [src/conv1.cpp:36]   --->   Operation 583 'select' 'select_ln36_88' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_13)   --->   "%select_ln36_89 = select i1 %icmp_ln39, i5 7, i5 %empty_589" [src/conv1.cpp:36]   --->   Operation 584 'select' 'select_ln36_89' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node select_ln39_14)   --->   "%select_ln36_90 = select i1 %icmp_ln39, i5 8, i5 %empty_590" [src/conv1.cpp:36]   --->   Operation 585 'select' 'select_ln36_90' <Predicate = (!icmp_ln36 & !and_ln36)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 586 [1/1] (0.79ns)   --->   "%p_mid114 = add i5 %zext_ln39_3, i5 6" [src/conv1.cpp:39]   --->   Operation 586 'add' 'p_mid114' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 587 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_12 = select i1 %and_ln36, i5 %p_mid114, i5 %select_ln36_88" [src/conv1.cpp:39]   --->   Operation 587 'select' 'select_ln39_12' <Predicate = (!icmp_ln36)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 588 [1/1] (0.00ns)   --->   "%select_ln39_39_cast = zext i5 %select_ln39_12" [src/conv1.cpp:39]   --->   Operation 588 'zext' 'select_ln39_39_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_10 : Operation 589 [1/1] (1.65ns)   --->   "%mul_ln54_6 = mul i11 %select_ln39_39_cast, i11 88" [src/conv1.cpp:39]   --->   Operation 589 'mul' 'mul_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 590 [1/1] (0.79ns)   --->   "%p_mid116 = add i5 %zext_ln39_3, i5 7" [src/conv1.cpp:39]   --->   Operation 590 'add' 'p_mid116' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 591 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_13 = select i1 %and_ln36, i5 %p_mid116, i5 %select_ln36_89" [src/conv1.cpp:39]   --->   Operation 591 'select' 'select_ln39_13' <Predicate = (!icmp_ln36)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 592 [1/1] (0.78ns)   --->   "%p_mid118 = add i5 %zext_ln39_3, i5 8" [src/conv1.cpp:39]   --->   Operation 592 'add' 'p_mid118' <Predicate = (!icmp_ln36 & and_ln36)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 593 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln39_14 = select i1 %and_ln36, i5 %p_mid118, i5 %select_ln36_90" [src/conv1.cpp:39]   --->   Operation 593 'select' 'select_ln39_14' <Predicate = (!icmp_ln36)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 594 [5/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 594 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 595 [6/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 595 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 596 [5/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 596 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 597 [8/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_7, i9 88" [src/conv1.cpp:54]   --->   Operation 597 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 598 [9/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 598 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 599 [10/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 599 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 600 [11/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 600 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 601 [12/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 601 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 602 [1/1] (0.76ns)   --->   "%add_ln52_6 = add i9 %zext_ln40, i9 8" [src/conv1.cpp:52]   --->   Operation 602 'add' 'add_ln52_6' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 603 [13/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 603 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 604 [1/1] (0.00ns)   --->   "%zext_ln54_99 = zext i9 %add_ln52_6" [src/conv1.cpp:54]   --->   Operation 604 'zext' 'zext_ln54_99' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_10 : Operation 605 [1/1] (2.14ns)   --->   "%mul_ln54_15 = mul i19 %zext_ln54_99, i19 745" [src/conv1.cpp:54]   --->   Operation 605 'mul' 'mul_ln54_15' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 606 [1/1] (0.00ns)   --->   "%trunc_ln54_9 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_15, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 606 'partselect' 'trunc_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.90>
ST_11 : Operation 607 [1/1] (0.77ns)   --->   "%empty_517 = add i9 %empty, i9 13" [src/conv1.cpp:36]   --->   Operation 607 'add' 'empty_517' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 608 [1/1] (0.00ns)   --->   "%p_cast18 = zext i9 %empty_517" [src/conv1.cpp:36]   --->   Operation 608 'zext' 'p_cast18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 609 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_14 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast18" [src/conv1.cpp:36]   --->   Operation 609 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 610 [1/1] (0.77ns)   --->   "%empty_525 = add i9 %empty, i9 21" [src/conv1.cpp:36]   --->   Operation 610 'add' 'empty_525' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 611 [1/1] (0.00ns)   --->   "%p_cast26 = zext i9 %empty_525" [src/conv1.cpp:36]   --->   Operation 611 'zext' 'p_cast26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 612 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_22 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast26" [src/conv1.cpp:36]   --->   Operation 612 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 613 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_14 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast18" [src/conv1.cpp:36]   --->   Operation 613 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_14' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 614 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_22 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast26" [src/conv1.cpp:36]   --->   Operation 614 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 615 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_6" [src/conv1.cpp:36]   --->   Operation 615 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_11 : Operation 616 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_6" [src/conv1.cpp:36]   --->   Operation 616 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_11 : Operation 617 [1/1] (0.42ns)   --->   "%tmp_181 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_5, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_5, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 617 'mux' 'tmp_181' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 618 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_14" [src/conv1.cpp:36]   --->   Operation 618 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_11 : Operation 619 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_14" [src/conv1.cpp:36]   --->   Operation 619 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_11 : Operation 620 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_22" [src/conv1.cpp:36]   --->   Operation 620 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_11 : Operation 621 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_22" [src/conv1.cpp:36]   --->   Operation 621 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_11 : Operation 622 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_37" [src/conv1.cpp:36]   --->   Operation 622 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_11 : Operation 623 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_37" [src/conv1.cpp:36]   --->   Operation 623 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_11 : Operation 624 [1/1] (0.42ns)   --->   "%tmp_212 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_36, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_36, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 624 'mux' 'tmp_212' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 625 [1/1] (0.77ns)   --->   "%empty_606 = add i9 %empty_592, i9 13" [src/conv1.cpp:36]   --->   Operation 625 'add' 'empty_606' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 626 [1/1] (0.00ns)   --->   "%p_cast104 = zext i9 %empty_606" [src/conv1.cpp:36]   --->   Operation 626 'zext' 'p_cast104' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 627 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_94 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast104" [src/conv1.cpp:36]   --->   Operation 627 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_94' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 628 [1/1] (0.77ns)   --->   "%empty_614 = add i9 %empty_592, i9 21" [src/conv1.cpp:36]   --->   Operation 628 'add' 'empty_614' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 629 [1/1] (0.00ns)   --->   "%p_cast112 = zext i9 %empty_614" [src/conv1.cpp:36]   --->   Operation 629 'zext' 'p_cast112' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 630 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_102 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast112" [src/conv1.cpp:36]   --->   Operation 630 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_102' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 631 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_94 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast104" [src/conv1.cpp:36]   --->   Operation 631 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_94' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 632 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_102 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast112" [src/conv1.cpp:36]   --->   Operation 632 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_102' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_11 : Operation 633 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_86" [src/conv1.cpp:36]   --->   Operation 633 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_11 : Operation 634 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_86" [src/conv1.cpp:36]   --->   Operation 634 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_11 : Operation 635 [1/1] (0.42ns)   --->   "%tmp_181_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_86, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_86, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 635 'mux' 'tmp_181_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 636 [1/1] (0.44ns)   --->   "%select_ln36_7 = select i1 %icmp_ln39, i32 %tmp_181_mid1, i32 %tmp_181" [src/conv1.cpp:36]   --->   Operation 636 'select' 'select_ln36_7' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 637 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_94" [src/conv1.cpp:36]   --->   Operation 637 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_11 : Operation 638 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_94" [src/conv1.cpp:36]   --->   Operation 638 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_11 : Operation 639 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_102" [src/conv1.cpp:36]   --->   Operation 639 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_11 : Operation 640 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_102" [src/conv1.cpp:36]   --->   Operation 640 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_11 : Operation 641 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_117" [src/conv1.cpp:36]   --->   Operation 641 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_11 : Operation 642 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_117" [src/conv1.cpp:36]   --->   Operation 642 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_11 : Operation 643 [1/1] (0.42ns)   --->   "%tmp_212_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_117, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_117, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 643 'mux' 'tmp_212_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 644 [1/1] (0.44ns)   --->   "%select_ln36_38 = select i1 %icmp_ln39, i32 %tmp_212_mid1, i32 %tmp_212" [src/conv1.cpp:36]   --->   Operation 644 'select' 'select_ln36_38' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 645 [1/1] (0.00ns)   --->   "%select_ln39_40_cast = zext i5 %select_ln39_13" [src/conv1.cpp:39]   --->   Operation 645 'zext' 'select_ln39_40_cast' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_11 : Operation 646 [1/1] (1.65ns)   --->   "%mul_ln54_7 = mul i11 %select_ln39_40_cast, i11 88" [src/conv1.cpp:39]   --->   Operation 646 'mul' 'mul_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 647 [4/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 647 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 648 [5/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 648 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 649 [4/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 649 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 650 [7/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_7, i9 88" [src/conv1.cpp:54]   --->   Operation 650 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 651 [8/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 651 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 652 [9/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 652 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 653 [10/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 653 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 654 [11/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 654 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 655 [12/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 655 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 656 [1/1] (0.76ns)   --->   "%add_ln52_7 = add i9 %zext_ln40, i9 9" [src/conv1.cpp:52]   --->   Operation 656 'add' 'add_ln52_7' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 657 [13/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 657 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln54_110 = zext i9 %add_ln52_7" [src/conv1.cpp:54]   --->   Operation 658 'zext' 'zext_ln54_110' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_11 : Operation 659 [1/1] (2.14ns)   --->   "%mul_ln54_16 = mul i19 %zext_ln54_110, i19 745" [src/conv1.cpp:54]   --->   Operation 659 'mul' 'mul_ln54_16' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 660 [1/1] (0.00ns)   --->   "%trunc_ln54_s = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_16, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 660 'partselect' 'trunc_ln54_s' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 2.90>
ST_12 : Operation 661 [1/1] (0.77ns)   --->   "%empty_533 = add i9 %empty, i9 29" [src/conv1.cpp:36]   --->   Operation 661 'add' 'empty_533' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 662 [1/1] (0.00ns)   --->   "%p_cast34 = zext i9 %empty_533" [src/conv1.cpp:36]   --->   Operation 662 'zext' 'p_cast34' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 663 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_30 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast34" [src/conv1.cpp:36]   --->   Operation 663 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 664 [1/1] (0.77ns)   --->   "%empty_541 = add i9 %empty, i9 37" [src/conv1.cpp:36]   --->   Operation 664 'add' 'empty_541' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 665 [1/1] (0.00ns)   --->   "%p_cast48 = zext i9 %empty_541" [src/conv1.cpp:36]   --->   Operation 665 'zext' 'p_cast48' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 666 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_38 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast48" [src/conv1.cpp:36]   --->   Operation 666 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_38' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 667 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_30 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast34" [src/conv1.cpp:36]   --->   Operation 667 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 668 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_38 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast48" [src/conv1.cpp:36]   --->   Operation 668 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_38' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 669 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_14" [src/conv1.cpp:36]   --->   Operation 669 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_12 : Operation 670 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_14" [src/conv1.cpp:36]   --->   Operation 670 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_12 : Operation 671 [1/1] (0.42ns)   --->   "%tmp_189 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_13, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_13, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 671 'mux' 'tmp_189' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 672 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_22" [src/conv1.cpp:36]   --->   Operation 672 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_12 : Operation 673 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_22" [src/conv1.cpp:36]   --->   Operation 673 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_12 : Operation 674 [1/1] (0.42ns)   --->   "%tmp_197 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_21, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_21, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 674 'mux' 'tmp_197' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 675 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_30" [src/conv1.cpp:36]   --->   Operation 675 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_12 : Operation 676 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_30" [src/conv1.cpp:36]   --->   Operation 676 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_12 : Operation 677 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_38" [src/conv1.cpp:36]   --->   Operation 677 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_12 : Operation 678 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_38" [src/conv1.cpp:36]   --->   Operation 678 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_12 : Operation 679 [1/1] (0.77ns)   --->   "%empty_622 = add i9 %empty_592, i9 29" [src/conv1.cpp:36]   --->   Operation 679 'add' 'empty_622' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 680 [1/1] (0.00ns)   --->   "%p_cast120 = zext i9 %empty_622" [src/conv1.cpp:36]   --->   Operation 680 'zext' 'p_cast120' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 681 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_110 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast120" [src/conv1.cpp:36]   --->   Operation 681 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_110' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 682 [1/1] (0.77ns)   --->   "%empty_630 = add i9 %empty_592, i9 37" [src/conv1.cpp:36]   --->   Operation 682 'add' 'empty_630' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 683 [1/1] (0.00ns)   --->   "%p_cast128 = zext i9 %empty_630" [src/conv1.cpp:36]   --->   Operation 683 'zext' 'p_cast128' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 684 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_118 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast128" [src/conv1.cpp:36]   --->   Operation 684 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_118' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 685 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_110 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast120" [src/conv1.cpp:36]   --->   Operation 685 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_110' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 686 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_118 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast128" [src/conv1.cpp:36]   --->   Operation 686 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_118' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_12 : Operation 687 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_94" [src/conv1.cpp:36]   --->   Operation 687 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_12 : Operation 688 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_94" [src/conv1.cpp:36]   --->   Operation 688 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_12 : Operation 689 [1/1] (0.42ns)   --->   "%tmp_189_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_94, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_94, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 689 'mux' 'tmp_189_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 690 [1/1] (0.44ns)   --->   "%select_ln36_15 = select i1 %icmp_ln39, i32 %tmp_189_mid1, i32 %tmp_189" [src/conv1.cpp:36]   --->   Operation 690 'select' 'select_ln36_15' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 691 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_102" [src/conv1.cpp:36]   --->   Operation 691 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_12 : Operation 692 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_102" [src/conv1.cpp:36]   --->   Operation 692 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_12 : Operation 693 [1/1] (0.42ns)   --->   "%tmp_197_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_102, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_102, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 693 'mux' 'tmp_197_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 694 [1/1] (0.44ns)   --->   "%select_ln36_23 = select i1 %icmp_ln39, i32 %tmp_197_mid1, i32 %tmp_197" [src/conv1.cpp:36]   --->   Operation 694 'select' 'select_ln36_23' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 695 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_110" [src/conv1.cpp:36]   --->   Operation 695 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_12 : Operation 696 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_110" [src/conv1.cpp:36]   --->   Operation 696 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_12 : Operation 697 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_118" [src/conv1.cpp:36]   --->   Operation 697 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_12 : Operation 698 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_118" [src/conv1.cpp:36]   --->   Operation 698 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_12 : Operation 699 [1/1] (0.00ns)   --->   "%zext_ln39_4 = zext i5 %select_ln39_14" [src/conv1.cpp:39]   --->   Operation 699 'zext' 'zext_ln39_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_12 : Operation 700 [1/1] (1.65ns)   --->   "%mul_ln39 = mul i11 %zext_ln39_4, i11 88" [src/conv1.cpp:39]   --->   Operation 700 'mul' 'mul_ln39' <Predicate = (!icmp_ln36)> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 701 [3/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 701 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 702 [4/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 702 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 703 [3/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 703 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 704 [6/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_7, i9 88" [src/conv1.cpp:54]   --->   Operation 704 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 705 [7/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 705 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 706 [8/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 706 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 707 [9/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 707 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 708 [10/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 708 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 709 [11/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 709 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 710 [12/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 710 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 711 [1/1] (0.76ns)   --->   "%add_ln52_8 = add i9 %zext_ln40, i9 10" [src/conv1.cpp:52]   --->   Operation 711 'add' 'add_ln52_8' <Predicate = (!icmp_ln36)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 712 [13/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 712 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 713 [1/1] (0.00ns)   --->   "%zext_ln54_121 = zext i9 %add_ln52_8" [src/conv1.cpp:54]   --->   Operation 713 'zext' 'zext_ln54_121' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_12 : Operation 714 [1/1] (2.14ns)   --->   "%mul_ln54_17 = mul i19 %zext_ln54_121, i19 745" [src/conv1.cpp:54]   --->   Operation 714 'mul' 'mul_ln54_17' <Predicate = (!icmp_ln36)> <Delay = 2.14> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 2.14> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln54_2 = partselect i2 @_ssdm_op_PartSelect.i2.i19.i32.i32, i19 %mul_ln54_17, i32 16, i32 17" [src/conv1.cpp:54]   --->   Operation 715 'partselect' 'trunc_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>

State 13 <SV = 12> <Delay = 1.89>
ST_13 : Operation 716 [1/1] (0.76ns)   --->   "%empty_510 = add i8 %empty_503, i8 6" [src/conv1.cpp:36]   --->   Operation 716 'add' 'empty_510' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 717 [1/1] (0.00ns)   --->   "%p_cast11 = zext i8 %empty_510" [src/conv1.cpp:36]   --->   Operation 717 'zext' 'p_cast11' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 718 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_7 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast11" [src/conv1.cpp:36]   --->   Operation 718 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 719 [1/1] (0.77ns)   --->   "%empty_549 = add i9 %empty, i9 45" [src/conv1.cpp:36]   --->   Operation 719 'add' 'empty_549' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 720 [1/1] (0.00ns)   --->   "%p_cast56 = zext i9 %empty_549" [src/conv1.cpp:36]   --->   Operation 720 'zext' 'p_cast56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 721 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_46 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast56" [src/conv1.cpp:36]   --->   Operation 721 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 722 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_7 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast11" [src/conv1.cpp:36]   --->   Operation 722 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_7' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 723 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_46 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast56" [src/conv1.cpp:36]   --->   Operation 723 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 724 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_7" [src/conv1.cpp:36]   --->   Operation 724 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_13 : Operation 725 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_7" [src/conv1.cpp:36]   --->   Operation 725 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_13 : Operation 726 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_30" [src/conv1.cpp:36]   --->   Operation 726 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_13 : Operation 727 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_30" [src/conv1.cpp:36]   --->   Operation 727 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_13 : Operation 728 [1/1] (0.42ns)   --->   "%tmp_205 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_29, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_29, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 728 'mux' 'tmp_205' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 729 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_38" [src/conv1.cpp:36]   --->   Operation 729 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_13 : Operation 730 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_38" [src/conv1.cpp:36]   --->   Operation 730 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_13 : Operation 731 [1/1] (0.42ns)   --->   "%tmp_213 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_37, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_37, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 731 'mux' 'tmp_213' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 732 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_46" [src/conv1.cpp:36]   --->   Operation 732 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_13 : Operation 733 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_46" [src/conv1.cpp:36]   --->   Operation 733 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_13 : Operation 734 [1/1] (0.76ns)   --->   "%empty_599 = add i8 %empty_593, i8 6" [src/conv1.cpp:36]   --->   Operation 734 'add' 'empty_599' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 735 [1/1] (0.00ns)   --->   "%p_cast97 = zext i8 %empty_599" [src/conv1.cpp:36]   --->   Operation 735 'zext' 'p_cast97' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 736 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_87 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast97" [src/conv1.cpp:36]   --->   Operation 736 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_87' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 737 [1/1] (0.77ns)   --->   "%empty_638 = add i9 %empty_592, i9 45" [src/conv1.cpp:36]   --->   Operation 737 'add' 'empty_638' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 738 [1/1] (0.00ns)   --->   "%p_cast136 = zext i9 %empty_638" [src/conv1.cpp:36]   --->   Operation 738 'zext' 'p_cast136' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 739 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_126 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast136" [src/conv1.cpp:36]   --->   Operation 739 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_126' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 740 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_87 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast97" [src/conv1.cpp:36]   --->   Operation 740 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_87' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 741 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_126 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast136" [src/conv1.cpp:36]   --->   Operation 741 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_126' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_13 : Operation 742 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_87" [src/conv1.cpp:36]   --->   Operation 742 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_13 : Operation 743 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_87" [src/conv1.cpp:36]   --->   Operation 743 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_13 : Operation 744 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_110" [src/conv1.cpp:36]   --->   Operation 744 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_13 : Operation 745 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_110" [src/conv1.cpp:36]   --->   Operation 745 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_13 : Operation 746 [1/1] (0.42ns)   --->   "%tmp_205_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_110, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_110, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 746 'mux' 'tmp_205_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 747 [1/1] (0.44ns)   --->   "%select_ln36_31 = select i1 %icmp_ln39, i32 %tmp_205_mid1, i32 %tmp_205" [src/conv1.cpp:36]   --->   Operation 747 'select' 'select_ln36_31' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 748 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_118" [src/conv1.cpp:36]   --->   Operation 748 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_13 : Operation 749 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_118" [src/conv1.cpp:36]   --->   Operation 749 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_13 : Operation 750 [1/1] (0.42ns)   --->   "%tmp_213_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_118, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_118, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 750 'mux' 'tmp_213_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 751 [1/1] (0.44ns)   --->   "%select_ln36_39 = select i1 %icmp_ln39, i32 %tmp_213_mid1, i32 %tmp_213" [src/conv1.cpp:36]   --->   Operation 751 'select' 'select_ln36_39' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 752 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_126" [src/conv1.cpp:36]   --->   Operation 752 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_13 : Operation 753 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_126" [src/conv1.cpp:36]   --->   Operation 753 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_13 : Operation 754 [2/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 754 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 755 [3/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 755 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 756 [2/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 756 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 757 [5/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_7, i9 88" [src/conv1.cpp:54]   --->   Operation 757 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 758 [6/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 758 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 759 [7/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 759 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 760 [8/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 760 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 761 [9/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 761 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 762 [10/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 762 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 763 [11/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 763 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 764 [12/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 764 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 3.92>
ST_14 : Operation 765 [1/1] (0.77ns)   --->   "%empty_518 = add i9 %empty, i9 14" [src/conv1.cpp:36]   --->   Operation 765 'add' 'empty_518' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 766 [1/1] (0.00ns)   --->   "%p_cast19 = zext i9 %empty_518" [src/conv1.cpp:36]   --->   Operation 766 'zext' 'p_cast19' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 767 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_15 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast19" [src/conv1.cpp:36]   --->   Operation 767 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 768 [1/1] (0.77ns)   --->   "%empty_526 = add i9 %empty, i9 22" [src/conv1.cpp:36]   --->   Operation 768 'add' 'empty_526' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 769 [1/1] (0.00ns)   --->   "%p_cast27 = zext i9 %empty_526" [src/conv1.cpp:36]   --->   Operation 769 'zext' 'p_cast27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 770 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_23 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast27" [src/conv1.cpp:36]   --->   Operation 770 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 771 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_15 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast19" [src/conv1.cpp:36]   --->   Operation 771 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_15' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 772 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_23 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast27" [src/conv1.cpp:36]   --->   Operation 772 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_23' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 773 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_7" [src/conv1.cpp:36]   --->   Operation 773 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_14 : Operation 774 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_7" [src/conv1.cpp:36]   --->   Operation 774 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_14 : Operation 775 [1/1] (0.42ns)   --->   "%tmp_182 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_6, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_6, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 775 'mux' 'tmp_182' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 776 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_15" [src/conv1.cpp:36]   --->   Operation 776 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_14 : Operation 777 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_15" [src/conv1.cpp:36]   --->   Operation 777 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_14 : Operation 778 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_23" [src/conv1.cpp:36]   --->   Operation 778 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_14 : Operation 779 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_23" [src/conv1.cpp:36]   --->   Operation 779 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_14 : Operation 780 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_46" [src/conv1.cpp:36]   --->   Operation 780 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_14 : Operation 781 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_46" [src/conv1.cpp:36]   --->   Operation 781 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_14 : Operation 782 [1/1] (0.42ns)   --->   "%tmp_221 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_45, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_45, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 782 'mux' 'tmp_221' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 783 [1/1] (0.77ns)   --->   "%empty_607 = add i9 %empty_592, i9 14" [src/conv1.cpp:36]   --->   Operation 783 'add' 'empty_607' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 784 [1/1] (0.00ns)   --->   "%p_cast105 = zext i9 %empty_607" [src/conv1.cpp:36]   --->   Operation 784 'zext' 'p_cast105' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 785 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_95 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast105" [src/conv1.cpp:36]   --->   Operation 785 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_95' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 786 [1/1] (0.77ns)   --->   "%empty_615 = add i9 %empty_592, i9 22" [src/conv1.cpp:36]   --->   Operation 786 'add' 'empty_615' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 787 [1/1] (0.00ns)   --->   "%p_cast113 = zext i9 %empty_615" [src/conv1.cpp:36]   --->   Operation 787 'zext' 'p_cast113' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 788 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_103 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast113" [src/conv1.cpp:36]   --->   Operation 788 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_103' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 789 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_95 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast105" [src/conv1.cpp:36]   --->   Operation 789 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_95' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 790 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_103 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast113" [src/conv1.cpp:36]   --->   Operation 790 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_103' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_14 : Operation 791 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_87" [src/conv1.cpp:36]   --->   Operation 791 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_14 : Operation 792 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_87" [src/conv1.cpp:36]   --->   Operation 792 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_14 : Operation 793 [1/1] (0.42ns)   --->   "%tmp_182_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_87, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_87, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 793 'mux' 'tmp_182_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 794 [1/1] (0.44ns)   --->   "%select_ln36_8 = select i1 %icmp_ln39, i32 %tmp_182_mid1, i32 %tmp_182" [src/conv1.cpp:36]   --->   Operation 794 'select' 'select_ln36_8' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 795 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_95" [src/conv1.cpp:36]   --->   Operation 795 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_14 : Operation 796 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_95" [src/conv1.cpp:36]   --->   Operation 796 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_14 : Operation 797 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_103" [src/conv1.cpp:36]   --->   Operation 797 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_14 : Operation 798 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_103" [src/conv1.cpp:36]   --->   Operation 798 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_14 : Operation 799 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_126" [src/conv1.cpp:36]   --->   Operation 799 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_14 : Operation 800 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_126" [src/conv1.cpp:36]   --->   Operation 800 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_14 : Operation 801 [1/1] (0.42ns)   --->   "%tmp_221_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_126, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_126, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 801 'mux' 'tmp_221_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 802 [1/1] (0.44ns)   --->   "%select_ln36_47 = select i1 %icmp_ln39, i32 %tmp_221_mid1, i32 %tmp_221" [src/conv1.cpp:36]   --->   Operation 802 'select' 'select_ln36_47' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 803 [1/12] (1.89ns)   --->   "%urem_ln40 = urem i8 %select_ln39, i8 88" [src/conv1.cpp:40]   --->   Operation 803 'urem' 'urem_ln40' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln54_2 = zext i8 %urem_ln40" [src/conv1.cpp:54]   --->   Operation 804 'zext' 'zext_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 805 [1/1] (0.79ns)   --->   "%add_ln54_9 = add i11 %mul_ln54, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 805 'add' 'add_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 806 [1/1] (0.00ns)   --->   "%zext_ln54_3 = zext i11 %add_ln54_9" [src/conv1.cpp:54]   --->   Operation 806 'zext' 'zext_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 807 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_3 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_3" [src/conv1.cpp:54]   --->   Operation 807 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_3' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 808 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_12 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_3" [src/conv1.cpp:54]   --->   Operation 808 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_12' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 809 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_21 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_3" [src/conv1.cpp:54]   --->   Operation 809 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_21' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 810 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_30 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3" [src/conv1.cpp:54]   --->   Operation 810 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_30' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 811 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_31 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_12" [src/conv1.cpp:54]   --->   Operation 811 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_31' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 812 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_32 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_21" [src/conv1.cpp:54]   --->   Operation 812 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_32' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 813 [2/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 813 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 814 [1/13] (1.53ns)   --->   "%urem_ln54_1 = urem i9 %add_ln52_1, i9 88" [src/conv1.cpp:54]   --->   Operation 814 'urem' 'urem_ln54_1' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln54_23 = zext i9 %urem_ln54_1" [src/conv1.cpp:54]   --->   Operation 815 'zext' 'zext_ln54_23' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 816 [1/1] (0.79ns)   --->   "%add_ln54_27 = add i11 %mul_ln54, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 816 'add' 'add_ln54_27' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 817 [1/1] (0.00ns)   --->   "%zext_ln54_24 = zext i11 %add_ln54_27" [src/conv1.cpp:54]   --->   Operation 817 'zext' 'zext_ln54_24' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 818 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_63 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_24" [src/conv1.cpp:54]   --->   Operation 818 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_63' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 819 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_72 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_24" [src/conv1.cpp:54]   --->   Operation 819 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_72' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 820 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_81 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_24" [src/conv1.cpp:54]   --->   Operation 820 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_81' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_14 : Operation 821 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_90 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_63" [src/conv1.cpp:54]   --->   Operation 821 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_90' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 822 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_91 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_72" [src/conv1.cpp:54]   --->   Operation 822 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_91' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 823 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_92 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_81" [src/conv1.cpp:54]   --->   Operation 823 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_92' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_14 : Operation 824 [4/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_7, i9 88" [src/conv1.cpp:54]   --->   Operation 824 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 825 [5/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 825 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 826 [6/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 826 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 827 [7/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 827 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 828 [8/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 828 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 829 [9/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 829 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 830 [10/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 830 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 831 [11/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 831 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 3.92>
ST_15 : Operation 832 [1/1] (0.77ns)   --->   "%empty_534 = add i9 %empty, i9 30" [src/conv1.cpp:36]   --->   Operation 832 'add' 'empty_534' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 833 [1/1] (0.00ns)   --->   "%p_cast35 = zext i9 %empty_534" [src/conv1.cpp:36]   --->   Operation 833 'zext' 'p_cast35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 834 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_31 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast35" [src/conv1.cpp:36]   --->   Operation 834 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_31' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 835 [1/1] (0.77ns)   --->   "%empty_542 = add i9 %empty, i9 38" [src/conv1.cpp:36]   --->   Operation 835 'add' 'empty_542' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 836 [1/1] (0.00ns)   --->   "%p_cast49 = zext i9 %empty_542" [src/conv1.cpp:36]   --->   Operation 836 'zext' 'p_cast49' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 837 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_39 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast49" [src/conv1.cpp:36]   --->   Operation 837 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 838 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_31 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast35" [src/conv1.cpp:36]   --->   Operation 838 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_31' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 839 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_39 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast49" [src/conv1.cpp:36]   --->   Operation 839 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 840 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_15" [src/conv1.cpp:36]   --->   Operation 840 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_15 : Operation 841 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_15" [src/conv1.cpp:36]   --->   Operation 841 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_15 : Operation 842 [1/1] (0.42ns)   --->   "%tmp_190 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_14, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_14, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 842 'mux' 'tmp_190' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 843 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_23" [src/conv1.cpp:36]   --->   Operation 843 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_15 : Operation 844 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_23" [src/conv1.cpp:36]   --->   Operation 844 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_15 : Operation 845 [1/1] (0.42ns)   --->   "%tmp_198 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_22, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_22, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 845 'mux' 'tmp_198' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 846 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_31" [src/conv1.cpp:36]   --->   Operation 846 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_15 : Operation 847 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_31" [src/conv1.cpp:36]   --->   Operation 847 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_15 : Operation 848 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_39" [src/conv1.cpp:36]   --->   Operation 848 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_15 : Operation 849 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_39" [src/conv1.cpp:36]   --->   Operation 849 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_15 : Operation 850 [1/1] (0.77ns)   --->   "%empty_623 = add i9 %empty_592, i9 30" [src/conv1.cpp:36]   --->   Operation 850 'add' 'empty_623' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 851 [1/1] (0.00ns)   --->   "%p_cast121 = zext i9 %empty_623" [src/conv1.cpp:36]   --->   Operation 851 'zext' 'p_cast121' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 852 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_111 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast121" [src/conv1.cpp:36]   --->   Operation 852 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_111' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 853 [1/1] (0.77ns)   --->   "%empty_631 = add i9 %empty_592, i9 38" [src/conv1.cpp:36]   --->   Operation 853 'add' 'empty_631' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 854 [1/1] (0.00ns)   --->   "%p_cast129 = zext i9 %empty_631" [src/conv1.cpp:36]   --->   Operation 854 'zext' 'p_cast129' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 855 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_119 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast129" [src/conv1.cpp:36]   --->   Operation 855 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_119' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 856 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_111 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast121" [src/conv1.cpp:36]   --->   Operation 856 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_111' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 857 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_119 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast129" [src/conv1.cpp:36]   --->   Operation 857 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_119' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_15 : Operation 858 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_95" [src/conv1.cpp:36]   --->   Operation 858 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_15 : Operation 859 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_95" [src/conv1.cpp:36]   --->   Operation 859 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_15 : Operation 860 [1/1] (0.42ns)   --->   "%tmp_190_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_95, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_95, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 860 'mux' 'tmp_190_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 861 [1/1] (0.44ns)   --->   "%select_ln36_16 = select i1 %icmp_ln39, i32 %tmp_190_mid1, i32 %tmp_190" [src/conv1.cpp:36]   --->   Operation 861 'select' 'select_ln36_16' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 862 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_103" [src/conv1.cpp:36]   --->   Operation 862 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_15 : Operation 863 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_103" [src/conv1.cpp:36]   --->   Operation 863 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_15 : Operation 864 [1/1] (0.42ns)   --->   "%tmp_198_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_103, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_103, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 864 'mux' 'tmp_198_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 865 [1/1] (0.44ns)   --->   "%select_ln36_24 = select i1 %icmp_ln39, i32 %tmp_198_mid1, i32 %tmp_198" [src/conv1.cpp:36]   --->   Operation 865 'select' 'select_ln36_24' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 866 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_111" [src/conv1.cpp:36]   --->   Operation 866 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_15 : Operation 867 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_111" [src/conv1.cpp:36]   --->   Operation 867 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_15 : Operation 868 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_119" [src/conv1.cpp:36]   --->   Operation 868 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_15 : Operation 869 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_119" [src/conv1.cpp:36]   --->   Operation 869 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_15 : Operation 870 [1/1] (0.79ns)   --->   "%add_ln54_10 = add i11 %mul_ln54_1, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 870 'add' 'add_ln54_10' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 871 [1/1] (0.00ns)   --->   "%zext_ln54_4 = zext i11 %add_ln54_10" [src/conv1.cpp:54]   --->   Operation 871 'zext' 'zext_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 872 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_4 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_4" [src/conv1.cpp:54]   --->   Operation 872 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_4' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 873 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_13 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_4" [src/conv1.cpp:54]   --->   Operation 873 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_13' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 874 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_22 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_4" [src/conv1.cpp:54]   --->   Operation 874 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_22' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 875 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_30 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_3" [src/conv1.cpp:54]   --->   Operation 875 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_30' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 876 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_31 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_12" [src/conv1.cpp:54]   --->   Operation 876 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_31' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 877 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_32 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_21" [src/conv1.cpp:54]   --->   Operation 877 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_32' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 878 [1/1] (0.47ns)   --->   "%tmp_257 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_30, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_31, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_32, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 878 'mux' 'tmp_257' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 879 [1/12] (1.89ns)   --->   "%urem_ln54 = urem i8 %add_ln52, i8 88" [src/conv1.cpp:54]   --->   Operation 879 'urem' 'urem_ln54' <Predicate = (!icmp_ln36)> <Delay = 1.89> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 11> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 880 [1/1] (0.00ns)   --->   "%zext_ln54_12 = zext i8 %urem_ln54" [src/conv1.cpp:54]   --->   Operation 880 'zext' 'zext_ln54_12' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 881 [1/1] (0.79ns)   --->   "%add_ln54_18 = add i11 %mul_ln54, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 881 'add' 'add_ln54_18' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln54_13 = zext i11 %add_ln54_18" [src/conv1.cpp:54]   --->   Operation 882 'zext' 'zext_ln54_13' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 883 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_33 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_13" [src/conv1.cpp:54]   --->   Operation 883 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_33' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 884 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_42 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_13" [src/conv1.cpp:54]   --->   Operation 884 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 885 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_51 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_13" [src/conv1.cpp:54]   --->   Operation 885 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_51' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_15 : Operation 886 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_60 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_33" [src/conv1.cpp:54]   --->   Operation 886 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_60' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 887 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_61 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_42" [src/conv1.cpp:54]   --->   Operation 887 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_61' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 888 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_62 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_51" [src/conv1.cpp:54]   --->   Operation 888 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_62' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 889 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_90 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_63" [src/conv1.cpp:54]   --->   Operation 889 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_90' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 890 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_91 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_72" [src/conv1.cpp:54]   --->   Operation 890 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_91' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 891 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_92 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_81" [src/conv1.cpp:54]   --->   Operation 891 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_92' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 892 [1/1] (0.47ns)   --->   "%tmp_261 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_90, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_91, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_92, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 892 'mux' 'tmp_261' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 893 [3/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_7, i9 88" [src/conv1.cpp:54]   --->   Operation 893 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 894 [4/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 894 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 895 [5/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 895 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 896 [6/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 896 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 897 [7/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 897 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 898 [8/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 898 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 899 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_273 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4" [src/conv1.cpp:54]   --->   Operation 899 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_273' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 900 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_274 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_13" [src/conv1.cpp:54]   --->   Operation 900 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_274' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 901 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_275 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_22" [src/conv1.cpp:54]   --->   Operation 901 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_275' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_15 : Operation 902 [9/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 902 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 903 [10/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 903 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.01>
ST_16 : Operation 904 [1/1] (0.77ns)   --->   "%empty_550 = add i9 %empty, i9 46" [src/conv1.cpp:36]   --->   Operation 904 'add' 'empty_550' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 905 [1/1] (0.00ns)   --->   "%p_cast57 = zext i9 %empty_550" [src/conv1.cpp:36]   --->   Operation 905 'zext' 'p_cast57' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 906 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_47 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast57" [src/conv1.cpp:36]   --->   Operation 906 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 907 [1/1] (0.77ns)   --->   "%empty_558 = add i9 %empty, i9 54" [src/conv1.cpp:36]   --->   Operation 907 'add' 'empty_558' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 908 [1/1] (0.00ns)   --->   "%p_cast65 = zext i9 %empty_558" [src/conv1.cpp:36]   --->   Operation 908 'zext' 'p_cast65' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 909 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_55 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast65" [src/conv1.cpp:36]   --->   Operation 909 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_55' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 910 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_47 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast57" [src/conv1.cpp:36]   --->   Operation 910 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_47' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 911 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_55 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast65" [src/conv1.cpp:36]   --->   Operation 911 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_55' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 912 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_31" [src/conv1.cpp:36]   --->   Operation 912 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_16 : Operation 913 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_31" [src/conv1.cpp:36]   --->   Operation 913 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_16 : Operation 914 [1/1] (0.42ns)   --->   "%tmp_206 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_30, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_30, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 914 'mux' 'tmp_206' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 915 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_39" [src/conv1.cpp:36]   --->   Operation 915 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_16 : Operation 916 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_39" [src/conv1.cpp:36]   --->   Operation 916 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_16 : Operation 917 [1/1] (0.42ns)   --->   "%tmp_214 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_38, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_38, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 917 'mux' 'tmp_214' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 918 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_47" [src/conv1.cpp:36]   --->   Operation 918 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_16 : Operation 919 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_47" [src/conv1.cpp:36]   --->   Operation 919 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_16 : Operation 920 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_55" [src/conv1.cpp:36]   --->   Operation 920 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_16 : Operation 921 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_55" [src/conv1.cpp:36]   --->   Operation 921 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_16 : Operation 922 [1/1] (0.77ns)   --->   "%empty_639 = add i9 %empty_592, i9 46" [src/conv1.cpp:36]   --->   Operation 922 'add' 'empty_639' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 923 [1/1] (0.00ns)   --->   "%p_cast137 = zext i9 %empty_639" [src/conv1.cpp:36]   --->   Operation 923 'zext' 'p_cast137' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 924 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_127 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast137" [src/conv1.cpp:36]   --->   Operation 924 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_127' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 925 [1/1] (0.77ns)   --->   "%empty_647 = add i9 %empty_592, i9 54" [src/conv1.cpp:36]   --->   Operation 925 'add' 'empty_647' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 926 [1/1] (0.00ns)   --->   "%p_cast145 = zext i9 %empty_647" [src/conv1.cpp:36]   --->   Operation 926 'zext' 'p_cast145' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 927 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_135 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast145" [src/conv1.cpp:36]   --->   Operation 927 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_135' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 928 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_127 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast137" [src/conv1.cpp:36]   --->   Operation 928 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_127' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 929 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_135 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast145" [src/conv1.cpp:36]   --->   Operation 929 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_135' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_16 : Operation 930 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_111" [src/conv1.cpp:36]   --->   Operation 930 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_16 : Operation 931 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_111" [src/conv1.cpp:36]   --->   Operation 931 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_16 : Operation 932 [1/1] (0.42ns)   --->   "%tmp_206_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_111, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_111, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 932 'mux' 'tmp_206_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 933 [1/1] (0.44ns)   --->   "%select_ln36_32 = select i1 %icmp_ln39, i32 %tmp_206_mid1, i32 %tmp_206" [src/conv1.cpp:36]   --->   Operation 933 'select' 'select_ln36_32' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 934 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_119" [src/conv1.cpp:36]   --->   Operation 934 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_16 : Operation 935 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_119" [src/conv1.cpp:36]   --->   Operation 935 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_16 : Operation 936 [1/1] (0.42ns)   --->   "%tmp_214_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_119, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_119, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 936 'mux' 'tmp_214_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 937 [1/1] (0.44ns)   --->   "%select_ln36_40 = select i1 %icmp_ln39, i32 %tmp_214_mid1, i32 %tmp_214" [src/conv1.cpp:36]   --->   Operation 937 'select' 'select_ln36_40' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 938 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_127" [src/conv1.cpp:36]   --->   Operation 938 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_16 : Operation 939 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_127" [src/conv1.cpp:36]   --->   Operation 939 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_16 : Operation 940 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_135" [src/conv1.cpp:36]   --->   Operation 940 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_16 : Operation 941 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_135" [src/conv1.cpp:36]   --->   Operation 941 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_16 : [1/1] (1.45ns)   --->   Input mux for Operation 942 '%mul = fmul i32 %select_ln36_2, i32 %tmp_257'
ST_16 : Operation 942 [3/3] (5.56ns)   --->   "%mul = fmul i32 %select_ln36_2, i32 %tmp_257" [src/conv1.cpp:54]   --->   Operation 942 'fmul' 'mul' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 943 [1/1] (0.79ns)   --->   "%add_ln54_19 = add i11 %mul_ln54_1, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 943 'add' 'add_ln54_19' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 944 [1/1] (0.00ns)   --->   "%zext_ln54_14 = zext i11 %add_ln54_19" [src/conv1.cpp:54]   --->   Operation 944 'zext' 'zext_ln54_14' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 945 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_34 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_14" [src/conv1.cpp:54]   --->   Operation 945 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_34' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 946 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_43 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_14" [src/conv1.cpp:54]   --->   Operation 946 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_43' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 947 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_52 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_14" [src/conv1.cpp:54]   --->   Operation 947 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_52' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 948 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_60 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_33" [src/conv1.cpp:54]   --->   Operation 948 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_60' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 949 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_61 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_42" [src/conv1.cpp:54]   --->   Operation 949 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_61' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 950 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_62 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_51" [src/conv1.cpp:54]   --->   Operation 950 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_62' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 951 [1/1] (0.47ns)   --->   "%tmp_259 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_60, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_61, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_62, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 951 'mux' 'tmp_259' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 952 [1/1] (0.79ns)   --->   "%add_ln54_28 = add i11 %mul_ln54_1, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 952 'add' 'add_ln54_28' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 953 [1/1] (0.00ns)   --->   "%zext_ln54_25 = zext i11 %add_ln54_28" [src/conv1.cpp:54]   --->   Operation 953 'zext' 'zext_ln54_25' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 954 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_64 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_25" [src/conv1.cpp:54]   --->   Operation 954 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_64' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 955 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_73 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_25" [src/conv1.cpp:54]   --->   Operation 955 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_73' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : Operation 956 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_82 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_25" [src/conv1.cpp:54]   --->   Operation 956 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_82' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_16 : [1/1] (1.45ns)   --->   Input mux for Operation 957 '%mul_14 = fmul i32 %select_ln36_4, i32 %tmp_261'
ST_16 : Operation 957 [3/3] (5.56ns)   --->   "%mul_14 = fmul i32 %select_ln36_4, i32 %tmp_261" [src/conv1.cpp:54]   --->   Operation 957 'fmul' 'mul_14' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 958 [2/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_7, i9 88" [src/conv1.cpp:54]   --->   Operation 958 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 959 [3/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 959 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 960 [4/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 960 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 961 [5/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 961 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 962 [6/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 962 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 963 [7/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 963 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 964 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_273 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_4" [src/conv1.cpp:54]   --->   Operation 964 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_273' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 965 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_274 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_13" [src/conv1.cpp:54]   --->   Operation 965 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_274' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 966 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_275 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_22" [src/conv1.cpp:54]   --->   Operation 966 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_275' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 967 [1/1] (0.47ns)   --->   "%tmp_276 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_273, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_274, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_275, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 967 'mux' 'tmp_276' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 968 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_276 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_34" [src/conv1.cpp:54]   --->   Operation 968 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_276' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 969 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_277 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_43" [src/conv1.cpp:54]   --->   Operation 969 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_277' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 970 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_278 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_52" [src/conv1.cpp:54]   --->   Operation 970 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_278' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 971 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_279 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_64" [src/conv1.cpp:54]   --->   Operation 971 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_279' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 972 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_280 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_73" [src/conv1.cpp:54]   --->   Operation 972 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_280' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : Operation 973 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_281 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_82" [src/conv1.cpp:54]   --->   Operation 973 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_281' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_16 : [1/1] (1.45ns)   --->   Input mux for Operation 974 '%mul_1_s = fmul i32 %select_ln36_3, i32 %tmp_261'
ST_16 : Operation 974 [3/3] (5.56ns)   --->   "%mul_1_s = fmul i32 %select_ln36_3, i32 %tmp_261" [src/conv1.cpp:54]   --->   Operation 974 'fmul' 'mul_1_s' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 975 [8/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 975 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_16 : [1/1] (1.45ns)   --->   Input mux for Operation 976 '%mul_2 = fmul i32 %select_ln36_2, i32 %tmp_261'
ST_16 : Operation 976 [3/3] (5.56ns)   --->   "%mul_2 = fmul i32 %select_ln36_2, i32 %tmp_261" [src/conv1.cpp:54]   --->   Operation 976 'fmul' 'mul_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 977 [9/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 977 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.01>
ST_17 : Operation 978 [1/1] (0.76ns)   --->   "%empty_511 = add i8 %empty_503, i8 7" [src/conv1.cpp:36]   --->   Operation 978 'add' 'empty_511' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 979 [1/1] (0.00ns)   --->   "%p_cast12 = zext i8 %empty_511" [src/conv1.cpp:36]   --->   Operation 979 'zext' 'p_cast12' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 980 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_8 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast12" [src/conv1.cpp:36]   --->   Operation 980 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 981 [1/1] (0.77ns)   --->   "%empty_519 = add i9 %empty, i9 15" [src/conv1.cpp:36]   --->   Operation 981 'add' 'empty_519' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 982 [1/1] (0.00ns)   --->   "%p_cast20 = zext i9 %empty_519" [src/conv1.cpp:36]   --->   Operation 982 'zext' 'p_cast20' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 983 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_16 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast20" [src/conv1.cpp:36]   --->   Operation 983 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 984 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_8 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast12" [src/conv1.cpp:36]   --->   Operation 984 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_8' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 985 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_16 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast20" [src/conv1.cpp:36]   --->   Operation 985 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_16' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 986 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_8" [src/conv1.cpp:36]   --->   Operation 986 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_17 : Operation 987 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_8" [src/conv1.cpp:36]   --->   Operation 987 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_17 : Operation 988 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_16" [src/conv1.cpp:36]   --->   Operation 988 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_17 : Operation 989 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_16" [src/conv1.cpp:36]   --->   Operation 989 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_17 : Operation 990 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_47" [src/conv1.cpp:36]   --->   Operation 990 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_17 : Operation 991 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_47" [src/conv1.cpp:36]   --->   Operation 991 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_17 : Operation 992 [1/1] (0.42ns)   --->   "%tmp_222 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_46, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_46, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 992 'mux' 'tmp_222' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 993 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_55" [src/conv1.cpp:36]   --->   Operation 993 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_17 : Operation 994 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_55" [src/conv1.cpp:36]   --->   Operation 994 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_17 : Operation 995 [1/1] (0.42ns)   --->   "%tmp_230 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_54, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_54, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 995 'mux' 'tmp_230' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 996 [1/1] (0.76ns)   --->   "%empty_600 = add i8 %empty_593, i8 7" [src/conv1.cpp:36]   --->   Operation 996 'add' 'empty_600' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 997 [1/1] (0.00ns)   --->   "%p_cast98 = zext i8 %empty_600" [src/conv1.cpp:36]   --->   Operation 997 'zext' 'p_cast98' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 998 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_88 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast98" [src/conv1.cpp:36]   --->   Operation 998 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_88' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 999 [1/1] (0.77ns)   --->   "%empty_608 = add i9 %empty_592, i9 15" [src/conv1.cpp:36]   --->   Operation 999 'add' 'empty_608' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1000 [1/1] (0.00ns)   --->   "%p_cast106 = zext i9 %empty_608" [src/conv1.cpp:36]   --->   Operation 1000 'zext' 'p_cast106' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1001 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_96 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast106" [src/conv1.cpp:36]   --->   Operation 1001 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_96' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1002 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_88 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast98" [src/conv1.cpp:36]   --->   Operation 1002 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_88' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1003 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_96 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast106" [src/conv1.cpp:36]   --->   Operation 1003 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_96' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_17 : Operation 1004 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_88" [src/conv1.cpp:36]   --->   Operation 1004 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_17 : Operation 1005 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_88" [src/conv1.cpp:36]   --->   Operation 1005 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_17 : Operation 1006 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_96" [src/conv1.cpp:36]   --->   Operation 1006 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_17 : Operation 1007 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_96" [src/conv1.cpp:36]   --->   Operation 1007 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_17 : Operation 1008 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_127" [src/conv1.cpp:36]   --->   Operation 1008 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_17 : Operation 1009 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_127" [src/conv1.cpp:36]   --->   Operation 1009 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_17 : Operation 1010 [1/1] (0.42ns)   --->   "%tmp_222_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_127, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_127, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1010 'mux' 'tmp_222_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1011 [1/1] (0.44ns)   --->   "%select_ln36_48 = select i1 %icmp_ln39, i32 %tmp_222_mid1, i32 %tmp_222" [src/conv1.cpp:36]   --->   Operation 1011 'select' 'select_ln36_48' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1012 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_135" [src/conv1.cpp:36]   --->   Operation 1012 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_17 : Operation 1013 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_135" [src/conv1.cpp:36]   --->   Operation 1013 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_17 : Operation 1014 [1/1] (0.42ns)   --->   "%tmp_230_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_135, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_135, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1014 'mux' 'tmp_230_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1015 [1/1] (0.44ns)   --->   "%select_ln36_56 = select i1 %icmp_ln39, i32 %tmp_230_mid1, i32 %tmp_230" [src/conv1.cpp:36]   --->   Operation 1015 'select' 'select_ln36_56' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1016 [1/1] (0.79ns)   --->   "%add_ln54_11 = add i11 %mul_ln54_2, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 1016 'add' 'add_ln54_11' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1017 [1/1] (0.00ns)   --->   "%zext_ln54_5 = zext i11 %add_ln54_11" [src/conv1.cpp:54]   --->   Operation 1017 'zext' 'zext_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1018 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_5 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_5" [src/conv1.cpp:54]   --->   Operation 1018 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_5' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1019 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_14 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_5" [src/conv1.cpp:54]   --->   Operation 1019 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_14' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1020 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_23 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_5" [src/conv1.cpp:54]   --->   Operation 1020 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_23' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1021 [2/3] (7.01ns)   --->   "%mul = fmul i32 %select_ln36_2, i32 %tmp_257" [src/conv1.cpp:54]   --->   Operation 1021 'fmul' 'mul' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.45ns)   --->   Input mux for Operation 1022 '%mul_s = fmul i32 %select_ln36_3, i32 %tmp_259'
ST_17 : Operation 1022 [3/3] (5.56ns)   --->   "%mul_s = fmul i32 %select_ln36_3, i32 %tmp_259" [src/conv1.cpp:54]   --->   Operation 1022 'fmul' 'mul_s' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1023 [2/3] (7.01ns)   --->   "%mul_14 = fmul i32 %select_ln36_4, i32 %tmp_261" [src/conv1.cpp:54]   --->   Operation 1023 'fmul' 'mul_14' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1024 [1/13] (1.53ns)   --->   "%urem_ln54_2 = urem i9 %add_ln54_7, i9 88" [src/conv1.cpp:54]   --->   Operation 1024 'urem' 'urem_ln54_2' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1025 [1/1] (0.00ns)   --->   "%zext_ln54_34 = zext i9 %urem_ln54_2" [src/conv1.cpp:54]   --->   Operation 1025 'zext' 'zext_ln54_34' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1026 [1/1] (0.79ns)   --->   "%add_ln54_36 = add i11 %mul_ln54, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 1026 'add' 'add_ln54_36' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1027 [1/1] (0.00ns)   --->   "%zext_ln54_35 = zext i11 %add_ln54_36" [src/conv1.cpp:54]   --->   Operation 1027 'zext' 'zext_ln54_35' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1028 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_93 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_35" [src/conv1.cpp:54]   --->   Operation 1028 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_93' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1029 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_102 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_35" [src/conv1.cpp:54]   --->   Operation 1029 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_102' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1030 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_111 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_35" [src/conv1.cpp:54]   --->   Operation 1030 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_111' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_17 : Operation 1031 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_120 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_93" [src/conv1.cpp:54]   --->   Operation 1031 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_120' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 1032 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_121 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_102" [src/conv1.cpp:54]   --->   Operation 1032 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_121' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 1033 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_122 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_111" [src/conv1.cpp:54]   --->   Operation 1033 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_122' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 1034 [2/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 1034 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1035 [3/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 1035 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1036 [4/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 1036 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1037 [5/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 1037 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1038 [6/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 1038 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : [1/1] (1.45ns)   --->   Input mux for Operation 1039 '%mul_21 = fmul i32 %select_ln36_11, i32 %tmp_276'
ST_17 : Operation 1039 [3/3] (5.56ns)   --->   "%mul_21 = fmul i32 %select_ln36_11, i32 %tmp_276" [src/conv1.cpp:54]   --->   Operation 1039 'fmul' 'mul_21' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1040 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_276 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_34" [src/conv1.cpp:54]   --->   Operation 1040 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_276' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 1041 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_277 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_43" [src/conv1.cpp:54]   --->   Operation 1041 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_277' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 1042 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_278 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_52" [src/conv1.cpp:54]   --->   Operation 1042 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_278' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 1043 [1/1] (0.47ns)   --->   "%tmp_278 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_276, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_277, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_278, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 1043 'mux' 'tmp_278' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1044 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_279 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_64" [src/conv1.cpp:54]   --->   Operation 1044 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_279' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 1045 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_280 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_73" [src/conv1.cpp:54]   --->   Operation 1045 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_280' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 1046 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_281 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_82" [src/conv1.cpp:54]   --->   Operation 1046 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_281' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 1047 [1/1] (0.47ns)   --->   "%tmp_280 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_279, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_280, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_281, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 1047 'mux' 'tmp_280' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1048 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_300 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5" [src/conv1.cpp:54]   --->   Operation 1048 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_300' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 1049 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_301 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_14" [src/conv1.cpp:54]   --->   Operation 1049 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_301' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : Operation 1050 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_302 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_23" [src/conv1.cpp:54]   --->   Operation 1050 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_302' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_17 : [1/1] (1.45ns)   --->   Input mux for Operation 1051 '%mul_1 = fmul i32 %select_ln36_2, i32 %tmp_259'
ST_17 : Operation 1051 [3/3] (5.56ns)   --->   "%mul_1 = fmul i32 %select_ln36_2, i32 %tmp_259" [src/conv1.cpp:54]   --->   Operation 1051 'fmul' 'mul_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1052 [2/3] (7.01ns)   --->   "%mul_1_s = fmul i32 %select_ln36_3, i32 %tmp_261" [src/conv1.cpp:54]   --->   Operation 1052 'fmul' 'mul_1_s' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1053 [7/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 1053 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1054 [2/3] (7.01ns)   --->   "%mul_2 = fmul i32 %select_ln36_2, i32 %tmp_261" [src/conv1.cpp:54]   --->   Operation 1054 'fmul' 'mul_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1055 [8/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1055 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.01>
ST_18 : Operation 1056 [1/1] (0.77ns)   --->   "%empty_527 = add i9 %empty, i9 23" [src/conv1.cpp:36]   --->   Operation 1056 'add' 'empty_527' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1057 [1/1] (0.00ns)   --->   "%p_cast28 = zext i9 %empty_527" [src/conv1.cpp:36]   --->   Operation 1057 'zext' 'p_cast28' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1058 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_24 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast28" [src/conv1.cpp:36]   --->   Operation 1058 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1059 [1/1] (0.77ns)   --->   "%empty_535 = add i9 %empty, i9 31" [src/conv1.cpp:36]   --->   Operation 1059 'add' 'empty_535' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1060 [1/1] (0.00ns)   --->   "%p_cast42 = zext i9 %empty_535" [src/conv1.cpp:36]   --->   Operation 1060 'zext' 'p_cast42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1061 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_32 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast42" [src/conv1.cpp:36]   --->   Operation 1061 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1062 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_24 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast28" [src/conv1.cpp:36]   --->   Operation 1062 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_24' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1063 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_32 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast42" [src/conv1.cpp:36]   --->   Operation 1063 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_32' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1064 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_8" [src/conv1.cpp:36]   --->   Operation 1064 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_18 : Operation 1065 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_8" [src/conv1.cpp:36]   --->   Operation 1065 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_18 : Operation 1066 [1/1] (0.42ns)   --->   "%tmp_183 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_7, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_7, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1066 'mux' 'tmp_183' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1067 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_16" [src/conv1.cpp:36]   --->   Operation 1067 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_18 : Operation 1068 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_16" [src/conv1.cpp:36]   --->   Operation 1068 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_18 : Operation 1069 [1/1] (0.42ns)   --->   "%tmp_191 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_15, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_15, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1069 'mux' 'tmp_191' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1070 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_24" [src/conv1.cpp:36]   --->   Operation 1070 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_18 : Operation 1071 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_24" [src/conv1.cpp:36]   --->   Operation 1071 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_18 : Operation 1072 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_32" [src/conv1.cpp:36]   --->   Operation 1072 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_18 : Operation 1073 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_32" [src/conv1.cpp:36]   --->   Operation 1073 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_18 : Operation 1074 [1/1] (0.77ns)   --->   "%empty_616 = add i9 %empty_592, i9 23" [src/conv1.cpp:36]   --->   Operation 1074 'add' 'empty_616' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1075 [1/1] (0.00ns)   --->   "%p_cast114 = zext i9 %empty_616" [src/conv1.cpp:36]   --->   Operation 1075 'zext' 'p_cast114' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1076 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_104 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast114" [src/conv1.cpp:36]   --->   Operation 1076 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_104' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1077 [1/1] (0.77ns)   --->   "%empty_624 = add i9 %empty_592, i9 31" [src/conv1.cpp:36]   --->   Operation 1077 'add' 'empty_624' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1078 [1/1] (0.00ns)   --->   "%p_cast122 = zext i9 %empty_624" [src/conv1.cpp:36]   --->   Operation 1078 'zext' 'p_cast122' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1079 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_112 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast122" [src/conv1.cpp:36]   --->   Operation 1079 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_112' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1080 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_104 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast114" [src/conv1.cpp:36]   --->   Operation 1080 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_104' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1081 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_112 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast122" [src/conv1.cpp:36]   --->   Operation 1081 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_112' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_18 : Operation 1082 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_88" [src/conv1.cpp:36]   --->   Operation 1082 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_18 : Operation 1083 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_88" [src/conv1.cpp:36]   --->   Operation 1083 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_18 : Operation 1084 [1/1] (0.42ns)   --->   "%tmp_183_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_88, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_88, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1084 'mux' 'tmp_183_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1085 [1/1] (0.44ns)   --->   "%select_ln36_9 = select i1 %icmp_ln39, i32 %tmp_183_mid1, i32 %tmp_183" [src/conv1.cpp:36]   --->   Operation 1085 'select' 'select_ln36_9' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1086 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_96" [src/conv1.cpp:36]   --->   Operation 1086 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_18 : Operation 1087 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_96" [src/conv1.cpp:36]   --->   Operation 1087 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_18 : Operation 1088 [1/1] (0.42ns)   --->   "%tmp_191_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_96, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_96, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1088 'mux' 'tmp_191_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1089 [1/1] (0.44ns)   --->   "%select_ln36_17 = select i1 %icmp_ln39, i32 %tmp_191_mid1, i32 %tmp_191" [src/conv1.cpp:36]   --->   Operation 1089 'select' 'select_ln36_17' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1090 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_104" [src/conv1.cpp:36]   --->   Operation 1090 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_18 : Operation 1091 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_104" [src/conv1.cpp:36]   --->   Operation 1091 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_18 : Operation 1092 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_112" [src/conv1.cpp:36]   --->   Operation 1092 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_18 : Operation 1093 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_112" [src/conv1.cpp:36]   --->   Operation 1093 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_18 : Operation 1094 [1/3] (7.01ns)   --->   "%mul = fmul i32 %select_ln36_2, i32 %tmp_257" [src/conv1.cpp:54]   --->   Operation 1094 'fmul' 'mul' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1095 [1/1] (0.79ns)   --->   "%add_ln54_20 = add i11 %mul_ln54_2, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 1095 'add' 'add_ln54_20' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1096 [1/1] (0.00ns)   --->   "%zext_ln54_15 = zext i11 %add_ln54_20" [src/conv1.cpp:54]   --->   Operation 1096 'zext' 'zext_ln54_15' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1097 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_35 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_15" [src/conv1.cpp:54]   --->   Operation 1097 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_35' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1098 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_44 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_15" [src/conv1.cpp:54]   --->   Operation 1098 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_44' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1099 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_53 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_15" [src/conv1.cpp:54]   --->   Operation 1099 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_53' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1100 [2/3] (7.01ns)   --->   "%mul_s = fmul i32 %select_ln36_3, i32 %tmp_259" [src/conv1.cpp:54]   --->   Operation 1100 'fmul' 'mul_s' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1101 [1/3] (7.01ns)   --->   "%mul_14 = fmul i32 %select_ln36_4, i32 %tmp_261" [src/conv1.cpp:54]   --->   Operation 1101 'fmul' 'mul_14' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1102 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_120 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_93" [src/conv1.cpp:54]   --->   Operation 1102 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_120' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 1103 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_121 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_102" [src/conv1.cpp:54]   --->   Operation 1103 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_121' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 1104 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_122 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_111" [src/conv1.cpp:54]   --->   Operation 1104 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_122' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 1105 [1/1] (0.47ns)   --->   "%tmp_263 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_120, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_121, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_122, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 1105 'mux' 'tmp_263' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1106 [1/13] (1.53ns)   --->   "%urem_ln54_3 = urem i9 %add_ln52_2, i9 88" [src/conv1.cpp:54]   --->   Operation 1106 'urem' 'urem_ln54_3' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1107 [1/1] (0.00ns)   --->   "%zext_ln54_45 = zext i9 %urem_ln54_3" [src/conv1.cpp:54]   --->   Operation 1107 'zext' 'zext_ln54_45' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1108 [1/1] (0.79ns)   --->   "%add_ln54_45 = add i11 %mul_ln54, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 1108 'add' 'add_ln54_45' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln54_46 = zext i11 %add_ln54_45" [src/conv1.cpp:54]   --->   Operation 1109 'zext' 'zext_ln54_46' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1110 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_123 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_46" [src/conv1.cpp:54]   --->   Operation 1110 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_123' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1111 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_132 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_46" [src/conv1.cpp:54]   --->   Operation 1111 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_132' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1112 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_141 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_46" [src/conv1.cpp:54]   --->   Operation 1112 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_141' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_18 : Operation 1113 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_150 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_123" [src/conv1.cpp:54]   --->   Operation 1113 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_150' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 1114 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_151 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_132" [src/conv1.cpp:54]   --->   Operation 1114 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_151' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 1115 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_152 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_141" [src/conv1.cpp:54]   --->   Operation 1115 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_152' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 1116 [2/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 1116 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1117 [3/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 1117 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1118 [4/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 1118 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1119 [5/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 1119 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1120 [2/3] (7.01ns)   --->   "%mul_21 = fmul i32 %select_ln36_11, i32 %tmp_276" [src/conv1.cpp:54]   --->   Operation 1120 'fmul' 'mul_21' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.45ns)   --->   Input mux for Operation 1121 '%mul_130_1 = fmul i32 %select_ln36_12, i32 %tmp_278'
ST_18 : Operation 1121 [3/3] (5.56ns)   --->   "%mul_130_1 = fmul i32 %select_ln36_12, i32 %tmp_278" [src/conv1.cpp:54]   --->   Operation 1121 'fmul' 'mul_130_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.45ns)   --->   Input mux for Operation 1122 '%mul_130_2 = fmul i32 %select_ln36_13, i32 %tmp_280'
ST_18 : Operation 1122 [3/3] (5.56ns)   --->   "%mul_130_2 = fmul i32 %select_ln36_13, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 1122 'fmul' 'mul_130_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1123 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_300 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_5" [src/conv1.cpp:54]   --->   Operation 1123 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_300' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 1124 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_301 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_14" [src/conv1.cpp:54]   --->   Operation 1124 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_301' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 1125 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_302 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_23" [src/conv1.cpp:54]   --->   Operation 1125 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_302' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 1126 [1/1] (0.47ns)   --->   "%tmp_294 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_300, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_301, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_302, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 1126 'mux' 'tmp_294' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1127 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_303 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_35" [src/conv1.cpp:54]   --->   Operation 1127 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_303' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 1128 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_304 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_44" [src/conv1.cpp:54]   --->   Operation 1128 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_304' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 1129 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_305 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_53" [src/conv1.cpp:54]   --->   Operation 1129 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_305' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_18 : Operation 1130 [2/3] (7.01ns)   --->   "%mul_1 = fmul i32 %select_ln36_2, i32 %tmp_259" [src/conv1.cpp:54]   --->   Operation 1130 'fmul' 'mul_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1131 [1/3] (7.01ns)   --->   "%mul_1_s = fmul i32 %select_ln36_3, i32 %tmp_261" [src/conv1.cpp:54]   --->   Operation 1131 'fmul' 'mul_1_s' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1132 [6/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 1132 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.45ns)   --->   Input mux for Operation 1133 '%mul_1_1 = fmul i32 %select_ln36_11, i32 %tmp_278'
ST_18 : Operation 1133 [3/3] (5.56ns)   --->   "%mul_1_1 = fmul i32 %select_ln36_11, i32 %tmp_278" [src/conv1.cpp:54]   --->   Operation 1133 'fmul' 'mul_1_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.45ns)   --->   Input mux for Operation 1134 '%mul_1_1_1 = fmul i32 %select_ln36_12, i32 %tmp_280'
ST_18 : Operation 1134 [3/3] (5.56ns)   --->   "%mul_1_1_1 = fmul i32 %select_ln36_12, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 1134 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1135 [1/3] (7.01ns)   --->   "%mul_2 = fmul i32 %select_ln36_2, i32 %tmp_261" [src/conv1.cpp:54]   --->   Operation 1135 'fmul' 'mul_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1136 [7/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1136 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_18 : [1/1] (1.45ns)   --->   Input mux for Operation 1137 '%mul_2_1 = fmul i32 %select_ln36_11, i32 %tmp_280'
ST_18 : Operation 1137 [3/3] (5.56ns)   --->   "%mul_2_1 = fmul i32 %select_ln36_11, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 1137 'fmul' 'mul_2_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.01>
ST_19 : Operation 1138 [1/1] (0.77ns)   --->   "%empty_543 = add i9 %empty, i9 39" [src/conv1.cpp:36]   --->   Operation 1138 'add' 'empty_543' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1139 [1/1] (0.00ns)   --->   "%p_cast50 = zext i9 %empty_543" [src/conv1.cpp:36]   --->   Operation 1139 'zext' 'p_cast50' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1140 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_40 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast50" [src/conv1.cpp:36]   --->   Operation 1140 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1141 [1/1] (0.77ns)   --->   "%empty_551 = add i9 %empty, i9 47" [src/conv1.cpp:36]   --->   Operation 1141 'add' 'empty_551' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1142 [1/1] (0.00ns)   --->   "%p_cast58 = zext i9 %empty_551" [src/conv1.cpp:36]   --->   Operation 1142 'zext' 'p_cast58' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1143 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_48 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast58" [src/conv1.cpp:36]   --->   Operation 1143 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_48' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1144 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_40 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast50" [src/conv1.cpp:36]   --->   Operation 1144 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1145 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_48 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast58" [src/conv1.cpp:36]   --->   Operation 1145 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_48' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1146 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_24" [src/conv1.cpp:36]   --->   Operation 1146 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_19 : Operation 1147 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_24" [src/conv1.cpp:36]   --->   Operation 1147 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_19 : Operation 1148 [1/1] (0.42ns)   --->   "%tmp_199 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_23, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_23, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1148 'mux' 'tmp_199' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1149 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_32" [src/conv1.cpp:36]   --->   Operation 1149 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_19 : Operation 1150 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_32" [src/conv1.cpp:36]   --->   Operation 1150 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_19 : Operation 1151 [1/1] (0.42ns)   --->   "%tmp_207 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_31, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_31, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1151 'mux' 'tmp_207' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1152 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_40" [src/conv1.cpp:36]   --->   Operation 1152 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_19 : Operation 1153 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_40" [src/conv1.cpp:36]   --->   Operation 1153 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_19 : Operation 1154 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_48" [src/conv1.cpp:36]   --->   Operation 1154 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_19 : Operation 1155 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_48" [src/conv1.cpp:36]   --->   Operation 1155 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_19 : Operation 1156 [1/1] (0.77ns)   --->   "%empty_632 = add i9 %empty_592, i9 39" [src/conv1.cpp:36]   --->   Operation 1156 'add' 'empty_632' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1157 [1/1] (0.00ns)   --->   "%p_cast130 = zext i9 %empty_632" [src/conv1.cpp:36]   --->   Operation 1157 'zext' 'p_cast130' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1158 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_120 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast130" [src/conv1.cpp:36]   --->   Operation 1158 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_120' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1159 [1/1] (0.77ns)   --->   "%empty_640 = add i9 %empty_592, i9 47" [src/conv1.cpp:36]   --->   Operation 1159 'add' 'empty_640' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1160 [1/1] (0.00ns)   --->   "%p_cast138 = zext i9 %empty_640" [src/conv1.cpp:36]   --->   Operation 1160 'zext' 'p_cast138' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1161 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_128 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast138" [src/conv1.cpp:36]   --->   Operation 1161 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_128' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1162 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_120 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast130" [src/conv1.cpp:36]   --->   Operation 1162 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_120' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1163 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_128 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast138" [src/conv1.cpp:36]   --->   Operation 1163 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_128' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_19 : Operation 1164 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_104" [src/conv1.cpp:36]   --->   Operation 1164 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_19 : Operation 1165 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_104" [src/conv1.cpp:36]   --->   Operation 1165 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_19 : Operation 1166 [1/1] (0.42ns)   --->   "%tmp_199_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_104, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_104, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1166 'mux' 'tmp_199_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1167 [1/1] (0.44ns)   --->   "%select_ln36_25 = select i1 %icmp_ln39, i32 %tmp_199_mid1, i32 %tmp_199" [src/conv1.cpp:36]   --->   Operation 1167 'select' 'select_ln36_25' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1168 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_112" [src/conv1.cpp:36]   --->   Operation 1168 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_19 : Operation 1169 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_112" [src/conv1.cpp:36]   --->   Operation 1169 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_19 : Operation 1170 [1/1] (0.42ns)   --->   "%tmp_207_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_112, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_112, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1170 'mux' 'tmp_207_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1171 [1/1] (0.44ns)   --->   "%select_ln36_33 = select i1 %icmp_ln39, i32 %tmp_207_mid1, i32 %tmp_207" [src/conv1.cpp:36]   --->   Operation 1171 'select' 'select_ln36_33' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1172 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_120" [src/conv1.cpp:36]   --->   Operation 1172 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_19 : Operation 1173 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_120" [src/conv1.cpp:36]   --->   Operation 1173 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_19 : Operation 1174 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_128" [src/conv1.cpp:36]   --->   Operation 1174 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_19 : Operation 1175 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_128" [src/conv1.cpp:36]   --->   Operation 1175 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_19 : [1/1] (1.53ns)   --->   Input mux for Operation 1176 '%tmp_122 = fadd i32 %mul, i32 0'
ST_19 : Operation 1176 [4/4] (4.90ns)   --->   "%tmp_122 = fadd i32 %mul, i32 0" [src/conv1.cpp:54]   --->   Operation 1176 'fadd' 'tmp_122' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1177 [1/3] (7.01ns)   --->   "%mul_s = fmul i32 %select_ln36_3, i32 %tmp_259" [src/conv1.cpp:54]   --->   Operation 1177 'fmul' 'mul_s' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1178 [1/1] (0.79ns)   --->   "%add_ln54_29 = add i11 %mul_ln54_2, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 1178 'add' 'add_ln54_29' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1179 [1/1] (0.00ns)   --->   "%zext_ln54_26 = zext i11 %add_ln54_29" [src/conv1.cpp:54]   --->   Operation 1179 'zext' 'zext_ln54_26' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1180 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_65 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_26" [src/conv1.cpp:54]   --->   Operation 1180 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_65' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1181 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_74 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_26" [src/conv1.cpp:54]   --->   Operation 1181 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_74' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1182 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_83 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_26" [src/conv1.cpp:54]   --->   Operation 1182 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_83' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1183 [1/1] (0.79ns)   --->   "%add_ln54_37 = add i11 %mul_ln54_1, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 1183 'add' 'add_ln54_37' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1184 [1/1] (0.00ns)   --->   "%zext_ln54_36 = zext i11 %add_ln54_37" [src/conv1.cpp:54]   --->   Operation 1184 'zext' 'zext_ln54_36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1185 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_94 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_36" [src/conv1.cpp:54]   --->   Operation 1185 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_94' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1186 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_103 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_36" [src/conv1.cpp:54]   --->   Operation 1186 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_103' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : Operation 1187 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_112 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_36" [src/conv1.cpp:54]   --->   Operation 1187 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_112' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_19 : [1/1] (1.45ns)   --->   Input mux for Operation 1188 '%mul_15 = fmul i32 %select_ln36_5, i32 %tmp_263'
ST_19 : Operation 1188 [3/3] (5.56ns)   --->   "%mul_15 = fmul i32 %select_ln36_5, i32 %tmp_263" [src/conv1.cpp:54]   --->   Operation 1188 'fmul' 'mul_15' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1189 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_150 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_123" [src/conv1.cpp:54]   --->   Operation 1189 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_150' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1190 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_151 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_132" [src/conv1.cpp:54]   --->   Operation 1190 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_151' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1191 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_152 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_141" [src/conv1.cpp:54]   --->   Operation 1191 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_152' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1192 [1/1] (0.47ns)   --->   "%tmp_265 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_150, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_151, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_152, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 1192 'mux' 'tmp_265' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1193 [1/13] (1.53ns)   --->   "%urem_ln54_4 = urem i9 %add_ln52_3, i9 88" [src/conv1.cpp:54]   --->   Operation 1193 'urem' 'urem_ln54_4' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1194 [2/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 1194 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1195 [3/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 1195 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1196 [4/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 1196 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1197 [1/3] (7.01ns)   --->   "%mul_21 = fmul i32 %select_ln36_11, i32 %tmp_276" [src/conv1.cpp:54]   --->   Operation 1197 'fmul' 'mul_21' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1198 [2/3] (7.01ns)   --->   "%mul_130_1 = fmul i32 %select_ln36_12, i32 %tmp_278" [src/conv1.cpp:54]   --->   Operation 1198 'fmul' 'mul_130_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1199 [2/3] (7.01ns)   --->   "%mul_130_2 = fmul i32 %select_ln36_13, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 1199 'fmul' 'mul_130_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1200 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_282 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_94" [src/conv1.cpp:54]   --->   Operation 1200 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_282' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1201 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_283 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_103" [src/conv1.cpp:54]   --->   Operation 1201 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_283' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1202 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_284 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_112" [src/conv1.cpp:54]   --->   Operation 1202 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_284' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : [1/1] (1.45ns)   --->   Input mux for Operation 1203 '%mul_22 = fmul i32 %select_ln36_20, i32 %tmp_294'
ST_19 : Operation 1203 [3/3] (5.56ns)   --->   "%mul_22 = fmul i32 %select_ln36_20, i32 %tmp_294" [src/conv1.cpp:54]   --->   Operation 1203 'fmul' 'mul_22' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1204 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_303 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_35" [src/conv1.cpp:54]   --->   Operation 1204 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_303' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1205 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_304 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_44" [src/conv1.cpp:54]   --->   Operation 1205 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_304' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1206 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_305 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_53" [src/conv1.cpp:54]   --->   Operation 1206 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_305' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1207 [1/1] (0.47ns)   --->   "%tmp_296 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_303, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_304, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_305, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 1207 'mux' 'tmp_296' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1208 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_306 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_65" [src/conv1.cpp:54]   --->   Operation 1208 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_306' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1209 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_307 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_74" [src/conv1.cpp:54]   --->   Operation 1209 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_307' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1210 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_308 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_83" [src/conv1.cpp:54]   --->   Operation 1210 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_308' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_19 : Operation 1211 [1/3] (7.01ns)   --->   "%mul_1 = fmul i32 %select_ln36_2, i32 %tmp_259" [src/conv1.cpp:54]   --->   Operation 1211 'fmul' 'mul_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.45ns)   --->   Input mux for Operation 1212 '%mul_1_9 = fmul i32 %select_ln36_4, i32 %tmp_263'
ST_19 : Operation 1212 [3/3] (5.56ns)   --->   "%mul_1_9 = fmul i32 %select_ln36_4, i32 %tmp_263" [src/conv1.cpp:54]   --->   Operation 1212 'fmul' 'mul_1_9' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1213 [5/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 1213 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1214 [2/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %select_ln36_11, i32 %tmp_278" [src/conv1.cpp:54]   --->   Operation 1214 'fmul' 'mul_1_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1215 [2/3] (7.01ns)   --->   "%mul_1_1_1 = fmul i32 %select_ln36_12, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 1215 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.53ns)   --->   Input mux for Operation 1216 '%tmp_437 = fadd i32 %mul_2, i32 0'
ST_19 : Operation 1216 [4/4] (4.90ns)   --->   "%tmp_437 = fadd i32 %mul_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1216 'fadd' 'tmp_437' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_19 : [1/1] (1.45ns)   --->   Input mux for Operation 1217 '%mul_2_s = fmul i32 %select_ln36_3, i32 %tmp_263'
ST_19 : Operation 1217 [3/3] (5.56ns)   --->   "%mul_2_s = fmul i32 %select_ln36_3, i32 %tmp_263" [src/conv1.cpp:54]   --->   Operation 1217 'fmul' 'mul_2_s' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1218 [6/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1218 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1219 [2/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %select_ln36_11, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 1219 'fmul' 'mul_2_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.01>
ST_20 : Operation 1220 [1/1] (0.77ns)   --->   "%empty_559 = add i9 %empty, i9 55" [src/conv1.cpp:36]   --->   Operation 1220 'add' 'empty_559' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1221 [1/1] (0.00ns)   --->   "%p_cast66 = zext i9 %empty_559" [src/conv1.cpp:36]   --->   Operation 1221 'zext' 'p_cast66' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1222 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_56 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast66" [src/conv1.cpp:36]   --->   Operation 1222 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1223 [1/1] (0.77ns)   --->   "%empty_567 = add i9 %empty, i9 63" [src/conv1.cpp:36]   --->   Operation 1223 'add' 'empty_567' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1224 [1/1] (0.00ns)   --->   "%p_cast74 = zext i9 %empty_567" [src/conv1.cpp:36]   --->   Operation 1224 'zext' 'p_cast74' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1225 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_64 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast74" [src/conv1.cpp:36]   --->   Operation 1225 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_64' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1226 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_56 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast66" [src/conv1.cpp:36]   --->   Operation 1226 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_56' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1227 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_64 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast74" [src/conv1.cpp:36]   --->   Operation 1227 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_64' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1228 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_40" [src/conv1.cpp:36]   --->   Operation 1228 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_20 : Operation 1229 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_40" [src/conv1.cpp:36]   --->   Operation 1229 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_20 : Operation 1230 [1/1] (0.42ns)   --->   "%tmp_215 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_39, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_39, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1230 'mux' 'tmp_215' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1231 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_48" [src/conv1.cpp:36]   --->   Operation 1231 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_20 : Operation 1232 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_48" [src/conv1.cpp:36]   --->   Operation 1232 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_20 : Operation 1233 [1/1] (0.42ns)   --->   "%tmp_223 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_47, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_47, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1233 'mux' 'tmp_223' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1234 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_56" [src/conv1.cpp:36]   --->   Operation 1234 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_20 : Operation 1235 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_56" [src/conv1.cpp:36]   --->   Operation 1235 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_20 : Operation 1236 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_64" [src/conv1.cpp:36]   --->   Operation 1236 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_20 : Operation 1237 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_64" [src/conv1.cpp:36]   --->   Operation 1237 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_20 : Operation 1238 [1/1] (0.77ns)   --->   "%empty_648 = add i9 %empty_592, i9 55" [src/conv1.cpp:36]   --->   Operation 1238 'add' 'empty_648' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1239 [1/1] (0.00ns)   --->   "%p_cast146 = zext i9 %empty_648" [src/conv1.cpp:36]   --->   Operation 1239 'zext' 'p_cast146' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1240 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_136 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast146" [src/conv1.cpp:36]   --->   Operation 1240 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_136' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1241 [1/1] (0.77ns)   --->   "%empty_656 = add i9 %empty_592, i9 63" [src/conv1.cpp:36]   --->   Operation 1241 'add' 'empty_656' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1242 [1/1] (0.00ns)   --->   "%p_cast154 = zext i9 %empty_656" [src/conv1.cpp:36]   --->   Operation 1242 'zext' 'p_cast154' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1243 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_144 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast154" [src/conv1.cpp:36]   --->   Operation 1243 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_144' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1244 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_136 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast146" [src/conv1.cpp:36]   --->   Operation 1244 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_136' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1245 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_144 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast154" [src/conv1.cpp:36]   --->   Operation 1245 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_144' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_20 : Operation 1246 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_120" [src/conv1.cpp:36]   --->   Operation 1246 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_20 : Operation 1247 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_120" [src/conv1.cpp:36]   --->   Operation 1247 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_20 : Operation 1248 [1/1] (0.42ns)   --->   "%tmp_215_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_120, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_120, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1248 'mux' 'tmp_215_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1249 [1/1] (0.44ns)   --->   "%select_ln36_41 = select i1 %icmp_ln39, i32 %tmp_215_mid1, i32 %tmp_215" [src/conv1.cpp:36]   --->   Operation 1249 'select' 'select_ln36_41' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1250 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_128" [src/conv1.cpp:36]   --->   Operation 1250 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_20 : Operation 1251 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_128" [src/conv1.cpp:36]   --->   Operation 1251 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_20 : Operation 1252 [1/1] (0.42ns)   --->   "%tmp_223_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_128, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_128, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1252 'mux' 'tmp_223_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1253 [1/1] (0.44ns)   --->   "%select_ln36_49 = select i1 %icmp_ln39, i32 %tmp_223_mid1, i32 %tmp_223" [src/conv1.cpp:36]   --->   Operation 1253 'select' 'select_ln36_49' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1254 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_136" [src/conv1.cpp:36]   --->   Operation 1254 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_20 : Operation 1255 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_136" [src/conv1.cpp:36]   --->   Operation 1255 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_20 : Operation 1256 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_144" [src/conv1.cpp:36]   --->   Operation 1256 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_20 : Operation 1257 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_144" [src/conv1.cpp:36]   --->   Operation 1257 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_20 : Operation 1258 [1/1] (0.79ns)   --->   "%add_ln54_12 = add i11 %mul_ln54_3, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 1258 'add' 'add_ln54_12' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1259 [1/1] (0.00ns)   --->   "%zext_ln54_6 = zext i11 %add_ln54_12" [src/conv1.cpp:54]   --->   Operation 1259 'zext' 'zext_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1260 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_6 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_6" [src/conv1.cpp:54]   --->   Operation 1260 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_6' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1261 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_15 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_6" [src/conv1.cpp:54]   --->   Operation 1261 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_15' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1262 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_24 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_6" [src/conv1.cpp:54]   --->   Operation 1262 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_24' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1263 [3/4] (6.43ns)   --->   "%tmp_122 = fadd i32 %mul, i32 0" [src/conv1.cpp:54]   --->   Operation 1263 'fadd' 'tmp_122' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1264 [1/1] (0.79ns)   --->   "%add_ln54_21 = add i11 %mul_ln54_3, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 1264 'add' 'add_ln54_21' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1265 [1/1] (0.00ns)   --->   "%zext_ln54_16 = zext i11 %add_ln54_21" [src/conv1.cpp:54]   --->   Operation 1265 'zext' 'zext_ln54_16' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1266 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_36 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_16" [src/conv1.cpp:54]   --->   Operation 1266 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_36' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1267 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_45 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_16" [src/conv1.cpp:54]   --->   Operation 1267 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_45' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1268 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_54 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_16" [src/conv1.cpp:54]   --->   Operation 1268 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_54' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_20 : Operation 1269 [2/3] (7.01ns)   --->   "%mul_15 = fmul i32 %select_ln36_5, i32 %tmp_263" [src/conv1.cpp:54]   --->   Operation 1269 'fmul' 'mul_15' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.45ns)   --->   Input mux for Operation 1270 '%mul_16 = fmul i32 %select_ln36_6, i32 %tmp_265'
ST_20 : Operation 1270 [3/3] (5.56ns)   --->   "%mul_16 = fmul i32 %select_ln36_6, i32 %tmp_265" [src/conv1.cpp:54]   --->   Operation 1270 'fmul' 'mul_16' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1271 [1/13] (1.53ns)   --->   "%urem_ln54_5 = urem i9 %add_ln52_4, i9 88" [src/conv1.cpp:54]   --->   Operation 1271 'urem' 'urem_ln54_5' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1272 [2/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 1272 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1273 [3/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 1273 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.53ns)   --->   Input mux for Operation 1274 '%tmp_131 = fadd i32 %mul_21, i32 0'
ST_20 : Operation 1274 [4/4] (4.90ns)   --->   "%tmp_131 = fadd i32 %mul_21, i32 0" [src/conv1.cpp:54]   --->   Operation 1274 'fadd' 'tmp_131' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1275 [1/3] (7.01ns)   --->   "%mul_130_1 = fmul i32 %select_ln36_12, i32 %tmp_278" [src/conv1.cpp:54]   --->   Operation 1275 'fmul' 'mul_130_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1276 [1/3] (7.01ns)   --->   "%mul_130_2 = fmul i32 %select_ln36_13, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 1276 'fmul' 'mul_130_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1277 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_282 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_94" [src/conv1.cpp:54]   --->   Operation 1277 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_282' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1278 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_283 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_103" [src/conv1.cpp:54]   --->   Operation 1278 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_283' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1279 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_284 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_112" [src/conv1.cpp:54]   --->   Operation 1279 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_284' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1280 [1/1] (0.47ns)   --->   "%tmp_282 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_282, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_283, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_284, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 1280 'mux' 'tmp_282' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1281 [2/3] (7.01ns)   --->   "%mul_22 = fmul i32 %select_ln36_20, i32 %tmp_294" [src/conv1.cpp:54]   --->   Operation 1281 'fmul' 'mul_22' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.45ns)   --->   Input mux for Operation 1282 '%mul_252_1 = fmul i32 %select_ln36_21, i32 %tmp_296'
ST_20 : Operation 1282 [3/3] (5.56ns)   --->   "%mul_252_1 = fmul i32 %select_ln36_21, i32 %tmp_296" [src/conv1.cpp:54]   --->   Operation 1282 'fmul' 'mul_252_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1283 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_306 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_65" [src/conv1.cpp:54]   --->   Operation 1283 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_306' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1284 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_307 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_74" [src/conv1.cpp:54]   --->   Operation 1284 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_307' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1285 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_308 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_83" [src/conv1.cpp:54]   --->   Operation 1285 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_308' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1286 [1/1] (0.47ns)   --->   "%tmp_298 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_306, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_307, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_308, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 1286 'mux' 'tmp_298' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1287 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_327 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_6" [src/conv1.cpp:54]   --->   Operation 1287 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_327' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1288 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_328 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_15" [src/conv1.cpp:54]   --->   Operation 1288 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_328' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1289 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_329 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_24" [src/conv1.cpp:54]   --->   Operation 1289 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_329' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1290 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_330 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_36" [src/conv1.cpp:54]   --->   Operation 1290 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_330' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1291 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_331 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_45" [src/conv1.cpp:54]   --->   Operation 1291 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_331' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : Operation 1292 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_332 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_54" [src/conv1.cpp:54]   --->   Operation 1292 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_332' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_20 : [1/1] (1.53ns)   --->   Input mux for Operation 1293 '%tmp_309 = fadd i32 %mul_1, i32 0'
ST_20 : Operation 1293 [4/4] (4.90ns)   --->   "%tmp_309 = fadd i32 %mul_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1293 'fadd' 'tmp_309' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1294 [2/3] (7.01ns)   --->   "%mul_1_9 = fmul i32 %select_ln36_4, i32 %tmp_263" [src/conv1.cpp:54]   --->   Operation 1294 'fmul' 'mul_1_9' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.45ns)   --->   Input mux for Operation 1295 '%mul_1_10 = fmul i32 %select_ln36_5, i32 %tmp_265'
ST_20 : Operation 1295 [3/3] (5.56ns)   --->   "%mul_1_10 = fmul i32 %select_ln36_5, i32 %tmp_265" [src/conv1.cpp:54]   --->   Operation 1295 'fmul' 'mul_1_10' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1296 [4/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 1296 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1297 [1/3] (7.01ns)   --->   "%mul_1_1 = fmul i32 %select_ln36_11, i32 %tmp_278" [src/conv1.cpp:54]   --->   Operation 1297 'fmul' 'mul_1_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1298 [1/3] (7.01ns)   --->   "%mul_1_1_1 = fmul i32 %select_ln36_12, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 1298 'fmul' 'mul_1_1_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.45ns)   --->   Input mux for Operation 1299 '%mul_1_2 = fmul i32 %select_ln36_20, i32 %tmp_296'
ST_20 : Operation 1299 [3/3] (5.56ns)   --->   "%mul_1_2 = fmul i32 %select_ln36_20, i32 %tmp_296" [src/conv1.cpp:54]   --->   Operation 1299 'fmul' 'mul_1_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1300 [3/4] (6.43ns)   --->   "%tmp_437 = fadd i32 %mul_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1300 'fadd' 'tmp_437' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1301 [2/3] (7.01ns)   --->   "%mul_2_s = fmul i32 %select_ln36_3, i32 %tmp_263" [src/conv1.cpp:54]   --->   Operation 1301 'fmul' 'mul_2_s' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : [1/1] (1.45ns)   --->   Input mux for Operation 1302 '%mul_2_9 = fmul i32 %select_ln36_4, i32 %tmp_265'
ST_20 : Operation 1302 [3/3] (5.56ns)   --->   "%mul_2_9 = fmul i32 %select_ln36_4, i32 %tmp_265" [src/conv1.cpp:54]   --->   Operation 1302 'fmul' 'mul_2_9' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1303 [5/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1303 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1304 [1/3] (7.01ns)   --->   "%mul_2_1 = fmul i32 %select_ln36_11, i32 %tmp_280" [src/conv1.cpp:54]   --->   Operation 1304 'fmul' 'mul_2_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.01>
ST_21 : Operation 1305 [1/1] (0.76ns)   --->   "%empty_512 = add i8 %empty_503, i8 8" [src/conv1.cpp:36]   --->   Operation 1305 'add' 'empty_512' <Predicate = (!icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1306 [1/1] (0.00ns)   --->   "%p_cast13 = zext i8 %empty_512" [src/conv1.cpp:36]   --->   Operation 1306 'zext' 'p_cast13' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1307 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_9 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast13" [src/conv1.cpp:36]   --->   Operation 1307 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1308 [1/1] (0.77ns)   --->   "%empty_520 = add i9 %empty, i9 16" [src/conv1.cpp:36]   --->   Operation 1308 'add' 'empty_520' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1309 [1/1] (0.00ns)   --->   "%p_cast21 = zext i9 %empty_520" [src/conv1.cpp:36]   --->   Operation 1309 'zext' 'p_cast21' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1310 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_17 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast21" [src/conv1.cpp:36]   --->   Operation 1310 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1311 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_9 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast13" [src/conv1.cpp:36]   --->   Operation 1311 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_9' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1312 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_17 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast21" [src/conv1.cpp:36]   --->   Operation 1312 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_17' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1313 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_9" [src/conv1.cpp:36]   --->   Operation 1313 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_21 : Operation 1314 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_9" [src/conv1.cpp:36]   --->   Operation 1314 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_21 : Operation 1315 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_17" [src/conv1.cpp:36]   --->   Operation 1315 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_21 : Operation 1316 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_17" [src/conv1.cpp:36]   --->   Operation 1316 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_21 : Operation 1317 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_56" [src/conv1.cpp:36]   --->   Operation 1317 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_21 : Operation 1318 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_56" [src/conv1.cpp:36]   --->   Operation 1318 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_21 : Operation 1319 [1/1] (0.42ns)   --->   "%tmp_231 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_55, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_55, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1319 'mux' 'tmp_231' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1320 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_64" [src/conv1.cpp:36]   --->   Operation 1320 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_21 : Operation 1321 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_64" [src/conv1.cpp:36]   --->   Operation 1321 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_21 : Operation 1322 [1/1] (0.42ns)   --->   "%tmp_239 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_63, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_63, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1322 'mux' 'tmp_239' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1323 [1/1] (0.76ns)   --->   "%empty_601 = add i8 %empty_593, i8 8" [src/conv1.cpp:36]   --->   Operation 1323 'add' 'empty_601' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1324 [1/1] (0.00ns)   --->   "%p_cast99 = zext i8 %empty_601" [src/conv1.cpp:36]   --->   Operation 1324 'zext' 'p_cast99' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1325 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_89 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast99" [src/conv1.cpp:36]   --->   Operation 1325 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_89' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1326 [1/1] (0.77ns)   --->   "%empty_609 = add i9 %empty_592, i9 16" [src/conv1.cpp:36]   --->   Operation 1326 'add' 'empty_609' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1327 [1/1] (0.00ns)   --->   "%p_cast107 = zext i9 %empty_609" [src/conv1.cpp:36]   --->   Operation 1327 'zext' 'p_cast107' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1328 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_97 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast107" [src/conv1.cpp:36]   --->   Operation 1328 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_97' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1329 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_89 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast99" [src/conv1.cpp:36]   --->   Operation 1329 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_89' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1330 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_97 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast107" [src/conv1.cpp:36]   --->   Operation 1330 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_97' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_21 : Operation 1331 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_89" [src/conv1.cpp:36]   --->   Operation 1331 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_21 : Operation 1332 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_89" [src/conv1.cpp:36]   --->   Operation 1332 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_21 : Operation 1333 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_97" [src/conv1.cpp:36]   --->   Operation 1333 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_21 : Operation 1334 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_97" [src/conv1.cpp:36]   --->   Operation 1334 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_21 : Operation 1335 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_136" [src/conv1.cpp:36]   --->   Operation 1335 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_21 : Operation 1336 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_136" [src/conv1.cpp:36]   --->   Operation 1336 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_21 : Operation 1337 [1/1] (0.42ns)   --->   "%tmp_231_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_136, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_136, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1337 'mux' 'tmp_231_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1338 [1/1] (0.44ns)   --->   "%select_ln36_57 = select i1 %icmp_ln39, i32 %tmp_231_mid1, i32 %tmp_231" [src/conv1.cpp:36]   --->   Operation 1338 'select' 'select_ln36_57' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1339 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_144" [src/conv1.cpp:36]   --->   Operation 1339 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_21 : Operation 1340 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_144" [src/conv1.cpp:36]   --->   Operation 1340 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_21 : Operation 1341 [1/1] (0.42ns)   --->   "%tmp_239_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_144, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_144, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1341 'mux' 'tmp_239_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1342 [1/1] (0.44ns)   --->   "%select_ln36_65 = select i1 %icmp_ln39, i32 %tmp_239_mid1, i32 %tmp_239" [src/conv1.cpp:36]   --->   Operation 1342 'select' 'select_ln36_65' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1343 [2/4] (6.43ns)   --->   "%tmp_122 = fadd i32 %mul, i32 0" [src/conv1.cpp:54]   --->   Operation 1343 'fadd' 'tmp_122' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1344 [1/3] (7.01ns)   --->   "%mul_15 = fmul i32 %select_ln36_5, i32 %tmp_263" [src/conv1.cpp:54]   --->   Operation 1344 'fmul' 'mul_15' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1345 [1/1] (0.79ns)   --->   "%add_ln54_46 = add i11 %mul_ln54_1, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 1345 'add' 'add_ln54_46' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1346 [1/1] (0.00ns)   --->   "%zext_ln54_47 = zext i11 %add_ln54_46" [src/conv1.cpp:54]   --->   Operation 1346 'zext' 'zext_ln54_47' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1347 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_124 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_47" [src/conv1.cpp:54]   --->   Operation 1347 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_124' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1348 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_133 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_47" [src/conv1.cpp:54]   --->   Operation 1348 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_133' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1349 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_142 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_47" [src/conv1.cpp:54]   --->   Operation 1349 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_142' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1350 [2/3] (7.01ns)   --->   "%mul_16 = fmul i32 %select_ln36_6, i32 %tmp_265" [src/conv1.cpp:54]   --->   Operation 1350 'fmul' 'mul_16' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1351 [1/1] (0.00ns)   --->   "%zext_ln54_56 = zext i9 %urem_ln54_4" [src/conv1.cpp:54]   --->   Operation 1351 'zext' 'zext_ln54_56' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1352 [1/1] (0.79ns)   --->   "%add_ln54_54 = add i11 %mul_ln54, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 1352 'add' 'add_ln54_54' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1353 [1/1] (0.00ns)   --->   "%zext_ln54_57 = zext i11 %add_ln54_54" [src/conv1.cpp:54]   --->   Operation 1353 'zext' 'zext_ln54_57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1354 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_153 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_57" [src/conv1.cpp:54]   --->   Operation 1354 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_153' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1355 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_162 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_57" [src/conv1.cpp:54]   --->   Operation 1355 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_162' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1356 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_171 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_57" [src/conv1.cpp:54]   --->   Operation 1356 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_171' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_21 : Operation 1357 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_180 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_153" [src/conv1.cpp:54]   --->   Operation 1357 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_180' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1358 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_181 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_162" [src/conv1.cpp:54]   --->   Operation 1358 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_181' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1359 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_182 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_171" [src/conv1.cpp:54]   --->   Operation 1359 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_182' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1360 [1/13] (1.53ns)   --->   "%urem_ln54_6 = urem i9 %add_ln52_5, i9 88" [src/conv1.cpp:54]   --->   Operation 1360 'urem' 'urem_ln54_6' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1361 [2/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 1361 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1362 [3/4] (6.43ns)   --->   "%tmp_131 = fadd i32 %mul_21, i32 0" [src/conv1.cpp:54]   --->   Operation 1362 'fadd' 'tmp_131' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.45ns)   --->   Input mux for Operation 1363 '%mul_130_3 = fmul i32 %select_ln36_14, i32 %tmp_282'
ST_21 : Operation 1363 [3/3] (5.56ns)   --->   "%mul_130_3 = fmul i32 %select_ln36_14, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 1363 'fmul' 'mul_130_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1364 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_285 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_124" [src/conv1.cpp:54]   --->   Operation 1364 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_285' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1365 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_286 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_133" [src/conv1.cpp:54]   --->   Operation 1365 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_286' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1366 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_287 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_142" [src/conv1.cpp:54]   --->   Operation 1366 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_287' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1367 [1/3] (7.01ns)   --->   "%mul_22 = fmul i32 %select_ln36_20, i32 %tmp_294" [src/conv1.cpp:54]   --->   Operation 1367 'fmul' 'mul_22' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1368 [2/3] (7.01ns)   --->   "%mul_252_1 = fmul i32 %select_ln36_21, i32 %tmp_296" [src/conv1.cpp:54]   --->   Operation 1368 'fmul' 'mul_252_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1369 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_327 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_6" [src/conv1.cpp:54]   --->   Operation 1369 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_327' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1370 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_328 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_15" [src/conv1.cpp:54]   --->   Operation 1370 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_328' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1371 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_329 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_24" [src/conv1.cpp:54]   --->   Operation 1371 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_329' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1372 [1/1] (0.47ns)   --->   "%tmp_312 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_327, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_328, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_329, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 1372 'mux' 'tmp_312' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1373 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_330 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_36" [src/conv1.cpp:54]   --->   Operation 1373 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_330' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1374 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_331 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_45" [src/conv1.cpp:54]   --->   Operation 1374 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_331' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1375 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_332 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_54" [src/conv1.cpp:54]   --->   Operation 1375 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_332' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_21 : Operation 1376 [1/1] (0.47ns)   --->   "%tmp_314 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_330, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_331, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_332, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 1376 'mux' 'tmp_314' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1377 [3/4] (6.43ns)   --->   "%tmp_309 = fadd i32 %mul_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1377 'fadd' 'tmp_309' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1378 [1/3] (7.01ns)   --->   "%mul_1_9 = fmul i32 %select_ln36_4, i32 %tmp_263" [src/conv1.cpp:54]   --->   Operation 1378 'fmul' 'mul_1_9' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1379 [2/3] (7.01ns)   --->   "%mul_1_10 = fmul i32 %select_ln36_5, i32 %tmp_265" [src/conv1.cpp:54]   --->   Operation 1379 'fmul' 'mul_1_10' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1380 [3/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 1380 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.53ns)   --->   Input mux for Operation 1381 '%tmp_327 = fadd i32 %mul_1_1, i32 0'
ST_21 : Operation 1381 [4/4] (4.90ns)   --->   "%tmp_327 = fadd i32 %mul_1_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1381 'fadd' 'tmp_327' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.45ns)   --->   Input mux for Operation 1382 '%mul_1_1_2 = fmul i32 %select_ln36_13, i32 %tmp_282'
ST_21 : Operation 1382 [3/3] (5.56ns)   --->   "%mul_1_1_2 = fmul i32 %select_ln36_13, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 1382 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1383 [2/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %select_ln36_20, i32 %tmp_296" [src/conv1.cpp:54]   --->   Operation 1383 'fmul' 'mul_1_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.45ns)   --->   Input mux for Operation 1384 '%mul_1_2_1 = fmul i32 %select_ln36_21, i32 %tmp_298'
ST_21 : Operation 1384 [3/3] (5.56ns)   --->   "%mul_1_2_1 = fmul i32 %select_ln36_21, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 1384 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1385 [2/4] (6.43ns)   --->   "%tmp_437 = fadd i32 %mul_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1385 'fadd' 'tmp_437' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1386 [1/3] (7.01ns)   --->   "%mul_2_s = fmul i32 %select_ln36_3, i32 %tmp_263" [src/conv1.cpp:54]   --->   Operation 1386 'fmul' 'mul_2_s' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1387 [2/3] (7.01ns)   --->   "%mul_2_9 = fmul i32 %select_ln36_4, i32 %tmp_265" [src/conv1.cpp:54]   --->   Operation 1387 'fmul' 'mul_2_9' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1388 [4/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1388 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.53ns)   --->   Input mux for Operation 1389 '%tmp_444 = fadd i32 %mul_2_1, i32 0'
ST_21 : Operation 1389 [4/4] (4.90ns)   --->   "%tmp_444 = fadd i32 %mul_2_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1389 'fadd' 'tmp_444' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.45ns)   --->   Input mux for Operation 1390 '%mul_2_1_1 = fmul i32 %select_ln36_12, i32 %tmp_282'
ST_21 : Operation 1390 [3/3] (5.56ns)   --->   "%mul_2_1_1 = fmul i32 %select_ln36_12, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 1390 'fmul' 'mul_2_1_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_21 : [1/1] (1.45ns)   --->   Input mux for Operation 1391 '%mul_2_2 = fmul i32 %select_ln36_20, i32 %tmp_298'
ST_21 : Operation 1391 [3/3] (5.56ns)   --->   "%mul_2_2 = fmul i32 %select_ln36_20, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 1391 'fmul' 'mul_2_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.01>
ST_22 : Operation 1392 [1/1] (0.77ns)   --->   "%empty_528 = add i9 %empty, i9 24" [src/conv1.cpp:36]   --->   Operation 1392 'add' 'empty_528' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1393 [1/1] (0.00ns)   --->   "%p_cast29 = zext i9 %empty_528" [src/conv1.cpp:36]   --->   Operation 1393 'zext' 'p_cast29' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1394 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_25 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast29" [src/conv1.cpp:36]   --->   Operation 1394 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1395 [1/1] (0.77ns)   --->   "%empty_536 = add i9 %empty, i9 32" [src/conv1.cpp:36]   --->   Operation 1395 'add' 'empty_536' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1396 [1/1] (0.00ns)   --->   "%p_cast43 = zext i9 %empty_536" [src/conv1.cpp:36]   --->   Operation 1396 'zext' 'p_cast43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1397 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_33 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast43" [src/conv1.cpp:36]   --->   Operation 1397 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_33' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1398 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_25 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast29" [src/conv1.cpp:36]   --->   Operation 1398 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_25' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1399 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_33 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast43" [src/conv1.cpp:36]   --->   Operation 1399 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_33' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1400 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_9" [src/conv1.cpp:36]   --->   Operation 1400 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_22 : Operation 1401 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_9" [src/conv1.cpp:36]   --->   Operation 1401 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_22 : Operation 1402 [1/1] (0.42ns)   --->   "%tmp_184 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_8, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_8, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1402 'mux' 'tmp_184' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1403 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_17" [src/conv1.cpp:36]   --->   Operation 1403 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_22 : Operation 1404 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_17" [src/conv1.cpp:36]   --->   Operation 1404 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_22 : Operation 1405 [1/1] (0.42ns)   --->   "%tmp_192 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_16, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_16, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1405 'mux' 'tmp_192' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1406 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_25" [src/conv1.cpp:36]   --->   Operation 1406 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_22 : Operation 1407 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_25" [src/conv1.cpp:36]   --->   Operation 1407 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_22 : Operation 1408 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_33" [src/conv1.cpp:36]   --->   Operation 1408 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_22 : Operation 1409 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_33" [src/conv1.cpp:36]   --->   Operation 1409 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_22 : Operation 1410 [1/1] (0.77ns)   --->   "%empty_617 = add i9 %empty_592, i9 24" [src/conv1.cpp:36]   --->   Operation 1410 'add' 'empty_617' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1411 [1/1] (0.00ns)   --->   "%p_cast115 = zext i9 %empty_617" [src/conv1.cpp:36]   --->   Operation 1411 'zext' 'p_cast115' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1412 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_105 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast115" [src/conv1.cpp:36]   --->   Operation 1412 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_105' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1413 [1/1] (0.77ns)   --->   "%empty_625 = add i9 %empty_592, i9 32" [src/conv1.cpp:36]   --->   Operation 1413 'add' 'empty_625' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1414 [1/1] (0.00ns)   --->   "%p_cast123 = zext i9 %empty_625" [src/conv1.cpp:36]   --->   Operation 1414 'zext' 'p_cast123' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1415 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_113 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast123" [src/conv1.cpp:36]   --->   Operation 1415 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_113' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1416 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_105 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast115" [src/conv1.cpp:36]   --->   Operation 1416 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_105' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1417 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_113 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast123" [src/conv1.cpp:36]   --->   Operation 1417 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_113' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_22 : Operation 1418 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_89" [src/conv1.cpp:36]   --->   Operation 1418 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_22 : Operation 1419 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_89" [src/conv1.cpp:36]   --->   Operation 1419 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_22 : Operation 1420 [1/1] (0.42ns)   --->   "%tmp_184_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_89, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_89, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1420 'mux' 'tmp_184_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1421 [1/1] (0.44ns)   --->   "%select_ln36_10 = select i1 %icmp_ln39, i32 %tmp_184_mid1, i32 %tmp_184" [src/conv1.cpp:36]   --->   Operation 1421 'select' 'select_ln36_10' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1422 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_97" [src/conv1.cpp:36]   --->   Operation 1422 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_22 : Operation 1423 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_97" [src/conv1.cpp:36]   --->   Operation 1423 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_22 : Operation 1424 [1/1] (0.42ns)   --->   "%tmp_192_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_97, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_97, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1424 'mux' 'tmp_192_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1425 [1/1] (0.44ns)   --->   "%select_ln36_18 = select i1 %icmp_ln39, i32 %tmp_192_mid1, i32 %tmp_192" [src/conv1.cpp:36]   --->   Operation 1425 'select' 'select_ln36_18' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1426 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_105" [src/conv1.cpp:36]   --->   Operation 1426 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_22 : Operation 1427 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_105" [src/conv1.cpp:36]   --->   Operation 1427 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_22 : Operation 1428 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_113" [src/conv1.cpp:36]   --->   Operation 1428 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_22 : Operation 1429 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_113" [src/conv1.cpp:36]   --->   Operation 1429 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_22 : Operation 1430 [1/4] (6.43ns)   --->   "%tmp_122 = fadd i32 %mul, i32 0" [src/conv1.cpp:54]   --->   Operation 1430 'fadd' 'tmp_122' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1431 [1/1] (0.79ns)   --->   "%add_ln54_30 = add i11 %mul_ln54_3, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 1431 'add' 'add_ln54_30' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1432 [1/1] (0.00ns)   --->   "%zext_ln54_27 = zext i11 %add_ln54_30" [src/conv1.cpp:54]   --->   Operation 1432 'zext' 'zext_ln54_27' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1433 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_66 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_27" [src/conv1.cpp:54]   --->   Operation 1433 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_66' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1434 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_75 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_27" [src/conv1.cpp:54]   --->   Operation 1434 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_75' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1435 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_84 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_27" [src/conv1.cpp:54]   --->   Operation 1435 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_84' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1436 [1/1] (0.79ns)   --->   "%add_ln54_38 = add i11 %mul_ln54_2, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 1436 'add' 'add_ln54_38' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1437 [1/1] (0.00ns)   --->   "%zext_ln54_37 = zext i11 %add_ln54_38" [src/conv1.cpp:54]   --->   Operation 1437 'zext' 'zext_ln54_37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1438 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_95 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_37" [src/conv1.cpp:54]   --->   Operation 1438 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_95' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1439 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_104 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_37" [src/conv1.cpp:54]   --->   Operation 1439 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_104' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1440 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_113 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_37" [src/conv1.cpp:54]   --->   Operation 1440 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_113' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_22 : Operation 1441 [1/3] (7.01ns)   --->   "%mul_16 = fmul i32 %select_ln36_6, i32 %tmp_265" [src/conv1.cpp:54]   --->   Operation 1441 'fmul' 'mul_16' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1442 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_180 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_153" [src/conv1.cpp:54]   --->   Operation 1442 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_180' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1443 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_181 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_162" [src/conv1.cpp:54]   --->   Operation 1443 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_181' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1444 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_182 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_171" [src/conv1.cpp:54]   --->   Operation 1444 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_182' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1445 [1/1] (0.47ns)   --->   "%tmp_267 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_180, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_181, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_182, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 1445 'mux' 'tmp_267' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1446 [1/13] (1.53ns)   --->   "%urem_ln54_7 = urem i9 %add_ln52_6, i9 88" [src/conv1.cpp:54]   --->   Operation 1446 'urem' 'urem_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1447 [2/4] (6.43ns)   --->   "%tmp_131 = fadd i32 %mul_21, i32 0" [src/conv1.cpp:54]   --->   Operation 1447 'fadd' 'tmp_131' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1448 [2/3] (7.01ns)   --->   "%mul_130_3 = fmul i32 %select_ln36_14, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 1448 'fmul' 'mul_130_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1449 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_285 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_124" [src/conv1.cpp:54]   --->   Operation 1449 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_285' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1450 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_286 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_133" [src/conv1.cpp:54]   --->   Operation 1450 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_286' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1451 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_287 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_142" [src/conv1.cpp:54]   --->   Operation 1451 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_287' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1452 [1/1] (0.47ns)   --->   "%tmp_284 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_285, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_286, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_287, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 1452 'mux' 'tmp_284' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.53ns)   --->   Input mux for Operation 1453 '%tmp_140 = fadd i32 %mul_22, i32 0'
ST_22 : Operation 1453 [4/4] (4.90ns)   --->   "%tmp_140 = fadd i32 %mul_22, i32 0" [src/conv1.cpp:54]   --->   Operation 1453 'fadd' 'tmp_140' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1454 [1/3] (7.01ns)   --->   "%mul_252_1 = fmul i32 %select_ln36_21, i32 %tmp_296" [src/conv1.cpp:54]   --->   Operation 1454 'fmul' 'mul_252_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.45ns)   --->   Input mux for Operation 1455 '%mul_252_2 = fmul i32 %select_ln36_22, i32 %tmp_298'
ST_22 : Operation 1455 [3/3] (5.56ns)   --->   "%mul_252_2 = fmul i32 %select_ln36_22, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 1455 'fmul' 'mul_252_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1456 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_309 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_95" [src/conv1.cpp:54]   --->   Operation 1456 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_309' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1457 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_310 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_104" [src/conv1.cpp:54]   --->   Operation 1457 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_310' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1458 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_311 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_113" [src/conv1.cpp:54]   --->   Operation 1458 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_311' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : [1/1] (1.45ns)   --->   Input mux for Operation 1459 '%mul_3 = fmul i32 %select_ln36_29, i32 %tmp_312'
ST_22 : Operation 1459 [3/3] (5.56ns)   --->   "%mul_3 = fmul i32 %select_ln36_29, i32 %tmp_312" [src/conv1.cpp:54]   --->   Operation 1459 'fmul' 'mul_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.45ns)   --->   Input mux for Operation 1460 '%mul_3_1 = fmul i32 %select_ln36_30, i32 %tmp_314'
ST_22 : Operation 1460 [3/3] (5.56ns)   --->   "%mul_3_1 = fmul i32 %select_ln36_30, i32 %tmp_314" [src/conv1.cpp:54]   --->   Operation 1460 'fmul' 'mul_3_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1461 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_333 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_66" [src/conv1.cpp:54]   --->   Operation 1461 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_333' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1462 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_334 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_75" [src/conv1.cpp:54]   --->   Operation 1462 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_334' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1463 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_335 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_84" [src/conv1.cpp:54]   --->   Operation 1463 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_335' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_22 : Operation 1464 [2/4] (6.43ns)   --->   "%tmp_309 = fadd i32 %mul_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1464 'fadd' 'tmp_309' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1465 [1/3] (7.01ns)   --->   "%mul_1_10 = fmul i32 %select_ln36_5, i32 %tmp_265" [src/conv1.cpp:54]   --->   Operation 1465 'fmul' 'mul_1_10' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1466 [2/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 1466 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1467 [3/4] (6.43ns)   --->   "%tmp_327 = fadd i32 %mul_1_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1467 'fadd' 'tmp_327' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1468 [2/3] (7.01ns)   --->   "%mul_1_1_2 = fmul i32 %select_ln36_13, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 1468 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1469 [1/3] (7.01ns)   --->   "%mul_1_2 = fmul i32 %select_ln36_20, i32 %tmp_296" [src/conv1.cpp:54]   --->   Operation 1469 'fmul' 'mul_1_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1470 [2/3] (7.01ns)   --->   "%mul_1_2_1 = fmul i32 %select_ln36_21, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 1470 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : [1/1] (1.45ns)   --->   Input mux for Operation 1471 '%mul_1_3 = fmul i32 %select_ln36_29, i32 %tmp_314'
ST_22 : Operation 1471 [3/3] (5.56ns)   --->   "%mul_1_3 = fmul i32 %select_ln36_29, i32 %tmp_314" [src/conv1.cpp:54]   --->   Operation 1471 'fmul' 'mul_1_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1472 [1/4] (6.43ns)   --->   "%tmp_437 = fadd i32 %mul_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1472 'fadd' 'tmp_437' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1473 [1/3] (7.01ns)   --->   "%mul_2_9 = fmul i32 %select_ln36_4, i32 %tmp_265" [src/conv1.cpp:54]   --->   Operation 1473 'fmul' 'mul_2_9' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1474 [3/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1474 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1475 [3/4] (6.43ns)   --->   "%tmp_444 = fadd i32 %mul_2_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1475 'fadd' 'tmp_444' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1476 [2/3] (7.01ns)   --->   "%mul_2_1_1 = fmul i32 %select_ln36_12, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 1476 'fmul' 'mul_2_1_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1477 [2/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %select_ln36_20, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 1477 'fmul' 'mul_2_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.01>
ST_23 : Operation 1478 [1/1] (0.77ns)   --->   "%empty_544 = add i9 %empty, i9 40" [src/conv1.cpp:36]   --->   Operation 1478 'add' 'empty_544' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1479 [1/1] (0.00ns)   --->   "%p_cast51 = zext i9 %empty_544" [src/conv1.cpp:36]   --->   Operation 1479 'zext' 'p_cast51' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1480 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_41 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast51" [src/conv1.cpp:36]   --->   Operation 1480 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1481 [1/1] (0.77ns)   --->   "%empty_552 = add i9 %empty, i9 48" [src/conv1.cpp:36]   --->   Operation 1481 'add' 'empty_552' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1482 [1/1] (0.00ns)   --->   "%p_cast59 = zext i9 %empty_552" [src/conv1.cpp:36]   --->   Operation 1482 'zext' 'p_cast59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1483 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_49 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast59" [src/conv1.cpp:36]   --->   Operation 1483 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_49' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1484 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_41 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast51" [src/conv1.cpp:36]   --->   Operation 1484 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1485 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_49 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast59" [src/conv1.cpp:36]   --->   Operation 1485 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_49' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1486 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_25" [src/conv1.cpp:36]   --->   Operation 1486 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_23 : Operation 1487 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_25" [src/conv1.cpp:36]   --->   Operation 1487 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_23 : Operation 1488 [1/1] (0.42ns)   --->   "%tmp_200 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_24, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_24, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1488 'mux' 'tmp_200' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1489 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_33" [src/conv1.cpp:36]   --->   Operation 1489 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_23 : Operation 1490 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_33" [src/conv1.cpp:36]   --->   Operation 1490 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_23 : Operation 1491 [1/1] (0.42ns)   --->   "%tmp_208 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_32, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_32, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1491 'mux' 'tmp_208' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1492 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_41" [src/conv1.cpp:36]   --->   Operation 1492 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_23 : Operation 1493 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_41" [src/conv1.cpp:36]   --->   Operation 1493 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_23 : Operation 1494 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_49" [src/conv1.cpp:36]   --->   Operation 1494 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_23 : Operation 1495 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_49" [src/conv1.cpp:36]   --->   Operation 1495 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_23 : Operation 1496 [1/1] (0.77ns)   --->   "%empty_633 = add i9 %empty_592, i9 40" [src/conv1.cpp:36]   --->   Operation 1496 'add' 'empty_633' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1497 [1/1] (0.00ns)   --->   "%p_cast131 = zext i9 %empty_633" [src/conv1.cpp:36]   --->   Operation 1497 'zext' 'p_cast131' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1498 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_121 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast131" [src/conv1.cpp:36]   --->   Operation 1498 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_121' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1499 [1/1] (0.77ns)   --->   "%empty_641 = add i9 %empty_592, i9 48" [src/conv1.cpp:36]   --->   Operation 1499 'add' 'empty_641' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1500 [1/1] (0.00ns)   --->   "%p_cast139 = zext i9 %empty_641" [src/conv1.cpp:36]   --->   Operation 1500 'zext' 'p_cast139' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1501 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_129 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast139" [src/conv1.cpp:36]   --->   Operation 1501 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_129' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1502 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_121 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast131" [src/conv1.cpp:36]   --->   Operation 1502 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_121' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1503 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_129 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast139" [src/conv1.cpp:36]   --->   Operation 1503 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_129' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_23 : Operation 1504 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_105" [src/conv1.cpp:36]   --->   Operation 1504 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_23 : Operation 1505 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_105" [src/conv1.cpp:36]   --->   Operation 1505 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_23 : Operation 1506 [1/1] (0.42ns)   --->   "%tmp_200_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_105, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_105, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1506 'mux' 'tmp_200_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1507 [1/1] (0.44ns)   --->   "%select_ln36_26 = select i1 %icmp_ln39, i32 %tmp_200_mid1, i32 %tmp_200" [src/conv1.cpp:36]   --->   Operation 1507 'select' 'select_ln36_26' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1508 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_113" [src/conv1.cpp:36]   --->   Operation 1508 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_23 : Operation 1509 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_113" [src/conv1.cpp:36]   --->   Operation 1509 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_23 : Operation 1510 [1/1] (0.42ns)   --->   "%tmp_208_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_113, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_113, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1510 'mux' 'tmp_208_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1511 [1/1] (0.44ns)   --->   "%select_ln36_34 = select i1 %icmp_ln39, i32 %tmp_208_mid1, i32 %tmp_208" [src/conv1.cpp:36]   --->   Operation 1511 'select' 'select_ln36_34' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 1512 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_121" [src/conv1.cpp:36]   --->   Operation 1512 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_23 : Operation 1513 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_121" [src/conv1.cpp:36]   --->   Operation 1513 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_23 : Operation 1514 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_129" [src/conv1.cpp:36]   --->   Operation 1514 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_23 : Operation 1515 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_129" [src/conv1.cpp:36]   --->   Operation 1515 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_23 : Operation 1516 [1/1] (0.79ns)   --->   "%add_ln54_13 = add i11 %mul_ln54_4, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 1516 'add' 'add_ln54_13' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1517 [1/1] (0.00ns)   --->   "%zext_ln54_7 = zext i11 %add_ln54_13" [src/conv1.cpp:54]   --->   Operation 1517 'zext' 'zext_ln54_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1518 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_7 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_7" [src/conv1.cpp:54]   --->   Operation 1518 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_7' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1519 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_16 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_7" [src/conv1.cpp:54]   --->   Operation 1519 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_16' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1520 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_25 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_7" [src/conv1.cpp:54]   --->   Operation 1520 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_25' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1521 [1/1] (0.79ns)   --->   "%add_ln54_22 = add i11 %mul_ln54_4, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 1521 'add' 'add_ln54_22' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1522 [1/1] (0.00ns)   --->   "%zext_ln54_17 = zext i11 %add_ln54_22" [src/conv1.cpp:54]   --->   Operation 1522 'zext' 'zext_ln54_17' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1523 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_37 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_17" [src/conv1.cpp:54]   --->   Operation 1523 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_37' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1524 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_46 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_17" [src/conv1.cpp:54]   --->   Operation 1524 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_46' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : Operation 1525 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_55 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_17" [src/conv1.cpp:54]   --->   Operation 1525 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_55' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_23 : [1/1] (1.53ns)   --->   Input mux for Operation 1526 '%tmp_123 = fadd i32 %tmp_122, i32 %mul_s'
ST_23 : Operation 1526 [4/4] (4.90ns)   --->   "%tmp_123 = fadd i32 %tmp_122, i32 %mul_s" [src/conv1.cpp:54]   --->   Operation 1526 'fadd' 'tmp_123' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.45ns)   --->   Input mux for Operation 1527 '%mul_17 = fmul i32 %select_ln36_7, i32 %tmp_267'
ST_23 : Operation 1527 [3/3] (5.56ns)   --->   "%mul_17 = fmul i32 %select_ln36_7, i32 %tmp_267" [src/conv1.cpp:54]   --->   Operation 1527 'fmul' 'mul_17' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1528 [1/4] (6.43ns)   --->   "%tmp_131 = fadd i32 %mul_21, i32 0" [src/conv1.cpp:54]   --->   Operation 1528 'fadd' 'tmp_131' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1529 [1/3] (7.01ns)   --->   "%mul_130_3 = fmul i32 %select_ln36_14, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 1529 'fmul' 'mul_130_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1530 [3/4] (6.43ns)   --->   "%tmp_140 = fadd i32 %mul_22, i32 0" [src/conv1.cpp:54]   --->   Operation 1530 'fadd' 'tmp_140' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1531 [2/3] (7.01ns)   --->   "%mul_252_2 = fmul i32 %select_ln36_22, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 1531 'fmul' 'mul_252_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1532 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_309 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_95" [src/conv1.cpp:54]   --->   Operation 1532 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_309' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1533 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_310 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_104" [src/conv1.cpp:54]   --->   Operation 1533 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_310' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1534 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_311 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_113" [src/conv1.cpp:54]   --->   Operation 1534 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_311' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1535 [1/1] (0.47ns)   --->   "%tmp_300 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_309, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_310, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_311, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 1535 'mux' 'tmp_300' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1536 [2/3] (7.01ns)   --->   "%mul_3 = fmul i32 %select_ln36_29, i32 %tmp_312" [src/conv1.cpp:54]   --->   Operation 1536 'fmul' 'mul_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1537 [2/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %select_ln36_30, i32 %tmp_314" [src/conv1.cpp:54]   --->   Operation 1537 'fmul' 'mul_3_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1538 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_333 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_66" [src/conv1.cpp:54]   --->   Operation 1538 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_333' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1539 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_334 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_75" [src/conv1.cpp:54]   --->   Operation 1539 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_334' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1540 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_335 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_84" [src/conv1.cpp:54]   --->   Operation 1540 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_335' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1541 [1/1] (0.47ns)   --->   "%tmp_316 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_333, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_334, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_335, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 1541 'mux' 'tmp_316' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1542 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_354 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_7" [src/conv1.cpp:54]   --->   Operation 1542 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_354' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1543 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_355 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_16" [src/conv1.cpp:54]   --->   Operation 1543 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_355' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1544 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_356 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_25" [src/conv1.cpp:54]   --->   Operation 1544 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_356' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1545 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_357 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_37" [src/conv1.cpp:54]   --->   Operation 1545 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_357' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1546 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_358 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_46" [src/conv1.cpp:54]   --->   Operation 1546 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_358' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1547 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_359 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_55" [src/conv1.cpp:54]   --->   Operation 1547 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_359' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_23 : Operation 1548 [1/4] (6.43ns)   --->   "%tmp_309 = fadd i32 %mul_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1548 'fadd' 'tmp_309' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.45ns)   --->   Input mux for Operation 1549 '%mul_1_11 = fmul i32 %select_ln36_6, i32 %tmp_267'
ST_23 : Operation 1549 [3/3] (5.56ns)   --->   "%mul_1_11 = fmul i32 %select_ln36_6, i32 %tmp_267" [src/conv1.cpp:54]   --->   Operation 1549 'fmul' 'mul_1_11' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1550 [1/13] (1.53ns)   --->   "%urem_ln54_8 = urem i9 %add_ln52_7, i9 88" [src/conv1.cpp:54]   --->   Operation 1550 'urem' 'urem_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1551 [2/4] (6.43ns)   --->   "%tmp_327 = fadd i32 %mul_1_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1551 'fadd' 'tmp_327' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1552 [1/3] (7.01ns)   --->   "%mul_1_1_2 = fmul i32 %select_ln36_13, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 1552 'fmul' 'mul_1_1_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.45ns)   --->   Input mux for Operation 1553 '%mul_1_1_3 = fmul i32 %select_ln36_14, i32 %tmp_284'
ST_23 : Operation 1553 [3/3] (5.56ns)   --->   "%mul_1_1_3 = fmul i32 %select_ln36_14, i32 %tmp_284" [src/conv1.cpp:54]   --->   Operation 1553 'fmul' 'mul_1_1_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.53ns)   --->   Input mux for Operation 1554 '%tmp_343 = fadd i32 %mul_1_2, i32 0'
ST_23 : Operation 1554 [4/4] (4.90ns)   --->   "%tmp_343 = fadd i32 %mul_1_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1554 'fadd' 'tmp_343' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1555 [1/3] (7.01ns)   --->   "%mul_1_2_1 = fmul i32 %select_ln36_21, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 1555 'fmul' 'mul_1_2_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1556 [2/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %select_ln36_29, i32 %tmp_314" [src/conv1.cpp:54]   --->   Operation 1556 'fmul' 'mul_1_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.53ns)   --->   Input mux for Operation 1557 '%tmp_438 = fadd i32 %tmp_437, i32 %mul_2_s'
ST_23 : Operation 1557 [4/4] (4.90ns)   --->   "%tmp_438 = fadd i32 %tmp_437, i32 %mul_2_s" [src/conv1.cpp:54]   --->   Operation 1557 'fadd' 'tmp_438' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.45ns)   --->   Input mux for Operation 1558 '%mul_2_10 = fmul i32 %select_ln36_5, i32 %tmp_267'
ST_23 : Operation 1558 [3/3] (5.56ns)   --->   "%mul_2_10 = fmul i32 %select_ln36_5, i32 %tmp_267" [src/conv1.cpp:54]   --->   Operation 1558 'fmul' 'mul_2_10' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1559 [2/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1559 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1560 [2/4] (6.43ns)   --->   "%tmp_444 = fadd i32 %mul_2_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1560 'fadd' 'tmp_444' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1561 [1/3] (7.01ns)   --->   "%mul_2_1_1 = fmul i32 %select_ln36_12, i32 %tmp_282" [src/conv1.cpp:54]   --->   Operation 1561 'fmul' 'mul_2_1_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : [1/1] (1.45ns)   --->   Input mux for Operation 1562 '%mul_2_1_2 = fmul i32 %select_ln36_13, i32 %tmp_284'
ST_23 : Operation 1562 [3/3] (5.56ns)   --->   "%mul_2_1_2 = fmul i32 %select_ln36_13, i32 %tmp_284" [src/conv1.cpp:54]   --->   Operation 1562 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 1563 [1/3] (7.01ns)   --->   "%mul_2_2 = fmul i32 %select_ln36_20, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 1563 'fmul' 'mul_2_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.01>
ST_24 : Operation 1564 [1/1] (0.77ns)   --->   "%empty_560 = add i9 %empty, i9 56" [src/conv1.cpp:36]   --->   Operation 1564 'add' 'empty_560' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1565 [1/1] (0.00ns)   --->   "%p_cast67 = zext i9 %empty_560" [src/conv1.cpp:36]   --->   Operation 1565 'zext' 'p_cast67' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1566 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_57 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast67" [src/conv1.cpp:36]   --->   Operation 1566 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_57' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1567 [1/1] (0.77ns)   --->   "%empty_568 = add i9 %empty, i9 64" [src/conv1.cpp:36]   --->   Operation 1567 'add' 'empty_568' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1568 [1/1] (0.00ns)   --->   "%p_cast75 = zext i9 %empty_568" [src/conv1.cpp:36]   --->   Operation 1568 'zext' 'p_cast75' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1569 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_65 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast75" [src/conv1.cpp:36]   --->   Operation 1569 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_65' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1570 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_57 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast67" [src/conv1.cpp:36]   --->   Operation 1570 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_57' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1571 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_65 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast75" [src/conv1.cpp:36]   --->   Operation 1571 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_65' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1572 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_41" [src/conv1.cpp:36]   --->   Operation 1572 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_24 : Operation 1573 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_41" [src/conv1.cpp:36]   --->   Operation 1573 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_24 : Operation 1574 [1/1] (0.42ns)   --->   "%tmp_216 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_40, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_40, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1574 'mux' 'tmp_216' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1575 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_49" [src/conv1.cpp:36]   --->   Operation 1575 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_24 : Operation 1576 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_49" [src/conv1.cpp:36]   --->   Operation 1576 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_24 : Operation 1577 [1/1] (0.42ns)   --->   "%tmp_224 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_48, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_48, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1577 'mux' 'tmp_224' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1578 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_57" [src/conv1.cpp:36]   --->   Operation 1578 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_24 : Operation 1579 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_57" [src/conv1.cpp:36]   --->   Operation 1579 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_24 : Operation 1580 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_65" [src/conv1.cpp:36]   --->   Operation 1580 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_24 : Operation 1581 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_65" [src/conv1.cpp:36]   --->   Operation 1581 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_24 : Operation 1582 [1/1] (0.77ns)   --->   "%empty_649 = add i9 %empty_592, i9 56" [src/conv1.cpp:36]   --->   Operation 1582 'add' 'empty_649' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1583 [1/1] (0.00ns)   --->   "%p_cast147 = zext i9 %empty_649" [src/conv1.cpp:36]   --->   Operation 1583 'zext' 'p_cast147' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1584 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_137 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast147" [src/conv1.cpp:36]   --->   Operation 1584 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_137' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1585 [1/1] (0.77ns)   --->   "%empty_657 = add i9 %empty_592, i9 64" [src/conv1.cpp:36]   --->   Operation 1585 'add' 'empty_657' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1586 [1/1] (0.00ns)   --->   "%p_cast155 = zext i9 %empty_657" [src/conv1.cpp:36]   --->   Operation 1586 'zext' 'p_cast155' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1587 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_145 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast155" [src/conv1.cpp:36]   --->   Operation 1587 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_145' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1588 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_137 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast147" [src/conv1.cpp:36]   --->   Operation 1588 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_137' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1589 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_145 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast155" [src/conv1.cpp:36]   --->   Operation 1589 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_145' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_24 : Operation 1590 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_121" [src/conv1.cpp:36]   --->   Operation 1590 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_24 : Operation 1591 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_121" [src/conv1.cpp:36]   --->   Operation 1591 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_24 : Operation 1592 [1/1] (0.42ns)   --->   "%tmp_216_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_121, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_121, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1592 'mux' 'tmp_216_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1593 [1/1] (0.44ns)   --->   "%select_ln36_42 = select i1 %icmp_ln39, i32 %tmp_216_mid1, i32 %tmp_216" [src/conv1.cpp:36]   --->   Operation 1593 'select' 'select_ln36_42' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1594 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_129" [src/conv1.cpp:36]   --->   Operation 1594 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_24 : Operation 1595 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_129" [src/conv1.cpp:36]   --->   Operation 1595 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_24 : Operation 1596 [1/1] (0.42ns)   --->   "%tmp_224_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_129, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_129, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1596 'mux' 'tmp_224_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1597 [1/1] (0.44ns)   --->   "%select_ln36_50 = select i1 %icmp_ln39, i32 %tmp_224_mid1, i32 %tmp_224" [src/conv1.cpp:36]   --->   Operation 1597 'select' 'select_ln36_50' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 1598 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_137" [src/conv1.cpp:36]   --->   Operation 1598 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_24 : Operation 1599 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_137" [src/conv1.cpp:36]   --->   Operation 1599 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_24 : Operation 1600 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_145" [src/conv1.cpp:36]   --->   Operation 1600 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_24 : Operation 1601 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_145" [src/conv1.cpp:36]   --->   Operation 1601 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_24 : Operation 1602 [3/4] (6.43ns)   --->   "%tmp_123 = fadd i32 %tmp_122, i32 %mul_s" [src/conv1.cpp:54]   --->   Operation 1602 'fadd' 'tmp_123' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1603 [1/1] (0.79ns)   --->   "%add_ln54_55 = add i11 %mul_ln54_1, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 1603 'add' 'add_ln54_55' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1604 [1/1] (0.00ns)   --->   "%zext_ln54_58 = zext i11 %add_ln54_55" [src/conv1.cpp:54]   --->   Operation 1604 'zext' 'zext_ln54_58' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1605 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_154 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_58" [src/conv1.cpp:54]   --->   Operation 1605 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_154' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1606 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_163 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_58" [src/conv1.cpp:54]   --->   Operation 1606 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_163' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1607 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_172 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_58" [src/conv1.cpp:54]   --->   Operation 1607 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_172' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1608 [2/3] (7.01ns)   --->   "%mul_17 = fmul i32 %select_ln36_7, i32 %tmp_267" [src/conv1.cpp:54]   --->   Operation 1608 'fmul' 'mul_17' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1609 [1/1] (0.00ns)   --->   "%zext_ln54_67 = zext i9 %urem_ln54_5" [src/conv1.cpp:54]   --->   Operation 1609 'zext' 'zext_ln54_67' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1610 [1/1] (0.79ns)   --->   "%add_ln54_63 = add i11 %mul_ln54, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 1610 'add' 'add_ln54_63' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1611 [1/1] (0.00ns)   --->   "%zext_ln54_68 = zext i11 %add_ln54_63" [src/conv1.cpp:54]   --->   Operation 1611 'zext' 'zext_ln54_68' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1612 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_183 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_68" [src/conv1.cpp:54]   --->   Operation 1612 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_183' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1613 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_192 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_68" [src/conv1.cpp:54]   --->   Operation 1613 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_192' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1614 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_201 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_68" [src/conv1.cpp:54]   --->   Operation 1614 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_201' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_24 : Operation 1615 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_210 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_183" [src/conv1.cpp:54]   --->   Operation 1615 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_210' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1616 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_211 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_192" [src/conv1.cpp:54]   --->   Operation 1616 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_211' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1617 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_212 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_201" [src/conv1.cpp:54]   --->   Operation 1617 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_212' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : [1/1] (1.53ns)   --->   Input mux for Operation 1618 '%tmp_132 = fadd i32 %tmp_131, i32 %mul_130_1'
ST_24 : Operation 1618 [4/4] (4.90ns)   --->   "%tmp_132 = fadd i32 %tmp_131, i32 %mul_130_1" [src/conv1.cpp:54]   --->   Operation 1618 'fadd' 'tmp_132' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.45ns)   --->   Input mux for Operation 1619 '%mul_130_4 = fmul i32 %select_ln36_15, i32 %tmp_284'
ST_24 : Operation 1619 [3/3] (5.56ns)   --->   "%mul_130_4 = fmul i32 %select_ln36_15, i32 %tmp_284" [src/conv1.cpp:54]   --->   Operation 1619 'fmul' 'mul_130_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1620 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_288 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_154" [src/conv1.cpp:54]   --->   Operation 1620 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_288' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1621 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_289 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_163" [src/conv1.cpp:54]   --->   Operation 1621 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_289' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1622 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_290 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_172" [src/conv1.cpp:54]   --->   Operation 1622 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_290' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1623 [2/4] (6.43ns)   --->   "%tmp_140 = fadd i32 %mul_22, i32 0" [src/conv1.cpp:54]   --->   Operation 1623 'fadd' 'tmp_140' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1624 [1/3] (7.01ns)   --->   "%mul_252_2 = fmul i32 %select_ln36_22, i32 %tmp_298" [src/conv1.cpp:54]   --->   Operation 1624 'fmul' 'mul_252_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1625 [1/3] (7.01ns)   --->   "%mul_3 = fmul i32 %select_ln36_29, i32 %tmp_312" [src/conv1.cpp:54]   --->   Operation 1625 'fmul' 'mul_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1626 [1/3] (7.01ns)   --->   "%mul_3_1 = fmul i32 %select_ln36_30, i32 %tmp_314" [src/conv1.cpp:54]   --->   Operation 1626 'fmul' 'mul_3_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1627 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_354 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_7" [src/conv1.cpp:54]   --->   Operation 1627 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_354' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1628 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_355 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_16" [src/conv1.cpp:54]   --->   Operation 1628 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_355' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1629 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_356 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_25" [src/conv1.cpp:54]   --->   Operation 1629 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_356' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1630 [1/1] (0.47ns)   --->   "%tmp_330 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_354, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_355, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_356, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 1630 'mux' 'tmp_330' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1631 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_357 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_37" [src/conv1.cpp:54]   --->   Operation 1631 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_357' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1632 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_358 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_46" [src/conv1.cpp:54]   --->   Operation 1632 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_358' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1633 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_359 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_55" [src/conv1.cpp:54]   --->   Operation 1633 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_359' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_24 : Operation 1634 [1/1] (0.47ns)   --->   "%tmp_332 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_357, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_358, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_359, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 1634 'mux' 'tmp_332' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.53ns)   --->   Input mux for Operation 1635 '%tmp_311 = fadd i32 %tmp_309, i32 %mul_1_s'
ST_24 : Operation 1635 [4/4] (4.90ns)   --->   "%tmp_311 = fadd i32 %tmp_309, i32 %mul_1_s" [src/conv1.cpp:54]   --->   Operation 1635 'fadd' 'tmp_311' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1636 [2/3] (7.01ns)   --->   "%mul_1_11 = fmul i32 %select_ln36_6, i32 %tmp_267" [src/conv1.cpp:54]   --->   Operation 1636 'fmul' 'mul_1_11' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1637 [1/4] (6.43ns)   --->   "%tmp_327 = fadd i32 %mul_1_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1637 'fadd' 'tmp_327' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1638 [2/3] (7.01ns)   --->   "%mul_1_1_3 = fmul i32 %select_ln36_14, i32 %tmp_284" [src/conv1.cpp:54]   --->   Operation 1638 'fmul' 'mul_1_1_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1639 [3/4] (6.43ns)   --->   "%tmp_343 = fadd i32 %mul_1_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1639 'fadd' 'tmp_343' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.45ns)   --->   Input mux for Operation 1640 '%mul_1_2_2 = fmul i32 %select_ln36_22, i32 %tmp_300'
ST_24 : Operation 1640 [3/3] (5.56ns)   --->   "%mul_1_2_2 = fmul i32 %select_ln36_22, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 1640 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1641 [1/3] (7.01ns)   --->   "%mul_1_3 = fmul i32 %select_ln36_29, i32 %tmp_314" [src/conv1.cpp:54]   --->   Operation 1641 'fmul' 'mul_1_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.45ns)   --->   Input mux for Operation 1642 '%mul_1_3_1 = fmul i32 %select_ln36_30, i32 %tmp_316'
ST_24 : Operation 1642 [3/3] (5.56ns)   --->   "%mul_1_3_1 = fmul i32 %select_ln36_30, i32 %tmp_316" [src/conv1.cpp:54]   --->   Operation 1642 'fmul' 'mul_1_3_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1643 [3/4] (6.43ns)   --->   "%tmp_438 = fadd i32 %tmp_437, i32 %mul_2_s" [src/conv1.cpp:54]   --->   Operation 1643 'fadd' 'tmp_438' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1644 [2/3] (7.01ns)   --->   "%mul_2_10 = fmul i32 %select_ln36_5, i32 %tmp_267" [src/conv1.cpp:54]   --->   Operation 1644 'fmul' 'mul_2_10' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1645 [1/13] (1.53ns)   --->   "%urem_ln54_9 = urem i9 %add_ln52_8, i9 88" [src/conv1.cpp:54]   --->   Operation 1645 'urem' 'urem_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 1.53> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 12> <II = 1> <Delay = 1.53> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1646 [1/4] (6.43ns)   --->   "%tmp_444 = fadd i32 %mul_2_1, i32 0" [src/conv1.cpp:54]   --->   Operation 1646 'fadd' 'tmp_444' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 1647 [2/3] (7.01ns)   --->   "%mul_2_1_2 = fmul i32 %select_ln36_13, i32 %tmp_284" [src/conv1.cpp:54]   --->   Operation 1647 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.53ns)   --->   Input mux for Operation 1648 '%tmp_451 = fadd i32 %mul_2_2, i32 0'
ST_24 : Operation 1648 [4/4] (4.90ns)   --->   "%tmp_451 = fadd i32 %mul_2_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1648 'fadd' 'tmp_451' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.45ns)   --->   Input mux for Operation 1649 '%mul_2_2_1 = fmul i32 %select_ln36_21, i32 %tmp_300'
ST_24 : Operation 1649 [3/3] (5.56ns)   --->   "%mul_2_2_1 = fmul i32 %select_ln36_21, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 1649 'fmul' 'mul_2_2_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_24 : [1/1] (1.45ns)   --->   Input mux for Operation 1650 '%mul_2_3 = fmul i32 %select_ln36_29, i32 %tmp_316'
ST_24 : Operation 1650 [3/3] (5.56ns)   --->   "%mul_2_3 = fmul i32 %select_ln36_29, i32 %tmp_316" [src/conv1.cpp:54]   --->   Operation 1650 'fmul' 'mul_2_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.01>
ST_25 : Operation 1651 [1/1] (0.77ns)   --->   "%empty_504 = add i9 %empty, i9 72" [src/conv1.cpp:36]   --->   Operation 1651 'add' 'empty_504' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1652 [1/1] (0.00ns)   --->   "%p_cast5 = zext i9 %empty_504" [src/conv1.cpp:36]   --->   Operation 1652 'zext' 'p_cast5' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1653 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast5" [src/conv1.cpp:36]   --->   Operation 1653 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1654 [1/1] (0.77ns)   --->   "%empty_521 = add i9 %empty, i9 17" [src/conv1.cpp:36]   --->   Operation 1654 'add' 'empty_521' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1655 [1/1] (0.00ns)   --->   "%p_cast22 = zext i9 %empty_521" [src/conv1.cpp:36]   --->   Operation 1655 'zext' 'p_cast22' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1656 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_18 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast22" [src/conv1.cpp:36]   --->   Operation 1656 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1657 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast5" [src/conv1.cpp:36]   --->   Operation 1657 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1658 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_18 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast22" [src/conv1.cpp:36]   --->   Operation 1658 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_18' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1659 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_18" [src/conv1.cpp:36]   --->   Operation 1659 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_25 : Operation 1660 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_18" [src/conv1.cpp:36]   --->   Operation 1660 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_25 : Operation 1661 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_57" [src/conv1.cpp:36]   --->   Operation 1661 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_25 : Operation 1662 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_57" [src/conv1.cpp:36]   --->   Operation 1662 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_25 : Operation 1663 [1/1] (0.42ns)   --->   "%tmp_232 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_56, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_56, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1663 'mux' 'tmp_232' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1664 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_65" [src/conv1.cpp:36]   --->   Operation 1664 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_25 : Operation 1665 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_65" [src/conv1.cpp:36]   --->   Operation 1665 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_25 : Operation 1666 [1/1] (0.42ns)   --->   "%tmp_240 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_64, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_64, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1666 'mux' 'tmp_240' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1667 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr" [src/conv1.cpp:36]   --->   Operation 1667 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_25 : Operation 1668 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr" [src/conv1.cpp:36]   --->   Operation 1668 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_25 : Operation 1669 [1/1] (0.77ns)   --->   "%empty_610 = add i9 %empty_592, i9 17" [src/conv1.cpp:36]   --->   Operation 1669 'add' 'empty_610' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1670 [1/1] (0.00ns)   --->   "%p_cast108 = zext i9 %empty_610" [src/conv1.cpp:36]   --->   Operation 1670 'zext' 'p_cast108' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1671 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_98 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast108" [src/conv1.cpp:36]   --->   Operation 1671 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_98' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1672 [1/1] (0.77ns)   --->   "%empty_665 = add i9 %empty_592, i9 72" [src/conv1.cpp:36]   --->   Operation 1672 'add' 'empty_665' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1673 [1/1] (0.00ns)   --->   "%p_cast163 = zext i9 %empty_665" [src/conv1.cpp:36]   --->   Operation 1673 'zext' 'p_cast163' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1674 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_153 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast163" [src/conv1.cpp:36]   --->   Operation 1674 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_153' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1675 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_98 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast108" [src/conv1.cpp:36]   --->   Operation 1675 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_98' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1676 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_153 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast163" [src/conv1.cpp:36]   --->   Operation 1676 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_153' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_25 : Operation 1677 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_98" [src/conv1.cpp:36]   --->   Operation 1677 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_25 : Operation 1678 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_98" [src/conv1.cpp:36]   --->   Operation 1678 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_25 : Operation 1679 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_137" [src/conv1.cpp:36]   --->   Operation 1679 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_25 : Operation 1680 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_137" [src/conv1.cpp:36]   --->   Operation 1680 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_25 : Operation 1681 [1/1] (0.42ns)   --->   "%tmp_232_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_137, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_137, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1681 'mux' 'tmp_232_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1682 [1/1] (0.44ns)   --->   "%select_ln36_58 = select i1 %icmp_ln39, i32 %tmp_232_mid1, i32 %tmp_232" [src/conv1.cpp:36]   --->   Operation 1682 'select' 'select_ln36_58' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1683 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_145" [src/conv1.cpp:36]   --->   Operation 1683 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_25 : Operation 1684 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_145" [src/conv1.cpp:36]   --->   Operation 1684 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_25 : Operation 1685 [1/1] (0.42ns)   --->   "%tmp_240_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_145, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_145, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1685 'mux' 'tmp_240_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1686 [1/1] (0.44ns)   --->   "%select_ln36_66 = select i1 %icmp_ln39, i32 %tmp_240_mid1, i32 %tmp_240" [src/conv1.cpp:36]   --->   Operation 1686 'select' 'select_ln36_66' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 1687 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_153" [src/conv1.cpp:36]   --->   Operation 1687 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_25 : Operation 1688 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_153" [src/conv1.cpp:36]   --->   Operation 1688 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_25 : Operation 1689 [2/4] (6.43ns)   --->   "%tmp_123 = fadd i32 %tmp_122, i32 %mul_s" [src/conv1.cpp:54]   --->   Operation 1689 'fadd' 'tmp_123' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1690 [1/1] (0.79ns)   --->   "%add_ln54_39 = add i11 %mul_ln54_3, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 1690 'add' 'add_ln54_39' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1691 [1/1] (0.00ns)   --->   "%zext_ln54_38 = zext i11 %add_ln54_39" [src/conv1.cpp:54]   --->   Operation 1691 'zext' 'zext_ln54_38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1692 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_96 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_38" [src/conv1.cpp:54]   --->   Operation 1692 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_96' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1693 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_105 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_38" [src/conv1.cpp:54]   --->   Operation 1693 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_105' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1694 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_114 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_38" [src/conv1.cpp:54]   --->   Operation 1694 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_114' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1695 [1/1] (0.79ns)   --->   "%add_ln54_47 = add i11 %mul_ln54_2, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 1695 'add' 'add_ln54_47' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1696 [1/1] (0.00ns)   --->   "%zext_ln54_48 = zext i11 %add_ln54_47" [src/conv1.cpp:54]   --->   Operation 1696 'zext' 'zext_ln54_48' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1697 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_125 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_48" [src/conv1.cpp:54]   --->   Operation 1697 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_125' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1698 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_134 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_48" [src/conv1.cpp:54]   --->   Operation 1698 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_134' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1699 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_143 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_48" [src/conv1.cpp:54]   --->   Operation 1699 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_143' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_25 : Operation 1700 [1/3] (7.01ns)   --->   "%mul_17 = fmul i32 %select_ln36_7, i32 %tmp_267" [src/conv1.cpp:54]   --->   Operation 1700 'fmul' 'mul_17' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1701 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_210 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_183" [src/conv1.cpp:54]   --->   Operation 1701 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_210' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1702 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_211 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_192" [src/conv1.cpp:54]   --->   Operation 1702 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_211' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1703 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_212 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_201" [src/conv1.cpp:54]   --->   Operation 1703 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_212' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1704 [1/1] (0.47ns)   --->   "%tmp_269 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_210, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_211, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_212, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 1704 'mux' 'tmp_269' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1705 [3/4] (6.43ns)   --->   "%tmp_132 = fadd i32 %tmp_131, i32 %mul_130_1" [src/conv1.cpp:54]   --->   Operation 1705 'fadd' 'tmp_132' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1706 [2/3] (7.01ns)   --->   "%mul_130_4 = fmul i32 %select_ln36_15, i32 %tmp_284" [src/conv1.cpp:54]   --->   Operation 1706 'fmul' 'mul_130_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1707 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_288 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_154" [src/conv1.cpp:54]   --->   Operation 1707 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_288' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1708 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_289 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_163" [src/conv1.cpp:54]   --->   Operation 1708 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_289' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1709 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_290 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_172" [src/conv1.cpp:54]   --->   Operation 1709 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_290' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1710 [1/1] (0.47ns)   --->   "%tmp_286 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_288, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_289, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_290, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 1710 'mux' 'tmp_286' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1711 [1/4] (6.43ns)   --->   "%tmp_140 = fadd i32 %mul_22, i32 0" [src/conv1.cpp:54]   --->   Operation 1711 'fadd' 'tmp_140' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.45ns)   --->   Input mux for Operation 1712 '%mul_252_3 = fmul i32 %select_ln36_23, i32 %tmp_300'
ST_25 : Operation 1712 [3/3] (5.56ns)   --->   "%mul_252_3 = fmul i32 %select_ln36_23, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 1712 'fmul' 'mul_252_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1713 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_312 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_125" [src/conv1.cpp:54]   --->   Operation 1713 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_312' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1714 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_313 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_134" [src/conv1.cpp:54]   --->   Operation 1714 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_313' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1715 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_314 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_143" [src/conv1.cpp:54]   --->   Operation 1715 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_314' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : [1/1] (1.53ns)   --->   Input mux for Operation 1716 '%tmp_149 = fadd i32 %mul_3, i32 0'
ST_25 : Operation 1716 [4/4] (4.90ns)   --->   "%tmp_149 = fadd i32 %mul_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1716 'fadd' 'tmp_149' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.45ns)   --->   Input mux for Operation 1717 '%mul_3_2 = fmul i32 %select_ln36_31, i32 %tmp_316'
ST_25 : Operation 1717 [3/3] (5.56ns)   --->   "%mul_3_2 = fmul i32 %select_ln36_31, i32 %tmp_316" [src/conv1.cpp:54]   --->   Operation 1717 'fmul' 'mul_3_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1718 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_336 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_96" [src/conv1.cpp:54]   --->   Operation 1718 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_336' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1719 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_337 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_105" [src/conv1.cpp:54]   --->   Operation 1719 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_337' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : Operation 1720 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_338 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_114" [src/conv1.cpp:54]   --->   Operation 1720 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_338' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_25 : [1/1] (1.45ns)   --->   Input mux for Operation 1721 '%mul_4 = fmul i32 %select_ln36_38, i32 %tmp_330'
ST_25 : Operation 1721 [3/3] (5.56ns)   --->   "%mul_4 = fmul i32 %select_ln36_38, i32 %tmp_330" [src/conv1.cpp:54]   --->   Operation 1721 'fmul' 'mul_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.45ns)   --->   Input mux for Operation 1722 '%mul_4_1 = fmul i32 %select_ln36_39, i32 %tmp_332'
ST_25 : Operation 1722 [3/3] (5.56ns)   --->   "%mul_4_1 = fmul i32 %select_ln36_39, i32 %tmp_332" [src/conv1.cpp:54]   --->   Operation 1722 'fmul' 'mul_4_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1723 [3/4] (6.43ns)   --->   "%tmp_311 = fadd i32 %tmp_309, i32 %mul_1_s" [src/conv1.cpp:54]   --->   Operation 1723 'fadd' 'tmp_311' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1724 [1/3] (7.01ns)   --->   "%mul_1_11 = fmul i32 %select_ln36_6, i32 %tmp_267" [src/conv1.cpp:54]   --->   Operation 1724 'fmul' 'mul_1_11' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.53ns)   --->   Input mux for Operation 1725 '%tmp_329 = fadd i32 %tmp_327, i32 %mul_1_1_1'
ST_25 : Operation 1725 [4/4] (4.90ns)   --->   "%tmp_329 = fadd i32 %tmp_327, i32 %mul_1_1_1" [src/conv1.cpp:54]   --->   Operation 1725 'fadd' 'tmp_329' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1726 [1/3] (7.01ns)   --->   "%mul_1_1_3 = fmul i32 %select_ln36_14, i32 %tmp_284" [src/conv1.cpp:54]   --->   Operation 1726 'fmul' 'mul_1_1_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1727 [2/4] (6.43ns)   --->   "%tmp_343 = fadd i32 %mul_1_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1727 'fadd' 'tmp_343' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1728 [2/3] (7.01ns)   --->   "%mul_1_2_2 = fmul i32 %select_ln36_22, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 1728 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.53ns)   --->   Input mux for Operation 1729 '%tmp_359 = fadd i32 %mul_1_3, i32 0'
ST_25 : Operation 1729 [4/4] (4.90ns)   --->   "%tmp_359 = fadd i32 %mul_1_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1729 'fadd' 'tmp_359' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1730 [2/3] (7.01ns)   --->   "%mul_1_3_1 = fmul i32 %select_ln36_30, i32 %tmp_316" [src/conv1.cpp:54]   --->   Operation 1730 'fmul' 'mul_1_3_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.45ns)   --->   Input mux for Operation 1731 '%mul_1_4 = fmul i32 %select_ln36_38, i32 %tmp_332'
ST_25 : Operation 1731 [3/3] (5.56ns)   --->   "%mul_1_4 = fmul i32 %select_ln36_38, i32 %tmp_332" [src/conv1.cpp:54]   --->   Operation 1731 'fmul' 'mul_1_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1732 [2/4] (6.43ns)   --->   "%tmp_438 = fadd i32 %tmp_437, i32 %mul_2_s" [src/conv1.cpp:54]   --->   Operation 1732 'fadd' 'tmp_438' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1733 [1/3] (7.01ns)   --->   "%mul_2_10 = fmul i32 %select_ln36_5, i32 %tmp_267" [src/conv1.cpp:54]   --->   Operation 1733 'fmul' 'mul_2_10' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : [1/1] (1.53ns)   --->   Input mux for Operation 1734 '%tmp_445 = fadd i32 %tmp_444, i32 %mul_2_1_1'
ST_25 : Operation 1734 [4/4] (4.90ns)   --->   "%tmp_445 = fadd i32 %tmp_444, i32 %mul_2_1_1" [src/conv1.cpp:54]   --->   Operation 1734 'fadd' 'tmp_445' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1735 [1/3] (7.01ns)   --->   "%mul_2_1_2 = fmul i32 %select_ln36_13, i32 %tmp_284" [src/conv1.cpp:54]   --->   Operation 1735 'fmul' 'mul_2_1_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1736 [3/4] (6.43ns)   --->   "%tmp_451 = fadd i32 %mul_2_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1736 'fadd' 'tmp_451' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1737 [2/3] (7.01ns)   --->   "%mul_2_2_1 = fmul i32 %select_ln36_21, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 1737 'fmul' 'mul_2_2_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 1738 [2/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %select_ln36_29, i32 %tmp_316" [src/conv1.cpp:54]   --->   Operation 1738 'fmul' 'mul_2_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.01>
ST_26 : Operation 1739 [1/1] (0.77ns)   --->   "%empty_529 = add i9 %empty, i9 25" [src/conv1.cpp:36]   --->   Operation 1739 'add' 'empty_529' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1740 [1/1] (0.00ns)   --->   "%p_cast30 = zext i9 %empty_529" [src/conv1.cpp:36]   --->   Operation 1740 'zext' 'p_cast30' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1741 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_26 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast30" [src/conv1.cpp:36]   --->   Operation 1741 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1742 [1/1] (0.77ns)   --->   "%empty_537 = add i9 %empty, i9 33" [src/conv1.cpp:36]   --->   Operation 1742 'add' 'empty_537' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1743 [1/1] (0.00ns)   --->   "%p_cast44 = zext i9 %empty_537" [src/conv1.cpp:36]   --->   Operation 1743 'zext' 'p_cast44' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1744 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_34 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast44" [src/conv1.cpp:36]   --->   Operation 1744 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_34' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1745 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_26 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast30" [src/conv1.cpp:36]   --->   Operation 1745 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_26' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1746 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_34 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast44" [src/conv1.cpp:36]   --->   Operation 1746 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_34' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1747 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_18" [src/conv1.cpp:36]   --->   Operation 1747 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_26 : Operation 1748 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_18" [src/conv1.cpp:36]   --->   Operation 1748 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_26 : Operation 1749 [1/1] (0.42ns)   --->   "%tmp_193 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_17, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_17, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1749 'mux' 'tmp_193' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1750 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_26" [src/conv1.cpp:36]   --->   Operation 1750 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_26 : Operation 1751 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_26" [src/conv1.cpp:36]   --->   Operation 1751 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_26 : Operation 1752 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_34" [src/conv1.cpp:36]   --->   Operation 1752 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_26 : Operation 1753 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_34" [src/conv1.cpp:36]   --->   Operation 1753 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_26 : Operation 1754 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr" [src/conv1.cpp:36]   --->   Operation 1754 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_26 : Operation 1755 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr" [src/conv1.cpp:36]   --->   Operation 1755 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_26 : Operation 1756 [1/1] (0.42ns)   --->   "%tmp_248 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_72, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_72, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1756 'mux' 'tmp_248' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1757 [1/1] (0.77ns)   --->   "%empty_618 = add i9 %empty_592, i9 25" [src/conv1.cpp:36]   --->   Operation 1757 'add' 'empty_618' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1758 [1/1] (0.00ns)   --->   "%p_cast116 = zext i9 %empty_618" [src/conv1.cpp:36]   --->   Operation 1758 'zext' 'p_cast116' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1759 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_106 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast116" [src/conv1.cpp:36]   --->   Operation 1759 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_106' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1760 [1/1] (0.77ns)   --->   "%empty_626 = add i9 %empty_592, i9 33" [src/conv1.cpp:36]   --->   Operation 1760 'add' 'empty_626' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1761 [1/1] (0.00ns)   --->   "%p_cast124 = zext i9 %empty_626" [src/conv1.cpp:36]   --->   Operation 1761 'zext' 'p_cast124' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1762 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_114 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast124" [src/conv1.cpp:36]   --->   Operation 1762 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_114' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1763 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_106 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast116" [src/conv1.cpp:36]   --->   Operation 1763 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_106' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1764 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_114 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast124" [src/conv1.cpp:36]   --->   Operation 1764 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_114' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_26 : Operation 1765 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_98" [src/conv1.cpp:36]   --->   Operation 1765 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_26 : Operation 1766 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_98" [src/conv1.cpp:36]   --->   Operation 1766 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_26 : Operation 1767 [1/1] (0.42ns)   --->   "%tmp_193_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_98, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_98, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1767 'mux' 'tmp_193_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1768 [1/1] (0.44ns)   --->   "%select_ln36_19 = select i1 %icmp_ln39, i32 %tmp_193_mid1, i32 %tmp_193" [src/conv1.cpp:36]   --->   Operation 1768 'select' 'select_ln36_19' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1769 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_106" [src/conv1.cpp:36]   --->   Operation 1769 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_26 : Operation 1770 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_106" [src/conv1.cpp:36]   --->   Operation 1770 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_26 : Operation 1771 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_114" [src/conv1.cpp:36]   --->   Operation 1771 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_26 : Operation 1772 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_114" [src/conv1.cpp:36]   --->   Operation 1772 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_26 : Operation 1773 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_153" [src/conv1.cpp:36]   --->   Operation 1773 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_26 : Operation 1774 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_153" [src/conv1.cpp:36]   --->   Operation 1774 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_26 : Operation 1775 [1/1] (0.42ns)   --->   "%tmp_248_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_153, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_153, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1775 'mux' 'tmp_248_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1776 [1/1] (0.44ns)   --->   "%select_ln36_74 = select i1 %icmp_ln39, i32 %tmp_248_mid1, i32 %tmp_248" [src/conv1.cpp:36]   --->   Operation 1776 'select' 'select_ln36_74' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1777 [1/1] (0.79ns)   --->   "%add_ln54_14 = add i11 %mul_ln54_5, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 1777 'add' 'add_ln54_14' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1778 [1/1] (0.00ns)   --->   "%zext_ln54_8 = zext i11 %add_ln54_14" [src/conv1.cpp:54]   --->   Operation 1778 'zext' 'zext_ln54_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1779 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_8 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_8" [src/conv1.cpp:54]   --->   Operation 1779 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_8' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1780 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_17 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_8" [src/conv1.cpp:54]   --->   Operation 1780 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_17' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1781 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_26 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_8" [src/conv1.cpp:54]   --->   Operation 1781 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_26' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1782 [1/4] (6.43ns)   --->   "%tmp_123 = fadd i32 %tmp_122, i32 %mul_s" [src/conv1.cpp:54]   --->   Operation 1782 'fadd' 'tmp_123' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1783 [1/1] (0.79ns)   --->   "%add_ln54_31 = add i11 %mul_ln54_4, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 1783 'add' 'add_ln54_31' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1784 [1/1] (0.00ns)   --->   "%zext_ln54_28 = zext i11 %add_ln54_31" [src/conv1.cpp:54]   --->   Operation 1784 'zext' 'zext_ln54_28' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1785 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_67 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_28" [src/conv1.cpp:54]   --->   Operation 1785 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_67' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1786 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_76 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_28" [src/conv1.cpp:54]   --->   Operation 1786 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_76' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : Operation 1787 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_85 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_28" [src/conv1.cpp:54]   --->   Operation 1787 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_85' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_26 : [1/1] (1.45ns)   --->   Input mux for Operation 1788 '%mul_18 = fmul i32 %select_ln36_8, i32 %tmp_269'
ST_26 : Operation 1788 [3/3] (5.56ns)   --->   "%mul_18 = fmul i32 %select_ln36_8, i32 %tmp_269" [src/conv1.cpp:54]   --->   Operation 1788 'fmul' 'mul_18' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1789 [2/4] (6.43ns)   --->   "%tmp_132 = fadd i32 %tmp_131, i32 %mul_130_1" [src/conv1.cpp:54]   --->   Operation 1789 'fadd' 'tmp_132' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1790 [1/3] (7.01ns)   --->   "%mul_130_4 = fmul i32 %select_ln36_15, i32 %tmp_284" [src/conv1.cpp:54]   --->   Operation 1790 'fmul' 'mul_130_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.53ns)   --->   Input mux for Operation 1791 '%tmp_141 = fadd i32 %tmp_140, i32 %mul_252_1'
ST_26 : Operation 1791 [4/4] (4.90ns)   --->   "%tmp_141 = fadd i32 %tmp_140, i32 %mul_252_1" [src/conv1.cpp:54]   --->   Operation 1791 'fadd' 'tmp_141' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1792 [2/3] (7.01ns)   --->   "%mul_252_3 = fmul i32 %select_ln36_23, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 1792 'fmul' 'mul_252_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1793 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_312 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_125" [src/conv1.cpp:54]   --->   Operation 1793 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_312' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1794 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_313 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_134" [src/conv1.cpp:54]   --->   Operation 1794 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_313' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1795 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_314 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_143" [src/conv1.cpp:54]   --->   Operation 1795 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_314' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1796 [1/1] (0.47ns)   --->   "%tmp_302 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_312, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_313, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_314, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 1796 'mux' 'tmp_302' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1797 [3/4] (6.43ns)   --->   "%tmp_149 = fadd i32 %mul_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1797 'fadd' 'tmp_149' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1798 [2/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %select_ln36_31, i32 %tmp_316" [src/conv1.cpp:54]   --->   Operation 1798 'fmul' 'mul_3_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1799 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_336 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_96" [src/conv1.cpp:54]   --->   Operation 1799 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_336' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1800 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_337 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_105" [src/conv1.cpp:54]   --->   Operation 1800 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_337' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1801 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_338 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_114" [src/conv1.cpp:54]   --->   Operation 1801 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_338' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1802 [1/1] (0.47ns)   --->   "%tmp_318 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_336, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_337, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_338, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 1802 'mux' 'tmp_318' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1803 [2/3] (7.01ns)   --->   "%mul_4 = fmul i32 %select_ln36_38, i32 %tmp_330" [src/conv1.cpp:54]   --->   Operation 1803 'fmul' 'mul_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1804 [2/3] (7.01ns)   --->   "%mul_4_1 = fmul i32 %select_ln36_39, i32 %tmp_332" [src/conv1.cpp:54]   --->   Operation 1804 'fmul' 'mul_4_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1805 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_360 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_67" [src/conv1.cpp:54]   --->   Operation 1805 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_360' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1806 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_361 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_76" [src/conv1.cpp:54]   --->   Operation 1806 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_361' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1807 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_362 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_85" [src/conv1.cpp:54]   --->   Operation 1807 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_362' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1808 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_381 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_8" [src/conv1.cpp:54]   --->   Operation 1808 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_381' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1809 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_382 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_17" [src/conv1.cpp:54]   --->   Operation 1809 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_382' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1810 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_383 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_26" [src/conv1.cpp:54]   --->   Operation 1810 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_383' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_26 : Operation 1811 [2/4] (6.43ns)   --->   "%tmp_311 = fadd i32 %tmp_309, i32 %mul_1_s" [src/conv1.cpp:54]   --->   Operation 1811 'fadd' 'tmp_311' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.45ns)   --->   Input mux for Operation 1812 '%mul_1_12 = fmul i32 %select_ln36_7, i32 %tmp_269'
ST_26 : Operation 1812 [3/3] (5.56ns)   --->   "%mul_1_12 = fmul i32 %select_ln36_7, i32 %tmp_269" [src/conv1.cpp:54]   --->   Operation 1812 'fmul' 'mul_1_12' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1813 [3/4] (6.43ns)   --->   "%tmp_329 = fadd i32 %tmp_327, i32 %mul_1_1_1" [src/conv1.cpp:54]   --->   Operation 1813 'fadd' 'tmp_329' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.45ns)   --->   Input mux for Operation 1814 '%mul_1_1_4 = fmul i32 %select_ln36_15, i32 %tmp_286'
ST_26 : Operation 1814 [3/3] (5.56ns)   --->   "%mul_1_1_4 = fmul i32 %select_ln36_15, i32 %tmp_286" [src/conv1.cpp:54]   --->   Operation 1814 'fmul' 'mul_1_1_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1815 [1/4] (6.43ns)   --->   "%tmp_343 = fadd i32 %mul_1_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1815 'fadd' 'tmp_343' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1816 [1/3] (7.01ns)   --->   "%mul_1_2_2 = fmul i32 %select_ln36_22, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 1816 'fmul' 'mul_1_2_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1817 [3/4] (6.43ns)   --->   "%tmp_359 = fadd i32 %mul_1_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1817 'fadd' 'tmp_359' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1818 [1/3] (7.01ns)   --->   "%mul_1_3_1 = fmul i32 %select_ln36_30, i32 %tmp_316" [src/conv1.cpp:54]   --->   Operation 1818 'fmul' 'mul_1_3_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1819 [2/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %select_ln36_38, i32 %tmp_332" [src/conv1.cpp:54]   --->   Operation 1819 'fmul' 'mul_1_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1820 [1/4] (6.43ns)   --->   "%tmp_438 = fadd i32 %tmp_437, i32 %mul_2_s" [src/conv1.cpp:54]   --->   Operation 1820 'fadd' 'tmp_438' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.45ns)   --->   Input mux for Operation 1821 '%mul_2_11 = fmul i32 %select_ln36_6, i32 %tmp_269'
ST_26 : Operation 1821 [3/3] (5.56ns)   --->   "%mul_2_11 = fmul i32 %select_ln36_6, i32 %tmp_269" [src/conv1.cpp:54]   --->   Operation 1821 'fmul' 'mul_2_11' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1822 [3/4] (6.43ns)   --->   "%tmp_445 = fadd i32 %tmp_444, i32 %mul_2_1_1" [src/conv1.cpp:54]   --->   Operation 1822 'fadd' 'tmp_445' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : [1/1] (1.45ns)   --->   Input mux for Operation 1823 '%mul_2_1_3 = fmul i32 %select_ln36_14, i32 %tmp_286'
ST_26 : Operation 1823 [3/3] (5.56ns)   --->   "%mul_2_1_3 = fmul i32 %select_ln36_14, i32 %tmp_286" [src/conv1.cpp:54]   --->   Operation 1823 'fmul' 'mul_2_1_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1824 [2/4] (6.43ns)   --->   "%tmp_451 = fadd i32 %mul_2_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1824 'fadd' 'tmp_451' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1825 [1/3] (7.01ns)   --->   "%mul_2_2_1 = fmul i32 %select_ln36_21, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 1825 'fmul' 'mul_2_2_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1826 [1/3] (7.01ns)   --->   "%mul_2_3 = fmul i32 %select_ln36_29, i32 %tmp_316" [src/conv1.cpp:54]   --->   Operation 1826 'fmul' 'mul_2_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.01>
ST_27 : Operation 1827 [1/1] (0.77ns)   --->   "%empty_545 = add i9 %empty, i9 41" [src/conv1.cpp:36]   --->   Operation 1827 'add' 'empty_545' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1828 [1/1] (0.00ns)   --->   "%p_cast52 = zext i9 %empty_545" [src/conv1.cpp:36]   --->   Operation 1828 'zext' 'p_cast52' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 1829 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_42 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast52" [src/conv1.cpp:36]   --->   Operation 1829 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 1830 [1/1] (0.77ns)   --->   "%empty_553 = add i9 %empty, i9 49" [src/conv1.cpp:36]   --->   Operation 1830 'add' 'empty_553' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1831 [1/1] (0.00ns)   --->   "%p_cast60 = zext i9 %empty_553" [src/conv1.cpp:36]   --->   Operation 1831 'zext' 'p_cast60' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 1832 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_50 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast60" [src/conv1.cpp:36]   --->   Operation 1832 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_50' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 1833 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_42 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast52" [src/conv1.cpp:36]   --->   Operation 1833 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_42' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 1834 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_50 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast60" [src/conv1.cpp:36]   --->   Operation 1834 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_50' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 1835 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_26" [src/conv1.cpp:36]   --->   Operation 1835 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_27 : Operation 1836 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_26" [src/conv1.cpp:36]   --->   Operation 1836 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_27 : Operation 1837 [1/1] (0.42ns)   --->   "%tmp_201 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_25, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_25, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1837 'mux' 'tmp_201' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1838 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_34" [src/conv1.cpp:36]   --->   Operation 1838 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_27 : Operation 1839 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_34" [src/conv1.cpp:36]   --->   Operation 1839 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_27 : Operation 1840 [1/1] (0.42ns)   --->   "%tmp_209 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_33, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_33, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1840 'mux' 'tmp_209' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1841 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_42" [src/conv1.cpp:36]   --->   Operation 1841 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_27 : Operation 1842 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_42" [src/conv1.cpp:36]   --->   Operation 1842 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_27 : Operation 1843 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_50" [src/conv1.cpp:36]   --->   Operation 1843 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_27 : Operation 1844 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_50" [src/conv1.cpp:36]   --->   Operation 1844 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_27 : Operation 1845 [1/1] (0.77ns)   --->   "%empty_634 = add i9 %empty_592, i9 41" [src/conv1.cpp:36]   --->   Operation 1845 'add' 'empty_634' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1846 [1/1] (0.00ns)   --->   "%p_cast132 = zext i9 %empty_634" [src/conv1.cpp:36]   --->   Operation 1846 'zext' 'p_cast132' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 1847 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_122 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast132" [src/conv1.cpp:36]   --->   Operation 1847 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_122' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 1848 [1/1] (0.77ns)   --->   "%empty_642 = add i9 %empty_592, i9 49" [src/conv1.cpp:36]   --->   Operation 1848 'add' 'empty_642' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1849 [1/1] (0.00ns)   --->   "%p_cast140 = zext i9 %empty_642" [src/conv1.cpp:36]   --->   Operation 1849 'zext' 'p_cast140' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 1850 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_130 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast140" [src/conv1.cpp:36]   --->   Operation 1850 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_130' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 1851 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_122 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast132" [src/conv1.cpp:36]   --->   Operation 1851 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_122' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 1852 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_130 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast140" [src/conv1.cpp:36]   --->   Operation 1852 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_130' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_27 : Operation 1853 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_106" [src/conv1.cpp:36]   --->   Operation 1853 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_27 : Operation 1854 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_106" [src/conv1.cpp:36]   --->   Operation 1854 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_27 : Operation 1855 [1/1] (0.42ns)   --->   "%tmp_201_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_106, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_106, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1855 'mux' 'tmp_201_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1856 [1/1] (0.44ns)   --->   "%select_ln36_27 = select i1 %icmp_ln39, i32 %tmp_201_mid1, i32 %tmp_201" [src/conv1.cpp:36]   --->   Operation 1856 'select' 'select_ln36_27' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1857 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_114" [src/conv1.cpp:36]   --->   Operation 1857 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_27 : Operation 1858 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_114" [src/conv1.cpp:36]   --->   Operation 1858 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_27 : Operation 1859 [1/1] (0.42ns)   --->   "%tmp_209_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_114, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_114, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1859 'mux' 'tmp_209_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1860 [1/1] (0.44ns)   --->   "%select_ln36_35 = select i1 %icmp_ln39, i32 %tmp_209_mid1, i32 %tmp_209" [src/conv1.cpp:36]   --->   Operation 1860 'select' 'select_ln36_35' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1861 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_122" [src/conv1.cpp:36]   --->   Operation 1861 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_27 : Operation 1862 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_122" [src/conv1.cpp:36]   --->   Operation 1862 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_27 : Operation 1863 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_130" [src/conv1.cpp:36]   --->   Operation 1863 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_27 : Operation 1864 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_130" [src/conv1.cpp:36]   --->   Operation 1864 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_27 : Operation 1865 [1/1] (0.79ns)   --->   "%add_ln54_23 = add i11 %mul_ln54_5, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 1865 'add' 'add_ln54_23' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1866 [1/1] (0.00ns)   --->   "%zext_ln54_18 = zext i11 %add_ln54_23" [src/conv1.cpp:54]   --->   Operation 1866 'zext' 'zext_ln54_18' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 1867 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_38 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_18" [src/conv1.cpp:54]   --->   Operation 1867 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_38' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 1868 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_47 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_18" [src/conv1.cpp:54]   --->   Operation 1868 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_47' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 1869 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_56 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_18" [src/conv1.cpp:54]   --->   Operation 1869 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_56' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : [1/1] (1.53ns)   --->   Input mux for Operation 1870 '%tmp_124 = fadd i32 %tmp_123, i32 %mul_14'
ST_27 : Operation 1870 [4/4] (4.90ns)   --->   "%tmp_124 = fadd i32 %tmp_123, i32 %mul_14" [src/conv1.cpp:54]   --->   Operation 1870 'fadd' 'tmp_124' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1871 [2/3] (7.01ns)   --->   "%mul_18 = fmul i32 %select_ln36_8, i32 %tmp_269" [src/conv1.cpp:54]   --->   Operation 1871 'fmul' 'mul_18' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1872 [1/1] (0.00ns)   --->   "%zext_ln54_78 = zext i9 %urem_ln54_6" [src/conv1.cpp:54]   --->   Operation 1872 'zext' 'zext_ln54_78' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 1873 [1/1] (0.79ns)   --->   "%add_ln54_72 = add i11 %mul_ln54, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 1873 'add' 'add_ln54_72' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1874 [1/1] (0.00ns)   --->   "%zext_ln54_79 = zext i11 %add_ln54_72" [src/conv1.cpp:54]   --->   Operation 1874 'zext' 'zext_ln54_79' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 1875 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_213 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_79" [src/conv1.cpp:54]   --->   Operation 1875 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_213' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 1876 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_222 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_79" [src/conv1.cpp:54]   --->   Operation 1876 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_222' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 1877 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_231 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_79" [src/conv1.cpp:54]   --->   Operation 1877 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_231' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_27 : Operation 1878 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_240 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_213" [src/conv1.cpp:54]   --->   Operation 1878 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_240' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1879 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_241 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_222" [src/conv1.cpp:54]   --->   Operation 1879 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_241' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1880 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_242 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_231" [src/conv1.cpp:54]   --->   Operation 1880 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_242' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1881 [1/4] (6.43ns)   --->   "%tmp_132 = fadd i32 %tmp_131, i32 %mul_130_1" [src/conv1.cpp:54]   --->   Operation 1881 'fadd' 'tmp_132' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.45ns)   --->   Input mux for Operation 1882 '%mul_130_5 = fmul i32 %select_ln36_16, i32 %tmp_286'
ST_27 : Operation 1882 [3/3] (5.56ns)   --->   "%mul_130_5 = fmul i32 %select_ln36_16, i32 %tmp_286" [src/conv1.cpp:54]   --->   Operation 1882 'fmul' 'mul_130_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1883 [3/4] (6.43ns)   --->   "%tmp_141 = fadd i32 %tmp_140, i32 %mul_252_1" [src/conv1.cpp:54]   --->   Operation 1883 'fadd' 'tmp_141' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1884 [1/3] (7.01ns)   --->   "%mul_252_3 = fmul i32 %select_ln36_23, i32 %tmp_300" [src/conv1.cpp:54]   --->   Operation 1884 'fmul' 'mul_252_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1885 [2/4] (6.43ns)   --->   "%tmp_149 = fadd i32 %mul_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1885 'fadd' 'tmp_149' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1886 [1/3] (7.01ns)   --->   "%mul_3_2 = fmul i32 %select_ln36_31, i32 %tmp_316" [src/conv1.cpp:54]   --->   Operation 1886 'fmul' 'mul_3_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1887 [1/3] (7.01ns)   --->   "%mul_4 = fmul i32 %select_ln36_38, i32 %tmp_330" [src/conv1.cpp:54]   --->   Operation 1887 'fmul' 'mul_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1888 [1/3] (7.01ns)   --->   "%mul_4_1 = fmul i32 %select_ln36_39, i32 %tmp_332" [src/conv1.cpp:54]   --->   Operation 1888 'fmul' 'mul_4_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1889 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_360 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_67" [src/conv1.cpp:54]   --->   Operation 1889 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_360' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1890 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_361 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_76" [src/conv1.cpp:54]   --->   Operation 1890 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_361' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1891 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_362 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_85" [src/conv1.cpp:54]   --->   Operation 1891 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_362' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1892 [1/1] (0.47ns)   --->   "%tmp_334 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_360, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_361, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_362, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 1892 'mux' 'tmp_334' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1893 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_381 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_8" [src/conv1.cpp:54]   --->   Operation 1893 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_381' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1894 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_382 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_17" [src/conv1.cpp:54]   --->   Operation 1894 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_382' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1895 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_383 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_26" [src/conv1.cpp:54]   --->   Operation 1895 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_383' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1896 [1/1] (0.47ns)   --->   "%tmp_348 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_381, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_382, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_383, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 1896 'mux' 'tmp_348' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1897 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_384 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_38" [src/conv1.cpp:54]   --->   Operation 1897 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_384' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1898 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_385 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_47" [src/conv1.cpp:54]   --->   Operation 1898 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_385' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1899 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_386 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_56" [src/conv1.cpp:54]   --->   Operation 1899 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_386' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_27 : Operation 1900 [1/4] (6.43ns)   --->   "%tmp_311 = fadd i32 %tmp_309, i32 %mul_1_s" [src/conv1.cpp:54]   --->   Operation 1900 'fadd' 'tmp_311' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1901 [2/3] (7.01ns)   --->   "%mul_1_12 = fmul i32 %select_ln36_7, i32 %tmp_269" [src/conv1.cpp:54]   --->   Operation 1901 'fmul' 'mul_1_12' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1902 [2/4] (6.43ns)   --->   "%tmp_329 = fadd i32 %tmp_327, i32 %mul_1_1_1" [src/conv1.cpp:54]   --->   Operation 1902 'fadd' 'tmp_329' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1903 [2/3] (7.01ns)   --->   "%mul_1_1_4 = fmul i32 %select_ln36_15, i32 %tmp_286" [src/conv1.cpp:54]   --->   Operation 1903 'fmul' 'mul_1_1_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.53ns)   --->   Input mux for Operation 1904 '%tmp_345 = fadd i32 %tmp_343, i32 %mul_1_2_1'
ST_27 : Operation 1904 [4/4] (4.90ns)   --->   "%tmp_345 = fadd i32 %tmp_343, i32 %mul_1_2_1" [src/conv1.cpp:54]   --->   Operation 1904 'fadd' 'tmp_345' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.45ns)   --->   Input mux for Operation 1905 '%mul_1_2_3 = fmul i32 %select_ln36_23, i32 %tmp_302'
ST_27 : Operation 1905 [3/3] (5.56ns)   --->   "%mul_1_2_3 = fmul i32 %select_ln36_23, i32 %tmp_302" [src/conv1.cpp:54]   --->   Operation 1905 'fmul' 'mul_1_2_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1906 [2/4] (6.43ns)   --->   "%tmp_359 = fadd i32 %mul_1_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1906 'fadd' 'tmp_359' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.45ns)   --->   Input mux for Operation 1907 '%mul_1_3_2 = fmul i32 %select_ln36_31, i32 %tmp_318'
ST_27 : Operation 1907 [3/3] (5.56ns)   --->   "%mul_1_3_2 = fmul i32 %select_ln36_31, i32 %tmp_318" [src/conv1.cpp:54]   --->   Operation 1907 'fmul' 'mul_1_3_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1908 [1/3] (7.01ns)   --->   "%mul_1_4 = fmul i32 %select_ln36_38, i32 %tmp_332" [src/conv1.cpp:54]   --->   Operation 1908 'fmul' 'mul_1_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.53ns)   --->   Input mux for Operation 1909 '%tmp_439 = fadd i32 %tmp_438, i32 %mul_2_9'
ST_27 : Operation 1909 [4/4] (4.90ns)   --->   "%tmp_439 = fadd i32 %tmp_438, i32 %mul_2_9" [src/conv1.cpp:54]   --->   Operation 1909 'fadd' 'tmp_439' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1910 [2/3] (7.01ns)   --->   "%mul_2_11 = fmul i32 %select_ln36_6, i32 %tmp_269" [src/conv1.cpp:54]   --->   Operation 1910 'fmul' 'mul_2_11' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1911 [2/4] (6.43ns)   --->   "%tmp_445 = fadd i32 %tmp_444, i32 %mul_2_1_1" [src/conv1.cpp:54]   --->   Operation 1911 'fadd' 'tmp_445' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1912 [2/3] (7.01ns)   --->   "%mul_2_1_3 = fmul i32 %select_ln36_14, i32 %tmp_286" [src/conv1.cpp:54]   --->   Operation 1912 'fmul' 'mul_2_1_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1913 [1/4] (6.43ns)   --->   "%tmp_451 = fadd i32 %mul_2_2, i32 0" [src/conv1.cpp:54]   --->   Operation 1913 'fadd' 'tmp_451' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.45ns)   --->   Input mux for Operation 1914 '%mul_2_2_2 = fmul i32 %select_ln36_22, i32 %tmp_302'
ST_27 : Operation 1914 [3/3] (5.56ns)   --->   "%mul_2_2_2 = fmul i32 %select_ln36_22, i32 %tmp_302" [src/conv1.cpp:54]   --->   Operation 1914 'fmul' 'mul_2_2_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.53ns)   --->   Input mux for Operation 1915 '%tmp_458 = fadd i32 %mul_2_3, i32 0'
ST_27 : Operation 1915 [4/4] (4.90ns)   --->   "%tmp_458 = fadd i32 %mul_2_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1915 'fadd' 'tmp_458' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : [1/1] (1.45ns)   --->   Input mux for Operation 1916 '%mul_2_3_1 = fmul i32 %select_ln36_30, i32 %tmp_318'
ST_27 : Operation 1916 [3/3] (5.56ns)   --->   "%mul_2_3_1 = fmul i32 %select_ln36_30, i32 %tmp_318" [src/conv1.cpp:54]   --->   Operation 1916 'fmul' 'mul_2_3_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.01>
ST_28 : Operation 1917 [1/1] (0.77ns)   --->   "%empty_561 = add i9 %empty, i9 57" [src/conv1.cpp:36]   --->   Operation 1917 'add' 'empty_561' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1918 [1/1] (0.00ns)   --->   "%p_cast68 = zext i9 %empty_561" [src/conv1.cpp:36]   --->   Operation 1918 'zext' 'p_cast68' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 1919 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_58 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast68" [src/conv1.cpp:36]   --->   Operation 1919 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_58' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 1920 [1/1] (0.77ns)   --->   "%empty_569 = add i9 %empty, i9 65" [src/conv1.cpp:36]   --->   Operation 1920 'add' 'empty_569' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1921 [1/1] (0.00ns)   --->   "%p_cast76 = zext i9 %empty_569" [src/conv1.cpp:36]   --->   Operation 1921 'zext' 'p_cast76' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 1922 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_66 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast76" [src/conv1.cpp:36]   --->   Operation 1922 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_66' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 1923 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_58 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast68" [src/conv1.cpp:36]   --->   Operation 1923 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_58' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 1924 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_66 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast76" [src/conv1.cpp:36]   --->   Operation 1924 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_66' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 1925 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_42" [src/conv1.cpp:36]   --->   Operation 1925 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_28 : Operation 1926 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_42" [src/conv1.cpp:36]   --->   Operation 1926 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_28 : Operation 1927 [1/1] (0.42ns)   --->   "%tmp_217 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_41, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_41, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1927 'mux' 'tmp_217' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1928 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_50" [src/conv1.cpp:36]   --->   Operation 1928 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_28 : Operation 1929 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_50" [src/conv1.cpp:36]   --->   Operation 1929 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_28 : Operation 1930 [1/1] (0.42ns)   --->   "%tmp_225 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_49, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_49, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 1930 'mux' 'tmp_225' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1931 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_58" [src/conv1.cpp:36]   --->   Operation 1931 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_28 : Operation 1932 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_58" [src/conv1.cpp:36]   --->   Operation 1932 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_28 : Operation 1933 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_66" [src/conv1.cpp:36]   --->   Operation 1933 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_28 : Operation 1934 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_66" [src/conv1.cpp:36]   --->   Operation 1934 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_28 : Operation 1935 [1/1] (0.77ns)   --->   "%empty_650 = add i9 %empty_592, i9 57" [src/conv1.cpp:36]   --->   Operation 1935 'add' 'empty_650' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1936 [1/1] (0.00ns)   --->   "%p_cast148 = zext i9 %empty_650" [src/conv1.cpp:36]   --->   Operation 1936 'zext' 'p_cast148' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 1937 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_138 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast148" [src/conv1.cpp:36]   --->   Operation 1937 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_138' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 1938 [1/1] (0.77ns)   --->   "%empty_658 = add i9 %empty_592, i9 65" [src/conv1.cpp:36]   --->   Operation 1938 'add' 'empty_658' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1939 [1/1] (0.00ns)   --->   "%p_cast156 = zext i9 %empty_658" [src/conv1.cpp:36]   --->   Operation 1939 'zext' 'p_cast156' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 1940 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_146 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast156" [src/conv1.cpp:36]   --->   Operation 1940 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_146' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 1941 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_138 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast148" [src/conv1.cpp:36]   --->   Operation 1941 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_138' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 1942 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_146 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast156" [src/conv1.cpp:36]   --->   Operation 1942 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_146' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_28 : Operation 1943 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_122" [src/conv1.cpp:36]   --->   Operation 1943 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_28 : Operation 1944 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_122" [src/conv1.cpp:36]   --->   Operation 1944 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_28 : Operation 1945 [1/1] (0.42ns)   --->   "%tmp_217_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_122, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_122, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1945 'mux' 'tmp_217_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1946 [1/1] (0.44ns)   --->   "%select_ln36_43 = select i1 %icmp_ln39, i32 %tmp_217_mid1, i32 %tmp_217" [src/conv1.cpp:36]   --->   Operation 1946 'select' 'select_ln36_43' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1947 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_130" [src/conv1.cpp:36]   --->   Operation 1947 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_28 : Operation 1948 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_130" [src/conv1.cpp:36]   --->   Operation 1948 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_28 : Operation 1949 [1/1] (0.42ns)   --->   "%tmp_225_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_130, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_130, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 1949 'mux' 'tmp_225_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1950 [1/1] (0.44ns)   --->   "%select_ln36_51 = select i1 %icmp_ln39, i32 %tmp_225_mid1, i32 %tmp_225" [src/conv1.cpp:36]   --->   Operation 1950 'select' 'select_ln36_51' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1951 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_138" [src/conv1.cpp:36]   --->   Operation 1951 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_28 : Operation 1952 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_138" [src/conv1.cpp:36]   --->   Operation 1952 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_28 : Operation 1953 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_146" [src/conv1.cpp:36]   --->   Operation 1953 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_28 : Operation 1954 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_146" [src/conv1.cpp:36]   --->   Operation 1954 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_28 : Operation 1955 [3/4] (6.43ns)   --->   "%tmp_124 = fadd i32 %tmp_123, i32 %mul_14" [src/conv1.cpp:54]   --->   Operation 1955 'fadd' 'tmp_124' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1956 [1/1] (0.79ns)   --->   "%add_ln54_56 = add i11 %mul_ln54_2, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 1956 'add' 'add_ln54_56' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1957 [1/1] (0.00ns)   --->   "%zext_ln54_59 = zext i11 %add_ln54_56" [src/conv1.cpp:54]   --->   Operation 1957 'zext' 'zext_ln54_59' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 1958 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_155 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_59" [src/conv1.cpp:54]   --->   Operation 1958 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_155' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 1959 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_164 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_59" [src/conv1.cpp:54]   --->   Operation 1959 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_164' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 1960 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_173 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_59" [src/conv1.cpp:54]   --->   Operation 1960 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_173' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 1961 [1/1] (0.79ns)   --->   "%add_ln54_64 = add i11 %mul_ln54_1, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 1961 'add' 'add_ln54_64' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1962 [1/1] (0.00ns)   --->   "%zext_ln54_69 = zext i11 %add_ln54_64" [src/conv1.cpp:54]   --->   Operation 1962 'zext' 'zext_ln54_69' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 1963 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_184 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_69" [src/conv1.cpp:54]   --->   Operation 1963 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_184' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 1964 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_193 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_69" [src/conv1.cpp:54]   --->   Operation 1964 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_193' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 1965 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_202 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_69" [src/conv1.cpp:54]   --->   Operation 1965 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_202' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_28 : Operation 1966 [1/3] (7.01ns)   --->   "%mul_18 = fmul i32 %select_ln36_8, i32 %tmp_269" [src/conv1.cpp:54]   --->   Operation 1966 'fmul' 'mul_18' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1967 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_240 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_213" [src/conv1.cpp:54]   --->   Operation 1967 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_240' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1968 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_241 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_222" [src/conv1.cpp:54]   --->   Operation 1968 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_241' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1969 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_242 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_231" [src/conv1.cpp:54]   --->   Operation 1969 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_242' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1970 [1/1] (0.47ns)   --->   "%tmp_271 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_240, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_241, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_242, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 1970 'mux' 'tmp_271' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.53ns)   --->   Input mux for Operation 1971 '%tmp_133 = fadd i32 %tmp_132, i32 %mul_130_2'
ST_28 : Operation 1971 [4/4] (4.90ns)   --->   "%tmp_133 = fadd i32 %tmp_132, i32 %mul_130_2" [src/conv1.cpp:54]   --->   Operation 1971 'fadd' 'tmp_133' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1972 [2/3] (7.01ns)   --->   "%mul_130_5 = fmul i32 %select_ln36_16, i32 %tmp_286" [src/conv1.cpp:54]   --->   Operation 1972 'fmul' 'mul_130_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1973 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_291 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_184" [src/conv1.cpp:54]   --->   Operation 1973 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_291' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1974 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_292 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_193" [src/conv1.cpp:54]   --->   Operation 1974 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_292' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1975 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_293 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_202" [src/conv1.cpp:54]   --->   Operation 1975 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_293' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1976 [2/4] (6.43ns)   --->   "%tmp_141 = fadd i32 %tmp_140, i32 %mul_252_1" [src/conv1.cpp:54]   --->   Operation 1976 'fadd' 'tmp_141' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.45ns)   --->   Input mux for Operation 1977 '%mul_252_4 = fmul i32 %select_ln36_24, i32 %tmp_302'
ST_28 : Operation 1977 [3/3] (5.56ns)   --->   "%mul_252_4 = fmul i32 %select_ln36_24, i32 %tmp_302" [src/conv1.cpp:54]   --->   Operation 1977 'fmul' 'mul_252_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1978 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_315 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_155" [src/conv1.cpp:54]   --->   Operation 1978 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_315' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1979 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_316 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_164" [src/conv1.cpp:54]   --->   Operation 1979 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_316' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1980 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_317 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_173" [src/conv1.cpp:54]   --->   Operation 1980 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_317' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1981 [1/4] (6.43ns)   --->   "%tmp_149 = fadd i32 %mul_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1981 'fadd' 'tmp_149' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.45ns)   --->   Input mux for Operation 1982 '%mul_3_3 = fmul i32 %select_ln36_32, i32 %tmp_318'
ST_28 : Operation 1982 [3/3] (5.56ns)   --->   "%mul_3_3 = fmul i32 %select_ln36_32, i32 %tmp_318" [src/conv1.cpp:54]   --->   Operation 1982 'fmul' 'mul_3_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.53ns)   --->   Input mux for Operation 1983 '%tmp_158 = fadd i32 %mul_4, i32 0'
ST_28 : Operation 1983 [4/4] (4.90ns)   --->   "%tmp_158 = fadd i32 %mul_4, i32 0" [src/conv1.cpp:54]   --->   Operation 1983 'fadd' 'tmp_158' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.45ns)   --->   Input mux for Operation 1984 '%mul_5 = fmul i32 %select_ln36_47, i32 %tmp_348'
ST_28 : Operation 1984 [3/3] (5.56ns)   --->   "%mul_5 = fmul i32 %select_ln36_47, i32 %tmp_348" [src/conv1.cpp:54]   --->   Operation 1984 'fmul' 'mul_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1985 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_384 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_38" [src/conv1.cpp:54]   --->   Operation 1985 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_384' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1986 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_385 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_47" [src/conv1.cpp:54]   --->   Operation 1986 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_385' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1987 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_386 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_56" [src/conv1.cpp:54]   --->   Operation 1987 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_386' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_28 : Operation 1988 [1/1] (0.47ns)   --->   "%tmp_350 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_384, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_385, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_386, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 1988 'mux' 'tmp_350' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.53ns)   --->   Input mux for Operation 1989 '%tmp_313 = fadd i32 %tmp_311, i32 %mul_1_9'
ST_28 : Operation 1989 [4/4] (4.90ns)   --->   "%tmp_313 = fadd i32 %tmp_311, i32 %mul_1_9" [src/conv1.cpp:54]   --->   Operation 1989 'fadd' 'tmp_313' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1990 [1/3] (7.01ns)   --->   "%mul_1_12 = fmul i32 %select_ln36_7, i32 %tmp_269" [src/conv1.cpp:54]   --->   Operation 1990 'fmul' 'mul_1_12' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1991 [1/4] (6.43ns)   --->   "%tmp_329 = fadd i32 %tmp_327, i32 %mul_1_1_1" [src/conv1.cpp:54]   --->   Operation 1991 'fadd' 'tmp_329' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1992 [1/3] (7.01ns)   --->   "%mul_1_1_4 = fmul i32 %select_ln36_15, i32 %tmp_286" [src/conv1.cpp:54]   --->   Operation 1992 'fmul' 'mul_1_1_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1993 [3/4] (6.43ns)   --->   "%tmp_345 = fadd i32 %tmp_343, i32 %mul_1_2_1" [src/conv1.cpp:54]   --->   Operation 1993 'fadd' 'tmp_345' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1994 [2/3] (7.01ns)   --->   "%mul_1_2_3 = fmul i32 %select_ln36_23, i32 %tmp_302" [src/conv1.cpp:54]   --->   Operation 1994 'fmul' 'mul_1_2_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1995 [1/4] (6.43ns)   --->   "%tmp_359 = fadd i32 %mul_1_3, i32 0" [src/conv1.cpp:54]   --->   Operation 1995 'fadd' 'tmp_359' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1996 [2/3] (7.01ns)   --->   "%mul_1_3_2 = fmul i32 %select_ln36_31, i32 %tmp_318" [src/conv1.cpp:54]   --->   Operation 1996 'fmul' 'mul_1_3_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.53ns)   --->   Input mux for Operation 1997 '%tmp_375 = fadd i32 %mul_1_4, i32 0'
ST_28 : Operation 1997 [4/4] (4.90ns)   --->   "%tmp_375 = fadd i32 %mul_1_4, i32 0" [src/conv1.cpp:54]   --->   Operation 1997 'fadd' 'tmp_375' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.45ns)   --->   Input mux for Operation 1998 '%mul_1_4_1 = fmul i32 %select_ln36_39, i32 %tmp_334'
ST_28 : Operation 1998 [3/3] (5.56ns)   --->   "%mul_1_4_1 = fmul i32 %select_ln36_39, i32 %tmp_334" [src/conv1.cpp:54]   --->   Operation 1998 'fmul' 'mul_1_4_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1999 [3/4] (6.43ns)   --->   "%tmp_439 = fadd i32 %tmp_438, i32 %mul_2_9" [src/conv1.cpp:54]   --->   Operation 1999 'fadd' 'tmp_439' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2000 [1/3] (7.01ns)   --->   "%mul_2_11 = fmul i32 %select_ln36_6, i32 %tmp_269" [src/conv1.cpp:54]   --->   Operation 2000 'fmul' 'mul_2_11' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2001 [1/4] (6.43ns)   --->   "%tmp_445 = fadd i32 %tmp_444, i32 %mul_2_1_1" [src/conv1.cpp:54]   --->   Operation 2001 'fadd' 'tmp_445' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2002 [1/3] (7.01ns)   --->   "%mul_2_1_3 = fmul i32 %select_ln36_14, i32 %tmp_286" [src/conv1.cpp:54]   --->   Operation 2002 'fmul' 'mul_2_1_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.53ns)   --->   Input mux for Operation 2003 '%tmp_452 = fadd i32 %tmp_451, i32 %mul_2_2_1'
ST_28 : Operation 2003 [4/4] (4.90ns)   --->   "%tmp_452 = fadd i32 %tmp_451, i32 %mul_2_2_1" [src/conv1.cpp:54]   --->   Operation 2003 'fadd' 'tmp_452' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2004 [2/3] (7.01ns)   --->   "%mul_2_2_2 = fmul i32 %select_ln36_22, i32 %tmp_302" [src/conv1.cpp:54]   --->   Operation 2004 'fmul' 'mul_2_2_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2005 [3/4] (6.43ns)   --->   "%tmp_458 = fadd i32 %mul_2_3, i32 0" [src/conv1.cpp:54]   --->   Operation 2005 'fadd' 'tmp_458' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 2006 [2/3] (7.01ns)   --->   "%mul_2_3_1 = fmul i32 %select_ln36_30, i32 %tmp_318" [src/conv1.cpp:54]   --->   Operation 2006 'fmul' 'mul_2_3_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : [1/1] (1.45ns)   --->   Input mux for Operation 2007 '%mul_2_4 = fmul i32 %select_ln36_38, i32 %tmp_334'
ST_28 : Operation 2007 [3/3] (5.56ns)   --->   "%mul_2_4 = fmul i32 %select_ln36_38, i32 %tmp_334" [src/conv1.cpp:54]   --->   Operation 2007 'fmul' 'mul_2_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.01>
ST_29 : Operation 2008 [1/1] (0.77ns)   --->   "%empty_530 = add i9 %empty, i9 26" [src/conv1.cpp:36]   --->   Operation 2008 'add' 'empty_530' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2009 [1/1] (0.00ns)   --->   "%p_cast31 = zext i9 %empty_530" [src/conv1.cpp:36]   --->   Operation 2009 'zext' 'p_cast31' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2010 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_27 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast31" [src/conv1.cpp:36]   --->   Operation 2010 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2011 [1/1] (0.77ns)   --->   "%empty_576 = add i9 %empty, i9 73" [src/conv1.cpp:36]   --->   Operation 2011 'add' 'empty_576' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2012 [1/1] (0.00ns)   --->   "%p_cast83 = zext i9 %empty_576" [src/conv1.cpp:36]   --->   Operation 2012 'zext' 'p_cast83' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2013 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_73 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast83" [src/conv1.cpp:36]   --->   Operation 2013 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_73' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2014 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_27 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast31" [src/conv1.cpp:36]   --->   Operation 2014 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_27' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2015 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_73 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast83" [src/conv1.cpp:36]   --->   Operation 2015 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_73' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2016 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_27" [src/conv1.cpp:36]   --->   Operation 2016 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_29 : Operation 2017 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_27" [src/conv1.cpp:36]   --->   Operation 2017 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_29 : Operation 2018 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_58" [src/conv1.cpp:36]   --->   Operation 2018 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_29 : Operation 2019 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_58" [src/conv1.cpp:36]   --->   Operation 2019 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_29 : Operation 2020 [1/1] (0.42ns)   --->   "%tmp_233 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_57, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_57, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2020 'mux' 'tmp_233' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2021 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_66" [src/conv1.cpp:36]   --->   Operation 2021 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_29 : Operation 2022 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_66" [src/conv1.cpp:36]   --->   Operation 2022 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_29 : Operation 2023 [1/1] (0.42ns)   --->   "%tmp_241 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_65, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_65, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2023 'mux' 'tmp_241' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2024 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_73" [src/conv1.cpp:36]   --->   Operation 2024 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_29 : Operation 2025 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_73" [src/conv1.cpp:36]   --->   Operation 2025 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_29 : Operation 2026 [1/1] (0.77ns)   --->   "%empty_619 = add i9 %empty_592, i9 26" [src/conv1.cpp:36]   --->   Operation 2026 'add' 'empty_619' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2027 [1/1] (0.00ns)   --->   "%p_cast117 = zext i9 %empty_619" [src/conv1.cpp:36]   --->   Operation 2027 'zext' 'p_cast117' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2028 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_107 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast117" [src/conv1.cpp:36]   --->   Operation 2028 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_107' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2029 [1/1] (0.77ns)   --->   "%empty_666 = add i9 %empty_592, i9 73" [src/conv1.cpp:36]   --->   Operation 2029 'add' 'empty_666' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2030 [1/1] (0.00ns)   --->   "%p_cast164 = zext i9 %empty_666" [src/conv1.cpp:36]   --->   Operation 2030 'zext' 'p_cast164' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2031 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_154 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast164" [src/conv1.cpp:36]   --->   Operation 2031 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_154' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2032 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_107 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast117" [src/conv1.cpp:36]   --->   Operation 2032 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_107' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2033 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_154 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast164" [src/conv1.cpp:36]   --->   Operation 2033 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_154' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_29 : Operation 2034 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_107" [src/conv1.cpp:36]   --->   Operation 2034 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_29 : Operation 2035 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_107" [src/conv1.cpp:36]   --->   Operation 2035 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_29 : Operation 2036 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_138" [src/conv1.cpp:36]   --->   Operation 2036 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_29 : Operation 2037 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_138" [src/conv1.cpp:36]   --->   Operation 2037 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_29 : Operation 2038 [1/1] (0.42ns)   --->   "%tmp_233_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_138, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_138, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2038 'mux' 'tmp_233_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2039 [1/1] (0.44ns)   --->   "%select_ln36_59 = select i1 %icmp_ln39, i32 %tmp_233_mid1, i32 %tmp_233" [src/conv1.cpp:36]   --->   Operation 2039 'select' 'select_ln36_59' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2040 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_146" [src/conv1.cpp:36]   --->   Operation 2040 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_29 : Operation 2041 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_146" [src/conv1.cpp:36]   --->   Operation 2041 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_29 : Operation 2042 [1/1] (0.42ns)   --->   "%tmp_241_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_146, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_146, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2042 'mux' 'tmp_241_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2043 [1/1] (0.44ns)   --->   "%select_ln36_67 = select i1 %icmp_ln39, i32 %tmp_241_mid1, i32 %tmp_241" [src/conv1.cpp:36]   --->   Operation 2043 'select' 'select_ln36_67' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 2044 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_154" [src/conv1.cpp:36]   --->   Operation 2044 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_29 : Operation 2045 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_154" [src/conv1.cpp:36]   --->   Operation 2045 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_29 : Operation 2046 [2/4] (6.43ns)   --->   "%tmp_124 = fadd i32 %tmp_123, i32 %mul_14" [src/conv1.cpp:54]   --->   Operation 2046 'fadd' 'tmp_124' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2047 [1/1] (0.79ns)   --->   "%add_ln54_40 = add i11 %mul_ln54_4, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 2047 'add' 'add_ln54_40' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2048 [1/1] (0.00ns)   --->   "%zext_ln54_39 = zext i11 %add_ln54_40" [src/conv1.cpp:54]   --->   Operation 2048 'zext' 'zext_ln54_39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2049 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_97 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_39" [src/conv1.cpp:54]   --->   Operation 2049 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_97' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2050 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_106 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_39" [src/conv1.cpp:54]   --->   Operation 2050 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_106' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2051 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_115 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_39" [src/conv1.cpp:54]   --->   Operation 2051 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_115' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2052 [1/1] (0.79ns)   --->   "%add_ln54_48 = add i11 %mul_ln54_3, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 2052 'add' 'add_ln54_48' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2053 [1/1] (0.00ns)   --->   "%zext_ln54_49 = zext i11 %add_ln54_48" [src/conv1.cpp:54]   --->   Operation 2053 'zext' 'zext_ln54_49' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2054 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_126 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_49" [src/conv1.cpp:54]   --->   Operation 2054 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_126' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2055 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_135 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_49" [src/conv1.cpp:54]   --->   Operation 2055 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_135' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2056 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_144 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_49" [src/conv1.cpp:54]   --->   Operation 2056 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_144' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_29 : Operation 2057 [3/4] (6.43ns)   --->   "%tmp_133 = fadd i32 %tmp_132, i32 %mul_130_2" [src/conv1.cpp:54]   --->   Operation 2057 'fadd' 'tmp_133' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2058 [1/3] (7.01ns)   --->   "%mul_130_5 = fmul i32 %select_ln36_16, i32 %tmp_286" [src/conv1.cpp:54]   --->   Operation 2058 'fmul' 'mul_130_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2059 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_291 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_184" [src/conv1.cpp:54]   --->   Operation 2059 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_291' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 2060 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_292 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_193" [src/conv1.cpp:54]   --->   Operation 2060 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_292' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 2061 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_293 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_202" [src/conv1.cpp:54]   --->   Operation 2061 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_293' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 2062 [1/1] (0.47ns)   --->   "%tmp_288 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_291, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_292, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_293, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 2062 'mux' 'tmp_288' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2063 [1/4] (6.43ns)   --->   "%tmp_141 = fadd i32 %tmp_140, i32 %mul_252_1" [src/conv1.cpp:54]   --->   Operation 2063 'fadd' 'tmp_141' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2064 [2/3] (7.01ns)   --->   "%mul_252_4 = fmul i32 %select_ln36_24, i32 %tmp_302" [src/conv1.cpp:54]   --->   Operation 2064 'fmul' 'mul_252_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2065 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_315 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_155" [src/conv1.cpp:54]   --->   Operation 2065 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_315' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 2066 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_316 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_164" [src/conv1.cpp:54]   --->   Operation 2066 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_316' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 2067 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_317 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_173" [src/conv1.cpp:54]   --->   Operation 2067 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_317' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 2068 [1/1] (0.47ns)   --->   "%tmp_304 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_315, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_316, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_317, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 2068 'mux' 'tmp_304' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.53ns)   --->   Input mux for Operation 2069 '%tmp_150 = fadd i32 %tmp_149, i32 %mul_3_1'
ST_29 : Operation 2069 [4/4] (4.90ns)   --->   "%tmp_150 = fadd i32 %tmp_149, i32 %mul_3_1" [src/conv1.cpp:54]   --->   Operation 2069 'fadd' 'tmp_150' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2070 [2/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %select_ln36_32, i32 %tmp_318" [src/conv1.cpp:54]   --->   Operation 2070 'fmul' 'mul_3_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2071 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_339 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_126" [src/conv1.cpp:54]   --->   Operation 2071 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_339' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 2072 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_340 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_135" [src/conv1.cpp:54]   --->   Operation 2072 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_340' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 2073 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_341 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_144" [src/conv1.cpp:54]   --->   Operation 2073 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_341' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 2074 [3/4] (6.43ns)   --->   "%tmp_158 = fadd i32 %mul_4, i32 0" [src/conv1.cpp:54]   --->   Operation 2074 'fadd' 'tmp_158' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.45ns)   --->   Input mux for Operation 2075 '%mul_4_2 = fmul i32 %select_ln36_40, i32 %tmp_334'
ST_29 : Operation 2075 [3/3] (5.56ns)   --->   "%mul_4_2 = fmul i32 %select_ln36_40, i32 %tmp_334" [src/conv1.cpp:54]   --->   Operation 2075 'fmul' 'mul_4_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2076 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_363 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_97" [src/conv1.cpp:54]   --->   Operation 2076 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_363' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 2077 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_364 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_106" [src/conv1.cpp:54]   --->   Operation 2077 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_364' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 2078 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_365 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_115" [src/conv1.cpp:54]   --->   Operation 2078 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_365' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_29 : Operation 2079 [2/3] (7.01ns)   --->   "%mul_5 = fmul i32 %select_ln36_47, i32 %tmp_348" [src/conv1.cpp:54]   --->   Operation 2079 'fmul' 'mul_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.45ns)   --->   Input mux for Operation 2080 '%mul_5_1 = fmul i32 %select_ln36_48, i32 %tmp_350'
ST_29 : Operation 2080 [3/3] (5.56ns)   --->   "%mul_5_1 = fmul i32 %select_ln36_48, i32 %tmp_350" [src/conv1.cpp:54]   --->   Operation 2080 'fmul' 'mul_5_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2081 [3/4] (6.43ns)   --->   "%tmp_313 = fadd i32 %tmp_311, i32 %mul_1_9" [src/conv1.cpp:54]   --->   Operation 2081 'fadd' 'tmp_313' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.45ns)   --->   Input mux for Operation 2082 '%mul_1_13 = fmul i32 %select_ln36_8, i32 %tmp_271'
ST_29 : Operation 2082 [3/3] (5.56ns)   --->   "%mul_1_13 = fmul i32 %select_ln36_8, i32 %tmp_271" [src/conv1.cpp:54]   --->   Operation 2082 'fmul' 'mul_1_13' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.53ns)   --->   Input mux for Operation 2083 '%tmp_331 = fadd i32 %tmp_329, i32 %mul_1_1_2'
ST_29 : Operation 2083 [4/4] (4.90ns)   --->   "%tmp_331 = fadd i32 %tmp_329, i32 %mul_1_1_2" [src/conv1.cpp:54]   --->   Operation 2083 'fadd' 'tmp_331' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2084 [2/4] (6.43ns)   --->   "%tmp_345 = fadd i32 %tmp_343, i32 %mul_1_2_1" [src/conv1.cpp:54]   --->   Operation 2084 'fadd' 'tmp_345' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2085 [1/3] (7.01ns)   --->   "%mul_1_2_3 = fmul i32 %select_ln36_23, i32 %tmp_302" [src/conv1.cpp:54]   --->   Operation 2085 'fmul' 'mul_1_2_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.53ns)   --->   Input mux for Operation 2086 '%tmp_361 = fadd i32 %tmp_359, i32 %mul_1_3_1'
ST_29 : Operation 2086 [4/4] (4.90ns)   --->   "%tmp_361 = fadd i32 %tmp_359, i32 %mul_1_3_1" [src/conv1.cpp:54]   --->   Operation 2086 'fadd' 'tmp_361' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2087 [1/3] (7.01ns)   --->   "%mul_1_3_2 = fmul i32 %select_ln36_31, i32 %tmp_318" [src/conv1.cpp:54]   --->   Operation 2087 'fmul' 'mul_1_3_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2088 [3/4] (6.43ns)   --->   "%tmp_375 = fadd i32 %mul_1_4, i32 0" [src/conv1.cpp:54]   --->   Operation 2088 'fadd' 'tmp_375' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2089 [2/3] (7.01ns)   --->   "%mul_1_4_1 = fmul i32 %select_ln36_39, i32 %tmp_334" [src/conv1.cpp:54]   --->   Operation 2089 'fmul' 'mul_1_4_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.45ns)   --->   Input mux for Operation 2090 '%mul_1_5 = fmul i32 %select_ln36_47, i32 %tmp_350'
ST_29 : Operation 2090 [3/3] (5.56ns)   --->   "%mul_1_5 = fmul i32 %select_ln36_47, i32 %tmp_350" [src/conv1.cpp:54]   --->   Operation 2090 'fmul' 'mul_1_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2091 [2/4] (6.43ns)   --->   "%tmp_439 = fadd i32 %tmp_438, i32 %mul_2_9" [src/conv1.cpp:54]   --->   Operation 2091 'fadd' 'tmp_439' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.45ns)   --->   Input mux for Operation 2092 '%mul_2_12 = fmul i32 %select_ln36_7, i32 %tmp_271'
ST_29 : Operation 2092 [3/3] (5.56ns)   --->   "%mul_2_12 = fmul i32 %select_ln36_7, i32 %tmp_271" [src/conv1.cpp:54]   --->   Operation 2092 'fmul' 'mul_2_12' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : [1/1] (1.53ns)   --->   Input mux for Operation 2093 '%tmp_446 = fadd i32 %tmp_445, i32 %mul_2_1_2'
ST_29 : Operation 2093 [4/4] (4.90ns)   --->   "%tmp_446 = fadd i32 %tmp_445, i32 %mul_2_1_2" [src/conv1.cpp:54]   --->   Operation 2093 'fadd' 'tmp_446' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2094 [3/4] (6.43ns)   --->   "%tmp_452 = fadd i32 %tmp_451, i32 %mul_2_2_1" [src/conv1.cpp:54]   --->   Operation 2094 'fadd' 'tmp_452' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2095 [1/3] (7.01ns)   --->   "%mul_2_2_2 = fmul i32 %select_ln36_22, i32 %tmp_302" [src/conv1.cpp:54]   --->   Operation 2095 'fmul' 'mul_2_2_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2096 [2/4] (6.43ns)   --->   "%tmp_458 = fadd i32 %mul_2_3, i32 0" [src/conv1.cpp:54]   --->   Operation 2096 'fadd' 'tmp_458' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2097 [1/3] (7.01ns)   --->   "%mul_2_3_1 = fmul i32 %select_ln36_30, i32 %tmp_318" [src/conv1.cpp:54]   --->   Operation 2097 'fmul' 'mul_2_3_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 2098 [2/3] (7.01ns)   --->   "%mul_2_4 = fmul i32 %select_ln36_38, i32 %tmp_334" [src/conv1.cpp:54]   --->   Operation 2098 'fmul' 'mul_2_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.01>
ST_30 : Operation 2099 [1/1] (0.77ns)   --->   "%empty_538 = add i9 %empty, i9 34" [src/conv1.cpp:36]   --->   Operation 2099 'add' 'empty_538' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2100 [1/1] (0.00ns)   --->   "%p_cast45 = zext i9 %empty_538" [src/conv1.cpp:36]   --->   Operation 2100 'zext' 'p_cast45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2101 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_35 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast45" [src/conv1.cpp:36]   --->   Operation 2101 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2102 [1/1] (0.77ns)   --->   "%empty_546 = add i9 %empty, i9 42" [src/conv1.cpp:36]   --->   Operation 2102 'add' 'empty_546' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2103 [1/1] (0.00ns)   --->   "%p_cast53 = zext i9 %empty_546" [src/conv1.cpp:36]   --->   Operation 2103 'zext' 'p_cast53' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2104 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_43 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast53" [src/conv1.cpp:36]   --->   Operation 2104 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2105 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_35 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast45" [src/conv1.cpp:36]   --->   Operation 2105 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_35' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2106 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_43 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast53" [src/conv1.cpp:36]   --->   Operation 2106 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_43' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2107 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_27" [src/conv1.cpp:36]   --->   Operation 2107 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_30 : Operation 2108 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_27" [src/conv1.cpp:36]   --->   Operation 2108 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_30 : Operation 2109 [1/1] (0.42ns)   --->   "%tmp_202 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_26, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_26, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2109 'mux' 'tmp_202' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2110 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_35" [src/conv1.cpp:36]   --->   Operation 2110 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_30 : Operation 2111 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_35" [src/conv1.cpp:36]   --->   Operation 2111 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_30 : Operation 2112 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_43" [src/conv1.cpp:36]   --->   Operation 2112 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_30 : Operation 2113 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_43" [src/conv1.cpp:36]   --->   Operation 2113 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_30 : Operation 2114 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_73" [src/conv1.cpp:36]   --->   Operation 2114 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_30 : Operation 2115 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_73" [src/conv1.cpp:36]   --->   Operation 2115 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_30 : Operation 2116 [1/1] (0.42ns)   --->   "%tmp_249 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_73, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_73, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2116 'mux' 'tmp_249' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2117 [1/1] (0.77ns)   --->   "%empty_627 = add i9 %empty_592, i9 34" [src/conv1.cpp:36]   --->   Operation 2117 'add' 'empty_627' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2118 [1/1] (0.00ns)   --->   "%p_cast125 = zext i9 %empty_627" [src/conv1.cpp:36]   --->   Operation 2118 'zext' 'p_cast125' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2119 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_115 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast125" [src/conv1.cpp:36]   --->   Operation 2119 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_115' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2120 [1/1] (0.77ns)   --->   "%empty_635 = add i9 %empty_592, i9 42" [src/conv1.cpp:36]   --->   Operation 2120 'add' 'empty_635' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2121 [1/1] (0.00ns)   --->   "%p_cast133 = zext i9 %empty_635" [src/conv1.cpp:36]   --->   Operation 2121 'zext' 'p_cast133' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2122 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_123 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast133" [src/conv1.cpp:36]   --->   Operation 2122 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_123' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2123 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_115 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast125" [src/conv1.cpp:36]   --->   Operation 2123 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_115' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2124 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_123 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast133" [src/conv1.cpp:36]   --->   Operation 2124 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_123' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_30 : Operation 2125 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_107" [src/conv1.cpp:36]   --->   Operation 2125 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_30 : Operation 2126 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_107" [src/conv1.cpp:36]   --->   Operation 2126 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_30 : Operation 2127 [1/1] (0.42ns)   --->   "%tmp_202_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_107, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_107, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2127 'mux' 'tmp_202_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2128 [1/1] (0.44ns)   --->   "%select_ln36_28 = select i1 %icmp_ln39, i32 %tmp_202_mid1, i32 %tmp_202" [src/conv1.cpp:36]   --->   Operation 2128 'select' 'select_ln36_28' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2129 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_115" [src/conv1.cpp:36]   --->   Operation 2129 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_30 : Operation 2130 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_115" [src/conv1.cpp:36]   --->   Operation 2130 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_30 : Operation 2131 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_123" [src/conv1.cpp:36]   --->   Operation 2131 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_30 : Operation 2132 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_123" [src/conv1.cpp:36]   --->   Operation 2132 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_30 : Operation 2133 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_154" [src/conv1.cpp:36]   --->   Operation 2133 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_30 : Operation 2134 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_154" [src/conv1.cpp:36]   --->   Operation 2134 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_30 : Operation 2135 [1/1] (0.42ns)   --->   "%tmp_249_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_154, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_154, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2135 'mux' 'tmp_249_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2136 [1/1] (0.44ns)   --->   "%select_ln36_75 = select i1 %icmp_ln39, i32 %tmp_249_mid1, i32 %tmp_249" [src/conv1.cpp:36]   --->   Operation 2136 'select' 'select_ln36_75' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 2137 [1/1] (0.79ns)   --->   "%add_ln54_15 = add i11 %mul_ln54_6, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 2137 'add' 'add_ln54_15' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2138 [1/1] (0.00ns)   --->   "%zext_ln54_9 = zext i11 %add_ln54_15" [src/conv1.cpp:54]   --->   Operation 2138 'zext' 'zext_ln54_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2139 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_9 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_9" [src/conv1.cpp:54]   --->   Operation 2139 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_9' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2140 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_18 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_9" [src/conv1.cpp:54]   --->   Operation 2140 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_18' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2141 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_27 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_9" [src/conv1.cpp:54]   --->   Operation 2141 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_27' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2142 [1/1] (0.79ns)   --->   "%add_ln54_32 = add i11 %mul_ln54_5, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 2142 'add' 'add_ln54_32' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2143 [1/1] (0.00ns)   --->   "%zext_ln54_29 = zext i11 %add_ln54_32" [src/conv1.cpp:54]   --->   Operation 2143 'zext' 'zext_ln54_29' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2144 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_68 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_29" [src/conv1.cpp:54]   --->   Operation 2144 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_68' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2145 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_77 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_29" [src/conv1.cpp:54]   --->   Operation 2145 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_77' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2146 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_86 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_29" [src/conv1.cpp:54]   --->   Operation 2146 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_86' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_30 : Operation 2147 [1/4] (6.43ns)   --->   "%tmp_124 = fadd i32 %tmp_123, i32 %mul_14" [src/conv1.cpp:54]   --->   Operation 2147 'fadd' 'tmp_124' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.45ns)   --->   Input mux for Operation 2148 '%mul_19 = fmul i32 %select_ln36_9, i32 %tmp_271'
ST_30 : Operation 2148 [3/3] (5.56ns)   --->   "%mul_19 = fmul i32 %select_ln36_9, i32 %tmp_271" [src/conv1.cpp:54]   --->   Operation 2148 'fmul' 'mul_19' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2149 [2/4] (6.43ns)   --->   "%tmp_133 = fadd i32 %tmp_132, i32 %mul_130_2" [src/conv1.cpp:54]   --->   Operation 2149 'fadd' 'tmp_133' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.53ns)   --->   Input mux for Operation 2150 '%tmp_142 = fadd i32 %tmp_141, i32 %mul_252_2'
ST_30 : Operation 2150 [4/4] (4.90ns)   --->   "%tmp_142 = fadd i32 %tmp_141, i32 %mul_252_2" [src/conv1.cpp:54]   --->   Operation 2150 'fadd' 'tmp_142' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2151 [1/3] (7.01ns)   --->   "%mul_252_4 = fmul i32 %select_ln36_24, i32 %tmp_302" [src/conv1.cpp:54]   --->   Operation 2151 'fmul' 'mul_252_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2152 [3/4] (6.43ns)   --->   "%tmp_150 = fadd i32 %tmp_149, i32 %mul_3_1" [src/conv1.cpp:54]   --->   Operation 2152 'fadd' 'tmp_150' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2153 [1/3] (7.01ns)   --->   "%mul_3_3 = fmul i32 %select_ln36_32, i32 %tmp_318" [src/conv1.cpp:54]   --->   Operation 2153 'fmul' 'mul_3_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2154 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_339 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_126" [src/conv1.cpp:54]   --->   Operation 2154 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_339' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 2155 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_340 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_135" [src/conv1.cpp:54]   --->   Operation 2155 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_340' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 2156 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_341 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_144" [src/conv1.cpp:54]   --->   Operation 2156 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_341' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 2157 [1/1] (0.47ns)   --->   "%tmp_320 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_339, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_340, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_341, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 2157 'mux' 'tmp_320' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2158 [2/4] (6.43ns)   --->   "%tmp_158 = fadd i32 %mul_4, i32 0" [src/conv1.cpp:54]   --->   Operation 2158 'fadd' 'tmp_158' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2159 [2/3] (7.01ns)   --->   "%mul_4_2 = fmul i32 %select_ln36_40, i32 %tmp_334" [src/conv1.cpp:54]   --->   Operation 2159 'fmul' 'mul_4_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2160 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_363 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_97" [src/conv1.cpp:54]   --->   Operation 2160 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_363' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 2161 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_364 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_106" [src/conv1.cpp:54]   --->   Operation 2161 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_364' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 2162 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_365 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_115" [src/conv1.cpp:54]   --->   Operation 2162 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_365' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 2163 [1/1] (0.47ns)   --->   "%tmp_336 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_363, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_364, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_365, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 2163 'mux' 'tmp_336' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2164 [1/3] (7.01ns)   --->   "%mul_5 = fmul i32 %select_ln36_47, i32 %tmp_348" [src/conv1.cpp:54]   --->   Operation 2164 'fmul' 'mul_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2165 [2/3] (7.01ns)   --->   "%mul_5_1 = fmul i32 %select_ln36_48, i32 %tmp_350" [src/conv1.cpp:54]   --->   Operation 2165 'fmul' 'mul_5_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2166 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_387 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_68" [src/conv1.cpp:54]   --->   Operation 2166 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_387' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 2167 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_388 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_77" [src/conv1.cpp:54]   --->   Operation 2167 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_388' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 2168 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_389 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_86" [src/conv1.cpp:54]   --->   Operation 2168 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_389' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 2169 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_408 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_9" [src/conv1.cpp:54]   --->   Operation 2169 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_408' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 2170 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_409 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_18" [src/conv1.cpp:54]   --->   Operation 2170 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_409' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 2171 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_410 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_27" [src/conv1.cpp:54]   --->   Operation 2171 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_410' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_30 : Operation 2172 [2/4] (6.43ns)   --->   "%tmp_313 = fadd i32 %tmp_311, i32 %mul_1_9" [src/conv1.cpp:54]   --->   Operation 2172 'fadd' 'tmp_313' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2173 [2/3] (7.01ns)   --->   "%mul_1_13 = fmul i32 %select_ln36_8, i32 %tmp_271" [src/conv1.cpp:54]   --->   Operation 2173 'fmul' 'mul_1_13' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2174 [3/4] (6.43ns)   --->   "%tmp_331 = fadd i32 %tmp_329, i32 %mul_1_1_2" [src/conv1.cpp:54]   --->   Operation 2174 'fadd' 'tmp_331' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.45ns)   --->   Input mux for Operation 2175 '%mul_1_1_5 = fmul i32 %select_ln36_16, i32 %tmp_288'
ST_30 : Operation 2175 [3/3] (5.56ns)   --->   "%mul_1_1_5 = fmul i32 %select_ln36_16, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 2175 'fmul' 'mul_1_1_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2176 [1/4] (6.43ns)   --->   "%tmp_345 = fadd i32 %tmp_343, i32 %mul_1_2_1" [src/conv1.cpp:54]   --->   Operation 2176 'fadd' 'tmp_345' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.45ns)   --->   Input mux for Operation 2177 '%mul_1_2_4 = fmul i32 %select_ln36_24, i32 %tmp_304'
ST_30 : Operation 2177 [3/3] (5.56ns)   --->   "%mul_1_2_4 = fmul i32 %select_ln36_24, i32 %tmp_304" [src/conv1.cpp:54]   --->   Operation 2177 'fmul' 'mul_1_2_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2178 [3/4] (6.43ns)   --->   "%tmp_361 = fadd i32 %tmp_359, i32 %mul_1_3_1" [src/conv1.cpp:54]   --->   Operation 2178 'fadd' 'tmp_361' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2179 [2/4] (6.43ns)   --->   "%tmp_375 = fadd i32 %mul_1_4, i32 0" [src/conv1.cpp:54]   --->   Operation 2179 'fadd' 'tmp_375' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2180 [1/3] (7.01ns)   --->   "%mul_1_4_1 = fmul i32 %select_ln36_39, i32 %tmp_334" [src/conv1.cpp:54]   --->   Operation 2180 'fmul' 'mul_1_4_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2181 [2/3] (7.01ns)   --->   "%mul_1_5 = fmul i32 %select_ln36_47, i32 %tmp_350" [src/conv1.cpp:54]   --->   Operation 2181 'fmul' 'mul_1_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2182 [1/4] (6.43ns)   --->   "%tmp_439 = fadd i32 %tmp_438, i32 %mul_2_9" [src/conv1.cpp:54]   --->   Operation 2182 'fadd' 'tmp_439' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2183 [2/3] (7.01ns)   --->   "%mul_2_12 = fmul i32 %select_ln36_7, i32 %tmp_271" [src/conv1.cpp:54]   --->   Operation 2183 'fmul' 'mul_2_12' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2184 [3/4] (6.43ns)   --->   "%tmp_446 = fadd i32 %tmp_445, i32 %mul_2_1_2" [src/conv1.cpp:54]   --->   Operation 2184 'fadd' 'tmp_446' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.45ns)   --->   Input mux for Operation 2185 '%mul_2_1_4 = fmul i32 %select_ln36_15, i32 %tmp_288'
ST_30 : Operation 2185 [3/3] (5.56ns)   --->   "%mul_2_1_4 = fmul i32 %select_ln36_15, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 2185 'fmul' 'mul_2_1_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2186 [2/4] (6.43ns)   --->   "%tmp_452 = fadd i32 %tmp_451, i32 %mul_2_2_1" [src/conv1.cpp:54]   --->   Operation 2186 'fadd' 'tmp_452' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : [1/1] (1.45ns)   --->   Input mux for Operation 2187 '%mul_2_2_3 = fmul i32 %select_ln36_23, i32 %tmp_304'
ST_30 : Operation 2187 [3/3] (5.56ns)   --->   "%mul_2_2_3 = fmul i32 %select_ln36_23, i32 %tmp_304" [src/conv1.cpp:54]   --->   Operation 2187 'fmul' 'mul_2_2_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2188 [1/4] (6.43ns)   --->   "%tmp_458 = fadd i32 %mul_2_3, i32 0" [src/conv1.cpp:54]   --->   Operation 2188 'fadd' 'tmp_458' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 2189 [1/3] (7.01ns)   --->   "%mul_2_4 = fmul i32 %select_ln36_38, i32 %tmp_334" [src/conv1.cpp:54]   --->   Operation 2189 'fmul' 'mul_2_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.01>
ST_31 : Operation 2190 [1/1] (0.77ns)   --->   "%empty_554 = add i9 %empty, i9 50" [src/conv1.cpp:36]   --->   Operation 2190 'add' 'empty_554' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2191 [1/1] (0.00ns)   --->   "%p_cast61 = zext i9 %empty_554" [src/conv1.cpp:36]   --->   Operation 2191 'zext' 'p_cast61' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2192 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_51 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast61" [src/conv1.cpp:36]   --->   Operation 2192 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_51' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2193 [1/1] (0.77ns)   --->   "%empty_562 = add i9 %empty, i9 58" [src/conv1.cpp:36]   --->   Operation 2193 'add' 'empty_562' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2194 [1/1] (0.00ns)   --->   "%p_cast69 = zext i9 %empty_562" [src/conv1.cpp:36]   --->   Operation 2194 'zext' 'p_cast69' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2195 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_59 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast69" [src/conv1.cpp:36]   --->   Operation 2195 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2196 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_51 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast61" [src/conv1.cpp:36]   --->   Operation 2196 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_51' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2197 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_59 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast69" [src/conv1.cpp:36]   --->   Operation 2197 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_59' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2198 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_35" [src/conv1.cpp:36]   --->   Operation 2198 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_31 : Operation 2199 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_35" [src/conv1.cpp:36]   --->   Operation 2199 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_31 : Operation 2200 [1/1] (0.42ns)   --->   "%tmp_210 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_34, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_34, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2200 'mux' 'tmp_210' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2201 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_43" [src/conv1.cpp:36]   --->   Operation 2201 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_31 : Operation 2202 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_43" [src/conv1.cpp:36]   --->   Operation 2202 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_31 : Operation 2203 [1/1] (0.42ns)   --->   "%tmp_218 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_42, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_42, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2203 'mux' 'tmp_218' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2204 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_51" [src/conv1.cpp:36]   --->   Operation 2204 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_31 : Operation 2205 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_51" [src/conv1.cpp:36]   --->   Operation 2205 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_31 : Operation 2206 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_59" [src/conv1.cpp:36]   --->   Operation 2206 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_31 : Operation 2207 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_59" [src/conv1.cpp:36]   --->   Operation 2207 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_31 : Operation 2208 [1/1] (0.77ns)   --->   "%empty_643 = add i9 %empty_592, i9 50" [src/conv1.cpp:36]   --->   Operation 2208 'add' 'empty_643' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2209 [1/1] (0.00ns)   --->   "%p_cast141 = zext i9 %empty_643" [src/conv1.cpp:36]   --->   Operation 2209 'zext' 'p_cast141' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2210 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_131 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast141" [src/conv1.cpp:36]   --->   Operation 2210 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_131' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2211 [1/1] (0.77ns)   --->   "%empty_651 = add i9 %empty_592, i9 58" [src/conv1.cpp:36]   --->   Operation 2211 'add' 'empty_651' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2212 [1/1] (0.00ns)   --->   "%p_cast149 = zext i9 %empty_651" [src/conv1.cpp:36]   --->   Operation 2212 'zext' 'p_cast149' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2213 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_139 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast149" [src/conv1.cpp:36]   --->   Operation 2213 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_139' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2214 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_131 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast141" [src/conv1.cpp:36]   --->   Operation 2214 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_131' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2215 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_139 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast149" [src/conv1.cpp:36]   --->   Operation 2215 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_139' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_31 : Operation 2216 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_115" [src/conv1.cpp:36]   --->   Operation 2216 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_31 : Operation 2217 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_115" [src/conv1.cpp:36]   --->   Operation 2217 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_31 : Operation 2218 [1/1] (0.42ns)   --->   "%tmp_210_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_115, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_115, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2218 'mux' 'tmp_210_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2219 [1/1] (0.44ns)   --->   "%select_ln36_36 = select i1 %icmp_ln39, i32 %tmp_210_mid1, i32 %tmp_210" [src/conv1.cpp:36]   --->   Operation 2219 'select' 'select_ln36_36' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2220 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_123" [src/conv1.cpp:36]   --->   Operation 2220 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_31 : Operation 2221 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_123" [src/conv1.cpp:36]   --->   Operation 2221 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_31 : Operation 2222 [1/1] (0.42ns)   --->   "%tmp_218_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_123, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_123, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2222 'mux' 'tmp_218_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2223 [1/1] (0.44ns)   --->   "%select_ln36_44 = select i1 %icmp_ln39, i32 %tmp_218_mid1, i32 %tmp_218" [src/conv1.cpp:36]   --->   Operation 2223 'select' 'select_ln36_44' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 2224 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_131" [src/conv1.cpp:36]   --->   Operation 2224 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_31 : Operation 2225 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_131" [src/conv1.cpp:36]   --->   Operation 2225 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_31 : Operation 2226 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_139" [src/conv1.cpp:36]   --->   Operation 2226 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_31 : Operation 2227 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_139" [src/conv1.cpp:36]   --->   Operation 2227 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_31 : Operation 2228 [1/1] (0.79ns)   --->   "%add_ln54_24 = add i11 %mul_ln54_6, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 2228 'add' 'add_ln54_24' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2229 [1/1] (0.00ns)   --->   "%zext_ln54_19 = zext i11 %add_ln54_24" [src/conv1.cpp:54]   --->   Operation 2229 'zext' 'zext_ln54_19' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2230 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_39 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_19" [src/conv1.cpp:54]   --->   Operation 2230 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_39' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2231 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_48 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_19" [src/conv1.cpp:54]   --->   Operation 2231 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_48' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2232 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_57 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_19" [src/conv1.cpp:54]   --->   Operation 2232 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_57' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : [1/1] (1.53ns)   --->   Input mux for Operation 2233 '%tmp_125 = fadd i32 %tmp_124, i32 %mul_15'
ST_31 : Operation 2233 [4/4] (4.90ns)   --->   "%tmp_125 = fadd i32 %tmp_124, i32 %mul_15" [src/conv1.cpp:54]   --->   Operation 2233 'fadd' 'tmp_125' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2234 [2/3] (7.01ns)   --->   "%mul_19 = fmul i32 %select_ln36_9, i32 %tmp_271" [src/conv1.cpp:54]   --->   Operation 2234 'fmul' 'mul_19' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2235 [1/1] (0.00ns)   --->   "%zext_ln54_89 = zext i9 %urem_ln54_7" [src/conv1.cpp:54]   --->   Operation 2235 'zext' 'zext_ln54_89' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2236 [1/1] (0.79ns)   --->   "%add_ln54_81 = add i11 %mul_ln54, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 2236 'add' 'add_ln54_81' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2237 [1/1] (0.00ns)   --->   "%zext_ln54_90 = zext i11 %add_ln54_81" [src/conv1.cpp:54]   --->   Operation 2237 'zext' 'zext_ln54_90' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2238 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_243 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_90" [src/conv1.cpp:54]   --->   Operation 2238 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_243' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2239 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_252 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_90" [src/conv1.cpp:54]   --->   Operation 2239 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_252' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2240 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_261 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_90" [src/conv1.cpp:54]   --->   Operation 2240 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_261' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_31 : Operation 2241 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_270 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_243" [src/conv1.cpp:54]   --->   Operation 2241 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_270' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2242 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_271 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_252" [src/conv1.cpp:54]   --->   Operation 2242 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_271' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2243 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_272 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_261" [src/conv1.cpp:54]   --->   Operation 2243 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_272' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2244 [1/4] (6.43ns)   --->   "%tmp_133 = fadd i32 %tmp_132, i32 %mul_130_2" [src/conv1.cpp:54]   --->   Operation 2244 'fadd' 'tmp_133' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.45ns)   --->   Input mux for Operation 2245 '%mul_130_6 = fmul i32 %select_ln36_17, i32 %tmp_288'
ST_31 : Operation 2245 [3/3] (5.56ns)   --->   "%mul_130_6 = fmul i32 %select_ln36_17, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 2245 'fmul' 'mul_130_6' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2246 [3/4] (6.43ns)   --->   "%tmp_142 = fadd i32 %tmp_141, i32 %mul_252_2" [src/conv1.cpp:54]   --->   Operation 2246 'fadd' 'tmp_142' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2247 [2/4] (6.43ns)   --->   "%tmp_150 = fadd i32 %tmp_149, i32 %mul_3_1" [src/conv1.cpp:54]   --->   Operation 2247 'fadd' 'tmp_150' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2248 [1/4] (6.43ns)   --->   "%tmp_158 = fadd i32 %mul_4, i32 0" [src/conv1.cpp:54]   --->   Operation 2248 'fadd' 'tmp_158' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2249 [1/3] (7.01ns)   --->   "%mul_4_2 = fmul i32 %select_ln36_40, i32 %tmp_334" [src/conv1.cpp:54]   --->   Operation 2249 'fmul' 'mul_4_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.53ns)   --->   Input mux for Operation 2250 '%tmp_167 = fadd i32 %mul_5, i32 0'
ST_31 : Operation 2250 [4/4] (4.90ns)   --->   "%tmp_167 = fadd i32 %mul_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2250 'fadd' 'tmp_167' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2251 [1/3] (7.01ns)   --->   "%mul_5_1 = fmul i32 %select_ln36_48, i32 %tmp_350" [src/conv1.cpp:54]   --->   Operation 2251 'fmul' 'mul_5_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2252 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_387 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_68" [src/conv1.cpp:54]   --->   Operation 2252 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_387' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2253 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_388 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_77" [src/conv1.cpp:54]   --->   Operation 2253 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_388' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2254 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_389 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_86" [src/conv1.cpp:54]   --->   Operation 2254 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_389' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2255 [1/1] (0.47ns)   --->   "%tmp_352 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_387, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_388, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_389, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 2255 'mux' 'tmp_352' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2256 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_408 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_9" [src/conv1.cpp:54]   --->   Operation 2256 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_408' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2257 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_409 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_18" [src/conv1.cpp:54]   --->   Operation 2257 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_409' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2258 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_410 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_27" [src/conv1.cpp:54]   --->   Operation 2258 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_410' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2259 [1/1] (0.47ns)   --->   "%tmp_366 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_408, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_409, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_410, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 2259 'mux' 'tmp_366' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2260 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_411 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_39" [src/conv1.cpp:54]   --->   Operation 2260 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_411' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2261 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_412 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_48" [src/conv1.cpp:54]   --->   Operation 2261 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_412' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2262 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_413 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_57" [src/conv1.cpp:54]   --->   Operation 2262 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_413' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_31 : Operation 2263 [1/4] (6.43ns)   --->   "%tmp_313 = fadd i32 %tmp_311, i32 %mul_1_9" [src/conv1.cpp:54]   --->   Operation 2263 'fadd' 'tmp_313' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2264 [1/3] (7.01ns)   --->   "%mul_1_13 = fmul i32 %select_ln36_8, i32 %tmp_271" [src/conv1.cpp:54]   --->   Operation 2264 'fmul' 'mul_1_13' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2265 [2/4] (6.43ns)   --->   "%tmp_331 = fadd i32 %tmp_329, i32 %mul_1_1_2" [src/conv1.cpp:54]   --->   Operation 2265 'fadd' 'tmp_331' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2266 [2/3] (7.01ns)   --->   "%mul_1_1_5 = fmul i32 %select_ln36_16, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 2266 'fmul' 'mul_1_1_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.53ns)   --->   Input mux for Operation 2267 '%tmp_347 = fadd i32 %tmp_345, i32 %mul_1_2_2'
ST_31 : Operation 2267 [4/4] (4.90ns)   --->   "%tmp_347 = fadd i32 %tmp_345, i32 %mul_1_2_2" [src/conv1.cpp:54]   --->   Operation 2267 'fadd' 'tmp_347' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2268 [2/3] (7.01ns)   --->   "%mul_1_2_4 = fmul i32 %select_ln36_24, i32 %tmp_304" [src/conv1.cpp:54]   --->   Operation 2268 'fmul' 'mul_1_2_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2269 [2/4] (6.43ns)   --->   "%tmp_361 = fadd i32 %tmp_359, i32 %mul_1_3_1" [src/conv1.cpp:54]   --->   Operation 2269 'fadd' 'tmp_361' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.45ns)   --->   Input mux for Operation 2270 '%mul_1_3_3 = fmul i32 %select_ln36_32, i32 %tmp_320'
ST_31 : Operation 2270 [3/3] (5.56ns)   --->   "%mul_1_3_3 = fmul i32 %select_ln36_32, i32 %tmp_320" [src/conv1.cpp:54]   --->   Operation 2270 'fmul' 'mul_1_3_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2271 [1/4] (6.43ns)   --->   "%tmp_375 = fadd i32 %mul_1_4, i32 0" [src/conv1.cpp:54]   --->   Operation 2271 'fadd' 'tmp_375' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.45ns)   --->   Input mux for Operation 2272 '%mul_1_4_2 = fmul i32 %select_ln36_40, i32 %tmp_336'
ST_31 : Operation 2272 [3/3] (5.56ns)   --->   "%mul_1_4_2 = fmul i32 %select_ln36_40, i32 %tmp_336" [src/conv1.cpp:54]   --->   Operation 2272 'fmul' 'mul_1_4_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2273 [1/3] (7.01ns)   --->   "%mul_1_5 = fmul i32 %select_ln36_47, i32 %tmp_350" [src/conv1.cpp:54]   --->   Operation 2273 'fmul' 'mul_1_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.53ns)   --->   Input mux for Operation 2274 '%tmp_440 = fadd i32 %tmp_439, i32 %mul_2_10'
ST_31 : Operation 2274 [4/4] (4.90ns)   --->   "%tmp_440 = fadd i32 %tmp_439, i32 %mul_2_10" [src/conv1.cpp:54]   --->   Operation 2274 'fadd' 'tmp_440' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2275 [1/3] (7.01ns)   --->   "%mul_2_12 = fmul i32 %select_ln36_7, i32 %tmp_271" [src/conv1.cpp:54]   --->   Operation 2275 'fmul' 'mul_2_12' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2276 [2/4] (6.43ns)   --->   "%tmp_446 = fadd i32 %tmp_445, i32 %mul_2_1_2" [src/conv1.cpp:54]   --->   Operation 2276 'fadd' 'tmp_446' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2277 [2/3] (7.01ns)   --->   "%mul_2_1_4 = fmul i32 %select_ln36_15, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 2277 'fmul' 'mul_2_1_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2278 [1/4] (6.43ns)   --->   "%tmp_452 = fadd i32 %tmp_451, i32 %mul_2_2_1" [src/conv1.cpp:54]   --->   Operation 2278 'fadd' 'tmp_452' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 2279 [2/3] (7.01ns)   --->   "%mul_2_2_3 = fmul i32 %select_ln36_23, i32 %tmp_304" [src/conv1.cpp:54]   --->   Operation 2279 'fmul' 'mul_2_2_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.53ns)   --->   Input mux for Operation 2280 '%tmp_459 = fadd i32 %tmp_458, i32 %mul_2_3_1'
ST_31 : Operation 2280 [4/4] (4.90ns)   --->   "%tmp_459 = fadd i32 %tmp_458, i32 %mul_2_3_1" [src/conv1.cpp:54]   --->   Operation 2280 'fadd' 'tmp_459' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.45ns)   --->   Input mux for Operation 2281 '%mul_2_3_2 = fmul i32 %select_ln36_31, i32 %tmp_320'
ST_31 : Operation 2281 [3/3] (5.56ns)   --->   "%mul_2_3_2 = fmul i32 %select_ln36_31, i32 %tmp_320" [src/conv1.cpp:54]   --->   Operation 2281 'fmul' 'mul_2_3_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.53ns)   --->   Input mux for Operation 2282 '%tmp_465 = fadd i32 %mul_2_4, i32 0'
ST_31 : Operation 2282 [4/4] (4.90ns)   --->   "%tmp_465 = fadd i32 %mul_2_4, i32 0" [src/conv1.cpp:54]   --->   Operation 2282 'fadd' 'tmp_465' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_31 : [1/1] (1.45ns)   --->   Input mux for Operation 2283 '%mul_2_4_1 = fmul i32 %select_ln36_39, i32 %tmp_336'
ST_31 : Operation 2283 [3/3] (5.56ns)   --->   "%mul_2_4_1 = fmul i32 %select_ln36_39, i32 %tmp_336" [src/conv1.cpp:54]   --->   Operation 2283 'fmul' 'mul_2_4_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.01>
ST_32 : Operation 2284 [1/1] (0.77ns)   --->   "%empty_570 = add i9 %empty, i9 66" [src/conv1.cpp:36]   --->   Operation 2284 'add' 'empty_570' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2285 [1/1] (0.00ns)   --->   "%p_cast77 = zext i9 %empty_570" [src/conv1.cpp:36]   --->   Operation 2285 'zext' 'p_cast77' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2286 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_67 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast77" [src/conv1.cpp:36]   --->   Operation 2286 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_67' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2287 [1/1] (0.77ns)   --->   "%empty_577 = add i9 %empty, i9 74" [src/conv1.cpp:36]   --->   Operation 2287 'add' 'empty_577' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2288 [1/1] (0.00ns)   --->   "%p_cast84 = zext i9 %empty_577" [src/conv1.cpp:36]   --->   Operation 2288 'zext' 'p_cast84' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2289 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_74 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast84" [src/conv1.cpp:36]   --->   Operation 2289 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_74' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2290 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_67 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast77" [src/conv1.cpp:36]   --->   Operation 2290 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_67' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2291 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_74 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast84" [src/conv1.cpp:36]   --->   Operation 2291 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_74' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2292 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_51" [src/conv1.cpp:36]   --->   Operation 2292 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_32 : Operation 2293 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_51" [src/conv1.cpp:36]   --->   Operation 2293 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_32 : Operation 2294 [1/1] (0.42ns)   --->   "%tmp_226 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_50, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_50, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2294 'mux' 'tmp_226' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2295 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_59" [src/conv1.cpp:36]   --->   Operation 2295 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_32 : Operation 2296 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_59" [src/conv1.cpp:36]   --->   Operation 2296 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_32 : Operation 2297 [1/1] (0.42ns)   --->   "%tmp_234 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_58, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_58, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2297 'mux' 'tmp_234' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2298 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_67" [src/conv1.cpp:36]   --->   Operation 2298 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_32 : Operation 2299 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_67" [src/conv1.cpp:36]   --->   Operation 2299 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_32 : Operation 2300 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_74" [src/conv1.cpp:36]   --->   Operation 2300 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_32 : Operation 2301 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_74" [src/conv1.cpp:36]   --->   Operation 2301 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_32 : Operation 2302 [1/1] (0.77ns)   --->   "%empty_659 = add i9 %empty_592, i9 66" [src/conv1.cpp:36]   --->   Operation 2302 'add' 'empty_659' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2303 [1/1] (0.00ns)   --->   "%p_cast157 = zext i9 %empty_659" [src/conv1.cpp:36]   --->   Operation 2303 'zext' 'p_cast157' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2304 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_147 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast157" [src/conv1.cpp:36]   --->   Operation 2304 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_147' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2305 [1/1] (0.77ns)   --->   "%empty_667 = add i9 %empty_592, i9 74" [src/conv1.cpp:36]   --->   Operation 2305 'add' 'empty_667' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2306 [1/1] (0.00ns)   --->   "%p_cast165 = zext i9 %empty_667" [src/conv1.cpp:36]   --->   Operation 2306 'zext' 'p_cast165' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2307 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_155 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast165" [src/conv1.cpp:36]   --->   Operation 2307 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_155' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2308 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_147 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast157" [src/conv1.cpp:36]   --->   Operation 2308 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_147' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2309 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_155 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast165" [src/conv1.cpp:36]   --->   Operation 2309 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_155' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_32 : Operation 2310 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_131" [src/conv1.cpp:36]   --->   Operation 2310 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_32 : Operation 2311 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_131" [src/conv1.cpp:36]   --->   Operation 2311 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_32 : Operation 2312 [1/1] (0.42ns)   --->   "%tmp_226_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_131, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_131, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2312 'mux' 'tmp_226_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2313 [1/1] (0.44ns)   --->   "%select_ln36_52 = select i1 %icmp_ln39, i32 %tmp_226_mid1, i32 %tmp_226" [src/conv1.cpp:36]   --->   Operation 2313 'select' 'select_ln36_52' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2314 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_139" [src/conv1.cpp:36]   --->   Operation 2314 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_32 : Operation 2315 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_139" [src/conv1.cpp:36]   --->   Operation 2315 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_32 : Operation 2316 [1/1] (0.42ns)   --->   "%tmp_234_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_139, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_139, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2316 'mux' 'tmp_234_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2317 [1/1] (0.44ns)   --->   "%select_ln36_60 = select i1 %icmp_ln39, i32 %tmp_234_mid1, i32 %tmp_234" [src/conv1.cpp:36]   --->   Operation 2317 'select' 'select_ln36_60' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_32 : Operation 2318 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_147" [src/conv1.cpp:36]   --->   Operation 2318 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_32 : Operation 2319 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_147" [src/conv1.cpp:36]   --->   Operation 2319 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_32 : Operation 2320 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_155" [src/conv1.cpp:36]   --->   Operation 2320 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_32 : Operation 2321 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_155" [src/conv1.cpp:36]   --->   Operation 2321 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_32 : Operation 2322 [3/4] (6.43ns)   --->   "%tmp_125 = fadd i32 %tmp_124, i32 %mul_15" [src/conv1.cpp:54]   --->   Operation 2322 'fadd' 'tmp_125' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2323 [1/1] (0.79ns)   --->   "%add_ln54_65 = add i11 %mul_ln54_2, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 2323 'add' 'add_ln54_65' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2324 [1/1] (0.00ns)   --->   "%zext_ln54_70 = zext i11 %add_ln54_65" [src/conv1.cpp:54]   --->   Operation 2324 'zext' 'zext_ln54_70' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2325 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_185 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_70" [src/conv1.cpp:54]   --->   Operation 2325 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_185' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2326 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_194 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_70" [src/conv1.cpp:54]   --->   Operation 2326 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_194' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2327 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_203 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_70" [src/conv1.cpp:54]   --->   Operation 2327 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_203' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2328 [1/1] (0.79ns)   --->   "%add_ln54_73 = add i11 %mul_ln54_1, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 2328 'add' 'add_ln54_73' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2329 [1/1] (0.00ns)   --->   "%zext_ln54_80 = zext i11 %add_ln54_73" [src/conv1.cpp:54]   --->   Operation 2329 'zext' 'zext_ln54_80' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2330 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_214 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_80" [src/conv1.cpp:54]   --->   Operation 2330 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_214' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2331 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_223 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_80" [src/conv1.cpp:54]   --->   Operation 2331 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_223' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2332 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_232 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_80" [src/conv1.cpp:54]   --->   Operation 2332 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_232' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_32 : Operation 2333 [1/3] (7.01ns)   --->   "%mul_19 = fmul i32 %select_ln36_9, i32 %tmp_271" [src/conv1.cpp:54]   --->   Operation 2333 'fmul' 'mul_19' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2334 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_270 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_243" [src/conv1.cpp:54]   --->   Operation 2334 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_270' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2335 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_271 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_252" [src/conv1.cpp:54]   --->   Operation 2335 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_271' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2336 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_272 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_261" [src/conv1.cpp:54]   --->   Operation 2336 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_272' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2337 [1/1] (0.47ns)   --->   "%tmp_273 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_270, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_271, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_272, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 2337 'mux' 'tmp_273' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.53ns)   --->   Input mux for Operation 2338 '%tmp_134 = fadd i32 %tmp_133, i32 %mul_130_3'
ST_32 : Operation 2338 [4/4] (4.90ns)   --->   "%tmp_134 = fadd i32 %tmp_133, i32 %mul_130_3" [src/conv1.cpp:54]   --->   Operation 2338 'fadd' 'tmp_134' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2339 [2/3] (7.01ns)   --->   "%mul_130_6 = fmul i32 %select_ln36_17, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 2339 'fmul' 'mul_130_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2340 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_294 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_214" [src/conv1.cpp:54]   --->   Operation 2340 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_294' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2341 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_295 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_223" [src/conv1.cpp:54]   --->   Operation 2341 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_295' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2342 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_296 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_232" [src/conv1.cpp:54]   --->   Operation 2342 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_296' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2343 [2/4] (6.43ns)   --->   "%tmp_142 = fadd i32 %tmp_141, i32 %mul_252_2" [src/conv1.cpp:54]   --->   Operation 2343 'fadd' 'tmp_142' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.45ns)   --->   Input mux for Operation 2344 '%mul_252_5 = fmul i32 %select_ln36_25, i32 %tmp_304'
ST_32 : Operation 2344 [3/3] (5.56ns)   --->   "%mul_252_5 = fmul i32 %select_ln36_25, i32 %tmp_304" [src/conv1.cpp:54]   --->   Operation 2344 'fmul' 'mul_252_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2345 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_318 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_185" [src/conv1.cpp:54]   --->   Operation 2345 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_318' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2346 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_319 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_194" [src/conv1.cpp:54]   --->   Operation 2346 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_319' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2347 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_320 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_203" [src/conv1.cpp:54]   --->   Operation 2347 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_320' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2348 [1/4] (6.43ns)   --->   "%tmp_150 = fadd i32 %tmp_149, i32 %mul_3_1" [src/conv1.cpp:54]   --->   Operation 2348 'fadd' 'tmp_150' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.45ns)   --->   Input mux for Operation 2349 '%mul_3_4 = fmul i32 %select_ln36_33, i32 %tmp_320'
ST_32 : Operation 2349 [3/3] (5.56ns)   --->   "%mul_3_4 = fmul i32 %select_ln36_33, i32 %tmp_320" [src/conv1.cpp:54]   --->   Operation 2349 'fmul' 'mul_3_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.53ns)   --->   Input mux for Operation 2350 '%tmp_159 = fadd i32 %tmp_158, i32 %mul_4_1'
ST_32 : Operation 2350 [4/4] (4.90ns)   --->   "%tmp_159 = fadd i32 %tmp_158, i32 %mul_4_1" [src/conv1.cpp:54]   --->   Operation 2350 'fadd' 'tmp_159' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2351 [3/4] (6.43ns)   --->   "%tmp_167 = fadd i32 %mul_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2351 'fadd' 'tmp_167' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.45ns)   --->   Input mux for Operation 2352 '%mul_6 = fmul i32 %select_ln36_56, i32 %tmp_366'
ST_32 : Operation 2352 [3/3] (5.56ns)   --->   "%mul_6 = fmul i32 %select_ln36_56, i32 %tmp_366" [src/conv1.cpp:54]   --->   Operation 2352 'fmul' 'mul_6' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2353 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_411 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_39" [src/conv1.cpp:54]   --->   Operation 2353 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_411' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2354 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_412 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_48" [src/conv1.cpp:54]   --->   Operation 2354 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_412' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2355 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_413 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_57" [src/conv1.cpp:54]   --->   Operation 2355 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_413' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_32 : Operation 2356 [1/1] (0.47ns)   --->   "%tmp_368 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_411, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_412, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_413, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 2356 'mux' 'tmp_368' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.53ns)   --->   Input mux for Operation 2357 '%tmp_315 = fadd i32 %tmp_313, i32 %mul_1_10'
ST_32 : Operation 2357 [4/4] (4.90ns)   --->   "%tmp_315 = fadd i32 %tmp_313, i32 %mul_1_10" [src/conv1.cpp:54]   --->   Operation 2357 'fadd' 'tmp_315' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2358 [1/4] (6.43ns)   --->   "%tmp_331 = fadd i32 %tmp_329, i32 %mul_1_1_2" [src/conv1.cpp:54]   --->   Operation 2358 'fadd' 'tmp_331' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2359 [1/3] (7.01ns)   --->   "%mul_1_1_5 = fmul i32 %select_ln36_16, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 2359 'fmul' 'mul_1_1_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2360 [3/4] (6.43ns)   --->   "%tmp_347 = fadd i32 %tmp_345, i32 %mul_1_2_2" [src/conv1.cpp:54]   --->   Operation 2360 'fadd' 'tmp_347' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2361 [1/3] (7.01ns)   --->   "%mul_1_2_4 = fmul i32 %select_ln36_24, i32 %tmp_304" [src/conv1.cpp:54]   --->   Operation 2361 'fmul' 'mul_1_2_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2362 [1/4] (6.43ns)   --->   "%tmp_361 = fadd i32 %tmp_359, i32 %mul_1_3_1" [src/conv1.cpp:54]   --->   Operation 2362 'fadd' 'tmp_361' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2363 [2/3] (7.01ns)   --->   "%mul_1_3_3 = fmul i32 %select_ln36_32, i32 %tmp_320" [src/conv1.cpp:54]   --->   Operation 2363 'fmul' 'mul_1_3_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.53ns)   --->   Input mux for Operation 2364 '%tmp_377 = fadd i32 %tmp_375, i32 %mul_1_4_1'
ST_32 : Operation 2364 [4/4] (4.90ns)   --->   "%tmp_377 = fadd i32 %tmp_375, i32 %mul_1_4_1" [src/conv1.cpp:54]   --->   Operation 2364 'fadd' 'tmp_377' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2365 [2/3] (7.01ns)   --->   "%mul_1_4_2 = fmul i32 %select_ln36_40, i32 %tmp_336" [src/conv1.cpp:54]   --->   Operation 2365 'fmul' 'mul_1_4_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.53ns)   --->   Input mux for Operation 2366 '%tmp_391 = fadd i32 %mul_1_5, i32 0'
ST_32 : Operation 2366 [4/4] (4.90ns)   --->   "%tmp_391 = fadd i32 %mul_1_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2366 'fadd' 'tmp_391' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.45ns)   --->   Input mux for Operation 2367 '%mul_1_5_1 = fmul i32 %select_ln36_48, i32 %tmp_352'
ST_32 : Operation 2367 [3/3] (5.56ns)   --->   "%mul_1_5_1 = fmul i32 %select_ln36_48, i32 %tmp_352" [src/conv1.cpp:54]   --->   Operation 2367 'fmul' 'mul_1_5_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2368 [3/4] (6.43ns)   --->   "%tmp_440 = fadd i32 %tmp_439, i32 %mul_2_10" [src/conv1.cpp:54]   --->   Operation 2368 'fadd' 'tmp_440' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2369 [1/4] (6.43ns)   --->   "%tmp_446 = fadd i32 %tmp_445, i32 %mul_2_1_2" [src/conv1.cpp:54]   --->   Operation 2369 'fadd' 'tmp_446' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2370 [1/3] (7.01ns)   --->   "%mul_2_1_4 = fmul i32 %select_ln36_15, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 2370 'fmul' 'mul_2_1_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.53ns)   --->   Input mux for Operation 2371 '%tmp_453 = fadd i32 %tmp_452, i32 %mul_2_2_2'
ST_32 : Operation 2371 [4/4] (4.90ns)   --->   "%tmp_453 = fadd i32 %tmp_452, i32 %mul_2_2_2" [src/conv1.cpp:54]   --->   Operation 2371 'fadd' 'tmp_453' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2372 [1/3] (7.01ns)   --->   "%mul_2_2_3 = fmul i32 %select_ln36_23, i32 %tmp_304" [src/conv1.cpp:54]   --->   Operation 2372 'fmul' 'mul_2_2_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2373 [3/4] (6.43ns)   --->   "%tmp_459 = fadd i32 %tmp_458, i32 %mul_2_3_1" [src/conv1.cpp:54]   --->   Operation 2373 'fadd' 'tmp_459' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2374 [2/3] (7.01ns)   --->   "%mul_2_3_2 = fmul i32 %select_ln36_31, i32 %tmp_320" [src/conv1.cpp:54]   --->   Operation 2374 'fmul' 'mul_2_3_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2375 [3/4] (6.43ns)   --->   "%tmp_465 = fadd i32 %mul_2_4, i32 0" [src/conv1.cpp:54]   --->   Operation 2375 'fadd' 'tmp_465' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_32 : Operation 2376 [2/3] (7.01ns)   --->   "%mul_2_4_1 = fmul i32 %select_ln36_39, i32 %tmp_336" [src/conv1.cpp:54]   --->   Operation 2376 'fmul' 'mul_2_4_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_32 : [1/1] (1.45ns)   --->   Input mux for Operation 2377 '%mul_2_5 = fmul i32 %select_ln36_47, i32 %tmp_352'
ST_32 : Operation 2377 [3/3] (5.56ns)   --->   "%mul_2_5 = fmul i32 %select_ln36_47, i32 %tmp_352" [src/conv1.cpp:54]   --->   Operation 2377 'fmul' 'mul_2_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.01>
ST_33 : Operation 2378 [1/1] (0.77ns)   --->   "%empty_539 = add i9 %empty, i9 35" [src/conv1.cpp:36]   --->   Operation 2378 'add' 'empty_539' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2379 [1/1] (0.00ns)   --->   "%p_cast46 = zext i9 %empty_539" [src/conv1.cpp:36]   --->   Operation 2379 'zext' 'p_cast46' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2380 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_36 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast46" [src/conv1.cpp:36]   --->   Operation 2380 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_36' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2381 [1/1] (0.77ns)   --->   "%empty_547 = add i9 %empty, i9 43" [src/conv1.cpp:36]   --->   Operation 2381 'add' 'empty_547' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2382 [1/1] (0.00ns)   --->   "%p_cast54 = zext i9 %empty_547" [src/conv1.cpp:36]   --->   Operation 2382 'zext' 'p_cast54' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2383 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_44 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast54" [src/conv1.cpp:36]   --->   Operation 2383 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_44' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2384 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_36 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast46" [src/conv1.cpp:36]   --->   Operation 2384 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_36' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2385 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_44 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast54" [src/conv1.cpp:36]   --->   Operation 2385 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_44' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2386 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_36" [src/conv1.cpp:36]   --->   Operation 2386 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_33 : Operation 2387 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_36" [src/conv1.cpp:36]   --->   Operation 2387 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_33 : Operation 2388 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_44" [src/conv1.cpp:36]   --->   Operation 2388 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_33 : Operation 2389 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_44" [src/conv1.cpp:36]   --->   Operation 2389 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_33 : Operation 2390 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_67" [src/conv1.cpp:36]   --->   Operation 2390 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_33 : Operation 2391 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_67" [src/conv1.cpp:36]   --->   Operation 2391 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_33 : Operation 2392 [1/1] (0.42ns)   --->   "%tmp_242 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_66, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_66, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2392 'mux' 'tmp_242' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2393 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_74" [src/conv1.cpp:36]   --->   Operation 2393 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_33 : Operation 2394 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_74" [src/conv1.cpp:36]   --->   Operation 2394 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_33 : Operation 2395 [1/1] (0.42ns)   --->   "%tmp_250 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_74, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_74, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2395 'mux' 'tmp_250' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2396 [1/1] (0.77ns)   --->   "%empty_628 = add i9 %empty_592, i9 35" [src/conv1.cpp:36]   --->   Operation 2396 'add' 'empty_628' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2397 [1/1] (0.00ns)   --->   "%p_cast126 = zext i9 %empty_628" [src/conv1.cpp:36]   --->   Operation 2397 'zext' 'p_cast126' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2398 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_116 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast126" [src/conv1.cpp:36]   --->   Operation 2398 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_116' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2399 [1/1] (0.77ns)   --->   "%empty_636 = add i9 %empty_592, i9 43" [src/conv1.cpp:36]   --->   Operation 2399 'add' 'empty_636' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2400 [1/1] (0.00ns)   --->   "%p_cast134 = zext i9 %empty_636" [src/conv1.cpp:36]   --->   Operation 2400 'zext' 'p_cast134' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2401 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_124 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast134" [src/conv1.cpp:36]   --->   Operation 2401 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_124' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2402 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_116 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast126" [src/conv1.cpp:36]   --->   Operation 2402 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_116' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2403 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_124 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast134" [src/conv1.cpp:36]   --->   Operation 2403 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_124' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_33 : Operation 2404 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_116" [src/conv1.cpp:36]   --->   Operation 2404 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_33 : Operation 2405 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_116" [src/conv1.cpp:36]   --->   Operation 2405 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_33 : Operation 2406 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_124" [src/conv1.cpp:36]   --->   Operation 2406 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_33 : Operation 2407 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_124" [src/conv1.cpp:36]   --->   Operation 2407 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_33 : Operation 2408 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_147" [src/conv1.cpp:36]   --->   Operation 2408 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_33 : Operation 2409 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_147" [src/conv1.cpp:36]   --->   Operation 2409 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_33 : Operation 2410 [1/1] (0.42ns)   --->   "%tmp_242_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_147, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_147, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2410 'mux' 'tmp_242_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2411 [1/1] (0.44ns)   --->   "%select_ln36_68 = select i1 %icmp_ln39, i32 %tmp_242_mid1, i32 %tmp_242" [src/conv1.cpp:36]   --->   Operation 2411 'select' 'select_ln36_68' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2412 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_155" [src/conv1.cpp:36]   --->   Operation 2412 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_33 : Operation 2413 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_155" [src/conv1.cpp:36]   --->   Operation 2413 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_33 : Operation 2414 [1/1] (0.42ns)   --->   "%tmp_250_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_155, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_155, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2414 'mux' 'tmp_250_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2415 [1/1] (0.44ns)   --->   "%select_ln36_76 = select i1 %icmp_ln39, i32 %tmp_250_mid1, i32 %tmp_250" [src/conv1.cpp:36]   --->   Operation 2415 'select' 'select_ln36_76' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_33 : Operation 2416 [2/4] (6.43ns)   --->   "%tmp_125 = fadd i32 %tmp_124, i32 %mul_15" [src/conv1.cpp:54]   --->   Operation 2416 'fadd' 'tmp_125' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2417 [1/1] (0.79ns)   --->   "%add_ln54_49 = add i11 %mul_ln54_4, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 2417 'add' 'add_ln54_49' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2418 [1/1] (0.00ns)   --->   "%zext_ln54_50 = zext i11 %add_ln54_49" [src/conv1.cpp:54]   --->   Operation 2418 'zext' 'zext_ln54_50' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2419 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_127 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_50" [src/conv1.cpp:54]   --->   Operation 2419 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_127' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2420 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_136 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_50" [src/conv1.cpp:54]   --->   Operation 2420 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_136' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2421 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_145 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_50" [src/conv1.cpp:54]   --->   Operation 2421 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_145' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2422 [1/1] (0.79ns)   --->   "%add_ln54_57 = add i11 %mul_ln54_3, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 2422 'add' 'add_ln54_57' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2423 [1/1] (0.00ns)   --->   "%zext_ln54_60 = zext i11 %add_ln54_57" [src/conv1.cpp:54]   --->   Operation 2423 'zext' 'zext_ln54_60' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2424 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_156 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_60" [src/conv1.cpp:54]   --->   Operation 2424 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_156' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2425 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_165 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_60" [src/conv1.cpp:54]   --->   Operation 2425 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_165' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2426 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_174 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_60" [src/conv1.cpp:54]   --->   Operation 2426 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_174' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_33 : Operation 2427 [3/4] (6.43ns)   --->   "%tmp_134 = fadd i32 %tmp_133, i32 %mul_130_3" [src/conv1.cpp:54]   --->   Operation 2427 'fadd' 'tmp_134' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2428 [1/3] (7.01ns)   --->   "%mul_130_6 = fmul i32 %select_ln36_17, i32 %tmp_288" [src/conv1.cpp:54]   --->   Operation 2428 'fmul' 'mul_130_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2429 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_294 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_214" [src/conv1.cpp:54]   --->   Operation 2429 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_294' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2430 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_295 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_223" [src/conv1.cpp:54]   --->   Operation 2430 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_295' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2431 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_296 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_232" [src/conv1.cpp:54]   --->   Operation 2431 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_296' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2432 [1/1] (0.47ns)   --->   "%tmp_290 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_294, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_295, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_296, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 2432 'mux' 'tmp_290' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2433 [1/4] (6.43ns)   --->   "%tmp_142 = fadd i32 %tmp_141, i32 %mul_252_2" [src/conv1.cpp:54]   --->   Operation 2433 'fadd' 'tmp_142' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2434 [2/3] (7.01ns)   --->   "%mul_252_5 = fmul i32 %select_ln36_25, i32 %tmp_304" [src/conv1.cpp:54]   --->   Operation 2434 'fmul' 'mul_252_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2435 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_318 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_185" [src/conv1.cpp:54]   --->   Operation 2435 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_318' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2436 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_319 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_194" [src/conv1.cpp:54]   --->   Operation 2436 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_319' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2437 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_320 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_203" [src/conv1.cpp:54]   --->   Operation 2437 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_320' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2438 [1/1] (0.47ns)   --->   "%tmp_306 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_318, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_319, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_320, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 2438 'mux' 'tmp_306' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.53ns)   --->   Input mux for Operation 2439 '%tmp_151 = fadd i32 %tmp_150, i32 %mul_3_2'
ST_33 : Operation 2439 [4/4] (4.90ns)   --->   "%tmp_151 = fadd i32 %tmp_150, i32 %mul_3_2" [src/conv1.cpp:54]   --->   Operation 2439 'fadd' 'tmp_151' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2440 [2/3] (7.01ns)   --->   "%mul_3_4 = fmul i32 %select_ln36_33, i32 %tmp_320" [src/conv1.cpp:54]   --->   Operation 2440 'fmul' 'mul_3_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2441 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_342 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_156" [src/conv1.cpp:54]   --->   Operation 2441 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_342' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2442 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_343 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_165" [src/conv1.cpp:54]   --->   Operation 2442 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_343' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2443 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_344 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_174" [src/conv1.cpp:54]   --->   Operation 2443 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_344' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2444 [3/4] (6.43ns)   --->   "%tmp_159 = fadd i32 %tmp_158, i32 %mul_4_1" [src/conv1.cpp:54]   --->   Operation 2444 'fadd' 'tmp_159' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.45ns)   --->   Input mux for Operation 2445 '%mul_4_3 = fmul i32 %select_ln36_41, i32 %tmp_336'
ST_33 : Operation 2445 [3/3] (5.56ns)   --->   "%mul_4_3 = fmul i32 %select_ln36_41, i32 %tmp_336" [src/conv1.cpp:54]   --->   Operation 2445 'fmul' 'mul_4_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2446 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_366 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_127" [src/conv1.cpp:54]   --->   Operation 2446 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_366' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2447 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_367 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_136" [src/conv1.cpp:54]   --->   Operation 2447 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_367' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2448 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_368 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_145" [src/conv1.cpp:54]   --->   Operation 2448 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_368' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_33 : Operation 2449 [2/4] (6.43ns)   --->   "%tmp_167 = fadd i32 %mul_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2449 'fadd' 'tmp_167' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.45ns)   --->   Input mux for Operation 2450 '%mul_5_2 = fmul i32 %select_ln36_49, i32 %tmp_352'
ST_33 : Operation 2450 [3/3] (5.56ns)   --->   "%mul_5_2 = fmul i32 %select_ln36_49, i32 %tmp_352" [src/conv1.cpp:54]   --->   Operation 2450 'fmul' 'mul_5_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2451 [2/3] (7.01ns)   --->   "%mul_6 = fmul i32 %select_ln36_56, i32 %tmp_366" [src/conv1.cpp:54]   --->   Operation 2451 'fmul' 'mul_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.45ns)   --->   Input mux for Operation 2452 '%mul_6_1 = fmul i32 %select_ln36_57, i32 %tmp_368'
ST_33 : Operation 2452 [3/3] (5.56ns)   --->   "%mul_6_1 = fmul i32 %select_ln36_57, i32 %tmp_368" [src/conv1.cpp:54]   --->   Operation 2452 'fmul' 'mul_6_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2453 [3/4] (6.43ns)   --->   "%tmp_315 = fadd i32 %tmp_313, i32 %mul_1_10" [src/conv1.cpp:54]   --->   Operation 2453 'fadd' 'tmp_315' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.53ns)   --->   Input mux for Operation 2454 '%tmp_333 = fadd i32 %tmp_331, i32 %mul_1_1_3'
ST_33 : Operation 2454 [4/4] (4.90ns)   --->   "%tmp_333 = fadd i32 %tmp_331, i32 %mul_1_1_3" [src/conv1.cpp:54]   --->   Operation 2454 'fadd' 'tmp_333' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2455 [2/4] (6.43ns)   --->   "%tmp_347 = fadd i32 %tmp_345, i32 %mul_1_2_2" [src/conv1.cpp:54]   --->   Operation 2455 'fadd' 'tmp_347' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.53ns)   --->   Input mux for Operation 2456 '%tmp_363 = fadd i32 %tmp_361, i32 %mul_1_3_2'
ST_33 : Operation 2456 [4/4] (4.90ns)   --->   "%tmp_363 = fadd i32 %tmp_361, i32 %mul_1_3_2" [src/conv1.cpp:54]   --->   Operation 2456 'fadd' 'tmp_363' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2457 [1/3] (7.01ns)   --->   "%mul_1_3_3 = fmul i32 %select_ln36_32, i32 %tmp_320" [src/conv1.cpp:54]   --->   Operation 2457 'fmul' 'mul_1_3_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2458 [3/4] (6.43ns)   --->   "%tmp_377 = fadd i32 %tmp_375, i32 %mul_1_4_1" [src/conv1.cpp:54]   --->   Operation 2458 'fadd' 'tmp_377' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2459 [1/3] (7.01ns)   --->   "%mul_1_4_2 = fmul i32 %select_ln36_40, i32 %tmp_336" [src/conv1.cpp:54]   --->   Operation 2459 'fmul' 'mul_1_4_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2460 [3/4] (6.43ns)   --->   "%tmp_391 = fadd i32 %mul_1_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2460 'fadd' 'tmp_391' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2461 [2/3] (7.01ns)   --->   "%mul_1_5_1 = fmul i32 %select_ln36_48, i32 %tmp_352" [src/conv1.cpp:54]   --->   Operation 2461 'fmul' 'mul_1_5_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.45ns)   --->   Input mux for Operation 2462 '%mul_1_6 = fmul i32 %select_ln36_56, i32 %tmp_368'
ST_33 : Operation 2462 [3/3] (5.56ns)   --->   "%mul_1_6 = fmul i32 %select_ln36_56, i32 %tmp_368" [src/conv1.cpp:54]   --->   Operation 2462 'fmul' 'mul_1_6' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2463 [2/4] (6.43ns)   --->   "%tmp_440 = fadd i32 %tmp_439, i32 %mul_2_10" [src/conv1.cpp:54]   --->   Operation 2463 'fadd' 'tmp_440' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.45ns)   --->   Input mux for Operation 2464 '%mul_2_13 = fmul i32 %select_ln36_8, i32 %tmp_273'
ST_33 : Operation 2464 [3/3] (5.56ns)   --->   "%mul_2_13 = fmul i32 %select_ln36_8, i32 %tmp_273" [src/conv1.cpp:54]   --->   Operation 2464 'fmul' 'mul_2_13' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : [1/1] (1.53ns)   --->   Input mux for Operation 2465 '%tmp_447 = fadd i32 %tmp_446, i32 %mul_2_1_3'
ST_33 : Operation 2465 [4/4] (4.90ns)   --->   "%tmp_447 = fadd i32 %tmp_446, i32 %mul_2_1_3" [src/conv1.cpp:54]   --->   Operation 2465 'fadd' 'tmp_447' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2466 [3/4] (6.43ns)   --->   "%tmp_453 = fadd i32 %tmp_452, i32 %mul_2_2_2" [src/conv1.cpp:54]   --->   Operation 2466 'fadd' 'tmp_453' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2467 [2/4] (6.43ns)   --->   "%tmp_459 = fadd i32 %tmp_458, i32 %mul_2_3_1" [src/conv1.cpp:54]   --->   Operation 2467 'fadd' 'tmp_459' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2468 [1/3] (7.01ns)   --->   "%mul_2_3_2 = fmul i32 %select_ln36_31, i32 %tmp_320" [src/conv1.cpp:54]   --->   Operation 2468 'fmul' 'mul_2_3_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2469 [2/4] (6.43ns)   --->   "%tmp_465 = fadd i32 %mul_2_4, i32 0" [src/conv1.cpp:54]   --->   Operation 2469 'fadd' 'tmp_465' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2470 [1/3] (7.01ns)   --->   "%mul_2_4_1 = fmul i32 %select_ln36_39, i32 %tmp_336" [src/conv1.cpp:54]   --->   Operation 2470 'fmul' 'mul_2_4_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_33 : Operation 2471 [2/3] (7.01ns)   --->   "%mul_2_5 = fmul i32 %select_ln36_47, i32 %tmp_352" [src/conv1.cpp:54]   --->   Operation 2471 'fmul' 'mul_2_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.01>
ST_34 : Operation 2472 [1/1] (0.77ns)   --->   "%empty_555 = add i9 %empty, i9 51" [src/conv1.cpp:36]   --->   Operation 2472 'add' 'empty_555' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2473 [1/1] (0.00ns)   --->   "%p_cast62 = zext i9 %empty_555" [src/conv1.cpp:36]   --->   Operation 2473 'zext' 'p_cast62' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2474 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_52 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast62" [src/conv1.cpp:36]   --->   Operation 2474 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_52' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2475 [1/1] (0.77ns)   --->   "%empty_563 = add i9 %empty, i9 59" [src/conv1.cpp:36]   --->   Operation 2475 'add' 'empty_563' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2476 [1/1] (0.00ns)   --->   "%p_cast70 = zext i9 %empty_563" [src/conv1.cpp:36]   --->   Operation 2476 'zext' 'p_cast70' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2477 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_60 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast70" [src/conv1.cpp:36]   --->   Operation 2477 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_60' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2478 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_52 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast62" [src/conv1.cpp:36]   --->   Operation 2478 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_52' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2479 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_60 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast70" [src/conv1.cpp:36]   --->   Operation 2479 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_60' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2480 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_36" [src/conv1.cpp:36]   --->   Operation 2480 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_34 : Operation 2481 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_36" [src/conv1.cpp:36]   --->   Operation 2481 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_34 : Operation 2482 [1/1] (0.42ns)   --->   "%tmp_211 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_35, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_35, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2482 'mux' 'tmp_211' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2483 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_44" [src/conv1.cpp:36]   --->   Operation 2483 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_34 : Operation 2484 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_44" [src/conv1.cpp:36]   --->   Operation 2484 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_34 : Operation 2485 [1/1] (0.42ns)   --->   "%tmp_219 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_43, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_43, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2485 'mux' 'tmp_219' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2486 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_52" [src/conv1.cpp:36]   --->   Operation 2486 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_34 : Operation 2487 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_52" [src/conv1.cpp:36]   --->   Operation 2487 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_34 : Operation 2488 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_60" [src/conv1.cpp:36]   --->   Operation 2488 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_34 : Operation 2489 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_60" [src/conv1.cpp:36]   --->   Operation 2489 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_34 : Operation 2490 [1/1] (0.77ns)   --->   "%empty_644 = add i9 %empty_592, i9 51" [src/conv1.cpp:36]   --->   Operation 2490 'add' 'empty_644' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2491 [1/1] (0.00ns)   --->   "%p_cast142 = zext i9 %empty_644" [src/conv1.cpp:36]   --->   Operation 2491 'zext' 'p_cast142' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2492 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_132 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast142" [src/conv1.cpp:36]   --->   Operation 2492 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_132' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2493 [1/1] (0.77ns)   --->   "%empty_652 = add i9 %empty_592, i9 59" [src/conv1.cpp:36]   --->   Operation 2493 'add' 'empty_652' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2494 [1/1] (0.00ns)   --->   "%p_cast150 = zext i9 %empty_652" [src/conv1.cpp:36]   --->   Operation 2494 'zext' 'p_cast150' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2495 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_140 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast150" [src/conv1.cpp:36]   --->   Operation 2495 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_140' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2496 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_132 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast142" [src/conv1.cpp:36]   --->   Operation 2496 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_132' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2497 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_140 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast150" [src/conv1.cpp:36]   --->   Operation 2497 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_140' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_34 : Operation 2498 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_116" [src/conv1.cpp:36]   --->   Operation 2498 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_34 : Operation 2499 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_116" [src/conv1.cpp:36]   --->   Operation 2499 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_34 : Operation 2500 [1/1] (0.42ns)   --->   "%tmp_211_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_116, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_116, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2500 'mux' 'tmp_211_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2501 [1/1] (0.44ns)   --->   "%select_ln36_37 = select i1 %icmp_ln39, i32 %tmp_211_mid1, i32 %tmp_211" [src/conv1.cpp:36]   --->   Operation 2501 'select' 'select_ln36_37' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2502 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_124" [src/conv1.cpp:36]   --->   Operation 2502 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_34 : Operation 2503 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_124" [src/conv1.cpp:36]   --->   Operation 2503 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_34 : Operation 2504 [1/1] (0.42ns)   --->   "%tmp_219_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_124, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_124, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2504 'mux' 'tmp_219_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2505 [1/1] (0.44ns)   --->   "%select_ln36_45 = select i1 %icmp_ln39, i32 %tmp_219_mid1, i32 %tmp_219" [src/conv1.cpp:36]   --->   Operation 2505 'select' 'select_ln36_45' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 2506 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_132" [src/conv1.cpp:36]   --->   Operation 2506 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_34 : Operation 2507 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_132" [src/conv1.cpp:36]   --->   Operation 2507 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_34 : Operation 2508 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_140" [src/conv1.cpp:36]   --->   Operation 2508 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_34 : Operation 2509 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_140" [src/conv1.cpp:36]   --->   Operation 2509 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_34 : Operation 2510 [1/1] (0.79ns)   --->   "%add_ln54_33 = add i11 %mul_ln54_6, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 2510 'add' 'add_ln54_33' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2511 [1/1] (0.00ns)   --->   "%zext_ln54_30 = zext i11 %add_ln54_33" [src/conv1.cpp:54]   --->   Operation 2511 'zext' 'zext_ln54_30' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2512 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_69 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_30" [src/conv1.cpp:54]   --->   Operation 2512 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_69' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2513 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_78 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_30" [src/conv1.cpp:54]   --->   Operation 2513 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_78' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2514 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_87 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_30" [src/conv1.cpp:54]   --->   Operation 2514 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_87' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2515 [1/1] (0.79ns)   --->   "%add_ln54_41 = add i11 %mul_ln54_5, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 2515 'add' 'add_ln54_41' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2516 [1/1] (0.00ns)   --->   "%zext_ln54_40 = zext i11 %add_ln54_41" [src/conv1.cpp:54]   --->   Operation 2516 'zext' 'zext_ln54_40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2517 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_98 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_40" [src/conv1.cpp:54]   --->   Operation 2517 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_98' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2518 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_107 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_40" [src/conv1.cpp:54]   --->   Operation 2518 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_107' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2519 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_116 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_40" [src/conv1.cpp:54]   --->   Operation 2519 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_116' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_34 : Operation 2520 [1/4] (6.43ns)   --->   "%tmp_125 = fadd i32 %tmp_124, i32 %mul_15" [src/conv1.cpp:54]   --->   Operation 2520 'fadd' 'tmp_125' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2521 [2/4] (6.43ns)   --->   "%tmp_134 = fadd i32 %tmp_133, i32 %mul_130_3" [src/conv1.cpp:54]   --->   Operation 2521 'fadd' 'tmp_134' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.53ns)   --->   Input mux for Operation 2522 '%tmp_143 = fadd i32 %tmp_142, i32 %mul_252_3'
ST_34 : Operation 2522 [4/4] (4.90ns)   --->   "%tmp_143 = fadd i32 %tmp_142, i32 %mul_252_3" [src/conv1.cpp:54]   --->   Operation 2522 'fadd' 'tmp_143' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2523 [1/3] (7.01ns)   --->   "%mul_252_5 = fmul i32 %select_ln36_25, i32 %tmp_304" [src/conv1.cpp:54]   --->   Operation 2523 'fmul' 'mul_252_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2524 [3/4] (6.43ns)   --->   "%tmp_151 = fadd i32 %tmp_150, i32 %mul_3_2" [src/conv1.cpp:54]   --->   Operation 2524 'fadd' 'tmp_151' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2525 [1/3] (7.01ns)   --->   "%mul_3_4 = fmul i32 %select_ln36_33, i32 %tmp_320" [src/conv1.cpp:54]   --->   Operation 2525 'fmul' 'mul_3_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2526 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_342 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_156" [src/conv1.cpp:54]   --->   Operation 2526 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_342' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2527 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_343 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_165" [src/conv1.cpp:54]   --->   Operation 2527 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_343' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2528 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_344 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_174" [src/conv1.cpp:54]   --->   Operation 2528 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_344' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2529 [1/1] (0.47ns)   --->   "%tmp_322 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_342, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_343, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_344, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 2529 'mux' 'tmp_322' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2530 [2/4] (6.43ns)   --->   "%tmp_159 = fadd i32 %tmp_158, i32 %mul_4_1" [src/conv1.cpp:54]   --->   Operation 2530 'fadd' 'tmp_159' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2531 [2/3] (7.01ns)   --->   "%mul_4_3 = fmul i32 %select_ln36_41, i32 %tmp_336" [src/conv1.cpp:54]   --->   Operation 2531 'fmul' 'mul_4_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2532 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_366 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_127" [src/conv1.cpp:54]   --->   Operation 2532 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_366' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2533 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_367 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_136" [src/conv1.cpp:54]   --->   Operation 2533 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_367' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2534 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_368 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_145" [src/conv1.cpp:54]   --->   Operation 2534 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_368' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2535 [1/1] (0.47ns)   --->   "%tmp_338 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_366, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_367, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_368, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 2535 'mux' 'tmp_338' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2536 [1/4] (6.43ns)   --->   "%tmp_167 = fadd i32 %mul_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2536 'fadd' 'tmp_167' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2537 [2/3] (7.01ns)   --->   "%mul_5_2 = fmul i32 %select_ln36_49, i32 %tmp_352" [src/conv1.cpp:54]   --->   Operation 2537 'fmul' 'mul_5_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2538 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_390 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_98" [src/conv1.cpp:54]   --->   Operation 2538 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_390' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2539 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_391 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_107" [src/conv1.cpp:54]   --->   Operation 2539 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_391' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2540 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_392 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_116" [src/conv1.cpp:54]   --->   Operation 2540 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_392' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2541 [1/3] (7.01ns)   --->   "%mul_6 = fmul i32 %select_ln36_56, i32 %tmp_366" [src/conv1.cpp:54]   --->   Operation 2541 'fmul' 'mul_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2542 [2/3] (7.01ns)   --->   "%mul_6_1 = fmul i32 %select_ln36_57, i32 %tmp_368" [src/conv1.cpp:54]   --->   Operation 2542 'fmul' 'mul_6_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2543 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_414 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_69" [src/conv1.cpp:54]   --->   Operation 2543 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_414' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2544 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_415 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_78" [src/conv1.cpp:54]   --->   Operation 2544 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_415' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2545 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_416 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_87" [src/conv1.cpp:54]   --->   Operation 2545 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_416' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_34 : Operation 2546 [2/4] (6.43ns)   --->   "%tmp_315 = fadd i32 %tmp_313, i32 %mul_1_10" [src/conv1.cpp:54]   --->   Operation 2546 'fadd' 'tmp_315' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.45ns)   --->   Input mux for Operation 2547 '%mul_1_14 = fmul i32 %select_ln36_9, i32 %tmp_273'
ST_34 : Operation 2547 [3/3] (5.56ns)   --->   "%mul_1_14 = fmul i32 %select_ln36_9, i32 %tmp_273" [src/conv1.cpp:54]   --->   Operation 2547 'fmul' 'mul_1_14' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2548 [3/4] (6.43ns)   --->   "%tmp_333 = fadd i32 %tmp_331, i32 %mul_1_1_3" [src/conv1.cpp:54]   --->   Operation 2548 'fadd' 'tmp_333' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.45ns)   --->   Input mux for Operation 2549 '%mul_1_1_6 = fmul i32 %select_ln36_17, i32 %tmp_290'
ST_34 : Operation 2549 [3/3] (5.56ns)   --->   "%mul_1_1_6 = fmul i32 %select_ln36_17, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 2549 'fmul' 'mul_1_1_6' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2550 [1/4] (6.43ns)   --->   "%tmp_347 = fadd i32 %tmp_345, i32 %mul_1_2_2" [src/conv1.cpp:54]   --->   Operation 2550 'fadd' 'tmp_347' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.45ns)   --->   Input mux for Operation 2551 '%mul_1_2_5 = fmul i32 %select_ln36_25, i32 %tmp_306'
ST_34 : Operation 2551 [3/3] (5.56ns)   --->   "%mul_1_2_5 = fmul i32 %select_ln36_25, i32 %tmp_306" [src/conv1.cpp:54]   --->   Operation 2551 'fmul' 'mul_1_2_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2552 [3/4] (6.43ns)   --->   "%tmp_363 = fadd i32 %tmp_361, i32 %mul_1_3_2" [src/conv1.cpp:54]   --->   Operation 2552 'fadd' 'tmp_363' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2553 [2/4] (6.43ns)   --->   "%tmp_377 = fadd i32 %tmp_375, i32 %mul_1_4_1" [src/conv1.cpp:54]   --->   Operation 2553 'fadd' 'tmp_377' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2554 [2/4] (6.43ns)   --->   "%tmp_391 = fadd i32 %mul_1_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2554 'fadd' 'tmp_391' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2555 [1/3] (7.01ns)   --->   "%mul_1_5_1 = fmul i32 %select_ln36_48, i32 %tmp_352" [src/conv1.cpp:54]   --->   Operation 2555 'fmul' 'mul_1_5_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2556 [2/3] (7.01ns)   --->   "%mul_1_6 = fmul i32 %select_ln36_56, i32 %tmp_368" [src/conv1.cpp:54]   --->   Operation 2556 'fmul' 'mul_1_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2557 [1/4] (6.43ns)   --->   "%tmp_440 = fadd i32 %tmp_439, i32 %mul_2_10" [src/conv1.cpp:54]   --->   Operation 2557 'fadd' 'tmp_440' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2558 [2/3] (7.01ns)   --->   "%mul_2_13 = fmul i32 %select_ln36_8, i32 %tmp_273" [src/conv1.cpp:54]   --->   Operation 2558 'fmul' 'mul_2_13' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2559 [3/4] (6.43ns)   --->   "%tmp_447 = fadd i32 %tmp_446, i32 %mul_2_1_3" [src/conv1.cpp:54]   --->   Operation 2559 'fadd' 'tmp_447' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.45ns)   --->   Input mux for Operation 2560 '%mul_2_1_5 = fmul i32 %select_ln36_16, i32 %tmp_290'
ST_34 : Operation 2560 [3/3] (5.56ns)   --->   "%mul_2_1_5 = fmul i32 %select_ln36_16, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 2560 'fmul' 'mul_2_1_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2561 [2/4] (6.43ns)   --->   "%tmp_453 = fadd i32 %tmp_452, i32 %mul_2_2_2" [src/conv1.cpp:54]   --->   Operation 2561 'fadd' 'tmp_453' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : [1/1] (1.45ns)   --->   Input mux for Operation 2562 '%mul_2_2_4 = fmul i32 %select_ln36_24, i32 %tmp_306'
ST_34 : Operation 2562 [3/3] (5.56ns)   --->   "%mul_2_2_4 = fmul i32 %select_ln36_24, i32 %tmp_306" [src/conv1.cpp:54]   --->   Operation 2562 'fmul' 'mul_2_2_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2563 [1/4] (6.43ns)   --->   "%tmp_459 = fadd i32 %tmp_458, i32 %mul_2_3_1" [src/conv1.cpp:54]   --->   Operation 2563 'fadd' 'tmp_459' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2564 [1/4] (6.43ns)   --->   "%tmp_465 = fadd i32 %mul_2_4, i32 0" [src/conv1.cpp:54]   --->   Operation 2564 'fadd' 'tmp_465' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 2565 [1/3] (7.01ns)   --->   "%mul_2_5 = fmul i32 %select_ln36_47, i32 %tmp_352" [src/conv1.cpp:54]   --->   Operation 2565 'fmul' 'mul_2_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.01>
ST_35 : Operation 2566 [1/1] (0.77ns)   --->   "%empty_571 = add i9 %empty, i9 67" [src/conv1.cpp:36]   --->   Operation 2566 'add' 'empty_571' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2567 [1/1] (0.00ns)   --->   "%p_cast78 = zext i9 %empty_571" [src/conv1.cpp:36]   --->   Operation 2567 'zext' 'p_cast78' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2568 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_68 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast78" [src/conv1.cpp:36]   --->   Operation 2568 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_68' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2569 [1/1] (0.77ns)   --->   "%empty_578 = add i9 %empty, i9 75" [src/conv1.cpp:36]   --->   Operation 2569 'add' 'empty_578' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2570 [1/1] (0.00ns)   --->   "%p_cast85 = zext i9 %empty_578" [src/conv1.cpp:36]   --->   Operation 2570 'zext' 'p_cast85' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2571 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_75 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast85" [src/conv1.cpp:36]   --->   Operation 2571 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_75' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2572 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_68 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast78" [src/conv1.cpp:36]   --->   Operation 2572 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_68' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2573 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_75 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast85" [src/conv1.cpp:36]   --->   Operation 2573 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_75' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2574 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_52" [src/conv1.cpp:36]   --->   Operation 2574 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_35 : Operation 2575 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_52" [src/conv1.cpp:36]   --->   Operation 2575 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_35 : Operation 2576 [1/1] (0.42ns)   --->   "%tmp_227 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_51, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_51, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2576 'mux' 'tmp_227' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2577 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_60" [src/conv1.cpp:36]   --->   Operation 2577 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_35 : Operation 2578 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_60" [src/conv1.cpp:36]   --->   Operation 2578 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_35 : Operation 2579 [1/1] (0.42ns)   --->   "%tmp_235 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_59, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_59, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2579 'mux' 'tmp_235' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2580 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_68" [src/conv1.cpp:36]   --->   Operation 2580 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_35 : Operation 2581 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_68" [src/conv1.cpp:36]   --->   Operation 2581 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_35 : Operation 2582 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_75" [src/conv1.cpp:36]   --->   Operation 2582 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_35 : Operation 2583 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_75" [src/conv1.cpp:36]   --->   Operation 2583 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_35 : Operation 2584 [1/1] (0.77ns)   --->   "%empty_660 = add i9 %empty_592, i9 67" [src/conv1.cpp:36]   --->   Operation 2584 'add' 'empty_660' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2585 [1/1] (0.00ns)   --->   "%p_cast158 = zext i9 %empty_660" [src/conv1.cpp:36]   --->   Operation 2585 'zext' 'p_cast158' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2586 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_148 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast158" [src/conv1.cpp:36]   --->   Operation 2586 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_148' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2587 [1/1] (0.77ns)   --->   "%empty_668 = add i9 %empty_592, i9 75" [src/conv1.cpp:36]   --->   Operation 2587 'add' 'empty_668' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2588 [1/1] (0.00ns)   --->   "%p_cast166 = zext i9 %empty_668" [src/conv1.cpp:36]   --->   Operation 2588 'zext' 'p_cast166' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2589 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_156 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast166" [src/conv1.cpp:36]   --->   Operation 2589 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_156' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2590 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_148 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast158" [src/conv1.cpp:36]   --->   Operation 2590 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_148' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2591 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_156 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast166" [src/conv1.cpp:36]   --->   Operation 2591 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_156' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_35 : Operation 2592 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_132" [src/conv1.cpp:36]   --->   Operation 2592 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_35 : Operation 2593 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_132" [src/conv1.cpp:36]   --->   Operation 2593 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_35 : Operation 2594 [1/1] (0.42ns)   --->   "%tmp_227_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_132, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_132, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2594 'mux' 'tmp_227_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2595 [1/1] (0.44ns)   --->   "%select_ln36_53 = select i1 %icmp_ln39, i32 %tmp_227_mid1, i32 %tmp_227" [src/conv1.cpp:36]   --->   Operation 2595 'select' 'select_ln36_53' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2596 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_140" [src/conv1.cpp:36]   --->   Operation 2596 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_35 : Operation 2597 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_140" [src/conv1.cpp:36]   --->   Operation 2597 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_35 : Operation 2598 [1/1] (0.42ns)   --->   "%tmp_235_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_140, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_140, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2598 'mux' 'tmp_235_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2599 [1/1] (0.44ns)   --->   "%select_ln36_61 = select i1 %icmp_ln39, i32 %tmp_235_mid1, i32 %tmp_235" [src/conv1.cpp:36]   --->   Operation 2599 'select' 'select_ln36_61' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_35 : Operation 2600 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_148" [src/conv1.cpp:36]   --->   Operation 2600 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_35 : Operation 2601 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_148" [src/conv1.cpp:36]   --->   Operation 2601 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_35 : Operation 2602 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_156" [src/conv1.cpp:36]   --->   Operation 2602 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_35 : Operation 2603 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_156" [src/conv1.cpp:36]   --->   Operation 2603 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_35 : Operation 2604 [1/1] (0.79ns)   --->   "%add_ln54_16 = add i11 %mul_ln54_7, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 2604 'add' 'add_ln54_16' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2605 [1/1] (0.00ns)   --->   "%zext_ln54_10 = zext i11 %add_ln54_16" [src/conv1.cpp:54]   --->   Operation 2605 'zext' 'zext_ln54_10' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2606 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_10 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_10" [src/conv1.cpp:54]   --->   Operation 2606 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_10' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2607 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_19 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_10" [src/conv1.cpp:54]   --->   Operation 2607 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_19' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2608 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_28 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_10" [src/conv1.cpp:54]   --->   Operation 2608 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_28' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2609 [1/1] (0.79ns)   --->   "%add_ln54_25 = add i11 %mul_ln54_7, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 2609 'add' 'add_ln54_25' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2610 [1/1] (0.00ns)   --->   "%zext_ln54_20 = zext i11 %add_ln54_25" [src/conv1.cpp:54]   --->   Operation 2610 'zext' 'zext_ln54_20' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2611 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_40 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_20" [src/conv1.cpp:54]   --->   Operation 2611 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_40' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2612 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_49 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_20" [src/conv1.cpp:54]   --->   Operation 2612 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_49' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : Operation 2613 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_58 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_20" [src/conv1.cpp:54]   --->   Operation 2613 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_58' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_35 : [1/1] (1.53ns)   --->   Input mux for Operation 2614 '%tmp_126 = fadd i32 %tmp_125, i32 %mul_16'
ST_35 : Operation 2614 [4/4] (4.90ns)   --->   "%tmp_126 = fadd i32 %tmp_125, i32 %mul_16" [src/conv1.cpp:54]   --->   Operation 2614 'fadd' 'tmp_126' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.45ns)   --->   Input mux for Operation 2615 '%mul_20 = fmul i32 %select_ln36_10, i32 %tmp_273'
ST_35 : Operation 2615 [3/3] (5.56ns)   --->   "%mul_20 = fmul i32 %select_ln36_10, i32 %tmp_273" [src/conv1.cpp:54]   --->   Operation 2615 'fmul' 'mul_20' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2616 [1/4] (6.43ns)   --->   "%tmp_134 = fadd i32 %tmp_133, i32 %mul_130_3" [src/conv1.cpp:54]   --->   Operation 2616 'fadd' 'tmp_134' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2617 [3/4] (6.43ns)   --->   "%tmp_143 = fadd i32 %tmp_142, i32 %mul_252_3" [src/conv1.cpp:54]   --->   Operation 2617 'fadd' 'tmp_143' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2618 [2/4] (6.43ns)   --->   "%tmp_151 = fadd i32 %tmp_150, i32 %mul_3_2" [src/conv1.cpp:54]   --->   Operation 2618 'fadd' 'tmp_151' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2619 [1/4] (6.43ns)   --->   "%tmp_159 = fadd i32 %tmp_158, i32 %mul_4_1" [src/conv1.cpp:54]   --->   Operation 2619 'fadd' 'tmp_159' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2620 [1/3] (7.01ns)   --->   "%mul_4_3 = fmul i32 %select_ln36_41, i32 %tmp_336" [src/conv1.cpp:54]   --->   Operation 2620 'fmul' 'mul_4_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2621 [1/3] (7.01ns)   --->   "%mul_5_2 = fmul i32 %select_ln36_49, i32 %tmp_352" [src/conv1.cpp:54]   --->   Operation 2621 'fmul' 'mul_5_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2622 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_390 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_98" [src/conv1.cpp:54]   --->   Operation 2622 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_390' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2623 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_391 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_107" [src/conv1.cpp:54]   --->   Operation 2623 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_391' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2624 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_392 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_116" [src/conv1.cpp:54]   --->   Operation 2624 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_392' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2625 [1/1] (0.47ns)   --->   "%tmp_354 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_390, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_391, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_392, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 2625 'mux' 'tmp_354' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2626 [1/3] (7.01ns)   --->   "%mul_6_1 = fmul i32 %select_ln36_57, i32 %tmp_368" [src/conv1.cpp:54]   --->   Operation 2626 'fmul' 'mul_6_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2627 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_414 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_69" [src/conv1.cpp:54]   --->   Operation 2627 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_414' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2628 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_415 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_78" [src/conv1.cpp:54]   --->   Operation 2628 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_415' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2629 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_416 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_87" [src/conv1.cpp:54]   --->   Operation 2629 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_416' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2630 [1/1] (0.47ns)   --->   "%tmp_370 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_414, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_415, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_416, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 2630 'mux' 'tmp_370' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2631 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_435 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_10" [src/conv1.cpp:54]   --->   Operation 2631 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_435' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2632 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_436 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_19" [src/conv1.cpp:54]   --->   Operation 2632 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_436' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2633 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_437 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_28" [src/conv1.cpp:54]   --->   Operation 2633 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_437' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2634 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_438 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_40" [src/conv1.cpp:54]   --->   Operation 2634 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_438' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2635 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_439 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_49" [src/conv1.cpp:54]   --->   Operation 2635 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_439' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2636 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_440 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_58" [src/conv1.cpp:54]   --->   Operation 2636 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_440' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_35 : Operation 2637 [1/4] (6.43ns)   --->   "%tmp_315 = fadd i32 %tmp_313, i32 %mul_1_10" [src/conv1.cpp:54]   --->   Operation 2637 'fadd' 'tmp_315' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2638 [2/3] (7.01ns)   --->   "%mul_1_14 = fmul i32 %select_ln36_9, i32 %tmp_273" [src/conv1.cpp:54]   --->   Operation 2638 'fmul' 'mul_1_14' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2639 [2/4] (6.43ns)   --->   "%tmp_333 = fadd i32 %tmp_331, i32 %mul_1_1_3" [src/conv1.cpp:54]   --->   Operation 2639 'fadd' 'tmp_333' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2640 [2/3] (7.01ns)   --->   "%mul_1_1_6 = fmul i32 %select_ln36_17, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 2640 'fmul' 'mul_1_1_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.53ns)   --->   Input mux for Operation 2641 '%tmp_349 = fadd i32 %tmp_347, i32 %mul_1_2_3'
ST_35 : Operation 2641 [4/4] (4.90ns)   --->   "%tmp_349 = fadd i32 %tmp_347, i32 %mul_1_2_3" [src/conv1.cpp:54]   --->   Operation 2641 'fadd' 'tmp_349' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2642 [2/3] (7.01ns)   --->   "%mul_1_2_5 = fmul i32 %select_ln36_25, i32 %tmp_306" [src/conv1.cpp:54]   --->   Operation 2642 'fmul' 'mul_1_2_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2643 [2/4] (6.43ns)   --->   "%tmp_363 = fadd i32 %tmp_361, i32 %mul_1_3_2" [src/conv1.cpp:54]   --->   Operation 2643 'fadd' 'tmp_363' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.45ns)   --->   Input mux for Operation 2644 '%mul_1_3_4 = fmul i32 %select_ln36_33, i32 %tmp_322'
ST_35 : Operation 2644 [3/3] (5.56ns)   --->   "%mul_1_3_4 = fmul i32 %select_ln36_33, i32 %tmp_322" [src/conv1.cpp:54]   --->   Operation 2644 'fmul' 'mul_1_3_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2645 [1/4] (6.43ns)   --->   "%tmp_377 = fadd i32 %tmp_375, i32 %mul_1_4_1" [src/conv1.cpp:54]   --->   Operation 2645 'fadd' 'tmp_377' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.45ns)   --->   Input mux for Operation 2646 '%mul_1_4_3 = fmul i32 %select_ln36_41, i32 %tmp_338'
ST_35 : Operation 2646 [3/3] (5.56ns)   --->   "%mul_1_4_3 = fmul i32 %select_ln36_41, i32 %tmp_338" [src/conv1.cpp:54]   --->   Operation 2646 'fmul' 'mul_1_4_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2647 [1/4] (6.43ns)   --->   "%tmp_391 = fadd i32 %mul_1_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2647 'fadd' 'tmp_391' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2648 [1/3] (7.01ns)   --->   "%mul_1_6 = fmul i32 %select_ln36_56, i32 %tmp_368" [src/conv1.cpp:54]   --->   Operation 2648 'fmul' 'mul_1_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.53ns)   --->   Input mux for Operation 2649 '%tmp_441 = fadd i32 %tmp_440, i32 %mul_2_11'
ST_35 : Operation 2649 [4/4] (4.90ns)   --->   "%tmp_441 = fadd i32 %tmp_440, i32 %mul_2_11" [src/conv1.cpp:54]   --->   Operation 2649 'fadd' 'tmp_441' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2650 [1/3] (7.01ns)   --->   "%mul_2_13 = fmul i32 %select_ln36_8, i32 %tmp_273" [src/conv1.cpp:54]   --->   Operation 2650 'fmul' 'mul_2_13' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2651 [2/4] (6.43ns)   --->   "%tmp_447 = fadd i32 %tmp_446, i32 %mul_2_1_3" [src/conv1.cpp:54]   --->   Operation 2651 'fadd' 'tmp_447' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2652 [2/3] (7.01ns)   --->   "%mul_2_1_5 = fmul i32 %select_ln36_16, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 2652 'fmul' 'mul_2_1_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2653 [1/4] (6.43ns)   --->   "%tmp_453 = fadd i32 %tmp_452, i32 %mul_2_2_2" [src/conv1.cpp:54]   --->   Operation 2653 'fadd' 'tmp_453' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : Operation 2654 [2/3] (7.01ns)   --->   "%mul_2_2_4 = fmul i32 %select_ln36_24, i32 %tmp_306" [src/conv1.cpp:54]   --->   Operation 2654 'fmul' 'mul_2_2_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.53ns)   --->   Input mux for Operation 2655 '%tmp_460 = fadd i32 %tmp_459, i32 %mul_2_3_2'
ST_35 : Operation 2655 [4/4] (4.90ns)   --->   "%tmp_460 = fadd i32 %tmp_459, i32 %mul_2_3_2" [src/conv1.cpp:54]   --->   Operation 2655 'fadd' 'tmp_460' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.45ns)   --->   Input mux for Operation 2656 '%mul_2_3_3 = fmul i32 %select_ln36_32, i32 %tmp_322'
ST_35 : Operation 2656 [3/3] (5.56ns)   --->   "%mul_2_3_3 = fmul i32 %select_ln36_32, i32 %tmp_322" [src/conv1.cpp:54]   --->   Operation 2656 'fmul' 'mul_2_3_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.53ns)   --->   Input mux for Operation 2657 '%tmp_466 = fadd i32 %tmp_465, i32 %mul_2_4_1'
ST_35 : Operation 2657 [4/4] (4.90ns)   --->   "%tmp_466 = fadd i32 %tmp_465, i32 %mul_2_4_1" [src/conv1.cpp:54]   --->   Operation 2657 'fadd' 'tmp_466' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.45ns)   --->   Input mux for Operation 2658 '%mul_2_4_2 = fmul i32 %select_ln36_40, i32 %tmp_338'
ST_35 : Operation 2658 [3/3] (5.56ns)   --->   "%mul_2_4_2 = fmul i32 %select_ln36_40, i32 %tmp_338" [src/conv1.cpp:54]   --->   Operation 2658 'fmul' 'mul_2_4_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_35 : [1/1] (1.53ns)   --->   Input mux for Operation 2659 '%tmp_472 = fadd i32 %mul_2_5, i32 0'
ST_35 : Operation 2659 [4/4] (4.90ns)   --->   "%tmp_472 = fadd i32 %mul_2_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2659 'fadd' 'tmp_472' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.01>
ST_36 : Operation 2660 [1/1] (0.77ns)   --->   "%empty_548 = add i9 %empty, i9 44" [src/conv1.cpp:36]   --->   Operation 2660 'add' 'empty_548' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2661 [1/1] (0.00ns)   --->   "%p_cast55 = zext i9 %empty_548" [src/conv1.cpp:36]   --->   Operation 2661 'zext' 'p_cast55' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 2662 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_45 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast55" [src/conv1.cpp:36]   --->   Operation 2662 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 2663 [1/1] (0.77ns)   --->   "%empty_556 = add i9 %empty, i9 52" [src/conv1.cpp:36]   --->   Operation 2663 'add' 'empty_556' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2664 [1/1] (0.00ns)   --->   "%p_cast63 = zext i9 %empty_556" [src/conv1.cpp:36]   --->   Operation 2664 'zext' 'p_cast63' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 2665 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_53 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast63" [src/conv1.cpp:36]   --->   Operation 2665 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_53' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 2666 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_45 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast55" [src/conv1.cpp:36]   --->   Operation 2666 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_45' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 2667 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_53 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast63" [src/conv1.cpp:36]   --->   Operation 2667 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_53' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 2668 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_45" [src/conv1.cpp:36]   --->   Operation 2668 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_36 : Operation 2669 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_45" [src/conv1.cpp:36]   --->   Operation 2669 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_36 : Operation 2670 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_53" [src/conv1.cpp:36]   --->   Operation 2670 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_36 : Operation 2671 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_53" [src/conv1.cpp:36]   --->   Operation 2671 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_36 : Operation 2672 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_68" [src/conv1.cpp:36]   --->   Operation 2672 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_36 : Operation 2673 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_68" [src/conv1.cpp:36]   --->   Operation 2673 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_36 : Operation 2674 [1/1] (0.42ns)   --->   "%tmp_243 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_67, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_67, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2674 'mux' 'tmp_243' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2675 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_75" [src/conv1.cpp:36]   --->   Operation 2675 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_36 : Operation 2676 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_75" [src/conv1.cpp:36]   --->   Operation 2676 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_36 : Operation 2677 [1/1] (0.42ns)   --->   "%tmp_251 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_75, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_75, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2677 'mux' 'tmp_251' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2678 [1/1] (0.77ns)   --->   "%empty_637 = add i9 %empty_592, i9 44" [src/conv1.cpp:36]   --->   Operation 2678 'add' 'empty_637' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2679 [1/1] (0.00ns)   --->   "%p_cast135 = zext i9 %empty_637" [src/conv1.cpp:36]   --->   Operation 2679 'zext' 'p_cast135' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 2680 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_125 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast135" [src/conv1.cpp:36]   --->   Operation 2680 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_125' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 2681 [1/1] (0.77ns)   --->   "%empty_645 = add i9 %empty_592, i9 52" [src/conv1.cpp:36]   --->   Operation 2681 'add' 'empty_645' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2682 [1/1] (0.00ns)   --->   "%p_cast143 = zext i9 %empty_645" [src/conv1.cpp:36]   --->   Operation 2682 'zext' 'p_cast143' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 2683 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_133 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast143" [src/conv1.cpp:36]   --->   Operation 2683 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_133' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 2684 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_125 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast135" [src/conv1.cpp:36]   --->   Operation 2684 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_125' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 2685 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_133 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast143" [src/conv1.cpp:36]   --->   Operation 2685 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_133' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_36 : Operation 2686 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_125" [src/conv1.cpp:36]   --->   Operation 2686 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_36 : Operation 2687 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_125" [src/conv1.cpp:36]   --->   Operation 2687 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_36 : Operation 2688 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_133" [src/conv1.cpp:36]   --->   Operation 2688 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_36 : Operation 2689 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_133" [src/conv1.cpp:36]   --->   Operation 2689 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_36 : Operation 2690 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_148" [src/conv1.cpp:36]   --->   Operation 2690 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_36 : Operation 2691 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_148" [src/conv1.cpp:36]   --->   Operation 2691 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_36 : Operation 2692 [1/1] (0.42ns)   --->   "%tmp_243_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_148, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_148, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2692 'mux' 'tmp_243_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2693 [1/1] (0.44ns)   --->   "%select_ln36_69 = select i1 %icmp_ln39, i32 %tmp_243_mid1, i32 %tmp_243" [src/conv1.cpp:36]   --->   Operation 2693 'select' 'select_ln36_69' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2694 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_156" [src/conv1.cpp:36]   --->   Operation 2694 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_36 : Operation 2695 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_156" [src/conv1.cpp:36]   --->   Operation 2695 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_36 : Operation 2696 [1/1] (0.42ns)   --->   "%tmp_251_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_156, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_156, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2696 'mux' 'tmp_251_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2697 [1/1] (0.44ns)   --->   "%select_ln36_77 = select i1 %icmp_ln39, i32 %tmp_251_mid1, i32 %tmp_251" [src/conv1.cpp:36]   --->   Operation 2697 'select' 'select_ln36_77' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_36 : Operation 2698 [3/4] (6.43ns)   --->   "%tmp_126 = fadd i32 %tmp_125, i32 %mul_16" [src/conv1.cpp:54]   --->   Operation 2698 'fadd' 'tmp_126' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2699 [1/1] (0.79ns)   --->   "%add_ln54_74 = add i11 %mul_ln54_2, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 2699 'add' 'add_ln54_74' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2700 [1/1] (0.00ns)   --->   "%zext_ln54_81 = zext i11 %add_ln54_74" [src/conv1.cpp:54]   --->   Operation 2700 'zext' 'zext_ln54_81' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 2701 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_215 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_81" [src/conv1.cpp:54]   --->   Operation 2701 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_215' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 2702 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_224 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_81" [src/conv1.cpp:54]   --->   Operation 2702 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_224' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 2703 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_233 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_81" [src/conv1.cpp:54]   --->   Operation 2703 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_233' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 2704 [1/1] (0.79ns)   --->   "%add_ln54_82 = add i11 %mul_ln54_1, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 2704 'add' 'add_ln54_82' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2705 [1/1] (0.00ns)   --->   "%zext_ln54_91 = zext i11 %add_ln54_82" [src/conv1.cpp:54]   --->   Operation 2705 'zext' 'zext_ln54_91' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 2706 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_244 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_91" [src/conv1.cpp:54]   --->   Operation 2706 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_244' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 2707 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_253 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_91" [src/conv1.cpp:54]   --->   Operation 2707 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_253' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 2708 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_262 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_91" [src/conv1.cpp:54]   --->   Operation 2708 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_262' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_36 : Operation 2709 [2/3] (7.01ns)   --->   "%mul_20 = fmul i32 %select_ln36_10, i32 %tmp_273" [src/conv1.cpp:54]   --->   Operation 2709 'fmul' 'mul_20' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.53ns)   --->   Input mux for Operation 2710 '%tmp_135 = fadd i32 %tmp_134, i32 %mul_130_4'
ST_36 : Operation 2710 [4/4] (4.90ns)   --->   "%tmp_135 = fadd i32 %tmp_134, i32 %mul_130_4" [src/conv1.cpp:54]   --->   Operation 2710 'fadd' 'tmp_135' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.45ns)   --->   Input mux for Operation 2711 '%mul_130_7 = fmul i32 %select_ln36_18, i32 %tmp_290'
ST_36 : Operation 2711 [3/3] (5.56ns)   --->   "%mul_130_7 = fmul i32 %select_ln36_18, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 2711 'fmul' 'mul_130_7' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2712 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_297 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_244" [src/conv1.cpp:54]   --->   Operation 2712 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_297' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2713 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_298 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_253" [src/conv1.cpp:54]   --->   Operation 2713 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_298' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2714 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_299 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_262" [src/conv1.cpp:54]   --->   Operation 2714 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_299' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2715 [2/4] (6.43ns)   --->   "%tmp_143 = fadd i32 %tmp_142, i32 %mul_252_3" [src/conv1.cpp:54]   --->   Operation 2715 'fadd' 'tmp_143' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2716 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_321 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_215" [src/conv1.cpp:54]   --->   Operation 2716 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_321' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2717 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_322 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_224" [src/conv1.cpp:54]   --->   Operation 2717 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_322' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2718 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_323 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_233" [src/conv1.cpp:54]   --->   Operation 2718 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_323' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2719 [1/4] (6.43ns)   --->   "%tmp_151 = fadd i32 %tmp_150, i32 %mul_3_2" [src/conv1.cpp:54]   --->   Operation 2719 'fadd' 'tmp_151' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.53ns)   --->   Input mux for Operation 2720 '%tmp_168 = fadd i32 %tmp_167, i32 %mul_5_1'
ST_36 : Operation 2720 [4/4] (4.90ns)   --->   "%tmp_168 = fadd i32 %tmp_167, i32 %mul_5_1" [src/conv1.cpp:54]   --->   Operation 2720 'fadd' 'tmp_168' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.53ns)   --->   Input mux for Operation 2721 '%tmp_176 = fadd i32 %mul_6, i32 0'
ST_36 : Operation 2721 [4/4] (4.90ns)   --->   "%tmp_176 = fadd i32 %mul_6, i32 0" [src/conv1.cpp:54]   --->   Operation 2721 'fadd' 'tmp_176' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2722 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_435 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_10" [src/conv1.cpp:54]   --->   Operation 2722 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_435' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2723 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_436 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_19" [src/conv1.cpp:54]   --->   Operation 2723 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_436' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2724 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_437 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_28" [src/conv1.cpp:54]   --->   Operation 2724 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_437' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2725 [1/1] (0.47ns)   --->   "%tmp_384 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_435, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_436, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_437, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 2725 'mux' 'tmp_384' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2726 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_438 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_40" [src/conv1.cpp:54]   --->   Operation 2726 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_438' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2727 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_439 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_49" [src/conv1.cpp:54]   --->   Operation 2727 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_439' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2728 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_440 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_58" [src/conv1.cpp:54]   --->   Operation 2728 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_440' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_36 : Operation 2729 [1/1] (0.47ns)   --->   "%tmp_386 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_438, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_439, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_440, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 2729 'mux' 'tmp_386' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.53ns)   --->   Input mux for Operation 2730 '%tmp_317 = fadd i32 %tmp_315, i32 %mul_1_11'
ST_36 : Operation 2730 [4/4] (4.90ns)   --->   "%tmp_317 = fadd i32 %tmp_315, i32 %mul_1_11" [src/conv1.cpp:54]   --->   Operation 2730 'fadd' 'tmp_317' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2731 [1/3] (7.01ns)   --->   "%mul_1_14 = fmul i32 %select_ln36_9, i32 %tmp_273" [src/conv1.cpp:54]   --->   Operation 2731 'fmul' 'mul_1_14' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2732 [1/4] (6.43ns)   --->   "%tmp_333 = fadd i32 %tmp_331, i32 %mul_1_1_3" [src/conv1.cpp:54]   --->   Operation 2732 'fadd' 'tmp_333' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2733 [1/3] (7.01ns)   --->   "%mul_1_1_6 = fmul i32 %select_ln36_17, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 2733 'fmul' 'mul_1_1_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2734 [3/4] (6.43ns)   --->   "%tmp_349 = fadd i32 %tmp_347, i32 %mul_1_2_3" [src/conv1.cpp:54]   --->   Operation 2734 'fadd' 'tmp_349' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2735 [1/3] (7.01ns)   --->   "%mul_1_2_5 = fmul i32 %select_ln36_25, i32 %tmp_306" [src/conv1.cpp:54]   --->   Operation 2735 'fmul' 'mul_1_2_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2736 [1/4] (6.43ns)   --->   "%tmp_363 = fadd i32 %tmp_361, i32 %mul_1_3_2" [src/conv1.cpp:54]   --->   Operation 2736 'fadd' 'tmp_363' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2737 [2/3] (7.01ns)   --->   "%mul_1_3_4 = fmul i32 %select_ln36_33, i32 %tmp_322" [src/conv1.cpp:54]   --->   Operation 2737 'fmul' 'mul_1_3_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2738 [2/3] (7.01ns)   --->   "%mul_1_4_3 = fmul i32 %select_ln36_41, i32 %tmp_338" [src/conv1.cpp:54]   --->   Operation 2738 'fmul' 'mul_1_4_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.45ns)   --->   Input mux for Operation 2739 '%mul_1_5_2 = fmul i32 %select_ln36_49, i32 %tmp_354'
ST_36 : Operation 2739 [3/3] (5.56ns)   --->   "%mul_1_5_2 = fmul i32 %select_ln36_49, i32 %tmp_354" [src/conv1.cpp:54]   --->   Operation 2739 'fmul' 'mul_1_5_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.53ns)   --->   Input mux for Operation 2740 '%tmp_407 = fadd i32 %mul_1_6, i32 0'
ST_36 : Operation 2740 [4/4] (4.90ns)   --->   "%tmp_407 = fadd i32 %mul_1_6, i32 0" [src/conv1.cpp:54]   --->   Operation 2740 'fadd' 'tmp_407' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.45ns)   --->   Input mux for Operation 2741 '%mul_1_6_1 = fmul i32 %select_ln36_57, i32 %tmp_370'
ST_36 : Operation 2741 [3/3] (5.56ns)   --->   "%mul_1_6_1 = fmul i32 %select_ln36_57, i32 %tmp_370" [src/conv1.cpp:54]   --->   Operation 2741 'fmul' 'mul_1_6_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2742 [3/4] (6.43ns)   --->   "%tmp_441 = fadd i32 %tmp_440, i32 %mul_2_11" [src/conv1.cpp:54]   --->   Operation 2742 'fadd' 'tmp_441' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2743 [1/4] (6.43ns)   --->   "%tmp_447 = fadd i32 %tmp_446, i32 %mul_2_1_3" [src/conv1.cpp:54]   --->   Operation 2743 'fadd' 'tmp_447' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2744 [1/3] (7.01ns)   --->   "%mul_2_1_5 = fmul i32 %select_ln36_16, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 2744 'fmul' 'mul_2_1_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.53ns)   --->   Input mux for Operation 2745 '%tmp_454 = fadd i32 %tmp_453, i32 %mul_2_2_3'
ST_36 : Operation 2745 [4/4] (4.90ns)   --->   "%tmp_454 = fadd i32 %tmp_453, i32 %mul_2_2_3" [src/conv1.cpp:54]   --->   Operation 2745 'fadd' 'tmp_454' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2746 [1/3] (7.01ns)   --->   "%mul_2_2_4 = fmul i32 %select_ln36_24, i32 %tmp_306" [src/conv1.cpp:54]   --->   Operation 2746 'fmul' 'mul_2_2_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2747 [3/4] (6.43ns)   --->   "%tmp_460 = fadd i32 %tmp_459, i32 %mul_2_3_2" [src/conv1.cpp:54]   --->   Operation 2747 'fadd' 'tmp_460' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2748 [2/3] (7.01ns)   --->   "%mul_2_3_3 = fmul i32 %select_ln36_32, i32 %tmp_322" [src/conv1.cpp:54]   --->   Operation 2748 'fmul' 'mul_2_3_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2749 [3/4] (6.43ns)   --->   "%tmp_466 = fadd i32 %tmp_465, i32 %mul_2_4_1" [src/conv1.cpp:54]   --->   Operation 2749 'fadd' 'tmp_466' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2750 [2/3] (7.01ns)   --->   "%mul_2_4_2 = fmul i32 %select_ln36_40, i32 %tmp_338" [src/conv1.cpp:54]   --->   Operation 2750 'fmul' 'mul_2_4_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : Operation 2751 [3/4] (6.43ns)   --->   "%tmp_472 = fadd i32 %mul_2_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2751 'fadd' 'tmp_472' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.45ns)   --->   Input mux for Operation 2752 '%mul_2_5_1 = fmul i32 %select_ln36_48, i32 %tmp_354'
ST_36 : Operation 2752 [3/3] (5.56ns)   --->   "%mul_2_5_1 = fmul i32 %select_ln36_48, i32 %tmp_354" [src/conv1.cpp:54]   --->   Operation 2752 'fmul' 'mul_2_5_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_36 : [1/1] (1.45ns)   --->   Input mux for Operation 2753 '%mul_2_6 = fmul i32 %select_ln36_56, i32 %tmp_370'
ST_36 : Operation 2753 [3/3] (5.56ns)   --->   "%mul_2_6 = fmul i32 %select_ln36_56, i32 %tmp_370" [src/conv1.cpp:54]   --->   Operation 2753 'fmul' 'mul_2_6' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.01>
ST_37 : Operation 2754 [1/1] (0.77ns)   --->   "%empty_564 = add i9 %empty, i9 60" [src/conv1.cpp:36]   --->   Operation 2754 'add' 'empty_564' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2755 [1/1] (0.00ns)   --->   "%p_cast71 = zext i9 %empty_564" [src/conv1.cpp:36]   --->   Operation 2755 'zext' 'p_cast71' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 2756 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_61 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast71" [src/conv1.cpp:36]   --->   Operation 2756 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_61' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 2757 [1/1] (0.77ns)   --->   "%empty_572 = add i9 %empty, i9 68" [src/conv1.cpp:36]   --->   Operation 2757 'add' 'empty_572' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2758 [1/1] (0.00ns)   --->   "%p_cast79 = zext i9 %empty_572" [src/conv1.cpp:36]   --->   Operation 2758 'zext' 'p_cast79' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 2759 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_69 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast79" [src/conv1.cpp:36]   --->   Operation 2759 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_69' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 2760 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_61 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast71" [src/conv1.cpp:36]   --->   Operation 2760 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_61' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 2761 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_69 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast79" [src/conv1.cpp:36]   --->   Operation 2761 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_69' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 2762 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_45" [src/conv1.cpp:36]   --->   Operation 2762 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_37 : Operation 2763 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_45" [src/conv1.cpp:36]   --->   Operation 2763 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_37 : Operation 2764 [1/1] (0.42ns)   --->   "%tmp_220 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_44, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_44, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2764 'mux' 'tmp_220' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2765 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_53" [src/conv1.cpp:36]   --->   Operation 2765 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_37 : Operation 2766 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_53" [src/conv1.cpp:36]   --->   Operation 2766 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_37 : Operation 2767 [1/1] (0.42ns)   --->   "%tmp_228 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_52, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_52, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2767 'mux' 'tmp_228' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2768 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_61" [src/conv1.cpp:36]   --->   Operation 2768 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_37 : Operation 2769 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_61" [src/conv1.cpp:36]   --->   Operation 2769 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_37 : Operation 2770 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_69" [src/conv1.cpp:36]   --->   Operation 2770 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_37 : Operation 2771 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_69" [src/conv1.cpp:36]   --->   Operation 2771 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_37 : Operation 2772 [1/1] (0.77ns)   --->   "%empty_653 = add i9 %empty_592, i9 60" [src/conv1.cpp:36]   --->   Operation 2772 'add' 'empty_653' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2773 [1/1] (0.00ns)   --->   "%p_cast151 = zext i9 %empty_653" [src/conv1.cpp:36]   --->   Operation 2773 'zext' 'p_cast151' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 2774 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_141 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast151" [src/conv1.cpp:36]   --->   Operation 2774 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_141' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 2775 [1/1] (0.77ns)   --->   "%empty_661 = add i9 %empty_592, i9 68" [src/conv1.cpp:36]   --->   Operation 2775 'add' 'empty_661' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2776 [1/1] (0.00ns)   --->   "%p_cast159 = zext i9 %empty_661" [src/conv1.cpp:36]   --->   Operation 2776 'zext' 'p_cast159' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 2777 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_149 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast159" [src/conv1.cpp:36]   --->   Operation 2777 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_149' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 2778 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_141 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast151" [src/conv1.cpp:36]   --->   Operation 2778 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_141' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 2779 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_149 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast159" [src/conv1.cpp:36]   --->   Operation 2779 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_149' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_37 : Operation 2780 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_125" [src/conv1.cpp:36]   --->   Operation 2780 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_37 : Operation 2781 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_125" [src/conv1.cpp:36]   --->   Operation 2781 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_37 : Operation 2782 [1/1] (0.42ns)   --->   "%tmp_220_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_125, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_125, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2782 'mux' 'tmp_220_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2783 [1/1] (0.44ns)   --->   "%select_ln36_46 = select i1 %icmp_ln39, i32 %tmp_220_mid1, i32 %tmp_220" [src/conv1.cpp:36]   --->   Operation 2783 'select' 'select_ln36_46' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2784 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_133" [src/conv1.cpp:36]   --->   Operation 2784 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_37 : Operation 2785 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_133" [src/conv1.cpp:36]   --->   Operation 2785 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_37 : Operation 2786 [1/1] (0.42ns)   --->   "%tmp_228_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_133, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_133, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2786 'mux' 'tmp_228_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2787 [1/1] (0.44ns)   --->   "%select_ln36_54 = select i1 %icmp_ln39, i32 %tmp_228_mid1, i32 %tmp_228" [src/conv1.cpp:36]   --->   Operation 2787 'select' 'select_ln36_54' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_37 : Operation 2788 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_141" [src/conv1.cpp:36]   --->   Operation 2788 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_37 : Operation 2789 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_141" [src/conv1.cpp:36]   --->   Operation 2789 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_37 : Operation 2790 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_149" [src/conv1.cpp:36]   --->   Operation 2790 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_37 : Operation 2791 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_149" [src/conv1.cpp:36]   --->   Operation 2791 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_37 : Operation 2792 [2/4] (6.43ns)   --->   "%tmp_126 = fadd i32 %tmp_125, i32 %mul_16" [src/conv1.cpp:54]   --->   Operation 2792 'fadd' 'tmp_126' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2793 [1/1] (0.79ns)   --->   "%add_ln54_58 = add i11 %mul_ln54_4, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 2793 'add' 'add_ln54_58' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2794 [1/1] (0.00ns)   --->   "%zext_ln54_61 = zext i11 %add_ln54_58" [src/conv1.cpp:54]   --->   Operation 2794 'zext' 'zext_ln54_61' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 2795 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_157 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_61" [src/conv1.cpp:54]   --->   Operation 2795 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_157' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 2796 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_166 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_61" [src/conv1.cpp:54]   --->   Operation 2796 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_166' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 2797 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_175 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_61" [src/conv1.cpp:54]   --->   Operation 2797 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_175' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 2798 [1/1] (0.79ns)   --->   "%add_ln54_66 = add i11 %mul_ln54_3, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 2798 'add' 'add_ln54_66' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2799 [1/1] (0.00ns)   --->   "%zext_ln54_71 = zext i11 %add_ln54_66" [src/conv1.cpp:54]   --->   Operation 2799 'zext' 'zext_ln54_71' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 2800 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_186 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_71" [src/conv1.cpp:54]   --->   Operation 2800 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_186' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 2801 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_195 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_71" [src/conv1.cpp:54]   --->   Operation 2801 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_195' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 2802 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_204 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_71" [src/conv1.cpp:54]   --->   Operation 2802 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_204' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_37 : Operation 2803 [1/3] (7.01ns)   --->   "%mul_20 = fmul i32 %select_ln36_10, i32 %tmp_273" [src/conv1.cpp:54]   --->   Operation 2803 'fmul' 'mul_20' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2804 [3/4] (6.43ns)   --->   "%tmp_135 = fadd i32 %tmp_134, i32 %mul_130_4" [src/conv1.cpp:54]   --->   Operation 2804 'fadd' 'tmp_135' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2805 [2/3] (7.01ns)   --->   "%mul_130_7 = fmul i32 %select_ln36_18, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 2805 'fmul' 'mul_130_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2806 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_297 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_244" [src/conv1.cpp:54]   --->   Operation 2806 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_297' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2807 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_298 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_253" [src/conv1.cpp:54]   --->   Operation 2807 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_298' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2808 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_299 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_262" [src/conv1.cpp:54]   --->   Operation 2808 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_299' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2809 [1/1] (0.47ns)   --->   "%tmp_292 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_297, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_298, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_299, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 2809 'mux' 'tmp_292' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2810 [1/4] (6.43ns)   --->   "%tmp_143 = fadd i32 %tmp_142, i32 %mul_252_3" [src/conv1.cpp:54]   --->   Operation 2810 'fadd' 'tmp_143' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.45ns)   --->   Input mux for Operation 2811 '%mul_252_6 = fmul i32 %select_ln36_26, i32 %tmp_306'
ST_37 : Operation 2811 [3/3] (5.56ns)   --->   "%mul_252_6 = fmul i32 %select_ln36_26, i32 %tmp_306" [src/conv1.cpp:54]   --->   Operation 2811 'fmul' 'mul_252_6' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2812 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_321 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_215" [src/conv1.cpp:54]   --->   Operation 2812 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_321' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2813 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_322 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_224" [src/conv1.cpp:54]   --->   Operation 2813 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_322' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2814 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_323 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_233" [src/conv1.cpp:54]   --->   Operation 2814 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_323' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2815 [1/1] (0.47ns)   --->   "%tmp_308 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_321, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_322, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_323, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 2815 'mux' 'tmp_308' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.53ns)   --->   Input mux for Operation 2816 '%tmp_152 = fadd i32 %tmp_151, i32 %mul_3_3'
ST_37 : Operation 2816 [4/4] (4.90ns)   --->   "%tmp_152 = fadd i32 %tmp_151, i32 %mul_3_3" [src/conv1.cpp:54]   --->   Operation 2816 'fadd' 'tmp_152' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.45ns)   --->   Input mux for Operation 2817 '%mul_3_5 = fmul i32 %select_ln36_34, i32 %tmp_322'
ST_37 : Operation 2817 [3/3] (5.56ns)   --->   "%mul_3_5 = fmul i32 %select_ln36_34, i32 %tmp_322" [src/conv1.cpp:54]   --->   Operation 2817 'fmul' 'mul_3_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2818 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_345 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_186" [src/conv1.cpp:54]   --->   Operation 2818 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_345' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2819 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_346 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_195" [src/conv1.cpp:54]   --->   Operation 2819 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_346' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2820 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_347 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_204" [src/conv1.cpp:54]   --->   Operation 2820 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_347' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : [1/1] (1.53ns)   --->   Input mux for Operation 2821 '%tmp_160 = fadd i32 %tmp_159, i32 %mul_4_2'
ST_37 : Operation 2821 [4/4] (4.90ns)   --->   "%tmp_160 = fadd i32 %tmp_159, i32 %mul_4_2" [src/conv1.cpp:54]   --->   Operation 2821 'fadd' 'tmp_160' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2822 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_369 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_157" [src/conv1.cpp:54]   --->   Operation 2822 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_369' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2823 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_370 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_166" [src/conv1.cpp:54]   --->   Operation 2823 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_370' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2824 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_371 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_175" [src/conv1.cpp:54]   --->   Operation 2824 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_371' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_37 : Operation 2825 [3/4] (6.43ns)   --->   "%tmp_168 = fadd i32 %tmp_167, i32 %mul_5_1" [src/conv1.cpp:54]   --->   Operation 2825 'fadd' 'tmp_168' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2826 [3/4] (6.43ns)   --->   "%tmp_176 = fadd i32 %mul_6, i32 0" [src/conv1.cpp:54]   --->   Operation 2826 'fadd' 'tmp_176' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.45ns)   --->   Input mux for Operation 2827 '%mul_7 = fmul i32 %select_ln36_65, i32 %tmp_384'
ST_37 : Operation 2827 [3/3] (5.56ns)   --->   "%mul_7 = fmul i32 %select_ln36_65, i32 %tmp_384" [src/conv1.cpp:54]   --->   Operation 2827 'fmul' 'mul_7' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.45ns)   --->   Input mux for Operation 2828 '%mul_7_1 = fmul i32 %select_ln36_66, i32 %tmp_386'
ST_37 : Operation 2828 [3/3] (5.56ns)   --->   "%mul_7_1 = fmul i32 %select_ln36_66, i32 %tmp_386" [src/conv1.cpp:54]   --->   Operation 2828 'fmul' 'mul_7_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2829 [3/4] (6.43ns)   --->   "%tmp_317 = fadd i32 %tmp_315, i32 %mul_1_11" [src/conv1.cpp:54]   --->   Operation 2829 'fadd' 'tmp_317' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.53ns)   --->   Input mux for Operation 2830 '%tmp_335 = fadd i32 %tmp_333, i32 %mul_1_1_4'
ST_37 : Operation 2830 [4/4] (4.90ns)   --->   "%tmp_335 = fadd i32 %tmp_333, i32 %mul_1_1_4" [src/conv1.cpp:54]   --->   Operation 2830 'fadd' 'tmp_335' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2831 [2/4] (6.43ns)   --->   "%tmp_349 = fadd i32 %tmp_347, i32 %mul_1_2_3" [src/conv1.cpp:54]   --->   Operation 2831 'fadd' 'tmp_349' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2832 [1/3] (7.01ns)   --->   "%mul_1_3_4 = fmul i32 %select_ln36_33, i32 %tmp_322" [src/conv1.cpp:54]   --->   Operation 2832 'fmul' 'mul_1_3_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.53ns)   --->   Input mux for Operation 2833 '%tmp_379 = fadd i32 %tmp_377, i32 %mul_1_4_2'
ST_37 : Operation 2833 [4/4] (4.90ns)   --->   "%tmp_379 = fadd i32 %tmp_377, i32 %mul_1_4_2" [src/conv1.cpp:54]   --->   Operation 2833 'fadd' 'tmp_379' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2834 [1/3] (7.01ns)   --->   "%mul_1_4_3 = fmul i32 %select_ln36_41, i32 %tmp_338" [src/conv1.cpp:54]   --->   Operation 2834 'fmul' 'mul_1_4_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.53ns)   --->   Input mux for Operation 2835 '%tmp_393 = fadd i32 %tmp_391, i32 %mul_1_5_1'
ST_37 : Operation 2835 [4/4] (4.90ns)   --->   "%tmp_393 = fadd i32 %tmp_391, i32 %mul_1_5_1" [src/conv1.cpp:54]   --->   Operation 2835 'fadd' 'tmp_393' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2836 [2/3] (7.01ns)   --->   "%mul_1_5_2 = fmul i32 %select_ln36_49, i32 %tmp_354" [src/conv1.cpp:54]   --->   Operation 2836 'fmul' 'mul_1_5_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2837 [3/4] (6.43ns)   --->   "%tmp_407 = fadd i32 %mul_1_6, i32 0" [src/conv1.cpp:54]   --->   Operation 2837 'fadd' 'tmp_407' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2838 [2/3] (7.01ns)   --->   "%mul_1_6_1 = fmul i32 %select_ln36_57, i32 %tmp_370" [src/conv1.cpp:54]   --->   Operation 2838 'fmul' 'mul_1_6_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.45ns)   --->   Input mux for Operation 2839 '%mul_1_7 = fmul i32 %select_ln36_65, i32 %tmp_386'
ST_37 : Operation 2839 [3/3] (5.56ns)   --->   "%mul_1_7 = fmul i32 %select_ln36_65, i32 %tmp_386" [src/conv1.cpp:54]   --->   Operation 2839 'fmul' 'mul_1_7' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2840 [2/4] (6.43ns)   --->   "%tmp_441 = fadd i32 %tmp_440, i32 %mul_2_11" [src/conv1.cpp:54]   --->   Operation 2840 'fadd' 'tmp_441' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : [1/1] (1.53ns)   --->   Input mux for Operation 2841 '%tmp_448 = fadd i32 %tmp_447, i32 %mul_2_1_4'
ST_37 : Operation 2841 [4/4] (4.90ns)   --->   "%tmp_448 = fadd i32 %tmp_447, i32 %mul_2_1_4" [src/conv1.cpp:54]   --->   Operation 2841 'fadd' 'tmp_448' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2842 [3/4] (6.43ns)   --->   "%tmp_454 = fadd i32 %tmp_453, i32 %mul_2_2_3" [src/conv1.cpp:54]   --->   Operation 2842 'fadd' 'tmp_454' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2843 [2/4] (6.43ns)   --->   "%tmp_460 = fadd i32 %tmp_459, i32 %mul_2_3_2" [src/conv1.cpp:54]   --->   Operation 2843 'fadd' 'tmp_460' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2844 [1/3] (7.01ns)   --->   "%mul_2_3_3 = fmul i32 %select_ln36_32, i32 %tmp_322" [src/conv1.cpp:54]   --->   Operation 2844 'fmul' 'mul_2_3_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2845 [2/4] (6.43ns)   --->   "%tmp_466 = fadd i32 %tmp_465, i32 %mul_2_4_1" [src/conv1.cpp:54]   --->   Operation 2845 'fadd' 'tmp_466' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2846 [1/3] (7.01ns)   --->   "%mul_2_4_2 = fmul i32 %select_ln36_40, i32 %tmp_338" [src/conv1.cpp:54]   --->   Operation 2846 'fmul' 'mul_2_4_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2847 [2/4] (6.43ns)   --->   "%tmp_472 = fadd i32 %mul_2_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2847 'fadd' 'tmp_472' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2848 [2/3] (7.01ns)   --->   "%mul_2_5_1 = fmul i32 %select_ln36_48, i32 %tmp_354" [src/conv1.cpp:54]   --->   Operation 2848 'fmul' 'mul_2_5_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_37 : Operation 2849 [2/3] (7.01ns)   --->   "%mul_2_6 = fmul i32 %select_ln36_56, i32 %tmp_370" [src/conv1.cpp:54]   --->   Operation 2849 'fmul' 'mul_2_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.01>
ST_38 : Operation 2850 [1/1] (0.77ns)   --->   "%empty_557 = add i9 %empty, i9 53" [src/conv1.cpp:36]   --->   Operation 2850 'add' 'empty_557' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2851 [1/1] (0.00ns)   --->   "%p_cast64 = zext i9 %empty_557" [src/conv1.cpp:36]   --->   Operation 2851 'zext' 'p_cast64' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 2852 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_54 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast64" [src/conv1.cpp:36]   --->   Operation 2852 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_54' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 2853 [1/1] (0.77ns)   --->   "%empty_579 = add i9 %empty, i9 76" [src/conv1.cpp:36]   --->   Operation 2853 'add' 'empty_579' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2854 [1/1] (0.00ns)   --->   "%p_cast86 = zext i9 %empty_579" [src/conv1.cpp:36]   --->   Operation 2854 'zext' 'p_cast86' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 2855 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_76 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast86" [src/conv1.cpp:36]   --->   Operation 2855 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_76' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 2856 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_54 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast64" [src/conv1.cpp:36]   --->   Operation 2856 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_54' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 2857 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_76 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast86" [src/conv1.cpp:36]   --->   Operation 2857 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_76' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 2858 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_54" [src/conv1.cpp:36]   --->   Operation 2858 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_38 : Operation 2859 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_54" [src/conv1.cpp:36]   --->   Operation 2859 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_38 : Operation 2860 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_61" [src/conv1.cpp:36]   --->   Operation 2860 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_38 : Operation 2861 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_61" [src/conv1.cpp:36]   --->   Operation 2861 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_38 : Operation 2862 [1/1] (0.42ns)   --->   "%tmp_236 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_60, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_60, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2862 'mux' 'tmp_236' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2863 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_69" [src/conv1.cpp:36]   --->   Operation 2863 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_38 : Operation 2864 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_69" [src/conv1.cpp:36]   --->   Operation 2864 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_38 : Operation 2865 [1/1] (0.42ns)   --->   "%tmp_244 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_68, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_68, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2865 'mux' 'tmp_244' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2866 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_76" [src/conv1.cpp:36]   --->   Operation 2866 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_38 : Operation 2867 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_76" [src/conv1.cpp:36]   --->   Operation 2867 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_38 : Operation 2868 [1/1] (0.77ns)   --->   "%empty_646 = add i9 %empty_592, i9 53" [src/conv1.cpp:36]   --->   Operation 2868 'add' 'empty_646' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2869 [1/1] (0.00ns)   --->   "%p_cast144 = zext i9 %empty_646" [src/conv1.cpp:36]   --->   Operation 2869 'zext' 'p_cast144' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 2870 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_134 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast144" [src/conv1.cpp:36]   --->   Operation 2870 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_134' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 2871 [1/1] (0.77ns)   --->   "%empty_669 = add i9 %empty_592, i9 76" [src/conv1.cpp:36]   --->   Operation 2871 'add' 'empty_669' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2872 [1/1] (0.00ns)   --->   "%p_cast167 = zext i9 %empty_669" [src/conv1.cpp:36]   --->   Operation 2872 'zext' 'p_cast167' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 2873 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_157 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast167" [src/conv1.cpp:36]   --->   Operation 2873 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_157' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 2874 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_134 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast144" [src/conv1.cpp:36]   --->   Operation 2874 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_134' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 2875 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_157 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast167" [src/conv1.cpp:36]   --->   Operation 2875 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_157' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_38 : Operation 2876 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_134" [src/conv1.cpp:36]   --->   Operation 2876 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_38 : Operation 2877 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_134" [src/conv1.cpp:36]   --->   Operation 2877 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_38 : Operation 2878 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_141" [src/conv1.cpp:36]   --->   Operation 2878 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_38 : Operation 2879 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_141" [src/conv1.cpp:36]   --->   Operation 2879 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_38 : Operation 2880 [1/1] (0.42ns)   --->   "%tmp_236_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_141, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_141, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2880 'mux' 'tmp_236_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2881 [1/1] (0.44ns)   --->   "%select_ln36_62 = select i1 %icmp_ln39, i32 %tmp_236_mid1, i32 %tmp_236" [src/conv1.cpp:36]   --->   Operation 2881 'select' 'select_ln36_62' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2882 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_149" [src/conv1.cpp:36]   --->   Operation 2882 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_38 : Operation 2883 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_149" [src/conv1.cpp:36]   --->   Operation 2883 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_38 : Operation 2884 [1/1] (0.42ns)   --->   "%tmp_244_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_149, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_149, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2884 'mux' 'tmp_244_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2885 [1/1] (0.44ns)   --->   "%select_ln36_70 = select i1 %icmp_ln39, i32 %tmp_244_mid1, i32 %tmp_244" [src/conv1.cpp:36]   --->   Operation 2885 'select' 'select_ln36_70' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_38 : Operation 2886 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_157" [src/conv1.cpp:36]   --->   Operation 2886 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_38 : Operation 2887 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_157" [src/conv1.cpp:36]   --->   Operation 2887 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_38 : Operation 2888 [1/1] (0.79ns)   --->   "%add_ln54_42 = add i11 %mul_ln54_6, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 2888 'add' 'add_ln54_42' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2889 [1/1] (0.00ns)   --->   "%zext_ln54_41 = zext i11 %add_ln54_42" [src/conv1.cpp:54]   --->   Operation 2889 'zext' 'zext_ln54_41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 2890 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_99 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_41" [src/conv1.cpp:54]   --->   Operation 2890 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_99' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 2891 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_108 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_41" [src/conv1.cpp:54]   --->   Operation 2891 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_108' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 2892 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_117 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_41" [src/conv1.cpp:54]   --->   Operation 2892 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_117' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 2893 [1/1] (0.79ns)   --->   "%add_ln54_50 = add i11 %mul_ln54_5, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 2893 'add' 'add_ln54_50' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2894 [1/1] (0.00ns)   --->   "%zext_ln54_51 = zext i11 %add_ln54_50" [src/conv1.cpp:54]   --->   Operation 2894 'zext' 'zext_ln54_51' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 2895 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_128 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_51" [src/conv1.cpp:54]   --->   Operation 2895 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_128' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 2896 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_137 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_51" [src/conv1.cpp:54]   --->   Operation 2896 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_137' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 2897 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_146 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_51" [src/conv1.cpp:54]   --->   Operation 2897 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_146' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_38 : Operation 2898 [1/4] (6.43ns)   --->   "%tmp_126 = fadd i32 %tmp_125, i32 %mul_16" [src/conv1.cpp:54]   --->   Operation 2898 'fadd' 'tmp_126' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2899 [2/4] (6.43ns)   --->   "%tmp_135 = fadd i32 %tmp_134, i32 %mul_130_4" [src/conv1.cpp:54]   --->   Operation 2899 'fadd' 'tmp_135' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2900 [1/3] (7.01ns)   --->   "%mul_130_7 = fmul i32 %select_ln36_18, i32 %tmp_290" [src/conv1.cpp:54]   --->   Operation 2900 'fmul' 'mul_130_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.53ns)   --->   Input mux for Operation 2901 '%tmp_144 = fadd i32 %tmp_143, i32 %mul_252_4'
ST_38 : Operation 2901 [4/4] (4.90ns)   --->   "%tmp_144 = fadd i32 %tmp_143, i32 %mul_252_4" [src/conv1.cpp:54]   --->   Operation 2901 'fadd' 'tmp_144' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2902 [2/3] (7.01ns)   --->   "%mul_252_6 = fmul i32 %select_ln36_26, i32 %tmp_306" [src/conv1.cpp:54]   --->   Operation 2902 'fmul' 'mul_252_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2903 [3/4] (6.43ns)   --->   "%tmp_152 = fadd i32 %tmp_151, i32 %mul_3_3" [src/conv1.cpp:54]   --->   Operation 2903 'fadd' 'tmp_152' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2904 [2/3] (7.01ns)   --->   "%mul_3_5 = fmul i32 %select_ln36_34, i32 %tmp_322" [src/conv1.cpp:54]   --->   Operation 2904 'fmul' 'mul_3_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2905 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_345 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_186" [src/conv1.cpp:54]   --->   Operation 2905 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_345' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2906 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_346 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_195" [src/conv1.cpp:54]   --->   Operation 2906 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_346' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2907 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_347 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_204" [src/conv1.cpp:54]   --->   Operation 2907 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_347' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2908 [1/1] (0.47ns)   --->   "%tmp_324 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_345, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_346, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_347, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 2908 'mux' 'tmp_324' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2909 [3/4] (6.43ns)   --->   "%tmp_160 = fadd i32 %tmp_159, i32 %mul_4_2" [src/conv1.cpp:54]   --->   Operation 2909 'fadd' 'tmp_160' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.45ns)   --->   Input mux for Operation 2910 '%mul_4_4 = fmul i32 %select_ln36_42, i32 %tmp_338'
ST_38 : Operation 2910 [3/3] (5.56ns)   --->   "%mul_4_4 = fmul i32 %select_ln36_42, i32 %tmp_338" [src/conv1.cpp:54]   --->   Operation 2910 'fmul' 'mul_4_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2911 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_369 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_157" [src/conv1.cpp:54]   --->   Operation 2911 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_369' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2912 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_370 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_166" [src/conv1.cpp:54]   --->   Operation 2912 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_370' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2913 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_371 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_175" [src/conv1.cpp:54]   --->   Operation 2913 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_371' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2914 [1/1] (0.47ns)   --->   "%tmp_340 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_369, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_370, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_371, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 2914 'mux' 'tmp_340' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2915 [2/4] (6.43ns)   --->   "%tmp_168 = fadd i32 %tmp_167, i32 %mul_5_1" [src/conv1.cpp:54]   --->   Operation 2915 'fadd' 'tmp_168' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.45ns)   --->   Input mux for Operation 2916 '%mul_5_3 = fmul i32 %select_ln36_50, i32 %tmp_354'
ST_38 : Operation 2916 [3/3] (5.56ns)   --->   "%mul_5_3 = fmul i32 %select_ln36_50, i32 %tmp_354" [src/conv1.cpp:54]   --->   Operation 2916 'fmul' 'mul_5_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2917 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_393 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_128" [src/conv1.cpp:54]   --->   Operation 2917 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_393' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2918 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_394 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_137" [src/conv1.cpp:54]   --->   Operation 2918 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_394' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2919 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_395 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_146" [src/conv1.cpp:54]   --->   Operation 2919 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_395' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2920 [2/4] (6.43ns)   --->   "%tmp_176 = fadd i32 %mul_6, i32 0" [src/conv1.cpp:54]   --->   Operation 2920 'fadd' 'tmp_176' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.45ns)   --->   Input mux for Operation 2921 '%mul_6_2 = fmul i32 %select_ln36_58, i32 %tmp_370'
ST_38 : Operation 2921 [3/3] (5.56ns)   --->   "%mul_6_2 = fmul i32 %select_ln36_58, i32 %tmp_370" [src/conv1.cpp:54]   --->   Operation 2921 'fmul' 'mul_6_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2922 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_417 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_99" [src/conv1.cpp:54]   --->   Operation 2922 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_417' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2923 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_418 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_108" [src/conv1.cpp:54]   --->   Operation 2923 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_418' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2924 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_419 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_117" [src/conv1.cpp:54]   --->   Operation 2924 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_419' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_38 : Operation 2925 [2/3] (7.01ns)   --->   "%mul_7 = fmul i32 %select_ln36_65, i32 %tmp_384" [src/conv1.cpp:54]   --->   Operation 2925 'fmul' 'mul_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2926 [2/3] (7.01ns)   --->   "%mul_7_1 = fmul i32 %select_ln36_66, i32 %tmp_386" [src/conv1.cpp:54]   --->   Operation 2926 'fmul' 'mul_7_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2927 [2/4] (6.43ns)   --->   "%tmp_317 = fadd i32 %tmp_315, i32 %mul_1_11" [src/conv1.cpp:54]   --->   Operation 2927 'fadd' 'tmp_317' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2928 [3/4] (6.43ns)   --->   "%tmp_335 = fadd i32 %tmp_333, i32 %mul_1_1_4" [src/conv1.cpp:54]   --->   Operation 2928 'fadd' 'tmp_335' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2929 [1/4] (6.43ns)   --->   "%tmp_349 = fadd i32 %tmp_347, i32 %mul_1_2_3" [src/conv1.cpp:54]   --->   Operation 2929 'fadd' 'tmp_349' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.53ns)   --->   Input mux for Operation 2930 '%tmp_365 = fadd i32 %tmp_363, i32 %mul_1_3_3'
ST_38 : Operation 2930 [4/4] (4.90ns)   --->   "%tmp_365 = fadd i32 %tmp_363, i32 %mul_1_3_3" [src/conv1.cpp:54]   --->   Operation 2930 'fadd' 'tmp_365' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2931 [3/4] (6.43ns)   --->   "%tmp_379 = fadd i32 %tmp_377, i32 %mul_1_4_2" [src/conv1.cpp:54]   --->   Operation 2931 'fadd' 'tmp_379' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2932 [3/4] (6.43ns)   --->   "%tmp_393 = fadd i32 %tmp_391, i32 %mul_1_5_1" [src/conv1.cpp:54]   --->   Operation 2932 'fadd' 'tmp_393' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2933 [1/3] (7.01ns)   --->   "%mul_1_5_2 = fmul i32 %select_ln36_49, i32 %tmp_354" [src/conv1.cpp:54]   --->   Operation 2933 'fmul' 'mul_1_5_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2934 [2/4] (6.43ns)   --->   "%tmp_407 = fadd i32 %mul_1_6, i32 0" [src/conv1.cpp:54]   --->   Operation 2934 'fadd' 'tmp_407' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2935 [1/3] (7.01ns)   --->   "%mul_1_6_1 = fmul i32 %select_ln36_57, i32 %tmp_370" [src/conv1.cpp:54]   --->   Operation 2935 'fmul' 'mul_1_6_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2936 [2/3] (7.01ns)   --->   "%mul_1_7 = fmul i32 %select_ln36_65, i32 %tmp_386" [src/conv1.cpp:54]   --->   Operation 2936 'fmul' 'mul_1_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2937 [1/4] (6.43ns)   --->   "%tmp_441 = fadd i32 %tmp_440, i32 %mul_2_11" [src/conv1.cpp:54]   --->   Operation 2937 'fadd' 'tmp_441' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2938 [3/4] (6.43ns)   --->   "%tmp_448 = fadd i32 %tmp_447, i32 %mul_2_1_4" [src/conv1.cpp:54]   --->   Operation 2938 'fadd' 'tmp_448' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.45ns)   --->   Input mux for Operation 2939 '%mul_2_1_6 = fmul i32 %select_ln36_17, i32 %tmp_292'
ST_38 : Operation 2939 [3/3] (5.56ns)   --->   "%mul_2_1_6 = fmul i32 %select_ln36_17, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 2939 'fmul' 'mul_2_1_6' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2940 [2/4] (6.43ns)   --->   "%tmp_454 = fadd i32 %tmp_453, i32 %mul_2_2_3" [src/conv1.cpp:54]   --->   Operation 2940 'fadd' 'tmp_454' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : [1/1] (1.45ns)   --->   Input mux for Operation 2941 '%mul_2_2_5 = fmul i32 %select_ln36_25, i32 %tmp_308'
ST_38 : Operation 2941 [3/3] (5.56ns)   --->   "%mul_2_2_5 = fmul i32 %select_ln36_25, i32 %tmp_308" [src/conv1.cpp:54]   --->   Operation 2941 'fmul' 'mul_2_2_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2942 [1/4] (6.43ns)   --->   "%tmp_460 = fadd i32 %tmp_459, i32 %mul_2_3_2" [src/conv1.cpp:54]   --->   Operation 2942 'fadd' 'tmp_460' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2943 [1/4] (6.43ns)   --->   "%tmp_466 = fadd i32 %tmp_465, i32 %mul_2_4_1" [src/conv1.cpp:54]   --->   Operation 2943 'fadd' 'tmp_466' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2944 [1/4] (6.43ns)   --->   "%tmp_472 = fadd i32 %mul_2_5, i32 0" [src/conv1.cpp:54]   --->   Operation 2944 'fadd' 'tmp_472' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2945 [1/3] (7.01ns)   --->   "%mul_2_5_1 = fmul i32 %select_ln36_48, i32 %tmp_354" [src/conv1.cpp:54]   --->   Operation 2945 'fmul' 'mul_2_5_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_38 : Operation 2946 [1/3] (7.01ns)   --->   "%mul_2_6 = fmul i32 %select_ln36_56, i32 %tmp_370" [src/conv1.cpp:54]   --->   Operation 2946 'fmul' 'mul_2_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.01>
ST_39 : Operation 2947 [1/1] (0.77ns)   --->   "%empty_565 = add i9 %empty, i9 61" [src/conv1.cpp:36]   --->   Operation 2947 'add' 'empty_565' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2948 [1/1] (0.00ns)   --->   "%p_cast72 = zext i9 %empty_565" [src/conv1.cpp:36]   --->   Operation 2948 'zext' 'p_cast72' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 2949 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_62 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast72" [src/conv1.cpp:36]   --->   Operation 2949 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_62' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 2950 [1/1] (0.77ns)   --->   "%empty_573 = add i9 %empty, i9 69" [src/conv1.cpp:36]   --->   Operation 2950 'add' 'empty_573' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2951 [1/1] (0.00ns)   --->   "%p_cast80 = zext i9 %empty_573" [src/conv1.cpp:36]   --->   Operation 2951 'zext' 'p_cast80' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 2952 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_70 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast80" [src/conv1.cpp:36]   --->   Operation 2952 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_70' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 2953 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_62 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast72" [src/conv1.cpp:36]   --->   Operation 2953 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_62' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 2954 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_70 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast80" [src/conv1.cpp:36]   --->   Operation 2954 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_70' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 2955 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_54" [src/conv1.cpp:36]   --->   Operation 2955 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_39 : Operation 2956 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_54" [src/conv1.cpp:36]   --->   Operation 2956 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_39 : Operation 2957 [1/1] (0.42ns)   --->   "%tmp_229 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_53, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_53, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2957 'mux' 'tmp_229' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2958 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_62" [src/conv1.cpp:36]   --->   Operation 2958 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_39 : Operation 2959 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_62" [src/conv1.cpp:36]   --->   Operation 2959 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_39 : Operation 2960 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_70" [src/conv1.cpp:36]   --->   Operation 2960 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_39 : Operation 2961 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_70" [src/conv1.cpp:36]   --->   Operation 2961 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_39 : Operation 2962 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_76" [src/conv1.cpp:36]   --->   Operation 2962 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_39 : Operation 2963 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_76" [src/conv1.cpp:36]   --->   Operation 2963 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_39 : Operation 2964 [1/1] (0.42ns)   --->   "%tmp_252 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_76, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_76, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 2964 'mux' 'tmp_252' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2965 [1/1] (0.77ns)   --->   "%empty_654 = add i9 %empty_592, i9 61" [src/conv1.cpp:36]   --->   Operation 2965 'add' 'empty_654' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2966 [1/1] (0.00ns)   --->   "%p_cast152 = zext i9 %empty_654" [src/conv1.cpp:36]   --->   Operation 2966 'zext' 'p_cast152' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 2967 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_142 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast152" [src/conv1.cpp:36]   --->   Operation 2967 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_142' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 2968 [1/1] (0.77ns)   --->   "%empty_662 = add i9 %empty_592, i9 69" [src/conv1.cpp:36]   --->   Operation 2968 'add' 'empty_662' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2969 [1/1] (0.00ns)   --->   "%p_cast160 = zext i9 %empty_662" [src/conv1.cpp:36]   --->   Operation 2969 'zext' 'p_cast160' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 2970 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_150 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast160" [src/conv1.cpp:36]   --->   Operation 2970 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_150' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 2971 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_142 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast152" [src/conv1.cpp:36]   --->   Operation 2971 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_142' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 2972 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_150 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast160" [src/conv1.cpp:36]   --->   Operation 2972 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_150' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_39 : Operation 2973 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_134" [src/conv1.cpp:36]   --->   Operation 2973 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_39 : Operation 2974 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_134" [src/conv1.cpp:36]   --->   Operation 2974 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_39 : Operation 2975 [1/1] (0.42ns)   --->   "%tmp_229_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_134, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_134, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2975 'mux' 'tmp_229_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2976 [1/1] (0.44ns)   --->   "%select_ln36_55 = select i1 %icmp_ln39, i32 %tmp_229_mid1, i32 %tmp_229" [src/conv1.cpp:36]   --->   Operation 2976 'select' 'select_ln36_55' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2977 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_142" [src/conv1.cpp:36]   --->   Operation 2977 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_39 : Operation 2978 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_142" [src/conv1.cpp:36]   --->   Operation 2978 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_39 : Operation 2979 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_150" [src/conv1.cpp:36]   --->   Operation 2979 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_39 : Operation 2980 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_150" [src/conv1.cpp:36]   --->   Operation 2980 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_39 : Operation 2981 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_157" [src/conv1.cpp:36]   --->   Operation 2981 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_39 : Operation 2982 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_157" [src/conv1.cpp:36]   --->   Operation 2982 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_39 : Operation 2983 [1/1] (0.42ns)   --->   "%tmp_252_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_157, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_157, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 2983 'mux' 'tmp_252_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2984 [1/1] (0.44ns)   --->   "%select_ln36_78 = select i1 %icmp_ln39, i32 %tmp_252_mid1, i32 %tmp_252" [src/conv1.cpp:36]   --->   Operation 2984 'select' 'select_ln36_78' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_39 : Operation 2985 [1/1] (0.79ns)   --->   "%add_ln54_34 = add i11 %mul_ln54_7, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 2985 'add' 'add_ln54_34' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2986 [1/1] (0.00ns)   --->   "%zext_ln54_31 = zext i11 %add_ln54_34" [src/conv1.cpp:54]   --->   Operation 2986 'zext' 'zext_ln54_31' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 2987 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_70 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_31" [src/conv1.cpp:54]   --->   Operation 2987 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_70' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 2988 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_79 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_31" [src/conv1.cpp:54]   --->   Operation 2988 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_79' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 2989 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_88 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_31" [src/conv1.cpp:54]   --->   Operation 2989 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_88' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : [1/1] (1.53ns)   --->   Input mux for Operation 2990 '%tmp_127 = fadd i32 %tmp_126, i32 %mul_17'
ST_39 : Operation 2990 [4/4] (4.90ns)   --->   "%tmp_127 = fadd i32 %tmp_126, i32 %mul_17" [src/conv1.cpp:54]   --->   Operation 2990 'fadd' 'tmp_127' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2991 [1/4] (6.43ns)   --->   "%tmp_135 = fadd i32 %tmp_134, i32 %mul_130_4" [src/conv1.cpp:54]   --->   Operation 2991 'fadd' 'tmp_135' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2992 [3/4] (6.43ns)   --->   "%tmp_144 = fadd i32 %tmp_143, i32 %mul_252_4" [src/conv1.cpp:54]   --->   Operation 2992 'fadd' 'tmp_144' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2993 [1/3] (7.01ns)   --->   "%mul_252_6 = fmul i32 %select_ln36_26, i32 %tmp_306" [src/conv1.cpp:54]   --->   Operation 2993 'fmul' 'mul_252_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2994 [2/4] (6.43ns)   --->   "%tmp_152 = fadd i32 %tmp_151, i32 %mul_3_3" [src/conv1.cpp:54]   --->   Operation 2994 'fadd' 'tmp_152' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2995 [1/3] (7.01ns)   --->   "%mul_3_5 = fmul i32 %select_ln36_34, i32 %tmp_322" [src/conv1.cpp:54]   --->   Operation 2995 'fmul' 'mul_3_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2996 [2/4] (6.43ns)   --->   "%tmp_160 = fadd i32 %tmp_159, i32 %mul_4_2" [src/conv1.cpp:54]   --->   Operation 2996 'fadd' 'tmp_160' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2997 [2/3] (7.01ns)   --->   "%mul_4_4 = fmul i32 %select_ln36_42, i32 %tmp_338" [src/conv1.cpp:54]   --->   Operation 2997 'fmul' 'mul_4_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2998 [1/4] (6.43ns)   --->   "%tmp_168 = fadd i32 %tmp_167, i32 %mul_5_1" [src/conv1.cpp:54]   --->   Operation 2998 'fadd' 'tmp_168' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 2999 [2/3] (7.01ns)   --->   "%mul_5_3 = fmul i32 %select_ln36_50, i32 %tmp_354" [src/conv1.cpp:54]   --->   Operation 2999 'fmul' 'mul_5_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3000 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_393 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_128" [src/conv1.cpp:54]   --->   Operation 3000 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_393' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 3001 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_394 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_137" [src/conv1.cpp:54]   --->   Operation 3001 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_394' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 3002 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_395 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_146" [src/conv1.cpp:54]   --->   Operation 3002 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_395' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 3003 [1/1] (0.47ns)   --->   "%tmp_356 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_393, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_394, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_395, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 3003 'mux' 'tmp_356' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3004 [1/4] (6.43ns)   --->   "%tmp_176 = fadd i32 %mul_6, i32 0" [src/conv1.cpp:54]   --->   Operation 3004 'fadd' 'tmp_176' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3005 [2/3] (7.01ns)   --->   "%mul_6_2 = fmul i32 %select_ln36_58, i32 %tmp_370" [src/conv1.cpp:54]   --->   Operation 3005 'fmul' 'mul_6_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3006 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_417 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_99" [src/conv1.cpp:54]   --->   Operation 3006 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_417' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 3007 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_418 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_108" [src/conv1.cpp:54]   --->   Operation 3007 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_418' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 3008 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_419 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_117" [src/conv1.cpp:54]   --->   Operation 3008 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_419' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 3009 [1/1] (0.47ns)   --->   "%tmp_372 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_417, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_418, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_419, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 3009 'mux' 'tmp_372' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3010 [1/3] (7.01ns)   --->   "%mul_7 = fmul i32 %select_ln36_65, i32 %tmp_384" [src/conv1.cpp:54]   --->   Operation 3010 'fmul' 'mul_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3011 [1/3] (7.01ns)   --->   "%mul_7_1 = fmul i32 %select_ln36_66, i32 %tmp_386" [src/conv1.cpp:54]   --->   Operation 3011 'fmul' 'mul_7_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3012 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_441 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_70" [src/conv1.cpp:54]   --->   Operation 3012 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_441' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 3013 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_442 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_79" [src/conv1.cpp:54]   --->   Operation 3013 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_442' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 3014 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_443 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_88" [src/conv1.cpp:54]   --->   Operation 3014 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_443' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 3015 [1/4] (6.43ns)   --->   "%tmp_317 = fadd i32 %tmp_315, i32 %mul_1_11" [src/conv1.cpp:54]   --->   Operation 3015 'fadd' 'tmp_317' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3016 [1/1] (0.00ns)   --->   "%zext_ln54_100 = zext i9 %urem_ln54_8" [src/conv1.cpp:54]   --->   Operation 3016 'zext' 'zext_ln54_100' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3017 [1/1] (0.79ns)   --->   "%add_ln54_90 = add i11 %mul_ln54, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 3017 'add' 'add_ln54_90' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3018 [1/1] (0.00ns)   --->   "%zext_ln54_101 = zext i11 %add_ln54_90" [src/conv1.cpp:54]   --->   Operation 3018 'zext' 'zext_ln54_101' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3019 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_489 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_101" [src/conv1.cpp:54]   --->   Operation 3019 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_489' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3020 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_498 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_101" [src/conv1.cpp:54]   --->   Operation 3020 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_498' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3021 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_507 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_101" [src/conv1.cpp:54]   --->   Operation 3021 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_507' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_39 : Operation 3022 [2/4] (6.43ns)   --->   "%tmp_335 = fadd i32 %tmp_333, i32 %mul_1_1_4" [src/conv1.cpp:54]   --->   Operation 3022 'fadd' 'tmp_335' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.45ns)   --->   Input mux for Operation 3023 '%mul_1_1_7 = fmul i32 %select_ln36_18, i32 %tmp_292'
ST_39 : Operation 3023 [3/3] (5.56ns)   --->   "%mul_1_1_7 = fmul i32 %select_ln36_18, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 3023 'fmul' 'mul_1_1_7' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.45ns)   --->   Input mux for Operation 3024 '%mul_1_2_6 = fmul i32 %select_ln36_26, i32 %tmp_308'
ST_39 : Operation 3024 [3/3] (5.56ns)   --->   "%mul_1_2_6 = fmul i32 %select_ln36_26, i32 %tmp_308" [src/conv1.cpp:54]   --->   Operation 3024 'fmul' 'mul_1_2_6' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3025 [3/4] (6.43ns)   --->   "%tmp_365 = fadd i32 %tmp_363, i32 %mul_1_3_3" [src/conv1.cpp:54]   --->   Operation 3025 'fadd' 'tmp_365' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.45ns)   --->   Input mux for Operation 3026 '%mul_1_3_5 = fmul i32 %select_ln36_34, i32 %tmp_324'
ST_39 : Operation 3026 [3/3] (5.56ns)   --->   "%mul_1_3_5 = fmul i32 %select_ln36_34, i32 %tmp_324" [src/conv1.cpp:54]   --->   Operation 3026 'fmul' 'mul_1_3_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3027 [2/4] (6.43ns)   --->   "%tmp_379 = fadd i32 %tmp_377, i32 %mul_1_4_2" [src/conv1.cpp:54]   --->   Operation 3027 'fadd' 'tmp_379' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3028 [2/4] (6.43ns)   --->   "%tmp_393 = fadd i32 %tmp_391, i32 %mul_1_5_1" [src/conv1.cpp:54]   --->   Operation 3028 'fadd' 'tmp_393' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3029 [1/4] (6.43ns)   --->   "%tmp_407 = fadd i32 %mul_1_6, i32 0" [src/conv1.cpp:54]   --->   Operation 3029 'fadd' 'tmp_407' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3030 [1/3] (7.01ns)   --->   "%mul_1_7 = fmul i32 %select_ln36_65, i32 %tmp_386" [src/conv1.cpp:54]   --->   Operation 3030 'fmul' 'mul_1_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.53ns)   --->   Input mux for Operation 3031 '%tmp_442 = fadd i32 %tmp_441, i32 %mul_2_12'
ST_39 : Operation 3031 [4/4] (4.90ns)   --->   "%tmp_442 = fadd i32 %tmp_441, i32 %mul_2_12" [src/conv1.cpp:54]   --->   Operation 3031 'fadd' 'tmp_442' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3032 [2/4] (6.43ns)   --->   "%tmp_448 = fadd i32 %tmp_447, i32 %mul_2_1_4" [src/conv1.cpp:54]   --->   Operation 3032 'fadd' 'tmp_448' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3033 [2/3] (7.01ns)   --->   "%mul_2_1_6 = fmul i32 %select_ln36_17, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 3033 'fmul' 'mul_2_1_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3034 [1/4] (6.43ns)   --->   "%tmp_454 = fadd i32 %tmp_453, i32 %mul_2_2_3" [src/conv1.cpp:54]   --->   Operation 3034 'fadd' 'tmp_454' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3035 [2/3] (7.01ns)   --->   "%mul_2_2_5 = fmul i32 %select_ln36_25, i32 %tmp_308" [src/conv1.cpp:54]   --->   Operation 3035 'fmul' 'mul_2_2_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.53ns)   --->   Input mux for Operation 3036 '%tmp_461 = fadd i32 %tmp_460, i32 %mul_2_3_3'
ST_39 : Operation 3036 [4/4] (4.90ns)   --->   "%tmp_461 = fadd i32 %tmp_460, i32 %mul_2_3_3" [src/conv1.cpp:54]   --->   Operation 3036 'fadd' 'tmp_461' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.45ns)   --->   Input mux for Operation 3037 '%mul_2_3_4 = fmul i32 %select_ln36_33, i32 %tmp_324'
ST_39 : Operation 3037 [3/3] (5.56ns)   --->   "%mul_2_3_4 = fmul i32 %select_ln36_33, i32 %tmp_324" [src/conv1.cpp:54]   --->   Operation 3037 'fmul' 'mul_2_3_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.53ns)   --->   Input mux for Operation 3038 '%tmp_467 = fadd i32 %tmp_466, i32 %mul_2_4_2'
ST_39 : Operation 3038 [4/4] (4.90ns)   --->   "%tmp_467 = fadd i32 %tmp_466, i32 %mul_2_4_2" [src/conv1.cpp:54]   --->   Operation 3038 'fadd' 'tmp_467' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.45ns)   --->   Input mux for Operation 3039 '%mul_2_4_3 = fmul i32 %select_ln36_41, i32 %tmp_340'
ST_39 : Operation 3039 [3/3] (5.56ns)   --->   "%mul_2_4_3 = fmul i32 %select_ln36_41, i32 %tmp_340" [src/conv1.cpp:54]   --->   Operation 3039 'fmul' 'mul_2_4_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.53ns)   --->   Input mux for Operation 3040 '%tmp_473 = fadd i32 %tmp_472, i32 %mul_2_5_1'
ST_39 : Operation 3040 [4/4] (4.90ns)   --->   "%tmp_473 = fadd i32 %tmp_472, i32 %mul_2_5_1" [src/conv1.cpp:54]   --->   Operation 3040 'fadd' 'tmp_473' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : [1/1] (1.53ns)   --->   Input mux for Operation 3041 '%tmp_479 = fadd i32 %mul_2_6, i32 0'
ST_39 : Operation 3041 [4/4] (4.90ns)   --->   "%tmp_479 = fadd i32 %mul_2_6, i32 0" [src/conv1.cpp:54]   --->   Operation 3041 'fadd' 'tmp_479' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_39 : Operation 3042 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_543 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_489" [src/conv1.cpp:54]   --->   Operation 3042 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_543' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 3043 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_544 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_498" [src/conv1.cpp:54]   --->   Operation 3043 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_544' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_39 : Operation 3044 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_545 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_507" [src/conv1.cpp:54]   --->   Operation 3044 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_545' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 40 <SV = 39> <Delay = 7.01>
ST_40 : Operation 3045 [1/1] (0.77ns)   --->   "%empty_566 = add i9 %empty, i9 62" [src/conv1.cpp:36]   --->   Operation 3045 'add' 'empty_566' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3046 [1/1] (0.00ns)   --->   "%p_cast73 = zext i9 %empty_566" [src/conv1.cpp:36]   --->   Operation 3046 'zext' 'p_cast73' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3047 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_63 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast73" [src/conv1.cpp:36]   --->   Operation 3047 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_63' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3048 [1/1] (0.77ns)   --->   "%empty_580 = add i9 %empty, i9 77" [src/conv1.cpp:36]   --->   Operation 3048 'add' 'empty_580' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3049 [1/1] (0.00ns)   --->   "%p_cast87 = zext i9 %empty_580" [src/conv1.cpp:36]   --->   Operation 3049 'zext' 'p_cast87' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3050 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_77 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast87" [src/conv1.cpp:36]   --->   Operation 3050 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_77' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3051 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_63 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast73" [src/conv1.cpp:36]   --->   Operation 3051 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_63' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3052 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_77 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast87" [src/conv1.cpp:36]   --->   Operation 3052 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_77' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3053 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_62" [src/conv1.cpp:36]   --->   Operation 3053 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_40 : Operation 3054 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_62" [src/conv1.cpp:36]   --->   Operation 3054 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_40 : Operation 3055 [1/1] (0.42ns)   --->   "%tmp_237 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_61, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_61, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3055 'mux' 'tmp_237' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3056 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_63" [src/conv1.cpp:36]   --->   Operation 3056 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_40 : Operation 3057 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_63" [src/conv1.cpp:36]   --->   Operation 3057 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_40 : Operation 3058 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_70" [src/conv1.cpp:36]   --->   Operation 3058 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_40 : Operation 3059 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_70" [src/conv1.cpp:36]   --->   Operation 3059 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_40 : Operation 3060 [1/1] (0.42ns)   --->   "%tmp_245 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_69, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_69, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3060 'mux' 'tmp_245' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3061 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_77" [src/conv1.cpp:36]   --->   Operation 3061 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_40 : Operation 3062 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_77" [src/conv1.cpp:36]   --->   Operation 3062 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_40 : Operation 3063 [1/1] (0.77ns)   --->   "%empty_655 = add i9 %empty_592, i9 62" [src/conv1.cpp:36]   --->   Operation 3063 'add' 'empty_655' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3064 [1/1] (0.00ns)   --->   "%p_cast153 = zext i9 %empty_655" [src/conv1.cpp:36]   --->   Operation 3064 'zext' 'p_cast153' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3065 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_143 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast153" [src/conv1.cpp:36]   --->   Operation 3065 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_143' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3066 [1/1] (0.77ns)   --->   "%empty_670 = add i9 %empty_592, i9 77" [src/conv1.cpp:36]   --->   Operation 3066 'add' 'empty_670' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3067 [1/1] (0.00ns)   --->   "%p_cast168 = zext i9 %empty_670" [src/conv1.cpp:36]   --->   Operation 3067 'zext' 'p_cast168' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3068 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_158 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast168" [src/conv1.cpp:36]   --->   Operation 3068 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_158' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3069 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_143 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast153" [src/conv1.cpp:36]   --->   Operation 3069 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_143' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3070 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_158 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast168" [src/conv1.cpp:36]   --->   Operation 3070 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_158' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_40 : Operation 3071 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_142" [src/conv1.cpp:36]   --->   Operation 3071 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_40 : Operation 3072 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_142" [src/conv1.cpp:36]   --->   Operation 3072 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_40 : Operation 3073 [1/1] (0.42ns)   --->   "%tmp_237_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_142, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_142, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3073 'mux' 'tmp_237_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3074 [1/1] (0.44ns)   --->   "%select_ln36_63 = select i1 %icmp_ln39, i32 %tmp_237_mid1, i32 %tmp_237" [src/conv1.cpp:36]   --->   Operation 3074 'select' 'select_ln36_63' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3075 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_143" [src/conv1.cpp:36]   --->   Operation 3075 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_40 : Operation 3076 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_143" [src/conv1.cpp:36]   --->   Operation 3076 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_40 : Operation 3077 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_150" [src/conv1.cpp:36]   --->   Operation 3077 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_40 : Operation 3078 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_150" [src/conv1.cpp:36]   --->   Operation 3078 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_40 : Operation 3079 [1/1] (0.42ns)   --->   "%tmp_245_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_150, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_150, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3079 'mux' 'tmp_245_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3080 [1/1] (0.44ns)   --->   "%select_ln36_71 = select i1 %icmp_ln39, i32 %tmp_245_mid1, i32 %tmp_245" [src/conv1.cpp:36]   --->   Operation 3080 'select' 'select_ln36_71' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_40 : Operation 3081 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_158" [src/conv1.cpp:36]   --->   Operation 3081 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_40 : Operation 3082 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_158" [src/conv1.cpp:36]   --->   Operation 3082 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_40 : Operation 3083 [1/1] (0.79ns)   --->   "%add_ln54_17 = add i11 %mul_ln39, i11 %zext_ln54_2" [src/conv1.cpp:54]   --->   Operation 3083 'add' 'add_ln54_17' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3084 [1/1] (0.00ns)   --->   "%zext_ln54_11 = zext i11 %add_ln54_17" [src/conv1.cpp:54]   --->   Operation 3084 'zext' 'zext_ln54_11' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3085 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_11 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_11" [src/conv1.cpp:54]   --->   Operation 3085 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_11' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3086 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_20 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_11" [src/conv1.cpp:54]   --->   Operation 3086 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_20' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3087 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_29 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_11" [src/conv1.cpp:54]   --->   Operation 3087 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_29' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3088 [1/1] (0.79ns)   --->   "%add_ln54_26 = add i11 %mul_ln39, i11 %zext_ln54_12" [src/conv1.cpp:54]   --->   Operation 3088 'add' 'add_ln54_26' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3089 [1/1] (0.00ns)   --->   "%zext_ln54_21 = zext i11 %add_ln54_26" [src/conv1.cpp:54]   --->   Operation 3089 'zext' 'zext_ln54_21' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3090 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_41 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_21" [src/conv1.cpp:54]   --->   Operation 3090 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_41' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3091 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_50 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_21" [src/conv1.cpp:54]   --->   Operation 3091 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_50' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3092 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_59 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_21" [src/conv1.cpp:54]   --->   Operation 3092 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_59' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_40 : Operation 3093 [3/4] (6.43ns)   --->   "%tmp_127 = fadd i32 %tmp_126, i32 %mul_17" [src/conv1.cpp:54]   --->   Operation 3093 'fadd' 'tmp_127' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.53ns)   --->   Input mux for Operation 3094 '%tmp_136 = fadd i32 %tmp_135, i32 %mul_130_5'
ST_40 : Operation 3094 [4/4] (4.90ns)   --->   "%tmp_136 = fadd i32 %tmp_135, i32 %mul_130_5" [src/conv1.cpp:54]   --->   Operation 3094 'fadd' 'tmp_136' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3095 [2/4] (6.43ns)   --->   "%tmp_144 = fadd i32 %tmp_143, i32 %mul_252_4" [src/conv1.cpp:54]   --->   Operation 3095 'fadd' 'tmp_144' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3096 [1/4] (6.43ns)   --->   "%tmp_152 = fadd i32 %tmp_151, i32 %mul_3_3" [src/conv1.cpp:54]   --->   Operation 3096 'fadd' 'tmp_152' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3097 [1/4] (6.43ns)   --->   "%tmp_160 = fadd i32 %tmp_159, i32 %mul_4_2" [src/conv1.cpp:54]   --->   Operation 3097 'fadd' 'tmp_160' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3098 [1/3] (7.01ns)   --->   "%mul_4_4 = fmul i32 %select_ln36_42, i32 %tmp_338" [src/conv1.cpp:54]   --->   Operation 3098 'fmul' 'mul_4_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3099 [1/3] (7.01ns)   --->   "%mul_5_3 = fmul i32 %select_ln36_50, i32 %tmp_354" [src/conv1.cpp:54]   --->   Operation 3099 'fmul' 'mul_5_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3100 [1/3] (7.01ns)   --->   "%mul_6_2 = fmul i32 %select_ln36_58, i32 %tmp_370" [src/conv1.cpp:54]   --->   Operation 3100 'fmul' 'mul_6_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.53ns)   --->   Input mux for Operation 3101 '%tmp_272 = fadd i32 %mul_7, i32 0'
ST_40 : Operation 3101 [4/4] (4.90ns)   --->   "%tmp_272 = fadd i32 %mul_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3101 'fadd' 'tmp_272' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3102 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_441 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_70" [src/conv1.cpp:54]   --->   Operation 3102 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_441' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3103 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_442 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_79" [src/conv1.cpp:54]   --->   Operation 3103 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_442' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3104 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_443 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_88" [src/conv1.cpp:54]   --->   Operation 3104 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_443' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3105 [1/1] (0.47ns)   --->   "%tmp_388 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_441, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_442, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_443, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 3105 'mux' 'tmp_388' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3106 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_462 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_11" [src/conv1.cpp:54]   --->   Operation 3106 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_462' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3107 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_463 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_20" [src/conv1.cpp:54]   --->   Operation 3107 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_463' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3108 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_464 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_29" [src/conv1.cpp:54]   --->   Operation 3108 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_464' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3109 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_465 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_41" [src/conv1.cpp:54]   --->   Operation 3109 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_465' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3110 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_466 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_50" [src/conv1.cpp:54]   --->   Operation 3110 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_466' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3111 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_467 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_59" [src/conv1.cpp:54]   --->   Operation 3111 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_467' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : [1/1] (1.53ns)   --->   Input mux for Operation 3112 '%tmp_319 = fadd i32 %tmp_317, i32 %mul_1_12'
ST_40 : Operation 3112 [4/4] (4.90ns)   --->   "%tmp_319 = fadd i32 %tmp_317, i32 %mul_1_12" [src/conv1.cpp:54]   --->   Operation 3112 'fadd' 'tmp_319' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3113 [1/4] (6.43ns)   --->   "%tmp_335 = fadd i32 %tmp_333, i32 %mul_1_1_4" [src/conv1.cpp:54]   --->   Operation 3113 'fadd' 'tmp_335' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3114 [2/3] (7.01ns)   --->   "%mul_1_1_7 = fmul i32 %select_ln36_18, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 3114 'fmul' 'mul_1_1_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.53ns)   --->   Input mux for Operation 3115 '%tmp_351 = fadd i32 %tmp_349, i32 %mul_1_2_4'
ST_40 : Operation 3115 [4/4] (4.90ns)   --->   "%tmp_351 = fadd i32 %tmp_349, i32 %mul_1_2_4" [src/conv1.cpp:54]   --->   Operation 3115 'fadd' 'tmp_351' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3116 [2/3] (7.01ns)   --->   "%mul_1_2_6 = fmul i32 %select_ln36_26, i32 %tmp_308" [src/conv1.cpp:54]   --->   Operation 3116 'fmul' 'mul_1_2_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3117 [2/4] (6.43ns)   --->   "%tmp_365 = fadd i32 %tmp_363, i32 %mul_1_3_3" [src/conv1.cpp:54]   --->   Operation 3117 'fadd' 'tmp_365' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3118 [2/3] (7.01ns)   --->   "%mul_1_3_5 = fmul i32 %select_ln36_34, i32 %tmp_324" [src/conv1.cpp:54]   --->   Operation 3118 'fmul' 'mul_1_3_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3119 [1/4] (6.43ns)   --->   "%tmp_379 = fadd i32 %tmp_377, i32 %mul_1_4_2" [src/conv1.cpp:54]   --->   Operation 3119 'fadd' 'tmp_379' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.45ns)   --->   Input mux for Operation 3120 '%mul_1_4_4 = fmul i32 %select_ln36_42, i32 %tmp_340'
ST_40 : Operation 3120 [3/3] (5.56ns)   --->   "%mul_1_4_4 = fmul i32 %select_ln36_42, i32 %tmp_340" [src/conv1.cpp:54]   --->   Operation 3120 'fmul' 'mul_1_4_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3121 [1/4] (6.43ns)   --->   "%tmp_393 = fadd i32 %tmp_391, i32 %mul_1_5_1" [src/conv1.cpp:54]   --->   Operation 3121 'fadd' 'tmp_393' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.45ns)   --->   Input mux for Operation 3122 '%mul_1_5_3 = fmul i32 %select_ln36_50, i32 %tmp_356'
ST_40 : Operation 3122 [3/3] (5.56ns)   --->   "%mul_1_5_3 = fmul i32 %select_ln36_50, i32 %tmp_356" [src/conv1.cpp:54]   --->   Operation 3122 'fmul' 'mul_1_5_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.45ns)   --->   Input mux for Operation 3123 '%mul_1_6_2 = fmul i32 %select_ln36_58, i32 %tmp_372'
ST_40 : Operation 3123 [3/3] (5.56ns)   --->   "%mul_1_6_2 = fmul i32 %select_ln36_58, i32 %tmp_372" [src/conv1.cpp:54]   --->   Operation 3123 'fmul' 'mul_1_6_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.53ns)   --->   Input mux for Operation 3124 '%tmp_421 = fadd i32 %mul_1_7, i32 0'
ST_40 : Operation 3124 [4/4] (4.90ns)   --->   "%tmp_421 = fadd i32 %mul_1_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3124 'fadd' 'tmp_421' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3125 [3/4] (6.43ns)   --->   "%tmp_442 = fadd i32 %tmp_441, i32 %mul_2_12" [src/conv1.cpp:54]   --->   Operation 3125 'fadd' 'tmp_442' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3126 [1/4] (6.43ns)   --->   "%tmp_448 = fadd i32 %tmp_447, i32 %mul_2_1_4" [src/conv1.cpp:54]   --->   Operation 3126 'fadd' 'tmp_448' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3127 [1/3] (7.01ns)   --->   "%mul_2_1_6 = fmul i32 %select_ln36_17, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 3127 'fmul' 'mul_2_1_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.53ns)   --->   Input mux for Operation 3128 '%tmp_455 = fadd i32 %tmp_454, i32 %mul_2_2_4'
ST_40 : Operation 3128 [4/4] (4.90ns)   --->   "%tmp_455 = fadd i32 %tmp_454, i32 %mul_2_2_4" [src/conv1.cpp:54]   --->   Operation 3128 'fadd' 'tmp_455' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3129 [1/3] (7.01ns)   --->   "%mul_2_2_5 = fmul i32 %select_ln36_25, i32 %tmp_308" [src/conv1.cpp:54]   --->   Operation 3129 'fmul' 'mul_2_2_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3130 [3/4] (6.43ns)   --->   "%tmp_461 = fadd i32 %tmp_460, i32 %mul_2_3_3" [src/conv1.cpp:54]   --->   Operation 3130 'fadd' 'tmp_461' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3131 [2/3] (7.01ns)   --->   "%mul_2_3_4 = fmul i32 %select_ln36_33, i32 %tmp_324" [src/conv1.cpp:54]   --->   Operation 3131 'fmul' 'mul_2_3_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3132 [3/4] (6.43ns)   --->   "%tmp_467 = fadd i32 %tmp_466, i32 %mul_2_4_2" [src/conv1.cpp:54]   --->   Operation 3132 'fadd' 'tmp_467' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3133 [2/3] (7.01ns)   --->   "%mul_2_4_3 = fmul i32 %select_ln36_41, i32 %tmp_340" [src/conv1.cpp:54]   --->   Operation 3133 'fmul' 'mul_2_4_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3134 [3/4] (6.43ns)   --->   "%tmp_473 = fadd i32 %tmp_472, i32 %mul_2_5_1" [src/conv1.cpp:54]   --->   Operation 3134 'fadd' 'tmp_473' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.45ns)   --->   Input mux for Operation 3135 '%mul_2_5_2 = fmul i32 %select_ln36_49, i32 %tmp_356'
ST_40 : Operation 3135 [3/3] (5.56ns)   --->   "%mul_2_5_2 = fmul i32 %select_ln36_49, i32 %tmp_356" [src/conv1.cpp:54]   --->   Operation 3135 'fmul' 'mul_2_5_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3136 [3/4] (6.43ns)   --->   "%tmp_479 = fadd i32 %mul_2_6, i32 0" [src/conv1.cpp:54]   --->   Operation 3136 'fadd' 'tmp_479' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_40 : [1/1] (1.45ns)   --->   Input mux for Operation 3137 '%mul_2_6_1 = fmul i32 %select_ln36_57, i32 %tmp_372'
ST_40 : Operation 3137 [3/3] (5.56ns)   --->   "%mul_2_6_1 = fmul i32 %select_ln36_57, i32 %tmp_372" [src/conv1.cpp:54]   --->   Operation 3137 'fmul' 'mul_2_6_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_40 : Operation 3138 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_543 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_489" [src/conv1.cpp:54]   --->   Operation 3138 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_543' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3139 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_544 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_498" [src/conv1.cpp:54]   --->   Operation 3139 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_544' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3140 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_545 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_507" [src/conv1.cpp:54]   --->   Operation 3140 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_545' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_40 : Operation 3141 [1/1] (0.47ns)   --->   "%tmp_501 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_543, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_544, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_545, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 3141 'mux' 'tmp_501' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.01>
ST_41 : Operation 3142 [1/1] (0.77ns)   --->   "%empty_574 = add i9 %empty, i9 70" [src/conv1.cpp:36]   --->   Operation 3142 'add' 'empty_574' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3143 [1/1] (0.00ns)   --->   "%p_cast81 = zext i9 %empty_574" [src/conv1.cpp:36]   --->   Operation 3143 'zext' 'p_cast81' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3144 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_71 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast81" [src/conv1.cpp:36]   --->   Operation 3144 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_71' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3145 [1/1] (0.77ns)   --->   "%empty_581 = add i9 %empty, i9 78" [src/conv1.cpp:36]   --->   Operation 3145 'add' 'empty_581' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3146 [1/1] (0.00ns)   --->   "%p_cast88 = zext i9 %empty_581" [src/conv1.cpp:36]   --->   Operation 3146 'zext' 'p_cast88' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3147 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_78 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast88" [src/conv1.cpp:36]   --->   Operation 3147 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_78' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3148 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_71 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast81" [src/conv1.cpp:36]   --->   Operation 3148 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_71' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3149 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_78 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast88" [src/conv1.cpp:36]   --->   Operation 3149 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_78' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3150 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_63" [src/conv1.cpp:36]   --->   Operation 3150 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_41 : Operation 3151 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_63" [src/conv1.cpp:36]   --->   Operation 3151 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_41 : Operation 3152 [1/1] (0.42ns)   --->   "%tmp_238 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_62, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_62, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3152 'mux' 'tmp_238' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3153 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_71" [src/conv1.cpp:36]   --->   Operation 3153 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_41 : Operation 3154 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_71" [src/conv1.cpp:36]   --->   Operation 3154 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_41 : Operation 3155 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_77" [src/conv1.cpp:36]   --->   Operation 3155 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_41 : Operation 3156 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_77" [src/conv1.cpp:36]   --->   Operation 3156 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_41 : Operation 3157 [1/1] (0.42ns)   --->   "%tmp_253 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_77, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_77, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3157 'mux' 'tmp_253' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3158 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_78" [src/conv1.cpp:36]   --->   Operation 3158 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_41 : Operation 3159 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_78" [src/conv1.cpp:36]   --->   Operation 3159 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_41 : Operation 3160 [1/1] (0.77ns)   --->   "%empty_663 = add i9 %empty_592, i9 70" [src/conv1.cpp:36]   --->   Operation 3160 'add' 'empty_663' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3161 [1/1] (0.00ns)   --->   "%p_cast161 = zext i9 %empty_663" [src/conv1.cpp:36]   --->   Operation 3161 'zext' 'p_cast161' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3162 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_151 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast161" [src/conv1.cpp:36]   --->   Operation 3162 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_151' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3163 [1/1] (0.77ns)   --->   "%empty_671 = add i9 %empty_592, i9 78" [src/conv1.cpp:36]   --->   Operation 3163 'add' 'empty_671' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3164 [1/1] (0.00ns)   --->   "%p_cast169 = zext i9 %empty_671" [src/conv1.cpp:36]   --->   Operation 3164 'zext' 'p_cast169' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3165 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_159 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast169" [src/conv1.cpp:36]   --->   Operation 3165 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_159' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3166 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_151 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast161" [src/conv1.cpp:36]   --->   Operation 3166 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_151' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3167 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_159 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast169" [src/conv1.cpp:36]   --->   Operation 3167 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_159' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_41 : Operation 3168 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_143" [src/conv1.cpp:36]   --->   Operation 3168 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_41 : Operation 3169 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_143" [src/conv1.cpp:36]   --->   Operation 3169 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_41 : Operation 3170 [1/1] (0.42ns)   --->   "%tmp_238_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_143, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_143, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3170 'mux' 'tmp_238_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3171 [1/1] (0.44ns)   --->   "%select_ln36_64 = select i1 %icmp_ln39, i32 %tmp_238_mid1, i32 %tmp_238" [src/conv1.cpp:36]   --->   Operation 3171 'select' 'select_ln36_64' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3172 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_151" [src/conv1.cpp:36]   --->   Operation 3172 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_41 : Operation 3173 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_151" [src/conv1.cpp:36]   --->   Operation 3173 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_41 : Operation 3174 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_158" [src/conv1.cpp:36]   --->   Operation 3174 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_41 : Operation 3175 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_158" [src/conv1.cpp:36]   --->   Operation 3175 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_41 : Operation 3176 [1/1] (0.42ns)   --->   "%tmp_253_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_158, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_158, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3176 'mux' 'tmp_253_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3177 [1/1] (0.44ns)   --->   "%select_ln36_79 = select i1 %icmp_ln39, i32 %tmp_253_mid1, i32 %tmp_253" [src/conv1.cpp:36]   --->   Operation 3177 'select' 'select_ln36_79' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_41 : Operation 3178 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_159" [src/conv1.cpp:36]   --->   Operation 3178 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_41 : Operation 3179 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_159" [src/conv1.cpp:36]   --->   Operation 3179 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_41 : Operation 3180 [2/4] (6.43ns)   --->   "%tmp_127 = fadd i32 %tmp_126, i32 %mul_17" [src/conv1.cpp:54]   --->   Operation 3180 'fadd' 'tmp_127' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3181 [1/1] (0.79ns)   --->   "%add_ln54_75 = add i11 %mul_ln54_3, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 3181 'add' 'add_ln54_75' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3182 [1/1] (0.00ns)   --->   "%zext_ln54_82 = zext i11 %add_ln54_75" [src/conv1.cpp:54]   --->   Operation 3182 'zext' 'zext_ln54_82' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3183 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_216 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_82" [src/conv1.cpp:54]   --->   Operation 3183 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_216' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3184 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_225 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_82" [src/conv1.cpp:54]   --->   Operation 3184 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_225' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3185 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_234 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_82" [src/conv1.cpp:54]   --->   Operation 3185 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_234' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3186 [1/1] (0.79ns)   --->   "%add_ln54_83 = add i11 %mul_ln54_2, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 3186 'add' 'add_ln54_83' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3187 [1/1] (0.00ns)   --->   "%zext_ln54_92 = zext i11 %add_ln54_83" [src/conv1.cpp:54]   --->   Operation 3187 'zext' 'zext_ln54_92' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3188 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_245 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_92" [src/conv1.cpp:54]   --->   Operation 3188 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_245' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3189 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_254 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_92" [src/conv1.cpp:54]   --->   Operation 3189 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_254' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3190 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_263 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_92" [src/conv1.cpp:54]   --->   Operation 3190 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_263' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_41 : Operation 3191 [3/4] (6.43ns)   --->   "%tmp_136 = fadd i32 %tmp_135, i32 %mul_130_5" [src/conv1.cpp:54]   --->   Operation 3191 'fadd' 'tmp_136' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.45ns)   --->   Input mux for Operation 3192 '%mul_130_8 = fmul i32 %select_ln36_19, i32 %tmp_292'
ST_41 : Operation 3192 [3/3] (5.56ns)   --->   "%mul_130_8 = fmul i32 %select_ln36_19, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 3192 'fmul' 'mul_130_8' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3193 [1/4] (6.43ns)   --->   "%tmp_144 = fadd i32 %tmp_143, i32 %mul_252_4" [src/conv1.cpp:54]   --->   Operation 3193 'fadd' 'tmp_144' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3194 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_324 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_245" [src/conv1.cpp:54]   --->   Operation 3194 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_324' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3195 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_325 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_254" [src/conv1.cpp:54]   --->   Operation 3195 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_325' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3196 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_326 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_263" [src/conv1.cpp:54]   --->   Operation 3196 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_326' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3197 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_348 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_216" [src/conv1.cpp:54]   --->   Operation 3197 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_348' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3198 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_349 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_225" [src/conv1.cpp:54]   --->   Operation 3198 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_349' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3199 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_350 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_234" [src/conv1.cpp:54]   --->   Operation 3199 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_350' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : [1/1] (1.53ns)   --->   Input mux for Operation 3200 '%tmp_169 = fadd i32 %tmp_168, i32 %mul_5_2'
ST_41 : Operation 3200 [4/4] (4.90ns)   --->   "%tmp_169 = fadd i32 %tmp_168, i32 %mul_5_2" [src/conv1.cpp:54]   --->   Operation 3200 'fadd' 'tmp_169' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.53ns)   --->   Input mux for Operation 3201 '%tmp_177 = fadd i32 %tmp_176, i32 %mul_6_1'
ST_41 : Operation 3201 [4/4] (4.90ns)   --->   "%tmp_177 = fadd i32 %tmp_176, i32 %mul_6_1" [src/conv1.cpp:54]   --->   Operation 3201 'fadd' 'tmp_177' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3202 [3/4] (6.43ns)   --->   "%tmp_272 = fadd i32 %mul_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3202 'fadd' 'tmp_272' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3203 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_462 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_11" [src/conv1.cpp:54]   --->   Operation 3203 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_462' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3204 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_463 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_20" [src/conv1.cpp:54]   --->   Operation 3204 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_463' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3205 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_464 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_29" [src/conv1.cpp:54]   --->   Operation 3205 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_464' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3206 [1/1] (0.47ns)   --->   "%tmp_402 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_462, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_463, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_464, i2 %trunc_ln" [src/conv1.cpp:54]   --->   Operation 3206 'mux' 'tmp_402' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3207 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_465 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_41" [src/conv1.cpp:54]   --->   Operation 3207 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_465' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3208 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_466 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_50" [src/conv1.cpp:54]   --->   Operation 3208 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_466' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3209 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_467 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_59" [src/conv1.cpp:54]   --->   Operation 3209 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_467' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_41 : Operation 3210 [1/1] (0.47ns)   --->   "%tmp_404 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_465, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_466, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_467, i2 %trunc_ln54_1" [src/conv1.cpp:54]   --->   Operation 3210 'mux' 'tmp_404' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3211 [3/4] (6.43ns)   --->   "%tmp_319 = fadd i32 %tmp_317, i32 %mul_1_12" [src/conv1.cpp:54]   --->   Operation 3211 'fadd' 'tmp_319' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.53ns)   --->   Input mux for Operation 3212 '%tmp_337 = fadd i32 %tmp_335, i32 %mul_1_1_5'
ST_41 : Operation 3212 [4/4] (4.90ns)   --->   "%tmp_337 = fadd i32 %tmp_335, i32 %mul_1_1_5" [src/conv1.cpp:54]   --->   Operation 3212 'fadd' 'tmp_337' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3213 [1/3] (7.01ns)   --->   "%mul_1_1_7 = fmul i32 %select_ln36_18, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 3213 'fmul' 'mul_1_1_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3214 [3/4] (6.43ns)   --->   "%tmp_351 = fadd i32 %tmp_349, i32 %mul_1_2_4" [src/conv1.cpp:54]   --->   Operation 3214 'fadd' 'tmp_351' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3215 [1/3] (7.01ns)   --->   "%mul_1_2_6 = fmul i32 %select_ln36_26, i32 %tmp_308" [src/conv1.cpp:54]   --->   Operation 3215 'fmul' 'mul_1_2_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3216 [1/4] (6.43ns)   --->   "%tmp_365 = fadd i32 %tmp_363, i32 %mul_1_3_3" [src/conv1.cpp:54]   --->   Operation 3216 'fadd' 'tmp_365' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3217 [1/3] (7.01ns)   --->   "%mul_1_3_5 = fmul i32 %select_ln36_34, i32 %tmp_324" [src/conv1.cpp:54]   --->   Operation 3217 'fmul' 'mul_1_3_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3218 [2/3] (7.01ns)   --->   "%mul_1_4_4 = fmul i32 %select_ln36_42, i32 %tmp_340" [src/conv1.cpp:54]   --->   Operation 3218 'fmul' 'mul_1_4_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.53ns)   --->   Input mux for Operation 3219 '%tmp_395 = fadd i32 %tmp_393, i32 %mul_1_5_2'
ST_41 : Operation 3219 [4/4] (4.90ns)   --->   "%tmp_395 = fadd i32 %tmp_393, i32 %mul_1_5_2" [src/conv1.cpp:54]   --->   Operation 3219 'fadd' 'tmp_395' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3220 [2/3] (7.01ns)   --->   "%mul_1_5_3 = fmul i32 %select_ln36_50, i32 %tmp_356" [src/conv1.cpp:54]   --->   Operation 3220 'fmul' 'mul_1_5_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.53ns)   --->   Input mux for Operation 3221 '%tmp_409 = fadd i32 %tmp_407, i32 %mul_1_6_1'
ST_41 : Operation 3221 [4/4] (4.90ns)   --->   "%tmp_409 = fadd i32 %tmp_407, i32 %mul_1_6_1" [src/conv1.cpp:54]   --->   Operation 3221 'fadd' 'tmp_409' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3222 [2/3] (7.01ns)   --->   "%mul_1_6_2 = fmul i32 %select_ln36_58, i32 %tmp_372" [src/conv1.cpp:54]   --->   Operation 3222 'fmul' 'mul_1_6_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3223 [3/4] (6.43ns)   --->   "%tmp_421 = fadd i32 %mul_1_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3223 'fadd' 'tmp_421' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.45ns)   --->   Input mux for Operation 3224 '%mul_1_7_1 = fmul i32 %select_ln36_66, i32 %tmp_388'
ST_41 : Operation 3224 [3/3] (5.56ns)   --->   "%mul_1_7_1 = fmul i32 %select_ln36_66, i32 %tmp_388" [src/conv1.cpp:54]   --->   Operation 3224 'fmul' 'mul_1_7_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3225 [2/4] (6.43ns)   --->   "%tmp_442 = fadd i32 %tmp_441, i32 %mul_2_12" [src/conv1.cpp:54]   --->   Operation 3225 'fadd' 'tmp_442' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.53ns)   --->   Input mux for Operation 3226 '%tmp_449 = fadd i32 %tmp_448, i32 %mul_2_1_5'
ST_41 : Operation 3226 [4/4] (4.90ns)   --->   "%tmp_449 = fadd i32 %tmp_448, i32 %mul_2_1_5" [src/conv1.cpp:54]   --->   Operation 3226 'fadd' 'tmp_449' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3227 [3/4] (6.43ns)   --->   "%tmp_455 = fadd i32 %tmp_454, i32 %mul_2_2_4" [src/conv1.cpp:54]   --->   Operation 3227 'fadd' 'tmp_455' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3228 [2/4] (6.43ns)   --->   "%tmp_461 = fadd i32 %tmp_460, i32 %mul_2_3_3" [src/conv1.cpp:54]   --->   Operation 3228 'fadd' 'tmp_461' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3229 [1/3] (7.01ns)   --->   "%mul_2_3_4 = fmul i32 %select_ln36_33, i32 %tmp_324" [src/conv1.cpp:54]   --->   Operation 3229 'fmul' 'mul_2_3_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3230 [2/4] (6.43ns)   --->   "%tmp_467 = fadd i32 %tmp_466, i32 %mul_2_4_2" [src/conv1.cpp:54]   --->   Operation 3230 'fadd' 'tmp_467' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3231 [1/3] (7.01ns)   --->   "%mul_2_4_3 = fmul i32 %select_ln36_41, i32 %tmp_340" [src/conv1.cpp:54]   --->   Operation 3231 'fmul' 'mul_2_4_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3232 [2/4] (6.43ns)   --->   "%tmp_473 = fadd i32 %tmp_472, i32 %mul_2_5_1" [src/conv1.cpp:54]   --->   Operation 3232 'fadd' 'tmp_473' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3233 [2/3] (7.01ns)   --->   "%mul_2_5_2 = fmul i32 %select_ln36_49, i32 %tmp_356" [src/conv1.cpp:54]   --->   Operation 3233 'fmul' 'mul_2_5_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3234 [2/4] (6.43ns)   --->   "%tmp_479 = fadd i32 %mul_2_6, i32 0" [src/conv1.cpp:54]   --->   Operation 3234 'fadd' 'tmp_479' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_41 : Operation 3235 [2/3] (7.01ns)   --->   "%mul_2_6_1 = fmul i32 %select_ln36_57, i32 %tmp_372" [src/conv1.cpp:54]   --->   Operation 3235 'fmul' 'mul_2_6_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.45ns)   --->   Input mux for Operation 3236 '%mul_2_7 = fmul i32 %select_ln36_65, i32 %tmp_388'
ST_41 : Operation 3236 [3/3] (5.56ns)   --->   "%mul_2_7 = fmul i32 %select_ln36_65, i32 %tmp_388" [src/conv1.cpp:54]   --->   Operation 3236 'fmul' 'mul_2_7' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.45ns)   --->   Input mux for Operation 3237 '%mul_1_15 = fmul i32 %select_ln36_10, i32 %tmp_501'
ST_41 : Operation 3237 [3/3] (5.56ns)   --->   "%mul_1_15 = fmul i32 %select_ln36_10, i32 %tmp_501" [src/conv1.cpp:54]   --->   Operation 3237 'fmul' 'mul_1_15' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_41 : [1/1] (1.45ns)   --->   Input mux for Operation 3238 '%mul_2_14 = fmul i32 %select_ln36_9, i32 %tmp_501'
ST_41 : Operation 3238 [3/3] (5.56ns)   --->   "%mul_2_14 = fmul i32 %select_ln36_9, i32 %tmp_501" [src/conv1.cpp:54]   --->   Operation 3238 'fmul' 'mul_2_14' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.01>
ST_42 : Operation 3239 [1/1] (0.77ns)   --->   "%empty_575 = add i9 %empty, i9 71" [src/conv1.cpp:36]   --->   Operation 3239 'add' 'empty_575' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3240 [1/1] (0.00ns)   --->   "%p_cast82 = zext i9 %empty_575" [src/conv1.cpp:36]   --->   Operation 3240 'zext' 'p_cast82' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3241 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_72 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast82" [src/conv1.cpp:36]   --->   Operation 3241 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_72' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3242 [1/1] (0.77ns)   --->   "%empty_582 = add i9 %empty, i9 79" [src/conv1.cpp:36]   --->   Operation 3242 'add' 'empty_582' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3243 [1/1] (0.00ns)   --->   "%p_cast89 = zext i9 %empty_582" [src/conv1.cpp:36]   --->   Operation 3243 'zext' 'p_cast89' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3244 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_79 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast89" [src/conv1.cpp:36]   --->   Operation 3244 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_79' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3245 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_72 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast82" [src/conv1.cpp:36]   --->   Operation 3245 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_72' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3246 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_79 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast89" [src/conv1.cpp:36]   --->   Operation 3246 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_79' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3247 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_71" [src/conv1.cpp:36]   --->   Operation 3247 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_42 : Operation 3248 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_71" [src/conv1.cpp:36]   --->   Operation 3248 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_42 : Operation 3249 [1/1] (0.42ns)   --->   "%tmp_246 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_70, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_70, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3249 'mux' 'tmp_246' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3250 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_72" [src/conv1.cpp:36]   --->   Operation 3250 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_42 : Operation 3251 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_72" [src/conv1.cpp:36]   --->   Operation 3251 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_42 : Operation 3252 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_78" [src/conv1.cpp:36]   --->   Operation 3252 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_42 : Operation 3253 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_78" [src/conv1.cpp:36]   --->   Operation 3253 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_42 : Operation 3254 [1/1] (0.42ns)   --->   "%tmp_254 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_78, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_78, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3254 'mux' 'tmp_254' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3255 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_79" [src/conv1.cpp:36]   --->   Operation 3255 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_42 : Operation 3256 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_79" [src/conv1.cpp:36]   --->   Operation 3256 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_42 : Operation 3257 [1/1] (0.77ns)   --->   "%empty_664 = add i9 %empty_592, i9 71" [src/conv1.cpp:36]   --->   Operation 3257 'add' 'empty_664' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3258 [1/1] (0.00ns)   --->   "%p_cast162 = zext i9 %empty_664" [src/conv1.cpp:36]   --->   Operation 3258 'zext' 'p_cast162' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3259 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_152 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast162" [src/conv1.cpp:36]   --->   Operation 3259 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_152' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3260 [1/1] (0.77ns)   --->   "%empty_672 = add i9 %empty_592, i9 79" [src/conv1.cpp:36]   --->   Operation 3260 'add' 'empty_672' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3261 [1/1] (0.00ns)   --->   "%p_cast170 = zext i9 %empty_672" [src/conv1.cpp:36]   --->   Operation 3261 'zext' 'p_cast170' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3262 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_160 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast170" [src/conv1.cpp:36]   --->   Operation 3262 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_160' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3263 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_152 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast162" [src/conv1.cpp:36]   --->   Operation 3263 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_152' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3264 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_160 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast170" [src/conv1.cpp:36]   --->   Operation 3264 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_160' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_42 : Operation 3265 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_151" [src/conv1.cpp:36]   --->   Operation 3265 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_42 : Operation 3266 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_151" [src/conv1.cpp:36]   --->   Operation 3266 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_42 : Operation 3267 [1/1] (0.42ns)   --->   "%tmp_246_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_151, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_151, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3267 'mux' 'tmp_246_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3268 [1/1] (0.44ns)   --->   "%select_ln36_72 = select i1 %icmp_ln39, i32 %tmp_246_mid1, i32 %tmp_246" [src/conv1.cpp:36]   --->   Operation 3268 'select' 'select_ln36_72' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3269 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_152" [src/conv1.cpp:36]   --->   Operation 3269 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_42 : Operation 3270 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_152" [src/conv1.cpp:36]   --->   Operation 3270 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_42 : Operation 3271 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_159" [src/conv1.cpp:36]   --->   Operation 3271 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_42 : Operation 3272 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_159" [src/conv1.cpp:36]   --->   Operation 3272 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_42 : Operation 3273 [1/1] (0.42ns)   --->   "%tmp_254_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_159, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_159, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3273 'mux' 'tmp_254_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3274 [1/1] (0.44ns)   --->   "%select_ln36_80 = select i1 %icmp_ln39, i32 %tmp_254_mid1, i32 %tmp_254" [src/conv1.cpp:36]   --->   Operation 3274 'select' 'select_ln36_80' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 3275 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_160" [src/conv1.cpp:36]   --->   Operation 3275 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_42 : Operation 3276 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_160" [src/conv1.cpp:36]   --->   Operation 3276 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_42 : Operation 3277 [1/1] (0.79ns)   --->   "%add_ln54_59 = add i11 %mul_ln54_5, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 3277 'add' 'add_ln54_59' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3278 [1/1] (0.00ns)   --->   "%zext_ln54_62 = zext i11 %add_ln54_59" [src/conv1.cpp:54]   --->   Operation 3278 'zext' 'zext_ln54_62' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3279 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_158 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_62" [src/conv1.cpp:54]   --->   Operation 3279 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_158' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3280 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_167 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_62" [src/conv1.cpp:54]   --->   Operation 3280 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_167' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3281 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_176 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_62" [src/conv1.cpp:54]   --->   Operation 3281 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_176' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3282 [1/4] (6.43ns)   --->   "%tmp_127 = fadd i32 %tmp_126, i32 %mul_17" [src/conv1.cpp:54]   --->   Operation 3282 'fadd' 'tmp_127' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3283 [1/1] (0.79ns)   --->   "%add_ln54_67 = add i11 %mul_ln54_4, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 3283 'add' 'add_ln54_67' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3284 [1/1] (0.00ns)   --->   "%zext_ln54_72 = zext i11 %add_ln54_67" [src/conv1.cpp:54]   --->   Operation 3284 'zext' 'zext_ln54_72' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3285 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_187 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_72" [src/conv1.cpp:54]   --->   Operation 3285 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_187' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3286 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_196 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_72" [src/conv1.cpp:54]   --->   Operation 3286 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_196' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3287 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_205 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_72" [src/conv1.cpp:54]   --->   Operation 3287 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_205' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_42 : Operation 3288 [2/4] (6.43ns)   --->   "%tmp_136 = fadd i32 %tmp_135, i32 %mul_130_5" [src/conv1.cpp:54]   --->   Operation 3288 'fadd' 'tmp_136' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3289 [2/3] (7.01ns)   --->   "%mul_130_8 = fmul i32 %select_ln36_19, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 3289 'fmul' 'mul_130_8' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.53ns)   --->   Input mux for Operation 3290 '%tmp_145 = fadd i32 %tmp_144, i32 %mul_252_5'
ST_42 : Operation 3290 [4/4] (4.90ns)   --->   "%tmp_145 = fadd i32 %tmp_144, i32 %mul_252_5" [src/conv1.cpp:54]   --->   Operation 3290 'fadd' 'tmp_145' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.45ns)   --->   Input mux for Operation 3291 '%mul_252_7 = fmul i32 %select_ln36_27, i32 %tmp_308'
ST_42 : Operation 3291 [3/3] (5.56ns)   --->   "%mul_252_7 = fmul i32 %select_ln36_27, i32 %tmp_308" [src/conv1.cpp:54]   --->   Operation 3291 'fmul' 'mul_252_7' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3292 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_324 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_245" [src/conv1.cpp:54]   --->   Operation 3292 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_324' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3293 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_325 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_254" [src/conv1.cpp:54]   --->   Operation 3293 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_325' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3294 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_326 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_263" [src/conv1.cpp:54]   --->   Operation 3294 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_326' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3295 [1/1] (0.47ns)   --->   "%tmp_310 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_324, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_325, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_326, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 3295 'mux' 'tmp_310' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.53ns)   --->   Input mux for Operation 3296 '%tmp_153 = fadd i32 %tmp_152, i32 %mul_3_4'
ST_42 : Operation 3296 [4/4] (4.90ns)   --->   "%tmp_153 = fadd i32 %tmp_152, i32 %mul_3_4" [src/conv1.cpp:54]   --->   Operation 3296 'fadd' 'tmp_153' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.45ns)   --->   Input mux for Operation 3297 '%mul_3_6 = fmul i32 %select_ln36_35, i32 %tmp_324'
ST_42 : Operation 3297 [3/3] (5.56ns)   --->   "%mul_3_6 = fmul i32 %select_ln36_35, i32 %tmp_324" [src/conv1.cpp:54]   --->   Operation 3297 'fmul' 'mul_3_6' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3298 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_348 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_216" [src/conv1.cpp:54]   --->   Operation 3298 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_348' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3299 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_349 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_225" [src/conv1.cpp:54]   --->   Operation 3299 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_349' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3300 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_350 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_234" [src/conv1.cpp:54]   --->   Operation 3300 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_350' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3301 [1/1] (0.47ns)   --->   "%tmp_326 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_348, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_349, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_350, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 3301 'mux' 'tmp_326' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.53ns)   --->   Input mux for Operation 3302 '%tmp_161 = fadd i32 %tmp_160, i32 %mul_4_3'
ST_42 : Operation 3302 [4/4] (4.90ns)   --->   "%tmp_161 = fadd i32 %tmp_160, i32 %mul_4_3" [src/conv1.cpp:54]   --->   Operation 3302 'fadd' 'tmp_161' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3303 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_372 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_187" [src/conv1.cpp:54]   --->   Operation 3303 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_372' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3304 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_373 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_196" [src/conv1.cpp:54]   --->   Operation 3304 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_373' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3305 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_374 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_205" [src/conv1.cpp:54]   --->   Operation 3305 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_374' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3306 [3/4] (6.43ns)   --->   "%tmp_169 = fadd i32 %tmp_168, i32 %mul_5_2" [src/conv1.cpp:54]   --->   Operation 3306 'fadd' 'tmp_169' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3307 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_396 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_158" [src/conv1.cpp:54]   --->   Operation 3307 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_396' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3308 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_397 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_167" [src/conv1.cpp:54]   --->   Operation 3308 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_397' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3309 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_398 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_176" [src/conv1.cpp:54]   --->   Operation 3309 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_398' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_42 : Operation 3310 [3/4] (6.43ns)   --->   "%tmp_177 = fadd i32 %tmp_176, i32 %mul_6_1" [src/conv1.cpp:54]   --->   Operation 3310 'fadd' 'tmp_177' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3311 [2/4] (6.43ns)   --->   "%tmp_272 = fadd i32 %mul_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3311 'fadd' 'tmp_272' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.45ns)   --->   Input mux for Operation 3312 '%mul_8 = fmul i32 %select_ln36_74, i32 %tmp_402'
ST_42 : Operation 3312 [3/3] (5.56ns)   --->   "%mul_8 = fmul i32 %select_ln36_74, i32 %tmp_402" [src/conv1.cpp:54]   --->   Operation 3312 'fmul' 'mul_8' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.45ns)   --->   Input mux for Operation 3313 '%mul_8_1 = fmul i32 %select_ln36_75, i32 %tmp_404'
ST_42 : Operation 3313 [3/3] (5.56ns)   --->   "%mul_8_1 = fmul i32 %select_ln36_75, i32 %tmp_404" [src/conv1.cpp:54]   --->   Operation 3313 'fmul' 'mul_8_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3314 [2/4] (6.43ns)   --->   "%tmp_319 = fadd i32 %tmp_317, i32 %mul_1_12" [src/conv1.cpp:54]   --->   Operation 3314 'fadd' 'tmp_319' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3315 [3/4] (6.43ns)   --->   "%tmp_337 = fadd i32 %tmp_335, i32 %mul_1_1_5" [src/conv1.cpp:54]   --->   Operation 3315 'fadd' 'tmp_337' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3316 [2/4] (6.43ns)   --->   "%tmp_351 = fadd i32 %tmp_349, i32 %mul_1_2_4" [src/conv1.cpp:54]   --->   Operation 3316 'fadd' 'tmp_351' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.53ns)   --->   Input mux for Operation 3317 '%tmp_367 = fadd i32 %tmp_365, i32 %mul_1_3_4'
ST_42 : Operation 3317 [4/4] (4.90ns)   --->   "%tmp_367 = fadd i32 %tmp_365, i32 %mul_1_3_4" [src/conv1.cpp:54]   --->   Operation 3317 'fadd' 'tmp_367' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.53ns)   --->   Input mux for Operation 3318 '%tmp_381 = fadd i32 %tmp_379, i32 %mul_1_4_3'
ST_42 : Operation 3318 [4/4] (4.90ns)   --->   "%tmp_381 = fadd i32 %tmp_379, i32 %mul_1_4_3" [src/conv1.cpp:54]   --->   Operation 3318 'fadd' 'tmp_381' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3319 [1/3] (7.01ns)   --->   "%mul_1_4_4 = fmul i32 %select_ln36_42, i32 %tmp_340" [src/conv1.cpp:54]   --->   Operation 3319 'fmul' 'mul_1_4_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3320 [3/4] (6.43ns)   --->   "%tmp_395 = fadd i32 %tmp_393, i32 %mul_1_5_2" [src/conv1.cpp:54]   --->   Operation 3320 'fadd' 'tmp_395' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3321 [1/3] (7.01ns)   --->   "%mul_1_5_3 = fmul i32 %select_ln36_50, i32 %tmp_356" [src/conv1.cpp:54]   --->   Operation 3321 'fmul' 'mul_1_5_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3322 [3/4] (6.43ns)   --->   "%tmp_409 = fadd i32 %tmp_407, i32 %mul_1_6_1" [src/conv1.cpp:54]   --->   Operation 3322 'fadd' 'tmp_409' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3323 [1/3] (7.01ns)   --->   "%mul_1_6_2 = fmul i32 %select_ln36_58, i32 %tmp_372" [src/conv1.cpp:54]   --->   Operation 3323 'fmul' 'mul_1_6_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3324 [2/4] (6.43ns)   --->   "%tmp_421 = fadd i32 %mul_1_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3324 'fadd' 'tmp_421' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3325 [2/3] (7.01ns)   --->   "%mul_1_7_1 = fmul i32 %select_ln36_66, i32 %tmp_388" [src/conv1.cpp:54]   --->   Operation 3325 'fmul' 'mul_1_7_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : [1/1] (1.45ns)   --->   Input mux for Operation 3326 '%mul_1_8 = fmul i32 %select_ln36_74, i32 %tmp_404'
ST_42 : Operation 3326 [3/3] (5.56ns)   --->   "%mul_1_8 = fmul i32 %select_ln36_74, i32 %tmp_404" [src/conv1.cpp:54]   --->   Operation 3326 'fmul' 'mul_1_8' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3327 [1/4] (6.43ns)   --->   "%tmp_442 = fadd i32 %tmp_441, i32 %mul_2_12" [src/conv1.cpp:54]   --->   Operation 3327 'fadd' 'tmp_442' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3328 [3/4] (6.43ns)   --->   "%tmp_449 = fadd i32 %tmp_448, i32 %mul_2_1_5" [src/conv1.cpp:54]   --->   Operation 3328 'fadd' 'tmp_449' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3329 [2/4] (6.43ns)   --->   "%tmp_455 = fadd i32 %tmp_454, i32 %mul_2_2_4" [src/conv1.cpp:54]   --->   Operation 3329 'fadd' 'tmp_455' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3330 [1/4] (6.43ns)   --->   "%tmp_461 = fadd i32 %tmp_460, i32 %mul_2_3_3" [src/conv1.cpp:54]   --->   Operation 3330 'fadd' 'tmp_461' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3331 [1/4] (6.43ns)   --->   "%tmp_467 = fadd i32 %tmp_466, i32 %mul_2_4_2" [src/conv1.cpp:54]   --->   Operation 3331 'fadd' 'tmp_467' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3332 [1/4] (6.43ns)   --->   "%tmp_473 = fadd i32 %tmp_472, i32 %mul_2_5_1" [src/conv1.cpp:54]   --->   Operation 3332 'fadd' 'tmp_473' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3333 [1/3] (7.01ns)   --->   "%mul_2_5_2 = fmul i32 %select_ln36_49, i32 %tmp_356" [src/conv1.cpp:54]   --->   Operation 3333 'fmul' 'mul_2_5_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3334 [1/4] (6.43ns)   --->   "%tmp_479 = fadd i32 %mul_2_6, i32 0" [src/conv1.cpp:54]   --->   Operation 3334 'fadd' 'tmp_479' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3335 [1/3] (7.01ns)   --->   "%mul_2_6_1 = fmul i32 %select_ln36_57, i32 %tmp_372" [src/conv1.cpp:54]   --->   Operation 3335 'fmul' 'mul_2_6_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3336 [2/3] (7.01ns)   --->   "%mul_2_7 = fmul i32 %select_ln36_65, i32 %tmp_388" [src/conv1.cpp:54]   --->   Operation 3336 'fmul' 'mul_2_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3337 [2/3] (7.01ns)   --->   "%mul_1_15 = fmul i32 %select_ln36_10, i32 %tmp_501" [src/conv1.cpp:54]   --->   Operation 3337 'fmul' 'mul_1_15' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 3338 [2/3] (7.01ns)   --->   "%mul_2_14 = fmul i32 %select_ln36_9, i32 %tmp_501" [src/conv1.cpp:54]   --->   Operation 3338 'fmul' 'mul_2_14' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.01>
ST_43 : Operation 3339 [1/1] (0.77ns)   --->   "%empty_583 = add i9 %empty, i9 80" [src/conv1.cpp:36]   --->   Operation 3339 'add' 'empty_583' <Predicate = (!icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3340 [1/1] (0.00ns)   --->   "%p_cast90 = zext i9 %empty_583" [src/conv1.cpp:36]   --->   Operation 3340 'zext' 'p_cast90' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_43 : Operation 3341 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_80 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast90" [src/conv1.cpp:36]   --->   Operation 3341 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_80' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_43 : Operation 3342 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_80 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast90" [src/conv1.cpp:36]   --->   Operation 3342 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_80' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_43 : Operation 3343 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_72" [src/conv1.cpp:36]   --->   Operation 3343 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_43 : Operation 3344 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_72" [src/conv1.cpp:36]   --->   Operation 3344 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_43 : Operation 3345 [1/1] (0.42ns)   --->   "%tmp_247 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_71, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_71, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3345 'mux' 'tmp_247' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3346 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_79" [src/conv1.cpp:36]   --->   Operation 3346 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_43 : Operation 3347 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_79" [src/conv1.cpp:36]   --->   Operation 3347 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_43 : Operation 3348 [1/1] (0.42ns)   --->   "%tmp_255 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_79, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_79, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3348 'mux' 'tmp_255' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3349 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_80" [src/conv1.cpp:36]   --->   Operation 3349 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_43 : Operation 3350 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_80" [src/conv1.cpp:36]   --->   Operation 3350 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_43 : Operation 3351 [1/1] (0.77ns)   --->   "%empty_673 = add i9 %empty_592, i9 80" [src/conv1.cpp:36]   --->   Operation 3351 'add' 'empty_673' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3352 [1/1] (0.00ns)   --->   "%p_cast171 = zext i9 %empty_673" [src/conv1.cpp:36]   --->   Operation 3352 'zext' 'p_cast171' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_43 : Operation 3353 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_161 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0, i64 0, i64 %p_cast171" [src/conv1.cpp:36]   --->   Operation 3353 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_161' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_43 : Operation 3354 [1/1] (0.00ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_161 = getelementptr i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0, i64 0, i64 %p_cast171" [src/conv1.cpp:36]   --->   Operation 3354 'getelementptr' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_161' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.00>
ST_43 : Operation 3355 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_152" [src/conv1.cpp:36]   --->   Operation 3355 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_43 : Operation 3356 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_152" [src/conv1.cpp:36]   --->   Operation 3356 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_43 : Operation 3357 [1/1] (0.42ns)   --->   "%tmp_247_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_152, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_152, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3357 'mux' 'tmp_247_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3358 [1/1] (0.44ns)   --->   "%select_ln36_73 = select i1 %icmp_ln39, i32 %tmp_247_mid1, i32 %tmp_247" [src/conv1.cpp:36]   --->   Operation 3358 'select' 'select_ln36_73' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 3359 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_160" [src/conv1.cpp:36]   --->   Operation 3359 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_43 : Operation 3360 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_160" [src/conv1.cpp:36]   --->   Operation 3360 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_43 : Operation 3361 [1/1] (0.42ns)   --->   "%tmp_255_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_160, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_160, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3361 'mux' 'tmp_255_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3362 [1/1] (0.44ns)   --->   "%select_ln36_81 = select i1 %icmp_ln39, i32 %tmp_255_mid1, i32 %tmp_255" [src/conv1.cpp:36]   --->   Operation 3362 'select' 'select_ln36_81' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 3363 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_161" [src/conv1.cpp:36]   --->   Operation 3363 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_43 : Operation 3364 [2/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_161" [src/conv1.cpp:36]   --->   Operation 3364 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_43 : Operation 3365 [1/1] (0.79ns)   --->   "%add_ln54_43 = add i11 %mul_ln54_7, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 3365 'add' 'add_ln54_43' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3366 [1/1] (0.00ns)   --->   "%zext_ln54_42 = zext i11 %add_ln54_43" [src/conv1.cpp:54]   --->   Operation 3366 'zext' 'zext_ln54_42' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3367 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_100 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_42" [src/conv1.cpp:54]   --->   Operation 3367 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_100' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3368 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_109 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_42" [src/conv1.cpp:54]   --->   Operation 3368 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_109' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3369 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_118 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_42" [src/conv1.cpp:54]   --->   Operation 3369 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_118' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3370 [1/1] (0.79ns)   --->   "%add_ln54_51 = add i11 %mul_ln54_6, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 3370 'add' 'add_ln54_51' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3371 [1/1] (0.00ns)   --->   "%zext_ln54_52 = zext i11 %add_ln54_51" [src/conv1.cpp:54]   --->   Operation 3371 'zext' 'zext_ln54_52' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3372 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_129 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_52" [src/conv1.cpp:54]   --->   Operation 3372 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_129' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3373 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_138 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_52" [src/conv1.cpp:54]   --->   Operation 3373 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_138' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : Operation 3374 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_147 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_52" [src/conv1.cpp:54]   --->   Operation 3374 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_147' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_43 : [1/1] (1.53ns)   --->   Input mux for Operation 3375 '%tmp_128 = fadd i32 %tmp_127, i32 %mul_18'
ST_43 : Operation 3375 [4/4] (4.90ns)   --->   "%tmp_128 = fadd i32 %tmp_127, i32 %mul_18" [src/conv1.cpp:54]   --->   Operation 3375 'fadd' 'tmp_128' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3376 [1/4] (6.43ns)   --->   "%tmp_136 = fadd i32 %tmp_135, i32 %mul_130_5" [src/conv1.cpp:54]   --->   Operation 3376 'fadd' 'tmp_136' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3377 [1/3] (7.01ns)   --->   "%mul_130_8 = fmul i32 %select_ln36_19, i32 %tmp_292" [src/conv1.cpp:54]   --->   Operation 3377 'fmul' 'mul_130_8' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3378 [3/4] (6.43ns)   --->   "%tmp_145 = fadd i32 %tmp_144, i32 %mul_252_5" [src/conv1.cpp:54]   --->   Operation 3378 'fadd' 'tmp_145' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3379 [2/3] (7.01ns)   --->   "%mul_252_7 = fmul i32 %select_ln36_27, i32 %tmp_308" [src/conv1.cpp:54]   --->   Operation 3379 'fmul' 'mul_252_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3380 [3/4] (6.43ns)   --->   "%tmp_153 = fadd i32 %tmp_152, i32 %mul_3_4" [src/conv1.cpp:54]   --->   Operation 3380 'fadd' 'tmp_153' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3381 [2/3] (7.01ns)   --->   "%mul_3_6 = fmul i32 %select_ln36_35, i32 %tmp_324" [src/conv1.cpp:54]   --->   Operation 3381 'fmul' 'mul_3_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3382 [3/4] (6.43ns)   --->   "%tmp_161 = fadd i32 %tmp_160, i32 %mul_4_3" [src/conv1.cpp:54]   --->   Operation 3382 'fadd' 'tmp_161' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.45ns)   --->   Input mux for Operation 3383 '%mul_4_5 = fmul i32 %select_ln36_43, i32 %tmp_340'
ST_43 : Operation 3383 [3/3] (5.56ns)   --->   "%mul_4_5 = fmul i32 %select_ln36_43, i32 %tmp_340" [src/conv1.cpp:54]   --->   Operation 3383 'fmul' 'mul_4_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3384 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_372 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_187" [src/conv1.cpp:54]   --->   Operation 3384 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_372' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3385 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_373 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_196" [src/conv1.cpp:54]   --->   Operation 3385 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_373' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3386 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_374 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_205" [src/conv1.cpp:54]   --->   Operation 3386 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_374' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3387 [1/1] (0.47ns)   --->   "%tmp_342 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_372, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_373, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_374, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 3387 'mux' 'tmp_342' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3388 [2/4] (6.43ns)   --->   "%tmp_169 = fadd i32 %tmp_168, i32 %mul_5_2" [src/conv1.cpp:54]   --->   Operation 3388 'fadd' 'tmp_169' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.45ns)   --->   Input mux for Operation 3389 '%mul_5_4 = fmul i32 %select_ln36_51, i32 %tmp_356'
ST_43 : Operation 3389 [3/3] (5.56ns)   --->   "%mul_5_4 = fmul i32 %select_ln36_51, i32 %tmp_356" [src/conv1.cpp:54]   --->   Operation 3389 'fmul' 'mul_5_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3390 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_396 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_158" [src/conv1.cpp:54]   --->   Operation 3390 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_396' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3391 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_397 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_167" [src/conv1.cpp:54]   --->   Operation 3391 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_397' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3392 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_398 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_176" [src/conv1.cpp:54]   --->   Operation 3392 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_398' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3393 [1/1] (0.47ns)   --->   "%tmp_358 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_396, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_397, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_398, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 3393 'mux' 'tmp_358' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3394 [2/4] (6.43ns)   --->   "%tmp_177 = fadd i32 %tmp_176, i32 %mul_6_1" [src/conv1.cpp:54]   --->   Operation 3394 'fadd' 'tmp_177' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.45ns)   --->   Input mux for Operation 3395 '%mul_6_3 = fmul i32 %select_ln36_59, i32 %tmp_372'
ST_43 : Operation 3395 [3/3] (5.56ns)   --->   "%mul_6_3 = fmul i32 %select_ln36_59, i32 %tmp_372" [src/conv1.cpp:54]   --->   Operation 3395 'fmul' 'mul_6_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3396 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_420 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_129" [src/conv1.cpp:54]   --->   Operation 3396 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_420' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3397 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_421 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_138" [src/conv1.cpp:54]   --->   Operation 3397 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_421' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3398 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_422 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_147" [src/conv1.cpp:54]   --->   Operation 3398 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_422' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3399 [1/4] (6.43ns)   --->   "%tmp_272 = fadd i32 %mul_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3399 'fadd' 'tmp_272' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3400 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_444 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_100" [src/conv1.cpp:54]   --->   Operation 3400 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_444' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3401 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_445 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_109" [src/conv1.cpp:54]   --->   Operation 3401 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_445' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3402 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_446 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_118" [src/conv1.cpp:54]   --->   Operation 3402 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_446' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_43 : Operation 3403 [2/3] (7.01ns)   --->   "%mul_8 = fmul i32 %select_ln36_74, i32 %tmp_402" [src/conv1.cpp:54]   --->   Operation 3403 'fmul' 'mul_8' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3404 [2/3] (7.01ns)   --->   "%mul_8_1 = fmul i32 %select_ln36_75, i32 %tmp_404" [src/conv1.cpp:54]   --->   Operation 3404 'fmul' 'mul_8_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3405 [1/4] (6.43ns)   --->   "%tmp_319 = fadd i32 %tmp_317, i32 %mul_1_12" [src/conv1.cpp:54]   --->   Operation 3405 'fadd' 'tmp_319' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3406 [2/4] (6.43ns)   --->   "%tmp_337 = fadd i32 %tmp_335, i32 %mul_1_1_5" [src/conv1.cpp:54]   --->   Operation 3406 'fadd' 'tmp_337' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3407 [1/4] (6.43ns)   --->   "%tmp_351 = fadd i32 %tmp_349, i32 %mul_1_2_4" [src/conv1.cpp:54]   --->   Operation 3407 'fadd' 'tmp_351' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3408 [3/4] (6.43ns)   --->   "%tmp_367 = fadd i32 %tmp_365, i32 %mul_1_3_4" [src/conv1.cpp:54]   --->   Operation 3408 'fadd' 'tmp_367' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3409 [3/4] (6.43ns)   --->   "%tmp_381 = fadd i32 %tmp_379, i32 %mul_1_4_3" [src/conv1.cpp:54]   --->   Operation 3409 'fadd' 'tmp_381' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3410 [2/4] (6.43ns)   --->   "%tmp_395 = fadd i32 %tmp_393, i32 %mul_1_5_2" [src/conv1.cpp:54]   --->   Operation 3410 'fadd' 'tmp_395' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3411 [2/4] (6.43ns)   --->   "%tmp_409 = fadd i32 %tmp_407, i32 %mul_1_6_1" [src/conv1.cpp:54]   --->   Operation 3411 'fadd' 'tmp_409' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3412 [1/4] (6.43ns)   --->   "%tmp_421 = fadd i32 %mul_1_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3412 'fadd' 'tmp_421' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3413 [1/3] (7.01ns)   --->   "%mul_1_7_1 = fmul i32 %select_ln36_66, i32 %tmp_388" [src/conv1.cpp:54]   --->   Operation 3413 'fmul' 'mul_1_7_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3414 [2/3] (7.01ns)   --->   "%mul_1_8 = fmul i32 %select_ln36_74, i32 %tmp_404" [src/conv1.cpp:54]   --->   Operation 3414 'fmul' 'mul_1_8' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.53ns)   --->   Input mux for Operation 3415 '%tmp_443 = fadd i32 %tmp_442, i32 %mul_2_13'
ST_43 : Operation 3415 [4/4] (4.90ns)   --->   "%tmp_443 = fadd i32 %tmp_442, i32 %mul_2_13" [src/conv1.cpp:54]   --->   Operation 3415 'fadd' 'tmp_443' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3416 [2/4] (6.43ns)   --->   "%tmp_449 = fadd i32 %tmp_448, i32 %mul_2_1_5" [src/conv1.cpp:54]   --->   Operation 3416 'fadd' 'tmp_449' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3417 [1/4] (6.43ns)   --->   "%tmp_455 = fadd i32 %tmp_454, i32 %mul_2_2_4" [src/conv1.cpp:54]   --->   Operation 3417 'fadd' 'tmp_455' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.45ns)   --->   Input mux for Operation 3418 '%mul_2_2_6 = fmul i32 %select_ln36_26, i32 %tmp_310'
ST_43 : Operation 3418 [3/3] (5.56ns)   --->   "%mul_2_2_6 = fmul i32 %select_ln36_26, i32 %tmp_310" [src/conv1.cpp:54]   --->   Operation 3418 'fmul' 'mul_2_2_6' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.53ns)   --->   Input mux for Operation 3419 '%tmp_462 = fadd i32 %tmp_461, i32 %mul_2_3_4'
ST_43 : Operation 3419 [4/4] (4.90ns)   --->   "%tmp_462 = fadd i32 %tmp_461, i32 %mul_2_3_4" [src/conv1.cpp:54]   --->   Operation 3419 'fadd' 'tmp_462' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.45ns)   --->   Input mux for Operation 3420 '%mul_2_3_5 = fmul i32 %select_ln36_34, i32 %tmp_326'
ST_43 : Operation 3420 [3/3] (5.56ns)   --->   "%mul_2_3_5 = fmul i32 %select_ln36_34, i32 %tmp_326" [src/conv1.cpp:54]   --->   Operation 3420 'fmul' 'mul_2_3_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.53ns)   --->   Input mux for Operation 3421 '%tmp_468 = fadd i32 %tmp_467, i32 %mul_2_4_3'
ST_43 : Operation 3421 [4/4] (4.90ns)   --->   "%tmp_468 = fadd i32 %tmp_467, i32 %mul_2_4_3" [src/conv1.cpp:54]   --->   Operation 3421 'fadd' 'tmp_468' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.53ns)   --->   Input mux for Operation 3422 '%tmp_474 = fadd i32 %tmp_473, i32 %mul_2_5_2'
ST_43 : Operation 3422 [4/4] (4.90ns)   --->   "%tmp_474 = fadd i32 %tmp_473, i32 %mul_2_5_2" [src/conv1.cpp:54]   --->   Operation 3422 'fadd' 'tmp_474' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : [1/1] (1.53ns)   --->   Input mux for Operation 3423 '%tmp_480 = fadd i32 %tmp_479, i32 %mul_2_6_1'
ST_43 : Operation 3423 [4/4] (4.90ns)   --->   "%tmp_480 = fadd i32 %tmp_479, i32 %mul_2_6_1" [src/conv1.cpp:54]   --->   Operation 3423 'fadd' 'tmp_480' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3424 [1/3] (7.01ns)   --->   "%mul_2_7 = fmul i32 %select_ln36_65, i32 %tmp_388" [src/conv1.cpp:54]   --->   Operation 3424 'fmul' 'mul_2_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3425 [1/3] (7.01ns)   --->   "%mul_1_15 = fmul i32 %select_ln36_10, i32 %tmp_501" [src/conv1.cpp:54]   --->   Operation 3425 'fmul' 'mul_1_15' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 3426 [1/3] (7.01ns)   --->   "%mul_2_14 = fmul i32 %select_ln36_9, i32 %tmp_501" [src/conv1.cpp:54]   --->   Operation 3426 'fmul' 'mul_2_14' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.01>
ST_44 : Operation 3427 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_80" [src/conv1.cpp:36]   --->   Operation 3427 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80' <Predicate = (!icmp_ln36 & !icmp_ln39 & !trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_44 : Operation 3428 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_80" [src/conv1.cpp:36]   --->   Operation 3428 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80' <Predicate = (!icmp_ln36 & !icmp_ln39 & trunc_ln36)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_44 : Operation 3429 [1/1] (0.42ns)   --->   "%tmp_256 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_80, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_80, i1 %trunc_ln36" [src/conv1.cpp:36]   --->   Operation 3429 'mux' 'tmp_256' <Predicate = (!icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3430 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_addr_161" [src/conv1.cpp:36]   --->   Operation 3430 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161' <Predicate = (!icmp_ln36 & icmp_ln39 & !trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_44 : Operation 3431 [1/2] (0.67ns)   --->   "%p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161 = load i9 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_addr_161" [src/conv1.cpp:36]   --->   Operation 3431 'load' 'p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161' <Predicate = (!icmp_ln36 & icmp_ln39 & trunc_ln36_1)> <Delay = 0.67> <CoreInst = "RAM_2P_LUTRAM">   --->   Core 93 'RAM_2P_LUTRAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 324> <RAM>
ST_44 : Operation 3432 [1/1] (0.42ns)   --->   "%tmp_256_mid1 = mux i32 @_ssdm_op_Mux.ap_auto.2float.i1, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_0_0_load_161, i32 %p_ZZ5conv1PA255_A255_fPA1_A9_A9_fPfS1_E13weight_buffer_1_0_load_161, i1 %trunc_ln36_1" [src/conv1.cpp:36]   --->   Operation 3432 'mux' 'tmp_256_mid1' <Predicate = (!icmp_ln36 & icmp_ln39)> <Delay = 0.42> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.42> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3433 [1/1] (0.44ns)   --->   "%select_ln36_82 = select i1 %icmp_ln39, i32 %tmp_256_mid1, i32 %tmp_256" [src/conv1.cpp:36]   --->   Operation 3433 'select' 'select_ln36_82' <Predicate = (!icmp_ln36)> <Delay = 0.44> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_44 : Operation 3434 [1/1] (0.79ns)   --->   "%add_ln54_35 = add i11 %mul_ln39, i11 %zext_ln54_23" [src/conv1.cpp:54]   --->   Operation 3434 'add' 'add_ln54_35' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3435 [1/1] (0.00ns)   --->   "%zext_ln54_32 = zext i11 %add_ln54_35" [src/conv1.cpp:54]   --->   Operation 3435 'zext' 'zext_ln54_32' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3436 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_71 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_32" [src/conv1.cpp:54]   --->   Operation 3436 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_71' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3437 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_80 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_32" [src/conv1.cpp:54]   --->   Operation 3437 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_80' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3438 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_89 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_32" [src/conv1.cpp:54]   --->   Operation 3438 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_89' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3439 [3/4] (6.43ns)   --->   "%tmp_128 = fadd i32 %tmp_127, i32 %mul_18" [src/conv1.cpp:54]   --->   Operation 3439 'fadd' 'tmp_128' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.53ns)   --->   Input mux for Operation 3440 '%tmp_137 = fadd i32 %tmp_136, i32 %mul_130_6'
ST_44 : Operation 3440 [4/4] (4.90ns)   --->   "%tmp_137 = fadd i32 %tmp_136, i32 %mul_130_6" [src/conv1.cpp:54]   --->   Operation 3440 'fadd' 'tmp_137' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3441 [2/4] (6.43ns)   --->   "%tmp_145 = fadd i32 %tmp_144, i32 %mul_252_5" [src/conv1.cpp:54]   --->   Operation 3441 'fadd' 'tmp_145' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3442 [1/3] (7.01ns)   --->   "%mul_252_7 = fmul i32 %select_ln36_27, i32 %tmp_308" [src/conv1.cpp:54]   --->   Operation 3442 'fmul' 'mul_252_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3443 [2/4] (6.43ns)   --->   "%tmp_153 = fadd i32 %tmp_152, i32 %mul_3_4" [src/conv1.cpp:54]   --->   Operation 3443 'fadd' 'tmp_153' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3444 [1/3] (7.01ns)   --->   "%mul_3_6 = fmul i32 %select_ln36_35, i32 %tmp_324" [src/conv1.cpp:54]   --->   Operation 3444 'fmul' 'mul_3_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3445 [2/4] (6.43ns)   --->   "%tmp_161 = fadd i32 %tmp_160, i32 %mul_4_3" [src/conv1.cpp:54]   --->   Operation 3445 'fadd' 'tmp_161' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3446 [2/3] (7.01ns)   --->   "%mul_4_5 = fmul i32 %select_ln36_43, i32 %tmp_340" [src/conv1.cpp:54]   --->   Operation 3446 'fmul' 'mul_4_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3447 [1/4] (6.43ns)   --->   "%tmp_169 = fadd i32 %tmp_168, i32 %mul_5_2" [src/conv1.cpp:54]   --->   Operation 3447 'fadd' 'tmp_169' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3448 [2/3] (7.01ns)   --->   "%mul_5_4 = fmul i32 %select_ln36_51, i32 %tmp_356" [src/conv1.cpp:54]   --->   Operation 3448 'fmul' 'mul_5_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3449 [1/4] (6.43ns)   --->   "%tmp_177 = fadd i32 %tmp_176, i32 %mul_6_1" [src/conv1.cpp:54]   --->   Operation 3449 'fadd' 'tmp_177' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3450 [2/3] (7.01ns)   --->   "%mul_6_3 = fmul i32 %select_ln36_59, i32 %tmp_372" [src/conv1.cpp:54]   --->   Operation 3450 'fmul' 'mul_6_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3451 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_420 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_129" [src/conv1.cpp:54]   --->   Operation 3451 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_420' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3452 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_421 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_138" [src/conv1.cpp:54]   --->   Operation 3452 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_421' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3453 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_422 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_147" [src/conv1.cpp:54]   --->   Operation 3453 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_422' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3454 [1/1] (0.47ns)   --->   "%tmp_374 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_420, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_421, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_422, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 3454 'mux' 'tmp_374' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.53ns)   --->   Input mux for Operation 3455 '%tmp_274 = fadd i32 %tmp_272, i32 %mul_7_1'
ST_44 : Operation 3455 [4/4] (4.90ns)   --->   "%tmp_274 = fadd i32 %tmp_272, i32 %mul_7_1" [src/conv1.cpp:54]   --->   Operation 3455 'fadd' 'tmp_274' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.45ns)   --->   Input mux for Operation 3456 '%mul_7_2 = fmul i32 %select_ln36_67, i32 %tmp_388'
ST_44 : Operation 3456 [3/3] (5.56ns)   --->   "%mul_7_2 = fmul i32 %select_ln36_67, i32 %tmp_388" [src/conv1.cpp:54]   --->   Operation 3456 'fmul' 'mul_7_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3457 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_444 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_100" [src/conv1.cpp:54]   --->   Operation 3457 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_444' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3458 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_445 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_109" [src/conv1.cpp:54]   --->   Operation 3458 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_445' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3459 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_446 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_118" [src/conv1.cpp:54]   --->   Operation 3459 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_446' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3460 [1/1] (0.47ns)   --->   "%tmp_390 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_444, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_445, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_446, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 3460 'mux' 'tmp_390' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3461 [1/3] (7.01ns)   --->   "%mul_8 = fmul i32 %select_ln36_74, i32 %tmp_402" [src/conv1.cpp:54]   --->   Operation 3461 'fmul' 'mul_8' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3462 [1/3] (7.01ns)   --->   "%mul_8_1 = fmul i32 %select_ln36_75, i32 %tmp_404" [src/conv1.cpp:54]   --->   Operation 3462 'fmul' 'mul_8_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3463 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_468 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_71" [src/conv1.cpp:54]   --->   Operation 3463 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_468' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3464 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_469 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_80" [src/conv1.cpp:54]   --->   Operation 3464 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_469' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3465 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_470 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_89" [src/conv1.cpp:54]   --->   Operation 3465 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_470' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : [1/1] (1.53ns)   --->   Input mux for Operation 3466 '%tmp_321 = fadd i32 %tmp_319, i32 %mul_1_13'
ST_44 : Operation 3466 [4/4] (4.90ns)   --->   "%tmp_321 = fadd i32 %tmp_319, i32 %mul_1_13" [src/conv1.cpp:54]   --->   Operation 3466 'fadd' 'tmp_321' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3467 [1/1] (0.79ns)   --->   "%add_ln54_91 = add i11 %mul_ln54_1, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 3467 'add' 'add_ln54_91' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3468 [1/1] (0.00ns)   --->   "%zext_ln54_102 = zext i11 %add_ln54_91" [src/conv1.cpp:54]   --->   Operation 3468 'zext' 'zext_ln54_102' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3469 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_490 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_102" [src/conv1.cpp:54]   --->   Operation 3469 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_490' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3470 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_499 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_102" [src/conv1.cpp:54]   --->   Operation 3470 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_499' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3471 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_508 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_102" [src/conv1.cpp:54]   --->   Operation 3471 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_508' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_44 : Operation 3472 [1/4] (6.43ns)   --->   "%tmp_337 = fadd i32 %tmp_335, i32 %mul_1_1_5" [src/conv1.cpp:54]   --->   Operation 3472 'fadd' 'tmp_337' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.53ns)   --->   Input mux for Operation 3473 '%tmp_353 = fadd i32 %tmp_351, i32 %mul_1_2_5'
ST_44 : Operation 3473 [4/4] (4.90ns)   --->   "%tmp_353 = fadd i32 %tmp_351, i32 %mul_1_2_5" [src/conv1.cpp:54]   --->   Operation 3473 'fadd' 'tmp_353' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.45ns)   --->   Input mux for Operation 3474 '%mul_1_2_7 = fmul i32 %select_ln36_27, i32 %tmp_310'
ST_44 : Operation 3474 [3/3] (5.56ns)   --->   "%mul_1_2_7 = fmul i32 %select_ln36_27, i32 %tmp_310" [src/conv1.cpp:54]   --->   Operation 3474 'fmul' 'mul_1_2_7' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3475 [2/4] (6.43ns)   --->   "%tmp_367 = fadd i32 %tmp_365, i32 %mul_1_3_4" [src/conv1.cpp:54]   --->   Operation 3475 'fadd' 'tmp_367' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.45ns)   --->   Input mux for Operation 3476 '%mul_1_3_6 = fmul i32 %select_ln36_35, i32 %tmp_326'
ST_44 : Operation 3476 [3/3] (5.56ns)   --->   "%mul_1_3_6 = fmul i32 %select_ln36_35, i32 %tmp_326" [src/conv1.cpp:54]   --->   Operation 3476 'fmul' 'mul_1_3_6' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3477 [2/4] (6.43ns)   --->   "%tmp_381 = fadd i32 %tmp_379, i32 %mul_1_4_3" [src/conv1.cpp:54]   --->   Operation 3477 'fadd' 'tmp_381' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3478 [1/4] (6.43ns)   --->   "%tmp_395 = fadd i32 %tmp_393, i32 %mul_1_5_2" [src/conv1.cpp:54]   --->   Operation 3478 'fadd' 'tmp_395' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3479 [1/4] (6.43ns)   --->   "%tmp_409 = fadd i32 %tmp_407, i32 %mul_1_6_1" [src/conv1.cpp:54]   --->   Operation 3479 'fadd' 'tmp_409' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3480 [1/3] (7.01ns)   --->   "%mul_1_8 = fmul i32 %select_ln36_74, i32 %tmp_404" [src/conv1.cpp:54]   --->   Operation 3480 'fmul' 'mul_1_8' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3481 [3/4] (6.43ns)   --->   "%tmp_443 = fadd i32 %tmp_442, i32 %mul_2_13" [src/conv1.cpp:54]   --->   Operation 3481 'fadd' 'tmp_443' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3482 [1/4] (6.43ns)   --->   "%tmp_449 = fadd i32 %tmp_448, i32 %mul_2_1_5" [src/conv1.cpp:54]   --->   Operation 3482 'fadd' 'tmp_449' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.53ns)   --->   Input mux for Operation 3483 '%tmp_456 = fadd i32 %tmp_455, i32 %mul_2_2_5'
ST_44 : Operation 3483 [4/4] (4.90ns)   --->   "%tmp_456 = fadd i32 %tmp_455, i32 %mul_2_2_5" [src/conv1.cpp:54]   --->   Operation 3483 'fadd' 'tmp_456' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3484 [2/3] (7.01ns)   --->   "%mul_2_2_6 = fmul i32 %select_ln36_26, i32 %tmp_310" [src/conv1.cpp:54]   --->   Operation 3484 'fmul' 'mul_2_2_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3485 [3/4] (6.43ns)   --->   "%tmp_462 = fadd i32 %tmp_461, i32 %mul_2_3_4" [src/conv1.cpp:54]   --->   Operation 3485 'fadd' 'tmp_462' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3486 [2/3] (7.01ns)   --->   "%mul_2_3_5 = fmul i32 %select_ln36_34, i32 %tmp_326" [src/conv1.cpp:54]   --->   Operation 3486 'fmul' 'mul_2_3_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3487 [3/4] (6.43ns)   --->   "%tmp_468 = fadd i32 %tmp_467, i32 %mul_2_4_3" [src/conv1.cpp:54]   --->   Operation 3487 'fadd' 'tmp_468' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.45ns)   --->   Input mux for Operation 3488 '%mul_2_4_4 = fmul i32 %select_ln36_42, i32 %tmp_342'
ST_44 : Operation 3488 [3/3] (5.56ns)   --->   "%mul_2_4_4 = fmul i32 %select_ln36_42, i32 %tmp_342" [src/conv1.cpp:54]   --->   Operation 3488 'fmul' 'mul_2_4_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3489 [3/4] (6.43ns)   --->   "%tmp_474 = fadd i32 %tmp_473, i32 %mul_2_5_2" [src/conv1.cpp:54]   --->   Operation 3489 'fadd' 'tmp_474' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.45ns)   --->   Input mux for Operation 3490 '%mul_2_5_3 = fmul i32 %select_ln36_50, i32 %tmp_358'
ST_44 : Operation 3490 [3/3] (5.56ns)   --->   "%mul_2_5_3 = fmul i32 %select_ln36_50, i32 %tmp_358" [src/conv1.cpp:54]   --->   Operation 3490 'fmul' 'mul_2_5_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3491 [3/4] (6.43ns)   --->   "%tmp_480 = fadd i32 %tmp_479, i32 %mul_2_6_1" [src/conv1.cpp:54]   --->   Operation 3491 'fadd' 'tmp_480' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : [1/1] (1.53ns)   --->   Input mux for Operation 3492 '%tmp_486 = fadd i32 %mul_2_7, i32 0'
ST_44 : Operation 3492 [4/4] (4.90ns)   --->   "%tmp_486 = fadd i32 %mul_2_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3492 'fadd' 'tmp_486' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_44 : Operation 3493 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_546 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_490" [src/conv1.cpp:54]   --->   Operation 3493 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_546' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3494 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_547 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_499" [src/conv1.cpp:54]   --->   Operation 3494 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_547' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 3495 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_548 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_508" [src/conv1.cpp:54]   --->   Operation 3495 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_548' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_44 : Operation 4989 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 4989 'ret' 'ret_ln0' <Predicate = (icmp_ln36)> <Delay = 0.00>

State 45 <SV = 44> <Delay = 7.01>
ST_45 : Operation 3496 [2/4] (6.43ns)   --->   "%tmp_128 = fadd i32 %tmp_127, i32 %mul_18" [src/conv1.cpp:54]   --->   Operation 3496 'fadd' 'tmp_128' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3497 [1/1] (0.79ns)   --->   "%add_ln54_84 = add i11 %mul_ln54_3, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 3497 'add' 'add_ln54_84' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3498 [1/1] (0.00ns)   --->   "%zext_ln54_93 = zext i11 %add_ln54_84" [src/conv1.cpp:54]   --->   Operation 3498 'zext' 'zext_ln54_93' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 3499 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_246 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_93" [src/conv1.cpp:54]   --->   Operation 3499 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_246' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 3500 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_255 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_93" [src/conv1.cpp:54]   --->   Operation 3500 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_255' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 3501 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_264 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_93" [src/conv1.cpp:54]   --->   Operation 3501 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_264' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 3502 [3/4] (6.43ns)   --->   "%tmp_137 = fadd i32 %tmp_136, i32 %mul_130_6" [src/conv1.cpp:54]   --->   Operation 3502 'fadd' 'tmp_137' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3503 [1/4] (6.43ns)   --->   "%tmp_145 = fadd i32 %tmp_144, i32 %mul_252_5" [src/conv1.cpp:54]   --->   Operation 3503 'fadd' 'tmp_145' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3504 [1/4] (6.43ns)   --->   "%tmp_153 = fadd i32 %tmp_152, i32 %mul_3_4" [src/conv1.cpp:54]   --->   Operation 3504 'fadd' 'tmp_153' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3505 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_351 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_246" [src/conv1.cpp:54]   --->   Operation 3505 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_351' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3506 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_352 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_255" [src/conv1.cpp:54]   --->   Operation 3506 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_352' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3507 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_353 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_264" [src/conv1.cpp:54]   --->   Operation 3507 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_353' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3508 [1/4] (6.43ns)   --->   "%tmp_161 = fadd i32 %tmp_160, i32 %mul_4_3" [src/conv1.cpp:54]   --->   Operation 3508 'fadd' 'tmp_161' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3509 [1/3] (7.01ns)   --->   "%mul_4_5 = fmul i32 %select_ln36_43, i32 %tmp_340" [src/conv1.cpp:54]   --->   Operation 3509 'fmul' 'mul_4_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3510 [1/3] (7.01ns)   --->   "%mul_5_4 = fmul i32 %select_ln36_51, i32 %tmp_356" [src/conv1.cpp:54]   --->   Operation 3510 'fmul' 'mul_5_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.53ns)   --->   Input mux for Operation 3511 '%tmp_258 = fadd i32 %tmp_177, i32 %mul_6_2'
ST_45 : Operation 3511 [4/4] (4.90ns)   --->   "%tmp_258 = fadd i32 %tmp_177, i32 %mul_6_2" [src/conv1.cpp:54]   --->   Operation 3511 'fadd' 'tmp_258' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3512 [1/3] (7.01ns)   --->   "%mul_6_3 = fmul i32 %select_ln36_59, i32 %tmp_372" [src/conv1.cpp:54]   --->   Operation 3512 'fmul' 'mul_6_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3513 [3/4] (6.43ns)   --->   "%tmp_274 = fadd i32 %tmp_272, i32 %mul_7_1" [src/conv1.cpp:54]   --->   Operation 3513 'fadd' 'tmp_274' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3514 [2/3] (7.01ns)   --->   "%mul_7_2 = fmul i32 %select_ln36_67, i32 %tmp_388" [src/conv1.cpp:54]   --->   Operation 3514 'fmul' 'mul_7_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.53ns)   --->   Input mux for Operation 3515 '%tmp_291 = fadd i32 %mul_8, i32 0'
ST_45 : Operation 3515 [4/4] (4.90ns)   --->   "%tmp_291 = fadd i32 %mul_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3515 'fadd' 'tmp_291' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3516 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_468 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_71" [src/conv1.cpp:54]   --->   Operation 3516 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_468' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3517 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_469 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_80" [src/conv1.cpp:54]   --->   Operation 3517 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_469' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3518 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_470 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_89" [src/conv1.cpp:54]   --->   Operation 3518 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_470' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3519 [1/1] (0.47ns)   --->   "%tmp_406 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_468, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_469, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_470, i2 %trunc_ln54_3" [src/conv1.cpp:54]   --->   Operation 3519 'mux' 'tmp_406' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3520 [3/4] (6.43ns)   --->   "%tmp_321 = fadd i32 %tmp_319, i32 %mul_1_13" [src/conv1.cpp:54]   --->   Operation 3520 'fadd' 'tmp_321' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.53ns)   --->   Input mux for Operation 3521 '%tmp_339 = fadd i32 %tmp_337, i32 %mul_1_1_6'
ST_45 : Operation 3521 [4/4] (4.90ns)   --->   "%tmp_339 = fadd i32 %tmp_337, i32 %mul_1_1_6" [src/conv1.cpp:54]   --->   Operation 3521 'fadd' 'tmp_339' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3522 [3/4] (6.43ns)   --->   "%tmp_353 = fadd i32 %tmp_351, i32 %mul_1_2_5" [src/conv1.cpp:54]   --->   Operation 3522 'fadd' 'tmp_353' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3523 [2/3] (7.01ns)   --->   "%mul_1_2_7 = fmul i32 %select_ln36_27, i32 %tmp_310" [src/conv1.cpp:54]   --->   Operation 3523 'fmul' 'mul_1_2_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3524 [1/4] (6.43ns)   --->   "%tmp_367 = fadd i32 %tmp_365, i32 %mul_1_3_4" [src/conv1.cpp:54]   --->   Operation 3524 'fadd' 'tmp_367' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3525 [2/3] (7.01ns)   --->   "%mul_1_3_6 = fmul i32 %select_ln36_35, i32 %tmp_326" [src/conv1.cpp:54]   --->   Operation 3525 'fmul' 'mul_1_3_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3526 [1/4] (6.43ns)   --->   "%tmp_381 = fadd i32 %tmp_379, i32 %mul_1_4_3" [src/conv1.cpp:54]   --->   Operation 3526 'fadd' 'tmp_381' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.45ns)   --->   Input mux for Operation 3527 '%mul_1_4_5 = fmul i32 %select_ln36_43, i32 %tmp_342'
ST_45 : Operation 3527 [3/3] (5.56ns)   --->   "%mul_1_4_5 = fmul i32 %select_ln36_43, i32 %tmp_342" [src/conv1.cpp:54]   --->   Operation 3527 'fmul' 'mul_1_4_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.45ns)   --->   Input mux for Operation 3528 '%mul_1_5_4 = fmul i32 %select_ln36_51, i32 %tmp_358'
ST_45 : Operation 3528 [3/3] (5.56ns)   --->   "%mul_1_5_4 = fmul i32 %select_ln36_51, i32 %tmp_358" [src/conv1.cpp:54]   --->   Operation 3528 'fmul' 'mul_1_5_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.45ns)   --->   Input mux for Operation 3529 '%mul_1_6_3 = fmul i32 %select_ln36_59, i32 %tmp_374'
ST_45 : Operation 3529 [3/3] (5.56ns)   --->   "%mul_1_6_3 = fmul i32 %select_ln36_59, i32 %tmp_374" [src/conv1.cpp:54]   --->   Operation 3529 'fmul' 'mul_1_6_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.53ns)   --->   Input mux for Operation 3530 '%tmp_422 = fadd i32 %tmp_421, i32 %mul_1_7_1'
ST_45 : Operation 3530 [4/4] (4.90ns)   --->   "%tmp_422 = fadd i32 %tmp_421, i32 %mul_1_7_1" [src/conv1.cpp:54]   --->   Operation 3530 'fadd' 'tmp_422' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.53ns)   --->   Input mux for Operation 3531 '%tmp_429 = fadd i32 %mul_1_8, i32 0'
ST_45 : Operation 3531 [4/4] (4.90ns)   --->   "%tmp_429 = fadd i32 %mul_1_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3531 'fadd' 'tmp_429' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3532 [2/4] (6.43ns)   --->   "%tmp_443 = fadd i32 %tmp_442, i32 %mul_2_13" [src/conv1.cpp:54]   --->   Operation 3532 'fadd' 'tmp_443' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3533 [1/1] (0.00ns)   --->   "%zext_ln54_111 = zext i9 %urem_ln54_9" [src/conv1.cpp:54]   --->   Operation 3533 'zext' 'zext_ln54_111' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 3534 [1/1] (0.79ns)   --->   "%add_ln54_99 = add i11 %mul_ln54, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 3534 'add' 'add_ln54_99' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3535 [1/1] (0.00ns)   --->   "%zext_ln54_112 = zext i11 %add_ln54_99" [src/conv1.cpp:54]   --->   Operation 3535 'zext' 'zext_ln54_112' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 3536 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_516 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_112" [src/conv1.cpp:54]   --->   Operation 3536 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_516' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 3537 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_525 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_112" [src/conv1.cpp:54]   --->   Operation 3537 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_525' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : Operation 3538 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_534 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_112" [src/conv1.cpp:54]   --->   Operation 3538 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_534' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_45 : [1/1] (1.53ns)   --->   Input mux for Operation 3539 '%tmp_450 = fadd i32 %tmp_449, i32 %mul_2_1_6'
ST_45 : Operation 3539 [4/4] (4.90ns)   --->   "%tmp_450 = fadd i32 %tmp_449, i32 %mul_2_1_6" [src/conv1.cpp:54]   --->   Operation 3539 'fadd' 'tmp_450' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3540 [3/4] (6.43ns)   --->   "%tmp_456 = fadd i32 %tmp_455, i32 %mul_2_2_5" [src/conv1.cpp:54]   --->   Operation 3540 'fadd' 'tmp_456' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3541 [1/3] (7.01ns)   --->   "%mul_2_2_6 = fmul i32 %select_ln36_26, i32 %tmp_310" [src/conv1.cpp:54]   --->   Operation 3541 'fmul' 'mul_2_2_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3542 [2/4] (6.43ns)   --->   "%tmp_462 = fadd i32 %tmp_461, i32 %mul_2_3_4" [src/conv1.cpp:54]   --->   Operation 3542 'fadd' 'tmp_462' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3543 [1/3] (7.01ns)   --->   "%mul_2_3_5 = fmul i32 %select_ln36_34, i32 %tmp_326" [src/conv1.cpp:54]   --->   Operation 3543 'fmul' 'mul_2_3_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3544 [2/4] (6.43ns)   --->   "%tmp_468 = fadd i32 %tmp_467, i32 %mul_2_4_3" [src/conv1.cpp:54]   --->   Operation 3544 'fadd' 'tmp_468' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3545 [2/3] (7.01ns)   --->   "%mul_2_4_4 = fmul i32 %select_ln36_42, i32 %tmp_342" [src/conv1.cpp:54]   --->   Operation 3545 'fmul' 'mul_2_4_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3546 [2/4] (6.43ns)   --->   "%tmp_474 = fadd i32 %tmp_473, i32 %mul_2_5_2" [src/conv1.cpp:54]   --->   Operation 3546 'fadd' 'tmp_474' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3547 [2/3] (7.01ns)   --->   "%mul_2_5_3 = fmul i32 %select_ln36_50, i32 %tmp_358" [src/conv1.cpp:54]   --->   Operation 3547 'fmul' 'mul_2_5_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3548 [2/4] (6.43ns)   --->   "%tmp_480 = fadd i32 %tmp_479, i32 %mul_2_6_1" [src/conv1.cpp:54]   --->   Operation 3548 'fadd' 'tmp_480' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.45ns)   --->   Input mux for Operation 3549 '%mul_2_6_2 = fmul i32 %select_ln36_58, i32 %tmp_374'
ST_45 : Operation 3549 [3/3] (5.56ns)   --->   "%mul_2_6_2 = fmul i32 %select_ln36_58, i32 %tmp_374" [src/conv1.cpp:54]   --->   Operation 3549 'fmul' 'mul_2_6_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3550 [3/4] (6.43ns)   --->   "%tmp_486 = fadd i32 %mul_2_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3550 'fadd' 'tmp_486' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_45 : [1/1] (1.45ns)   --->   Input mux for Operation 3551 '%mul_2_7_1 = fmul i32 %select_ln36_66, i32 %tmp_390'
ST_45 : Operation 3551 [3/3] (5.56ns)   --->   "%mul_2_7_1 = fmul i32 %select_ln36_66, i32 %tmp_390" [src/conv1.cpp:54]   --->   Operation 3551 'fmul' 'mul_2_7_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3552 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_546 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_490" [src/conv1.cpp:54]   --->   Operation 3552 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_546' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3553 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_547 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_499" [src/conv1.cpp:54]   --->   Operation 3553 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_547' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3554 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_548 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_508" [src/conv1.cpp:54]   --->   Operation 3554 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_548' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3555 [1/1] (0.47ns)   --->   "%tmp_502 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_546, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_547, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_548, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 3555 'mux' 'tmp_502' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 3556 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_570 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_516" [src/conv1.cpp:54]   --->   Operation 3556 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_570' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3557 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_571 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_525" [src/conv1.cpp:54]   --->   Operation 3557 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_571' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_45 : Operation 3558 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_572 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_534" [src/conv1.cpp:54]   --->   Operation 3558 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_572' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 46 <SV = 45> <Delay = 7.01>
ST_46 : Operation 3559 [1/1] (0.79ns)   --->   "%add_ln54_68 = add i11 %mul_ln54_5, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 3559 'add' 'add_ln54_68' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3560 [1/1] (0.00ns)   --->   "%zext_ln54_73 = zext i11 %add_ln54_68" [src/conv1.cpp:54]   --->   Operation 3560 'zext' 'zext_ln54_73' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 3561 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_188 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_73" [src/conv1.cpp:54]   --->   Operation 3561 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_188' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 3562 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_197 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_73" [src/conv1.cpp:54]   --->   Operation 3562 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_197' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 3563 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_206 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_73" [src/conv1.cpp:54]   --->   Operation 3563 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_206' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 3564 [1/4] (6.43ns)   --->   "%tmp_128 = fadd i32 %tmp_127, i32 %mul_18" [src/conv1.cpp:54]   --->   Operation 3564 'fadd' 'tmp_128' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3565 [1/1] (0.79ns)   --->   "%add_ln54_76 = add i11 %mul_ln54_4, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 3565 'add' 'add_ln54_76' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3566 [1/1] (0.00ns)   --->   "%zext_ln54_83 = zext i11 %add_ln54_76" [src/conv1.cpp:54]   --->   Operation 3566 'zext' 'zext_ln54_83' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 3567 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_217 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_83" [src/conv1.cpp:54]   --->   Operation 3567 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_217' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 3568 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_226 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_83" [src/conv1.cpp:54]   --->   Operation 3568 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_226' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 3569 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_235 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_83" [src/conv1.cpp:54]   --->   Operation 3569 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_235' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_46 : Operation 3570 [2/4] (6.43ns)   --->   "%tmp_137 = fadd i32 %tmp_136, i32 %mul_130_6" [src/conv1.cpp:54]   --->   Operation 3570 'fadd' 'tmp_137' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.53ns)   --->   Input mux for Operation 3571 '%tmp_154 = fadd i32 %tmp_153, i32 %mul_3_5'
ST_46 : Operation 3571 [4/4] (4.90ns)   --->   "%tmp_154 = fadd i32 %tmp_153, i32 %mul_3_5" [src/conv1.cpp:54]   --->   Operation 3571 'fadd' 'tmp_154' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3572 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_351 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_246" [src/conv1.cpp:54]   --->   Operation 3572 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_351' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3573 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_352 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_255" [src/conv1.cpp:54]   --->   Operation 3573 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_352' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3574 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_353 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_264" [src/conv1.cpp:54]   --->   Operation 3574 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_353' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3575 [1/1] (0.47ns)   --->   "%tmp_328 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_351, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_352, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_353, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 3575 'mux' 'tmp_328' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.53ns)   --->   Input mux for Operation 3576 '%tmp_162 = fadd i32 %tmp_161, i32 %mul_4_4'
ST_46 : Operation 3576 [4/4] (4.90ns)   --->   "%tmp_162 = fadd i32 %tmp_161, i32 %mul_4_4" [src/conv1.cpp:54]   --->   Operation 3576 'fadd' 'tmp_162' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3577 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_375 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_217" [src/conv1.cpp:54]   --->   Operation 3577 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_375' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3578 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_376 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_226" [src/conv1.cpp:54]   --->   Operation 3578 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_376' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3579 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_377 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_235" [src/conv1.cpp:54]   --->   Operation 3579 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_377' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : [1/1] (1.53ns)   --->   Input mux for Operation 3580 '%tmp_170 = fadd i32 %tmp_169, i32 %mul_5_3'
ST_46 : Operation 3580 [4/4] (4.90ns)   --->   "%tmp_170 = fadd i32 %tmp_169, i32 %mul_5_3" [src/conv1.cpp:54]   --->   Operation 3580 'fadd' 'tmp_170' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3581 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_399 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_188" [src/conv1.cpp:54]   --->   Operation 3581 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_399' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3582 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_400 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_197" [src/conv1.cpp:54]   --->   Operation 3582 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_400' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3583 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_401 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_206" [src/conv1.cpp:54]   --->   Operation 3583 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_401' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3584 [3/4] (6.43ns)   --->   "%tmp_258 = fadd i32 %tmp_177, i32 %mul_6_2" [src/conv1.cpp:54]   --->   Operation 3584 'fadd' 'tmp_258' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3585 [2/4] (6.43ns)   --->   "%tmp_274 = fadd i32 %tmp_272, i32 %mul_7_1" [src/conv1.cpp:54]   --->   Operation 3585 'fadd' 'tmp_274' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3586 [1/3] (7.01ns)   --->   "%mul_7_2 = fmul i32 %select_ln36_67, i32 %tmp_388" [src/conv1.cpp:54]   --->   Operation 3586 'fmul' 'mul_7_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3587 [3/4] (6.43ns)   --->   "%tmp_291 = fadd i32 %mul_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3587 'fadd' 'tmp_291' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3588 [2/4] (6.43ns)   --->   "%tmp_321 = fadd i32 %tmp_319, i32 %mul_1_13" [src/conv1.cpp:54]   --->   Operation 3588 'fadd' 'tmp_321' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3589 [3/4] (6.43ns)   --->   "%tmp_339 = fadd i32 %tmp_337, i32 %mul_1_1_6" [src/conv1.cpp:54]   --->   Operation 3589 'fadd' 'tmp_339' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3590 [2/4] (6.43ns)   --->   "%tmp_353 = fadd i32 %tmp_351, i32 %mul_1_2_5" [src/conv1.cpp:54]   --->   Operation 3590 'fadd' 'tmp_353' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3591 [1/3] (7.01ns)   --->   "%mul_1_2_7 = fmul i32 %select_ln36_27, i32 %tmp_310" [src/conv1.cpp:54]   --->   Operation 3591 'fmul' 'mul_1_2_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3592 [1/3] (7.01ns)   --->   "%mul_1_3_6 = fmul i32 %select_ln36_35, i32 %tmp_326" [src/conv1.cpp:54]   --->   Operation 3592 'fmul' 'mul_1_3_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.53ns)   --->   Input mux for Operation 3593 '%tmp_383 = fadd i32 %tmp_381, i32 %mul_1_4_4'
ST_46 : Operation 3593 [4/4] (4.90ns)   --->   "%tmp_383 = fadd i32 %tmp_381, i32 %mul_1_4_4" [src/conv1.cpp:54]   --->   Operation 3593 'fadd' 'tmp_383' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3594 [2/3] (7.01ns)   --->   "%mul_1_4_5 = fmul i32 %select_ln36_43, i32 %tmp_342" [src/conv1.cpp:54]   --->   Operation 3594 'fmul' 'mul_1_4_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.53ns)   --->   Input mux for Operation 3595 '%tmp_397 = fadd i32 %tmp_395, i32 %mul_1_5_3'
ST_46 : Operation 3595 [4/4] (4.90ns)   --->   "%tmp_397 = fadd i32 %tmp_395, i32 %mul_1_5_3" [src/conv1.cpp:54]   --->   Operation 3595 'fadd' 'tmp_397' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3596 [2/3] (7.01ns)   --->   "%mul_1_5_4 = fmul i32 %select_ln36_51, i32 %tmp_358" [src/conv1.cpp:54]   --->   Operation 3596 'fmul' 'mul_1_5_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.53ns)   --->   Input mux for Operation 3597 '%tmp_411 = fadd i32 %tmp_409, i32 %mul_1_6_2'
ST_46 : Operation 3597 [4/4] (4.90ns)   --->   "%tmp_411 = fadd i32 %tmp_409, i32 %mul_1_6_2" [src/conv1.cpp:54]   --->   Operation 3597 'fadd' 'tmp_411' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3598 [2/3] (7.01ns)   --->   "%mul_1_6_3 = fmul i32 %select_ln36_59, i32 %tmp_374" [src/conv1.cpp:54]   --->   Operation 3598 'fmul' 'mul_1_6_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3599 [3/4] (6.43ns)   --->   "%tmp_422 = fadd i32 %tmp_421, i32 %mul_1_7_1" [src/conv1.cpp:54]   --->   Operation 3599 'fadd' 'tmp_422' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.45ns)   --->   Input mux for Operation 3600 '%mul_1_7_2 = fmul i32 %select_ln36_67, i32 %tmp_390'
ST_46 : Operation 3600 [3/3] (5.56ns)   --->   "%mul_1_7_2 = fmul i32 %select_ln36_67, i32 %tmp_390" [src/conv1.cpp:54]   --->   Operation 3600 'fmul' 'mul_1_7_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3601 [3/4] (6.43ns)   --->   "%tmp_429 = fadd i32 %mul_1_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3601 'fadd' 'tmp_429' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.45ns)   --->   Input mux for Operation 3602 '%mul_1_8_1 = fmul i32 %select_ln36_75, i32 %tmp_406'
ST_46 : Operation 3602 [3/3] (5.56ns)   --->   "%mul_1_8_1 = fmul i32 %select_ln36_75, i32 %tmp_406" [src/conv1.cpp:54]   --->   Operation 3602 'fmul' 'mul_1_8_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3603 [1/4] (6.43ns)   --->   "%tmp_443 = fadd i32 %tmp_442, i32 %mul_2_13" [src/conv1.cpp:54]   --->   Operation 3603 'fadd' 'tmp_443' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3604 [3/4] (6.43ns)   --->   "%tmp_450 = fadd i32 %tmp_449, i32 %mul_2_1_6" [src/conv1.cpp:54]   --->   Operation 3604 'fadd' 'tmp_450' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3605 [2/4] (6.43ns)   --->   "%tmp_456 = fadd i32 %tmp_455, i32 %mul_2_2_5" [src/conv1.cpp:54]   --->   Operation 3605 'fadd' 'tmp_456' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3606 [1/4] (6.43ns)   --->   "%tmp_462 = fadd i32 %tmp_461, i32 %mul_2_3_4" [src/conv1.cpp:54]   --->   Operation 3606 'fadd' 'tmp_462' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3607 [1/4] (6.43ns)   --->   "%tmp_468 = fadd i32 %tmp_467, i32 %mul_2_4_3" [src/conv1.cpp:54]   --->   Operation 3607 'fadd' 'tmp_468' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3608 [1/3] (7.01ns)   --->   "%mul_2_4_4 = fmul i32 %select_ln36_42, i32 %tmp_342" [src/conv1.cpp:54]   --->   Operation 3608 'fmul' 'mul_2_4_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3609 [1/4] (6.43ns)   --->   "%tmp_474 = fadd i32 %tmp_473, i32 %mul_2_5_2" [src/conv1.cpp:54]   --->   Operation 3609 'fadd' 'tmp_474' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3610 [1/3] (7.01ns)   --->   "%mul_2_5_3 = fmul i32 %select_ln36_50, i32 %tmp_358" [src/conv1.cpp:54]   --->   Operation 3610 'fmul' 'mul_2_5_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3611 [1/4] (6.43ns)   --->   "%tmp_480 = fadd i32 %tmp_479, i32 %mul_2_6_1" [src/conv1.cpp:54]   --->   Operation 3611 'fadd' 'tmp_480' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3612 [2/3] (7.01ns)   --->   "%mul_2_6_2 = fmul i32 %select_ln36_58, i32 %tmp_374" [src/conv1.cpp:54]   --->   Operation 3612 'fmul' 'mul_2_6_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3613 [2/4] (6.43ns)   --->   "%tmp_486 = fadd i32 %mul_2_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3613 'fadd' 'tmp_486' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3614 [2/3] (7.01ns)   --->   "%mul_2_7_1 = fmul i32 %select_ln36_66, i32 %tmp_390" [src/conv1.cpp:54]   --->   Operation 3614 'fmul' 'mul_2_7_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.45ns)   --->   Input mux for Operation 3615 '%mul_2_8 = fmul i32 %select_ln36_74, i32 %tmp_406'
ST_46 : Operation 3615 [3/3] (5.56ns)   --->   "%mul_2_8 = fmul i32 %select_ln36_74, i32 %tmp_406" [src/conv1.cpp:54]   --->   Operation 3615 'fmul' 'mul_2_8' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.45ns)   --->   Input mux for Operation 3616 '%mul_1_1_8 = fmul i32 %select_ln36_19, i32 %tmp_502'
ST_46 : Operation 3616 [3/3] (5.56ns)   --->   "%mul_1_1_8 = fmul i32 %select_ln36_19, i32 %tmp_502" [src/conv1.cpp:54]   --->   Operation 3616 'fmul' 'mul_1_1_8' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : [1/1] (1.45ns)   --->   Input mux for Operation 3617 '%mul_2_1_7 = fmul i32 %select_ln36_18, i32 %tmp_502'
ST_46 : Operation 3617 [3/3] (5.56ns)   --->   "%mul_2_1_7 = fmul i32 %select_ln36_18, i32 %tmp_502" [src/conv1.cpp:54]   --->   Operation 3617 'fmul' 'mul_2_1_7' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 3618 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_570 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_516" [src/conv1.cpp:54]   --->   Operation 3618 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_570' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3619 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_571 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_525" [src/conv1.cpp:54]   --->   Operation 3619 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_571' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3620 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_572 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_534" [src/conv1.cpp:54]   --->   Operation 3620 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_572' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_46 : Operation 3621 [1/1] (0.47ns)   --->   "%tmp_510 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_570, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_571, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_572, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 3621 'mux' 'tmp_510' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.01>
ST_47 : Operation 3622 [1/1] (0.79ns)   --->   "%add_ln54_52 = add i11 %mul_ln54_7, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 3622 'add' 'add_ln54_52' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3623 [1/1] (0.00ns)   --->   "%zext_ln54_53 = zext i11 %add_ln54_52" [src/conv1.cpp:54]   --->   Operation 3623 'zext' 'zext_ln54_53' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 3624 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_130 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_53" [src/conv1.cpp:54]   --->   Operation 3624 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_130' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 3625 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_139 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_53" [src/conv1.cpp:54]   --->   Operation 3625 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_139' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 3626 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_148 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_53" [src/conv1.cpp:54]   --->   Operation 3626 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_148' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 3627 [1/1] (0.79ns)   --->   "%add_ln54_60 = add i11 %mul_ln54_6, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 3627 'add' 'add_ln54_60' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3628 [1/1] (0.00ns)   --->   "%zext_ln54_63 = zext i11 %add_ln54_60" [src/conv1.cpp:54]   --->   Operation 3628 'zext' 'zext_ln54_63' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 3629 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_159 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_63" [src/conv1.cpp:54]   --->   Operation 3629 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_159' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 3630 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_168 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_63" [src/conv1.cpp:54]   --->   Operation 3630 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_168' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : Operation 3631 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_177 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_63" [src/conv1.cpp:54]   --->   Operation 3631 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_177' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_47 : [1/1] (1.53ns)   --->   Input mux for Operation 3632 '%tmp_129 = fadd i32 %tmp_128, i32 %mul_19'
ST_47 : Operation 3632 [4/4] (4.90ns)   --->   "%tmp_129 = fadd i32 %tmp_128, i32 %mul_19" [src/conv1.cpp:54]   --->   Operation 3632 'fadd' 'tmp_129' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3633 [1/4] (6.43ns)   --->   "%tmp_137 = fadd i32 %tmp_136, i32 %mul_130_6" [src/conv1.cpp:54]   --->   Operation 3633 'fadd' 'tmp_137' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.45ns)   --->   Input mux for Operation 3634 '%mul_252_8 = fmul i32 %select_ln36_28, i32 %tmp_310'
ST_47 : Operation 3634 [3/3] (5.56ns)   --->   "%mul_252_8 = fmul i32 %select_ln36_28, i32 %tmp_310" [src/conv1.cpp:54]   --->   Operation 3634 'fmul' 'mul_252_8' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3635 [3/4] (6.43ns)   --->   "%tmp_154 = fadd i32 %tmp_153, i32 %mul_3_5" [src/conv1.cpp:54]   --->   Operation 3635 'fadd' 'tmp_154' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.45ns)   --->   Input mux for Operation 3636 '%mul_3_7 = fmul i32 %select_ln36_36, i32 %tmp_326'
ST_47 : Operation 3636 [3/3] (5.56ns)   --->   "%mul_3_7 = fmul i32 %select_ln36_36, i32 %tmp_326" [src/conv1.cpp:54]   --->   Operation 3636 'fmul' 'mul_3_7' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3637 [3/4] (6.43ns)   --->   "%tmp_162 = fadd i32 %tmp_161, i32 %mul_4_4" [src/conv1.cpp:54]   --->   Operation 3637 'fadd' 'tmp_162' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.45ns)   --->   Input mux for Operation 3638 '%mul_4_6 = fmul i32 %select_ln36_44, i32 %tmp_342'
ST_47 : Operation 3638 [3/3] (5.56ns)   --->   "%mul_4_6 = fmul i32 %select_ln36_44, i32 %tmp_342" [src/conv1.cpp:54]   --->   Operation 3638 'fmul' 'mul_4_6' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3639 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_375 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_217" [src/conv1.cpp:54]   --->   Operation 3639 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_375' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3640 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_376 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_226" [src/conv1.cpp:54]   --->   Operation 3640 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_376' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3641 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_377 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_235" [src/conv1.cpp:54]   --->   Operation 3641 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_377' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3642 [1/1] (0.47ns)   --->   "%tmp_344 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_375, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_376, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_377, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 3642 'mux' 'tmp_344' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3643 [3/4] (6.43ns)   --->   "%tmp_170 = fadd i32 %tmp_169, i32 %mul_5_3" [src/conv1.cpp:54]   --->   Operation 3643 'fadd' 'tmp_170' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3644 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_399 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_188" [src/conv1.cpp:54]   --->   Operation 3644 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_399' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3645 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_400 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_197" [src/conv1.cpp:54]   --->   Operation 3645 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_400' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3646 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_401 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_206" [src/conv1.cpp:54]   --->   Operation 3646 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_401' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3647 [1/1] (0.47ns)   --->   "%tmp_360 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_399, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_400, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_401, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 3647 'mux' 'tmp_360' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3648 [2/4] (6.43ns)   --->   "%tmp_258 = fadd i32 %tmp_177, i32 %mul_6_2" [src/conv1.cpp:54]   --->   Operation 3648 'fadd' 'tmp_258' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3649 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_423 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_159" [src/conv1.cpp:54]   --->   Operation 3649 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_423' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3650 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_424 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_168" [src/conv1.cpp:54]   --->   Operation 3650 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_424' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3651 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_425 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_177" [src/conv1.cpp:54]   --->   Operation 3651 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_425' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3652 [1/4] (6.43ns)   --->   "%tmp_274 = fadd i32 %tmp_272, i32 %mul_7_1" [src/conv1.cpp:54]   --->   Operation 3652 'fadd' 'tmp_274' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3653 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_447 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_130" [src/conv1.cpp:54]   --->   Operation 3653 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_447' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3654 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_448 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_139" [src/conv1.cpp:54]   --->   Operation 3654 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_448' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3655 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_449 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_148" [src/conv1.cpp:54]   --->   Operation 3655 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_449' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_47 : Operation 3656 [2/4] (6.43ns)   --->   "%tmp_291 = fadd i32 %mul_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3656 'fadd' 'tmp_291' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3657 [1/4] (6.43ns)   --->   "%tmp_321 = fadd i32 %tmp_319, i32 %mul_1_13" [src/conv1.cpp:54]   --->   Operation 3657 'fadd' 'tmp_321' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3658 [2/4] (6.43ns)   --->   "%tmp_339 = fadd i32 %tmp_337, i32 %mul_1_1_6" [src/conv1.cpp:54]   --->   Operation 3658 'fadd' 'tmp_339' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3659 [1/4] (6.43ns)   --->   "%tmp_353 = fadd i32 %tmp_351, i32 %mul_1_2_5" [src/conv1.cpp:54]   --->   Operation 3659 'fadd' 'tmp_353' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.53ns)   --->   Input mux for Operation 3660 '%tmp_369 = fadd i32 %tmp_367, i32 %mul_1_3_5'
ST_47 : Operation 3660 [4/4] (4.90ns)   --->   "%tmp_369 = fadd i32 %tmp_367, i32 %mul_1_3_5" [src/conv1.cpp:54]   --->   Operation 3660 'fadd' 'tmp_369' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3661 [3/4] (6.43ns)   --->   "%tmp_383 = fadd i32 %tmp_381, i32 %mul_1_4_4" [src/conv1.cpp:54]   --->   Operation 3661 'fadd' 'tmp_383' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3662 [1/3] (7.01ns)   --->   "%mul_1_4_5 = fmul i32 %select_ln36_43, i32 %tmp_342" [src/conv1.cpp:54]   --->   Operation 3662 'fmul' 'mul_1_4_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3663 [3/4] (6.43ns)   --->   "%tmp_397 = fadd i32 %tmp_395, i32 %mul_1_5_3" [src/conv1.cpp:54]   --->   Operation 3663 'fadd' 'tmp_397' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3664 [1/3] (7.01ns)   --->   "%mul_1_5_4 = fmul i32 %select_ln36_51, i32 %tmp_358" [src/conv1.cpp:54]   --->   Operation 3664 'fmul' 'mul_1_5_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3665 [3/4] (6.43ns)   --->   "%tmp_411 = fadd i32 %tmp_409, i32 %mul_1_6_2" [src/conv1.cpp:54]   --->   Operation 3665 'fadd' 'tmp_411' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3666 [1/3] (7.01ns)   --->   "%mul_1_6_3 = fmul i32 %select_ln36_59, i32 %tmp_374" [src/conv1.cpp:54]   --->   Operation 3666 'fmul' 'mul_1_6_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3667 [2/4] (6.43ns)   --->   "%tmp_422 = fadd i32 %tmp_421, i32 %mul_1_7_1" [src/conv1.cpp:54]   --->   Operation 3667 'fadd' 'tmp_422' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3668 [2/3] (7.01ns)   --->   "%mul_1_7_2 = fmul i32 %select_ln36_67, i32 %tmp_390" [src/conv1.cpp:54]   --->   Operation 3668 'fmul' 'mul_1_7_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3669 [2/4] (6.43ns)   --->   "%tmp_429 = fadd i32 %mul_1_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3669 'fadd' 'tmp_429' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3670 [2/3] (7.01ns)   --->   "%mul_1_8_1 = fmul i32 %select_ln36_75, i32 %tmp_406" [src/conv1.cpp:54]   --->   Operation 3670 'fmul' 'mul_1_8_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3671 [2/4] (6.43ns)   --->   "%tmp_450 = fadd i32 %tmp_449, i32 %mul_2_1_6" [src/conv1.cpp:54]   --->   Operation 3671 'fadd' 'tmp_450' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3672 [1/4] (6.43ns)   --->   "%tmp_456 = fadd i32 %tmp_455, i32 %mul_2_2_5" [src/conv1.cpp:54]   --->   Operation 3672 'fadd' 'tmp_456' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.53ns)   --->   Input mux for Operation 3673 '%tmp_463 = fadd i32 %tmp_462, i32 %mul_2_3_5'
ST_47 : Operation 3673 [4/4] (4.90ns)   --->   "%tmp_463 = fadd i32 %tmp_462, i32 %mul_2_3_5" [src/conv1.cpp:54]   --->   Operation 3673 'fadd' 'tmp_463' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.45ns)   --->   Input mux for Operation 3674 '%mul_2_3_6 = fmul i32 %select_ln36_35, i32 %tmp_328'
ST_47 : Operation 3674 [3/3] (5.56ns)   --->   "%mul_2_3_6 = fmul i32 %select_ln36_35, i32 %tmp_328" [src/conv1.cpp:54]   --->   Operation 3674 'fmul' 'mul_2_3_6' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.53ns)   --->   Input mux for Operation 3675 '%tmp_469 = fadd i32 %tmp_468, i32 %mul_2_4_4'
ST_47 : Operation 3675 [4/4] (4.90ns)   --->   "%tmp_469 = fadd i32 %tmp_468, i32 %mul_2_4_4" [src/conv1.cpp:54]   --->   Operation 3675 'fadd' 'tmp_469' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.53ns)   --->   Input mux for Operation 3676 '%tmp_475 = fadd i32 %tmp_474, i32 %mul_2_5_3'
ST_47 : Operation 3676 [4/4] (4.90ns)   --->   "%tmp_475 = fadd i32 %tmp_474, i32 %mul_2_5_3" [src/conv1.cpp:54]   --->   Operation 3676 'fadd' 'tmp_475' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3677 [1/3] (7.01ns)   --->   "%mul_2_6_2 = fmul i32 %select_ln36_58, i32 %tmp_374" [src/conv1.cpp:54]   --->   Operation 3677 'fmul' 'mul_2_6_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3678 [1/4] (6.43ns)   --->   "%tmp_486 = fadd i32 %mul_2_7, i32 0" [src/conv1.cpp:54]   --->   Operation 3678 'fadd' 'tmp_486' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3679 [1/3] (7.01ns)   --->   "%mul_2_7_1 = fmul i32 %select_ln36_66, i32 %tmp_390" [src/conv1.cpp:54]   --->   Operation 3679 'fmul' 'mul_2_7_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3680 [2/3] (7.01ns)   --->   "%mul_2_8 = fmul i32 %select_ln36_74, i32 %tmp_406" [src/conv1.cpp:54]   --->   Operation 3680 'fmul' 'mul_2_8' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.53ns)   --->   Input mux for Operation 3681 '%tmp_97 = fadd i32 %tmp_443, i32 %mul_2_14'
ST_47 : Operation 3681 [4/4] (4.90ns)   --->   "%tmp_97 = fadd i32 %tmp_443, i32 %mul_2_14" [src/conv1.cpp:54]   --->   Operation 3681 'fadd' 'tmp_97' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3682 [2/3] (7.01ns)   --->   "%mul_1_1_8 = fmul i32 %select_ln36_19, i32 %tmp_502" [src/conv1.cpp:54]   --->   Operation 3682 'fmul' 'mul_1_1_8' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 3683 [2/3] (7.01ns)   --->   "%mul_2_1_7 = fmul i32 %select_ln36_18, i32 %tmp_502" [src/conv1.cpp:54]   --->   Operation 3683 'fmul' 'mul_2_1_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_47 : [1/1] (1.45ns)   --->   Input mux for Operation 3684 '%mul_2_15 = fmul i32 %select_ln36_10, i32 %tmp_510'
ST_47 : Operation 3684 [3/3] (5.56ns)   --->   "%mul_2_15 = fmul i32 %select_ln36_10, i32 %tmp_510" [src/conv1.cpp:54]   --->   Operation 3684 'fmul' 'mul_2_15' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.01>
ST_48 : Operation 3685 [1/1] (0.79ns)   --->   "%add_ln54_44 = add i11 %mul_ln39, i11 %zext_ln54_34" [src/conv1.cpp:54]   --->   Operation 3685 'add' 'add_ln54_44' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3686 [1/1] (0.00ns)   --->   "%zext_ln54_43 = zext i11 %add_ln54_44" [src/conv1.cpp:54]   --->   Operation 3686 'zext' 'zext_ln54_43' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 3687 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_101 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_43" [src/conv1.cpp:54]   --->   Operation 3687 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_101' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 3688 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_110 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_43" [src/conv1.cpp:54]   --->   Operation 3688 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_110' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 3689 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_119 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_43" [src/conv1.cpp:54]   --->   Operation 3689 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_119' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 3690 [3/4] (6.43ns)   --->   "%tmp_129 = fadd i32 %tmp_128, i32 %mul_19" [src/conv1.cpp:54]   --->   Operation 3690 'fadd' 'tmp_129' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.53ns)   --->   Input mux for Operation 3691 '%tmp_146 = fadd i32 %tmp_145, i32 %mul_252_6'
ST_48 : Operation 3691 [4/4] (4.90ns)   --->   "%tmp_146 = fadd i32 %tmp_145, i32 %mul_252_6" [src/conv1.cpp:54]   --->   Operation 3691 'fadd' 'tmp_146' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3692 [2/3] (7.01ns)   --->   "%mul_252_8 = fmul i32 %select_ln36_28, i32 %tmp_310" [src/conv1.cpp:54]   --->   Operation 3692 'fmul' 'mul_252_8' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3693 [2/4] (6.43ns)   --->   "%tmp_154 = fadd i32 %tmp_153, i32 %mul_3_5" [src/conv1.cpp:54]   --->   Operation 3693 'fadd' 'tmp_154' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3694 [2/3] (7.01ns)   --->   "%mul_3_7 = fmul i32 %select_ln36_36, i32 %tmp_326" [src/conv1.cpp:54]   --->   Operation 3694 'fmul' 'mul_3_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3695 [2/4] (6.43ns)   --->   "%tmp_162 = fadd i32 %tmp_161, i32 %mul_4_4" [src/conv1.cpp:54]   --->   Operation 3695 'fadd' 'tmp_162' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3696 [2/3] (7.01ns)   --->   "%mul_4_6 = fmul i32 %select_ln36_44, i32 %tmp_342" [src/conv1.cpp:54]   --->   Operation 3696 'fmul' 'mul_4_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3697 [2/4] (6.43ns)   --->   "%tmp_170 = fadd i32 %tmp_169, i32 %mul_5_3" [src/conv1.cpp:54]   --->   Operation 3697 'fadd' 'tmp_170' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.45ns)   --->   Input mux for Operation 3698 '%mul_5_5 = fmul i32 %select_ln36_52, i32 %tmp_358'
ST_48 : Operation 3698 [3/3] (5.56ns)   --->   "%mul_5_5 = fmul i32 %select_ln36_52, i32 %tmp_358" [src/conv1.cpp:54]   --->   Operation 3698 'fmul' 'mul_5_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3699 [1/4] (6.43ns)   --->   "%tmp_258 = fadd i32 %tmp_177, i32 %mul_6_2" [src/conv1.cpp:54]   --->   Operation 3699 'fadd' 'tmp_258' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.45ns)   --->   Input mux for Operation 3700 '%mul_6_4 = fmul i32 %select_ln36_60, i32 %tmp_374'
ST_48 : Operation 3700 [3/3] (5.56ns)   --->   "%mul_6_4 = fmul i32 %select_ln36_60, i32 %tmp_374" [src/conv1.cpp:54]   --->   Operation 3700 'fmul' 'mul_6_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3701 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_423 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_159" [src/conv1.cpp:54]   --->   Operation 3701 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_423' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3702 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_424 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_168" [src/conv1.cpp:54]   --->   Operation 3702 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_424' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3703 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_425 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_177" [src/conv1.cpp:54]   --->   Operation 3703 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_425' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3704 [1/1] (0.47ns)   --->   "%tmp_376 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_423, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_424, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_425, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 3704 'mux' 'tmp_376' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.45ns)   --->   Input mux for Operation 3705 '%mul_7_3 = fmul i32 %select_ln36_68, i32 %tmp_390'
ST_48 : Operation 3705 [3/3] (5.56ns)   --->   "%mul_7_3 = fmul i32 %select_ln36_68, i32 %tmp_390" [src/conv1.cpp:54]   --->   Operation 3705 'fmul' 'mul_7_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3706 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_447 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_130" [src/conv1.cpp:54]   --->   Operation 3706 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_447' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3707 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_448 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_139" [src/conv1.cpp:54]   --->   Operation 3707 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_448' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3708 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_449 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_148" [src/conv1.cpp:54]   --->   Operation 3708 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_449' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3709 [1/1] (0.47ns)   --->   "%tmp_392 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_447, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_448, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_449, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 3709 'mux' 'tmp_392' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3710 [1/4] (6.43ns)   --->   "%tmp_291 = fadd i32 %mul_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3710 'fadd' 'tmp_291' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3711 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_471 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_101" [src/conv1.cpp:54]   --->   Operation 3711 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_471' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3712 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_472 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_110" [src/conv1.cpp:54]   --->   Operation 3712 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_472' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3713 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_473 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_119" [src/conv1.cpp:54]   --->   Operation 3713 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_473' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : [1/1] (1.53ns)   --->   Input mux for Operation 3714 '%tmp_323 = fadd i32 %tmp_321, i32 %mul_1_14'
ST_48 : Operation 3714 [4/4] (4.90ns)   --->   "%tmp_323 = fadd i32 %tmp_321, i32 %mul_1_14" [src/conv1.cpp:54]   --->   Operation 3714 'fadd' 'tmp_323' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3715 [1/1] (0.79ns)   --->   "%add_ln54_92 = add i11 %mul_ln54_2, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 3715 'add' 'add_ln54_92' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3716 [1/1] (0.00ns)   --->   "%zext_ln54_103 = zext i11 %add_ln54_92" [src/conv1.cpp:54]   --->   Operation 3716 'zext' 'zext_ln54_103' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 3717 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_491 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_103" [src/conv1.cpp:54]   --->   Operation 3717 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_491' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 3718 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_500 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_103" [src/conv1.cpp:54]   --->   Operation 3718 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_500' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 3719 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_509 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_103" [src/conv1.cpp:54]   --->   Operation 3719 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_509' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_48 : Operation 3720 [1/4] (6.43ns)   --->   "%tmp_339 = fadd i32 %tmp_337, i32 %mul_1_1_6" [src/conv1.cpp:54]   --->   Operation 3720 'fadd' 'tmp_339' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.53ns)   --->   Input mux for Operation 3721 '%tmp_355 = fadd i32 %tmp_353, i32 %mul_1_2_6'
ST_48 : Operation 3721 [4/4] (4.90ns)   --->   "%tmp_355 = fadd i32 %tmp_353, i32 %mul_1_2_6" [src/conv1.cpp:54]   --->   Operation 3721 'fadd' 'tmp_355' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3722 [3/4] (6.43ns)   --->   "%tmp_369 = fadd i32 %tmp_367, i32 %mul_1_3_5" [src/conv1.cpp:54]   --->   Operation 3722 'fadd' 'tmp_369' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3723 [2/4] (6.43ns)   --->   "%tmp_383 = fadd i32 %tmp_381, i32 %mul_1_4_4" [src/conv1.cpp:54]   --->   Operation 3723 'fadd' 'tmp_383' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3724 [2/4] (6.43ns)   --->   "%tmp_397 = fadd i32 %tmp_395, i32 %mul_1_5_3" [src/conv1.cpp:54]   --->   Operation 3724 'fadd' 'tmp_397' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3725 [2/4] (6.43ns)   --->   "%tmp_411 = fadd i32 %tmp_409, i32 %mul_1_6_2" [src/conv1.cpp:54]   --->   Operation 3725 'fadd' 'tmp_411' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3726 [1/4] (6.43ns)   --->   "%tmp_422 = fadd i32 %tmp_421, i32 %mul_1_7_1" [src/conv1.cpp:54]   --->   Operation 3726 'fadd' 'tmp_422' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3727 [1/3] (7.01ns)   --->   "%mul_1_7_2 = fmul i32 %select_ln36_67, i32 %tmp_390" [src/conv1.cpp:54]   --->   Operation 3727 'fmul' 'mul_1_7_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3728 [1/4] (6.43ns)   --->   "%tmp_429 = fadd i32 %mul_1_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3728 'fadd' 'tmp_429' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3729 [1/3] (7.01ns)   --->   "%mul_1_8_1 = fmul i32 %select_ln36_75, i32 %tmp_406" [src/conv1.cpp:54]   --->   Operation 3729 'fmul' 'mul_1_8_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3730 [1/4] (6.43ns)   --->   "%tmp_450 = fadd i32 %tmp_449, i32 %mul_2_1_6" [src/conv1.cpp:54]   --->   Operation 3730 'fadd' 'tmp_450' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.53ns)   --->   Input mux for Operation 3731 '%tmp_457 = fadd i32 %tmp_456, i32 %mul_2_2_6'
ST_48 : Operation 3731 [4/4] (4.90ns)   --->   "%tmp_457 = fadd i32 %tmp_456, i32 %mul_2_2_6" [src/conv1.cpp:54]   --->   Operation 3731 'fadd' 'tmp_457' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3732 [3/4] (6.43ns)   --->   "%tmp_463 = fadd i32 %tmp_462, i32 %mul_2_3_5" [src/conv1.cpp:54]   --->   Operation 3732 'fadd' 'tmp_463' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3733 [2/3] (7.01ns)   --->   "%mul_2_3_6 = fmul i32 %select_ln36_35, i32 %tmp_328" [src/conv1.cpp:54]   --->   Operation 3733 'fmul' 'mul_2_3_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3734 [3/4] (6.43ns)   --->   "%tmp_469 = fadd i32 %tmp_468, i32 %mul_2_4_4" [src/conv1.cpp:54]   --->   Operation 3734 'fadd' 'tmp_469' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.45ns)   --->   Input mux for Operation 3735 '%mul_2_4_5 = fmul i32 %select_ln36_43, i32 %tmp_344'
ST_48 : Operation 3735 [3/3] (5.56ns)   --->   "%mul_2_4_5 = fmul i32 %select_ln36_43, i32 %tmp_344" [src/conv1.cpp:54]   --->   Operation 3735 'fmul' 'mul_2_4_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3736 [3/4] (6.43ns)   --->   "%tmp_475 = fadd i32 %tmp_474, i32 %mul_2_5_3" [src/conv1.cpp:54]   --->   Operation 3736 'fadd' 'tmp_475' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.45ns)   --->   Input mux for Operation 3737 '%mul_2_5_4 = fmul i32 %select_ln36_51, i32 %tmp_360'
ST_48 : Operation 3737 [3/3] (5.56ns)   --->   "%mul_2_5_4 = fmul i32 %select_ln36_51, i32 %tmp_360" [src/conv1.cpp:54]   --->   Operation 3737 'fmul' 'mul_2_5_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.53ns)   --->   Input mux for Operation 3738 '%tmp_481 = fadd i32 %tmp_480, i32 %mul_2_6_2'
ST_48 : Operation 3738 [4/4] (4.90ns)   --->   "%tmp_481 = fadd i32 %tmp_480, i32 %mul_2_6_2" [src/conv1.cpp:54]   --->   Operation 3738 'fadd' 'tmp_481' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : [1/1] (1.53ns)   --->   Input mux for Operation 3739 '%tmp_487 = fadd i32 %tmp_486, i32 %mul_2_7_1'
ST_48 : Operation 3739 [4/4] (4.90ns)   --->   "%tmp_487 = fadd i32 %tmp_486, i32 %mul_2_7_1" [src/conv1.cpp:54]   --->   Operation 3739 'fadd' 'tmp_487' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3740 [1/3] (7.01ns)   --->   "%mul_2_8 = fmul i32 %select_ln36_74, i32 %tmp_406" [src/conv1.cpp:54]   --->   Operation 3740 'fmul' 'mul_2_8' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3741 [3/4] (6.43ns)   --->   "%tmp_97 = fadd i32 %tmp_443, i32 %mul_2_14" [src/conv1.cpp:54]   --->   Operation 3741 'fadd' 'tmp_97' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3742 [1/3] (7.01ns)   --->   "%mul_1_1_8 = fmul i32 %select_ln36_19, i32 %tmp_502" [src/conv1.cpp:54]   --->   Operation 3742 'fmul' 'mul_1_1_8' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3743 [1/3] (7.01ns)   --->   "%mul_2_1_7 = fmul i32 %select_ln36_18, i32 %tmp_502" [src/conv1.cpp:54]   --->   Operation 3743 'fmul' 'mul_2_1_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 3744 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_549 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_491" [src/conv1.cpp:54]   --->   Operation 3744 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_549' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3745 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_550 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_500" [src/conv1.cpp:54]   --->   Operation 3745 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_550' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3746 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_551 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_509" [src/conv1.cpp:54]   --->   Operation 3746 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_551' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_48 : Operation 3747 [2/3] (7.01ns)   --->   "%mul_2_15 = fmul i32 %select_ln36_10, i32 %tmp_510" [src/conv1.cpp:54]   --->   Operation 3747 'fmul' 'mul_2_15' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.01>
ST_49 : Operation 3748 [2/4] (6.43ns)   --->   "%tmp_129 = fadd i32 %tmp_128, i32 %mul_19" [src/conv1.cpp:54]   --->   Operation 3748 'fadd' 'tmp_129' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3749 [1/1] (0.79ns)   --->   "%add_ln54_85 = add i11 %mul_ln54_4, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 3749 'add' 'add_ln54_85' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3750 [1/1] (0.00ns)   --->   "%zext_ln54_94 = zext i11 %add_ln54_85" [src/conv1.cpp:54]   --->   Operation 3750 'zext' 'zext_ln54_94' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 3751 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_247 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_94" [src/conv1.cpp:54]   --->   Operation 3751 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_247' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 3752 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_256 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_94" [src/conv1.cpp:54]   --->   Operation 3752 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_256' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 3753 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_265 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_94" [src/conv1.cpp:54]   --->   Operation 3753 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_265' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : [1/1] (1.53ns)   --->   Input mux for Operation 3754 '%tmp_138 = fadd i32 %tmp_137, i32 %mul_130_7'
ST_49 : Operation 3754 [4/4] (4.90ns)   --->   "%tmp_138 = fadd i32 %tmp_137, i32 %mul_130_7" [src/conv1.cpp:54]   --->   Operation 3754 'fadd' 'tmp_138' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3755 [3/4] (6.43ns)   --->   "%tmp_146 = fadd i32 %tmp_145, i32 %mul_252_6" [src/conv1.cpp:54]   --->   Operation 3755 'fadd' 'tmp_146' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3756 [1/3] (7.01ns)   --->   "%mul_252_8 = fmul i32 %select_ln36_28, i32 %tmp_310" [src/conv1.cpp:54]   --->   Operation 3756 'fmul' 'mul_252_8' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3757 [1/4] (6.43ns)   --->   "%tmp_154 = fadd i32 %tmp_153, i32 %mul_3_5" [src/conv1.cpp:54]   --->   Operation 3757 'fadd' 'tmp_154' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3758 [1/3] (7.01ns)   --->   "%mul_3_7 = fmul i32 %select_ln36_36, i32 %tmp_326" [src/conv1.cpp:54]   --->   Operation 3758 'fmul' 'mul_3_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3759 [1/4] (6.43ns)   --->   "%tmp_162 = fadd i32 %tmp_161, i32 %mul_4_4" [src/conv1.cpp:54]   --->   Operation 3759 'fadd' 'tmp_162' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3760 [1/3] (7.01ns)   --->   "%mul_4_6 = fmul i32 %select_ln36_44, i32 %tmp_342" [src/conv1.cpp:54]   --->   Operation 3760 'fmul' 'mul_4_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3761 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_378 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_247" [src/conv1.cpp:54]   --->   Operation 3761 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_378' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3762 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_379 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_256" [src/conv1.cpp:54]   --->   Operation 3762 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_379' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3763 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_380 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_265" [src/conv1.cpp:54]   --->   Operation 3763 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_380' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3764 [1/4] (6.43ns)   --->   "%tmp_170 = fadd i32 %tmp_169, i32 %mul_5_3" [src/conv1.cpp:54]   --->   Operation 3764 'fadd' 'tmp_170' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3765 [2/3] (7.01ns)   --->   "%mul_5_5 = fmul i32 %select_ln36_52, i32 %tmp_358" [src/conv1.cpp:54]   --->   Operation 3765 'fmul' 'mul_5_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3766 [2/3] (7.01ns)   --->   "%mul_6_4 = fmul i32 %select_ln36_60, i32 %tmp_374" [src/conv1.cpp:54]   --->   Operation 3766 'fmul' 'mul_6_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3767 [2/3] (7.01ns)   --->   "%mul_7_3 = fmul i32 %select_ln36_68, i32 %tmp_390" [src/conv1.cpp:54]   --->   Operation 3767 'fmul' 'mul_7_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.53ns)   --->   Input mux for Operation 3768 '%tmp_293 = fadd i32 %tmp_291, i32 %mul_8_1'
ST_49 : Operation 3768 [4/4] (4.90ns)   --->   "%tmp_293 = fadd i32 %tmp_291, i32 %mul_8_1" [src/conv1.cpp:54]   --->   Operation 3768 'fadd' 'tmp_293' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.45ns)   --->   Input mux for Operation 3769 '%mul_8_2 = fmul i32 %select_ln36_76, i32 %tmp_406'
ST_49 : Operation 3769 [3/3] (5.56ns)   --->   "%mul_8_2 = fmul i32 %select_ln36_76, i32 %tmp_406" [src/conv1.cpp:54]   --->   Operation 3769 'fmul' 'mul_8_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3770 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_471 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_101" [src/conv1.cpp:54]   --->   Operation 3770 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_471' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3771 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_472 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_110" [src/conv1.cpp:54]   --->   Operation 3771 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_472' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3772 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_473 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_119" [src/conv1.cpp:54]   --->   Operation 3772 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_473' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3773 [1/1] (0.47ns)   --->   "%tmp_408 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_471, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_472, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_473, i2 %trunc_ln54_4" [src/conv1.cpp:54]   --->   Operation 3773 'mux' 'tmp_408' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3774 [3/4] (6.43ns)   --->   "%tmp_323 = fadd i32 %tmp_321, i32 %mul_1_14" [src/conv1.cpp:54]   --->   Operation 3774 'fadd' 'tmp_323' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.53ns)   --->   Input mux for Operation 3775 '%tmp_341 = fadd i32 %tmp_339, i32 %mul_1_1_7'
ST_49 : Operation 3775 [4/4] (4.90ns)   --->   "%tmp_341 = fadd i32 %tmp_339, i32 %mul_1_1_7" [src/conv1.cpp:54]   --->   Operation 3775 'fadd' 'tmp_341' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3776 [3/4] (6.43ns)   --->   "%tmp_355 = fadd i32 %tmp_353, i32 %mul_1_2_6" [src/conv1.cpp:54]   --->   Operation 3776 'fadd' 'tmp_355' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3777 [2/4] (6.43ns)   --->   "%tmp_369 = fadd i32 %tmp_367, i32 %mul_1_3_5" [src/conv1.cpp:54]   --->   Operation 3777 'fadd' 'tmp_369' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.45ns)   --->   Input mux for Operation 3778 '%mul_1_3_7 = fmul i32 %select_ln36_36, i32 %tmp_328'
ST_49 : Operation 3778 [3/3] (5.56ns)   --->   "%mul_1_3_7 = fmul i32 %select_ln36_36, i32 %tmp_328" [src/conv1.cpp:54]   --->   Operation 3778 'fmul' 'mul_1_3_7' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3779 [1/4] (6.43ns)   --->   "%tmp_383 = fadd i32 %tmp_381, i32 %mul_1_4_4" [src/conv1.cpp:54]   --->   Operation 3779 'fadd' 'tmp_383' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.45ns)   --->   Input mux for Operation 3780 '%mul_1_4_6 = fmul i32 %select_ln36_44, i32 %tmp_344'
ST_49 : Operation 3780 [3/3] (5.56ns)   --->   "%mul_1_4_6 = fmul i32 %select_ln36_44, i32 %tmp_344" [src/conv1.cpp:54]   --->   Operation 3780 'fmul' 'mul_1_4_6' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3781 [1/4] (6.43ns)   --->   "%tmp_397 = fadd i32 %tmp_395, i32 %mul_1_5_3" [src/conv1.cpp:54]   --->   Operation 3781 'fadd' 'tmp_397' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3782 [1/4] (6.43ns)   --->   "%tmp_411 = fadd i32 %tmp_409, i32 %mul_1_6_2" [src/conv1.cpp:54]   --->   Operation 3782 'fadd' 'tmp_411' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.53ns)   --->   Input mux for Operation 3783 '%tmp_430 = fadd i32 %tmp_429, i32 %mul_1_8_1'
ST_49 : Operation 3783 [4/4] (4.90ns)   --->   "%tmp_430 = fadd i32 %tmp_429, i32 %mul_1_8_1" [src/conv1.cpp:54]   --->   Operation 3783 'fadd' 'tmp_430' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3784 [1/1] (0.79ns)   --->   "%add_ln54_100 = add i11 %mul_ln54_1, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 3784 'add' 'add_ln54_100' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3785 [1/1] (0.00ns)   --->   "%zext_ln54_113 = zext i11 %add_ln54_100" [src/conv1.cpp:54]   --->   Operation 3785 'zext' 'zext_ln54_113' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 3786 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_517 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_113" [src/conv1.cpp:54]   --->   Operation 3786 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_517' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 3787 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_526 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_113" [src/conv1.cpp:54]   --->   Operation 3787 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_526' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 3788 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_535 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_113" [src/conv1.cpp:54]   --->   Operation 3788 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_535' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_49 : Operation 3789 [3/4] (6.43ns)   --->   "%tmp_457 = fadd i32 %tmp_456, i32 %mul_2_2_6" [src/conv1.cpp:54]   --->   Operation 3789 'fadd' 'tmp_457' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3790 [2/4] (6.43ns)   --->   "%tmp_463 = fadd i32 %tmp_462, i32 %mul_2_3_5" [src/conv1.cpp:54]   --->   Operation 3790 'fadd' 'tmp_463' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3791 [1/3] (7.01ns)   --->   "%mul_2_3_6 = fmul i32 %select_ln36_35, i32 %tmp_328" [src/conv1.cpp:54]   --->   Operation 3791 'fmul' 'mul_2_3_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3792 [2/4] (6.43ns)   --->   "%tmp_469 = fadd i32 %tmp_468, i32 %mul_2_4_4" [src/conv1.cpp:54]   --->   Operation 3792 'fadd' 'tmp_469' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3793 [2/3] (7.01ns)   --->   "%mul_2_4_5 = fmul i32 %select_ln36_43, i32 %tmp_344" [src/conv1.cpp:54]   --->   Operation 3793 'fmul' 'mul_2_4_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3794 [2/4] (6.43ns)   --->   "%tmp_475 = fadd i32 %tmp_474, i32 %mul_2_5_3" [src/conv1.cpp:54]   --->   Operation 3794 'fadd' 'tmp_475' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3795 [2/3] (7.01ns)   --->   "%mul_2_5_4 = fmul i32 %select_ln36_51, i32 %tmp_360" [src/conv1.cpp:54]   --->   Operation 3795 'fmul' 'mul_2_5_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3796 [3/4] (6.43ns)   --->   "%tmp_481 = fadd i32 %tmp_480, i32 %mul_2_6_2" [src/conv1.cpp:54]   --->   Operation 3796 'fadd' 'tmp_481' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.45ns)   --->   Input mux for Operation 3797 '%mul_2_6_3 = fmul i32 %select_ln36_59, i32 %tmp_376'
ST_49 : Operation 3797 [3/3] (5.56ns)   --->   "%mul_2_6_3 = fmul i32 %select_ln36_59, i32 %tmp_376" [src/conv1.cpp:54]   --->   Operation 3797 'fmul' 'mul_2_6_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3798 [3/4] (6.43ns)   --->   "%tmp_487 = fadd i32 %tmp_486, i32 %mul_2_7_1" [src/conv1.cpp:54]   --->   Operation 3798 'fadd' 'tmp_487' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.45ns)   --->   Input mux for Operation 3799 '%mul_2_7_2 = fmul i32 %select_ln36_67, i32 %tmp_392'
ST_49 : Operation 3799 [3/3] (5.56ns)   --->   "%mul_2_7_2 = fmul i32 %select_ln36_67, i32 %tmp_392" [src/conv1.cpp:54]   --->   Operation 3799 'fmul' 'mul_2_7_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.53ns)   --->   Input mux for Operation 3800 '%tmp_493 = fadd i32 %mul_2_8, i32 0'
ST_49 : Operation 3800 [4/4] (4.90ns)   --->   "%tmp_493 = fadd i32 %mul_2_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3800 'fadd' 'tmp_493' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3801 [2/4] (6.43ns)   --->   "%tmp_97 = fadd i32 %tmp_443, i32 %mul_2_14" [src/conv1.cpp:54]   --->   Operation 3801 'fadd' 'tmp_97' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : [1/1] (1.53ns)   --->   Input mux for Operation 3802 '%tmp_99 = fadd i32 %tmp_450, i32 %mul_2_1_7'
ST_49 : Operation 3802 [4/4] (4.90ns)   --->   "%tmp_99 = fadd i32 %tmp_450, i32 %mul_2_1_7" [src/conv1.cpp:54]   --->   Operation 3802 'fadd' 'tmp_99' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3803 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_549 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_491" [src/conv1.cpp:54]   --->   Operation 3803 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_549' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3804 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_550 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_500" [src/conv1.cpp:54]   --->   Operation 3804 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_550' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3805 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_551 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_509" [src/conv1.cpp:54]   --->   Operation 3805 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_551' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3806 [1/1] (0.47ns)   --->   "%tmp_503 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_549, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_550, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_551, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 3806 'mux' 'tmp_503' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3807 [1/3] (7.01ns)   --->   "%mul_2_15 = fmul i32 %select_ln36_10, i32 %tmp_510" [src/conv1.cpp:54]   --->   Operation 3807 'fmul' 'mul_2_15' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 3808 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_573 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_517" [src/conv1.cpp:54]   --->   Operation 3808 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_573' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3809 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_574 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_526" [src/conv1.cpp:54]   --->   Operation 3809 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_574' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_49 : Operation 3810 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_575 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_535" [src/conv1.cpp:54]   --->   Operation 3810 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_575' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 50 <SV = 49> <Delay = 7.01>
ST_50 : Operation 3811 [1/1] (0.79ns)   --->   "%add_ln54_69 = add i11 %mul_ln54_6, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 3811 'add' 'add_ln54_69' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3812 [1/1] (0.00ns)   --->   "%zext_ln54_74 = zext i11 %add_ln54_69" [src/conv1.cpp:54]   --->   Operation 3812 'zext' 'zext_ln54_74' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 3813 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_189 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_74" [src/conv1.cpp:54]   --->   Operation 3813 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_189' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 3814 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_198 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_74" [src/conv1.cpp:54]   --->   Operation 3814 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_198' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 3815 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_207 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_74" [src/conv1.cpp:54]   --->   Operation 3815 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_207' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 3816 [1/1] (0.79ns)   --->   "%add_ln54_77 = add i11 %mul_ln54_5, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 3816 'add' 'add_ln54_77' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3817 [1/1] (0.00ns)   --->   "%zext_ln54_84 = zext i11 %add_ln54_77" [src/conv1.cpp:54]   --->   Operation 3817 'zext' 'zext_ln54_84' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 3818 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_218 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_84" [src/conv1.cpp:54]   --->   Operation 3818 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_218' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 3819 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_227 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_84" [src/conv1.cpp:54]   --->   Operation 3819 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_227' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 3820 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_236 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_84" [src/conv1.cpp:54]   --->   Operation 3820 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_236' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_50 : Operation 3821 [1/4] (6.43ns)   --->   "%tmp_129 = fadd i32 %tmp_128, i32 %mul_19" [src/conv1.cpp:54]   --->   Operation 3821 'fadd' 'tmp_129' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3822 [3/4] (6.43ns)   --->   "%tmp_138 = fadd i32 %tmp_137, i32 %mul_130_7" [src/conv1.cpp:54]   --->   Operation 3822 'fadd' 'tmp_138' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3823 [2/4] (6.43ns)   --->   "%tmp_146 = fadd i32 %tmp_145, i32 %mul_252_6" [src/conv1.cpp:54]   --->   Operation 3823 'fadd' 'tmp_146' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3824 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_378 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_247" [src/conv1.cpp:54]   --->   Operation 3824 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_378' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3825 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_379 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_256" [src/conv1.cpp:54]   --->   Operation 3825 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_379' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3826 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_380 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_265" [src/conv1.cpp:54]   --->   Operation 3826 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_380' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3827 [1/1] (0.47ns)   --->   "%tmp_346 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_378, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_379, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_380, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 3827 'mux' 'tmp_346' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.53ns)   --->   Input mux for Operation 3828 '%tmp_171 = fadd i32 %tmp_170, i32 %mul_5_4'
ST_50 : Operation 3828 [4/4] (4.90ns)   --->   "%tmp_171 = fadd i32 %tmp_170, i32 %mul_5_4" [src/conv1.cpp:54]   --->   Operation 3828 'fadd' 'tmp_171' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3829 [1/3] (7.01ns)   --->   "%mul_5_5 = fmul i32 %select_ln36_52, i32 %tmp_358" [src/conv1.cpp:54]   --->   Operation 3829 'fmul' 'mul_5_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3830 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_402 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_218" [src/conv1.cpp:54]   --->   Operation 3830 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_402' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3831 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_403 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_227" [src/conv1.cpp:54]   --->   Operation 3831 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_403' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3832 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_404 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_236" [src/conv1.cpp:54]   --->   Operation 3832 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_404' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : [1/1] (1.53ns)   --->   Input mux for Operation 3833 '%tmp_260 = fadd i32 %tmp_258, i32 %mul_6_3'
ST_50 : Operation 3833 [4/4] (4.90ns)   --->   "%tmp_260 = fadd i32 %tmp_258, i32 %mul_6_3" [src/conv1.cpp:54]   --->   Operation 3833 'fadd' 'tmp_260' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3834 [1/3] (7.01ns)   --->   "%mul_6_4 = fmul i32 %select_ln36_60, i32 %tmp_374" [src/conv1.cpp:54]   --->   Operation 3834 'fmul' 'mul_6_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3835 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_426 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_189" [src/conv1.cpp:54]   --->   Operation 3835 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_426' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3836 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_427 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_198" [src/conv1.cpp:54]   --->   Operation 3836 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_427' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3837 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_428 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_207" [src/conv1.cpp:54]   --->   Operation 3837 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_428' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : [1/1] (1.53ns)   --->   Input mux for Operation 3838 '%tmp_277 = fadd i32 %tmp_274, i32 %mul_7_2'
ST_50 : Operation 3838 [4/4] (4.90ns)   --->   "%tmp_277 = fadd i32 %tmp_274, i32 %mul_7_2" [src/conv1.cpp:54]   --->   Operation 3838 'fadd' 'tmp_277' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3839 [1/3] (7.01ns)   --->   "%mul_7_3 = fmul i32 %select_ln36_68, i32 %tmp_390" [src/conv1.cpp:54]   --->   Operation 3839 'fmul' 'mul_7_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3840 [3/4] (6.43ns)   --->   "%tmp_293 = fadd i32 %tmp_291, i32 %mul_8_1" [src/conv1.cpp:54]   --->   Operation 3840 'fadd' 'tmp_293' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3841 [2/3] (7.01ns)   --->   "%mul_8_2 = fmul i32 %select_ln36_76, i32 %tmp_406" [src/conv1.cpp:54]   --->   Operation 3841 'fmul' 'mul_8_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3842 [2/4] (6.43ns)   --->   "%tmp_323 = fadd i32 %tmp_321, i32 %mul_1_14" [src/conv1.cpp:54]   --->   Operation 3842 'fadd' 'tmp_323' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3843 [3/4] (6.43ns)   --->   "%tmp_341 = fadd i32 %tmp_339, i32 %mul_1_1_7" [src/conv1.cpp:54]   --->   Operation 3843 'fadd' 'tmp_341' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3844 [2/4] (6.43ns)   --->   "%tmp_355 = fadd i32 %tmp_353, i32 %mul_1_2_6" [src/conv1.cpp:54]   --->   Operation 3844 'fadd' 'tmp_355' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3845 [1/4] (6.43ns)   --->   "%tmp_369 = fadd i32 %tmp_367, i32 %mul_1_3_5" [src/conv1.cpp:54]   --->   Operation 3845 'fadd' 'tmp_369' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3846 [2/3] (7.01ns)   --->   "%mul_1_3_7 = fmul i32 %select_ln36_36, i32 %tmp_328" [src/conv1.cpp:54]   --->   Operation 3846 'fmul' 'mul_1_3_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3847 [2/3] (7.01ns)   --->   "%mul_1_4_6 = fmul i32 %select_ln36_44, i32 %tmp_344" [src/conv1.cpp:54]   --->   Operation 3847 'fmul' 'mul_1_4_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.53ns)   --->   Input mux for Operation 3848 '%tmp_399 = fadd i32 %tmp_397, i32 %mul_1_5_4'
ST_50 : Operation 3848 [4/4] (4.90ns)   --->   "%tmp_399 = fadd i32 %tmp_397, i32 %mul_1_5_4" [src/conv1.cpp:54]   --->   Operation 3848 'fadd' 'tmp_399' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.45ns)   --->   Input mux for Operation 3849 '%mul_1_5_5 = fmul i32 %select_ln36_52, i32 %tmp_360'
ST_50 : Operation 3849 [3/3] (5.56ns)   --->   "%mul_1_5_5 = fmul i32 %select_ln36_52, i32 %tmp_360" [src/conv1.cpp:54]   --->   Operation 3849 'fmul' 'mul_1_5_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.53ns)   --->   Input mux for Operation 3850 '%tmp_413 = fadd i32 %tmp_411, i32 %mul_1_6_3'
ST_50 : Operation 3850 [4/4] (4.90ns)   --->   "%tmp_413 = fadd i32 %tmp_411, i32 %mul_1_6_3" [src/conv1.cpp:54]   --->   Operation 3850 'fadd' 'tmp_413' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.45ns)   --->   Input mux for Operation 3851 '%mul_1_6_4 = fmul i32 %select_ln36_60, i32 %tmp_376'
ST_50 : Operation 3851 [3/3] (5.56ns)   --->   "%mul_1_6_4 = fmul i32 %select_ln36_60, i32 %tmp_376" [src/conv1.cpp:54]   --->   Operation 3851 'fmul' 'mul_1_6_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.53ns)   --->   Input mux for Operation 3852 '%tmp_423 = fadd i32 %tmp_422, i32 %mul_1_7_2'
ST_50 : Operation 3852 [4/4] (4.90ns)   --->   "%tmp_423 = fadd i32 %tmp_422, i32 %mul_1_7_2" [src/conv1.cpp:54]   --->   Operation 3852 'fadd' 'tmp_423' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.45ns)   --->   Input mux for Operation 3853 '%mul_1_7_3 = fmul i32 %select_ln36_68, i32 %tmp_392'
ST_50 : Operation 3853 [3/3] (5.56ns)   --->   "%mul_1_7_3 = fmul i32 %select_ln36_68, i32 %tmp_392" [src/conv1.cpp:54]   --->   Operation 3853 'fmul' 'mul_1_7_3' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3854 [3/4] (6.43ns)   --->   "%tmp_430 = fadd i32 %tmp_429, i32 %mul_1_8_1" [src/conv1.cpp:54]   --->   Operation 3854 'fadd' 'tmp_430' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3855 [2/4] (6.43ns)   --->   "%tmp_457 = fadd i32 %tmp_456, i32 %mul_2_2_6" [src/conv1.cpp:54]   --->   Operation 3855 'fadd' 'tmp_457' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3856 [1/4] (6.43ns)   --->   "%tmp_463 = fadd i32 %tmp_462, i32 %mul_2_3_5" [src/conv1.cpp:54]   --->   Operation 3856 'fadd' 'tmp_463' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3857 [1/4] (6.43ns)   --->   "%tmp_469 = fadd i32 %tmp_468, i32 %mul_2_4_4" [src/conv1.cpp:54]   --->   Operation 3857 'fadd' 'tmp_469' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3858 [1/3] (7.01ns)   --->   "%mul_2_4_5 = fmul i32 %select_ln36_43, i32 %tmp_344" [src/conv1.cpp:54]   --->   Operation 3858 'fmul' 'mul_2_4_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3859 [1/4] (6.43ns)   --->   "%tmp_475 = fadd i32 %tmp_474, i32 %mul_2_5_3" [src/conv1.cpp:54]   --->   Operation 3859 'fadd' 'tmp_475' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3860 [1/3] (7.01ns)   --->   "%mul_2_5_4 = fmul i32 %select_ln36_51, i32 %tmp_360" [src/conv1.cpp:54]   --->   Operation 3860 'fmul' 'mul_2_5_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3861 [2/4] (6.43ns)   --->   "%tmp_481 = fadd i32 %tmp_480, i32 %mul_2_6_2" [src/conv1.cpp:54]   --->   Operation 3861 'fadd' 'tmp_481' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3862 [2/3] (7.01ns)   --->   "%mul_2_6_3 = fmul i32 %select_ln36_59, i32 %tmp_376" [src/conv1.cpp:54]   --->   Operation 3862 'fmul' 'mul_2_6_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3863 [2/4] (6.43ns)   --->   "%tmp_487 = fadd i32 %tmp_486, i32 %mul_2_7_1" [src/conv1.cpp:54]   --->   Operation 3863 'fadd' 'tmp_487' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3864 [2/3] (7.01ns)   --->   "%mul_2_7_2 = fmul i32 %select_ln36_67, i32 %tmp_392" [src/conv1.cpp:54]   --->   Operation 3864 'fmul' 'mul_2_7_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3865 [3/4] (6.43ns)   --->   "%tmp_493 = fadd i32 %mul_2_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3865 'fadd' 'tmp_493' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.45ns)   --->   Input mux for Operation 3866 '%mul_2_8_1 = fmul i32 %select_ln36_75, i32 %tmp_408'
ST_50 : Operation 3866 [3/3] (5.56ns)   --->   "%mul_2_8_1 = fmul i32 %select_ln36_75, i32 %tmp_408" [src/conv1.cpp:54]   --->   Operation 3866 'fmul' 'mul_2_8_1' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3867 [1/4] (6.43ns)   --->   "%tmp_97 = fadd i32 %tmp_443, i32 %mul_2_14" [src/conv1.cpp:54]   --->   Operation 3867 'fadd' 'tmp_97' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3868 [3/4] (6.43ns)   --->   "%tmp_99 = fadd i32 %tmp_450, i32 %mul_2_1_7" [src/conv1.cpp:54]   --->   Operation 3868 'fadd' 'tmp_99' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : [1/1] (1.45ns)   --->   Input mux for Operation 3869 '%mul_2_2_7 = fmul i32 %select_ln36_27, i32 %tmp_503'
ST_50 : Operation 3869 [3/3] (5.56ns)   --->   "%mul_2_2_7 = fmul i32 %select_ln36_27, i32 %tmp_503" [src/conv1.cpp:54]   --->   Operation 3869 'fmul' 'mul_2_2_7' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 3870 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_573 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_517" [src/conv1.cpp:54]   --->   Operation 3870 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_573' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3871 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_574 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_526" [src/conv1.cpp:54]   --->   Operation 3871 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_574' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3872 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_575 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_535" [src/conv1.cpp:54]   --->   Operation 3872 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_575' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_50 : Operation 3873 [1/1] (0.47ns)   --->   "%tmp_511 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_573, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_574, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_575, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 3873 'mux' 'tmp_511' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 51 <SV = 50> <Delay = 7.01>
ST_51 : Operation 3874 [1/1] (0.79ns)   --->   "%add_ln54_53 = add i11 %mul_ln39, i11 %zext_ln54_45" [src/conv1.cpp:54]   --->   Operation 3874 'add' 'add_ln54_53' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3875 [1/1] (0.00ns)   --->   "%zext_ln54_54 = zext i11 %add_ln54_53" [src/conv1.cpp:54]   --->   Operation 3875 'zext' 'zext_ln54_54' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 3876 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_131 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_54" [src/conv1.cpp:54]   --->   Operation 3876 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_131' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 3877 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_140 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_54" [src/conv1.cpp:54]   --->   Operation 3877 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_140' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 3878 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_149 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_54" [src/conv1.cpp:54]   --->   Operation 3878 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_149' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 3879 [1/1] (0.79ns)   --->   "%add_ln54_61 = add i11 %mul_ln54_7, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 3879 'add' 'add_ln54_61' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3880 [1/1] (0.00ns)   --->   "%zext_ln54_64 = zext i11 %add_ln54_61" [src/conv1.cpp:54]   --->   Operation 3880 'zext' 'zext_ln54_64' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 3881 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_160 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_64" [src/conv1.cpp:54]   --->   Operation 3881 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_160' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 3882 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_169 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_64" [src/conv1.cpp:54]   --->   Operation 3882 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_169' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : Operation 3883 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_178 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_64" [src/conv1.cpp:54]   --->   Operation 3883 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_178' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_51 : [1/1] (1.53ns)   --->   Input mux for Operation 3884 '%tmp_130 = fadd i32 %tmp_129, i32 %mul_20'
ST_51 : Operation 3884 [4/4] (4.90ns)   --->   "%tmp_130 = fadd i32 %tmp_129, i32 %mul_20" [src/conv1.cpp:54]   --->   Operation 3884 'fadd' 'tmp_130' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3885 [2/4] (6.43ns)   --->   "%tmp_138 = fadd i32 %tmp_137, i32 %mul_130_7" [src/conv1.cpp:54]   --->   Operation 3885 'fadd' 'tmp_138' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3886 [1/4] (6.43ns)   --->   "%tmp_146 = fadd i32 %tmp_145, i32 %mul_252_6" [src/conv1.cpp:54]   --->   Operation 3886 'fadd' 'tmp_146' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.45ns)   --->   Input mux for Operation 3887 '%mul_3_8 = fmul i32 %select_ln36_37, i32 %tmp_328'
ST_51 : Operation 3887 [3/3] (5.56ns)   --->   "%mul_3_8 = fmul i32 %select_ln36_37, i32 %tmp_328" [src/conv1.cpp:54]   --->   Operation 3887 'fmul' 'mul_3_8' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.53ns)   --->   Input mux for Operation 3888 '%tmp_163 = fadd i32 %tmp_162, i32 %mul_4_5'
ST_51 : Operation 3888 [4/4] (4.90ns)   --->   "%tmp_163 = fadd i32 %tmp_162, i32 %mul_4_5" [src/conv1.cpp:54]   --->   Operation 3888 'fadd' 'tmp_163' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3889 [3/4] (6.43ns)   --->   "%tmp_171 = fadd i32 %tmp_170, i32 %mul_5_4" [src/conv1.cpp:54]   --->   Operation 3889 'fadd' 'tmp_171' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3890 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_402 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_218" [src/conv1.cpp:54]   --->   Operation 3890 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_402' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3891 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_403 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_227" [src/conv1.cpp:54]   --->   Operation 3891 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_403' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3892 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_404 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_236" [src/conv1.cpp:54]   --->   Operation 3892 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_404' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3893 [1/1] (0.47ns)   --->   "%tmp_362 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_402, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_403, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_404, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 3893 'mux' 'tmp_362' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3894 [3/4] (6.43ns)   --->   "%tmp_260 = fadd i32 %tmp_258, i32 %mul_6_3" [src/conv1.cpp:54]   --->   Operation 3894 'fadd' 'tmp_260' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3895 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_426 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_189" [src/conv1.cpp:54]   --->   Operation 3895 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_426' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3896 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_427 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_198" [src/conv1.cpp:54]   --->   Operation 3896 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_427' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3897 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_428 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_207" [src/conv1.cpp:54]   --->   Operation 3897 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_428' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3898 [1/1] (0.47ns)   --->   "%tmp_378 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_426, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_427, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_428, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 3898 'mux' 'tmp_378' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3899 [3/4] (6.43ns)   --->   "%tmp_277 = fadd i32 %tmp_274, i32 %mul_7_2" [src/conv1.cpp:54]   --->   Operation 3899 'fadd' 'tmp_277' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3900 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_450 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_160" [src/conv1.cpp:54]   --->   Operation 3900 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_450' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3901 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_451 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_169" [src/conv1.cpp:54]   --->   Operation 3901 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_451' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3902 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_452 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_178" [src/conv1.cpp:54]   --->   Operation 3902 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_452' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3903 [2/4] (6.43ns)   --->   "%tmp_293 = fadd i32 %tmp_291, i32 %mul_8_1" [src/conv1.cpp:54]   --->   Operation 3903 'fadd' 'tmp_293' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3904 [1/3] (7.01ns)   --->   "%mul_8_2 = fmul i32 %select_ln36_76, i32 %tmp_406" [src/conv1.cpp:54]   --->   Operation 3904 'fmul' 'mul_8_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3905 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_474 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_131" [src/conv1.cpp:54]   --->   Operation 3905 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_474' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3906 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_475 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_140" [src/conv1.cpp:54]   --->   Operation 3906 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_475' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3907 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_476 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_149" [src/conv1.cpp:54]   --->   Operation 3907 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_476' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_51 : Operation 3908 [1/4] (6.43ns)   --->   "%tmp_323 = fadd i32 %tmp_321, i32 %mul_1_14" [src/conv1.cpp:54]   --->   Operation 3908 'fadd' 'tmp_323' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3909 [2/4] (6.43ns)   --->   "%tmp_341 = fadd i32 %tmp_339, i32 %mul_1_1_7" [src/conv1.cpp:54]   --->   Operation 3909 'fadd' 'tmp_341' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3910 [1/4] (6.43ns)   --->   "%tmp_355 = fadd i32 %tmp_353, i32 %mul_1_2_6" [src/conv1.cpp:54]   --->   Operation 3910 'fadd' 'tmp_355' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3911 [1/3] (7.01ns)   --->   "%mul_1_3_7 = fmul i32 %select_ln36_36, i32 %tmp_328" [src/conv1.cpp:54]   --->   Operation 3911 'fmul' 'mul_1_3_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.53ns)   --->   Input mux for Operation 3912 '%tmp_385 = fadd i32 %tmp_383, i32 %mul_1_4_5'
ST_51 : Operation 3912 [4/4] (4.90ns)   --->   "%tmp_385 = fadd i32 %tmp_383, i32 %mul_1_4_5" [src/conv1.cpp:54]   --->   Operation 3912 'fadd' 'tmp_385' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3913 [1/3] (7.01ns)   --->   "%mul_1_4_6 = fmul i32 %select_ln36_44, i32 %tmp_344" [src/conv1.cpp:54]   --->   Operation 3913 'fmul' 'mul_1_4_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3914 [3/4] (6.43ns)   --->   "%tmp_399 = fadd i32 %tmp_397, i32 %mul_1_5_4" [src/conv1.cpp:54]   --->   Operation 3914 'fadd' 'tmp_399' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3915 [2/3] (7.01ns)   --->   "%mul_1_5_5 = fmul i32 %select_ln36_52, i32 %tmp_360" [src/conv1.cpp:54]   --->   Operation 3915 'fmul' 'mul_1_5_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3916 [3/4] (6.43ns)   --->   "%tmp_413 = fadd i32 %tmp_411, i32 %mul_1_6_3" [src/conv1.cpp:54]   --->   Operation 3916 'fadd' 'tmp_413' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3917 [2/3] (7.01ns)   --->   "%mul_1_6_4 = fmul i32 %select_ln36_60, i32 %tmp_376" [src/conv1.cpp:54]   --->   Operation 3917 'fmul' 'mul_1_6_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3918 [3/4] (6.43ns)   --->   "%tmp_423 = fadd i32 %tmp_422, i32 %mul_1_7_2" [src/conv1.cpp:54]   --->   Operation 3918 'fadd' 'tmp_423' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3919 [2/3] (7.01ns)   --->   "%mul_1_7_3 = fmul i32 %select_ln36_68, i32 %tmp_392" [src/conv1.cpp:54]   --->   Operation 3919 'fmul' 'mul_1_7_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3920 [2/4] (6.43ns)   --->   "%tmp_430 = fadd i32 %tmp_429, i32 %mul_1_8_1" [src/conv1.cpp:54]   --->   Operation 3920 'fadd' 'tmp_430' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.45ns)   --->   Input mux for Operation 3921 '%mul_1_8_2 = fmul i32 %select_ln36_76, i32 %tmp_408'
ST_51 : Operation 3921 [3/3] (5.56ns)   --->   "%mul_1_8_2 = fmul i32 %select_ln36_76, i32 %tmp_408" [src/conv1.cpp:54]   --->   Operation 3921 'fmul' 'mul_1_8_2' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3922 [1/4] (6.43ns)   --->   "%tmp_457 = fadd i32 %tmp_456, i32 %mul_2_2_6" [src/conv1.cpp:54]   --->   Operation 3922 'fadd' 'tmp_457' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.53ns)   --->   Input mux for Operation 3923 '%tmp_470 = fadd i32 %tmp_469, i32 %mul_2_4_5'
ST_51 : Operation 3923 [4/4] (4.90ns)   --->   "%tmp_470 = fadd i32 %tmp_469, i32 %mul_2_4_5" [src/conv1.cpp:54]   --->   Operation 3923 'fadd' 'tmp_470' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.45ns)   --->   Input mux for Operation 3924 '%mul_2_4_6 = fmul i32 %select_ln36_44, i32 %tmp_346'
ST_51 : Operation 3924 [3/3] (5.56ns)   --->   "%mul_2_4_6 = fmul i32 %select_ln36_44, i32 %tmp_346" [src/conv1.cpp:54]   --->   Operation 3924 'fmul' 'mul_2_4_6' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.53ns)   --->   Input mux for Operation 3925 '%tmp_476 = fadd i32 %tmp_475, i32 %mul_2_5_4'
ST_51 : Operation 3925 [4/4] (4.90ns)   --->   "%tmp_476 = fadd i32 %tmp_475, i32 %mul_2_5_4" [src/conv1.cpp:54]   --->   Operation 3925 'fadd' 'tmp_476' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3926 [1/4] (6.43ns)   --->   "%tmp_481 = fadd i32 %tmp_480, i32 %mul_2_6_2" [src/conv1.cpp:54]   --->   Operation 3926 'fadd' 'tmp_481' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3927 [1/3] (7.01ns)   --->   "%mul_2_6_3 = fmul i32 %select_ln36_59, i32 %tmp_376" [src/conv1.cpp:54]   --->   Operation 3927 'fmul' 'mul_2_6_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3928 [1/4] (6.43ns)   --->   "%tmp_487 = fadd i32 %tmp_486, i32 %mul_2_7_1" [src/conv1.cpp:54]   --->   Operation 3928 'fadd' 'tmp_487' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3929 [1/3] (7.01ns)   --->   "%mul_2_7_2 = fmul i32 %select_ln36_67, i32 %tmp_392" [src/conv1.cpp:54]   --->   Operation 3929 'fmul' 'mul_2_7_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3930 [2/4] (6.43ns)   --->   "%tmp_493 = fadd i32 %mul_2_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3930 'fadd' 'tmp_493' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3931 [2/3] (7.01ns)   --->   "%mul_2_8_1 = fmul i32 %select_ln36_75, i32 %tmp_408" [src/conv1.cpp:54]   --->   Operation 3931 'fmul' 'mul_2_8_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3932 [2/4] (6.43ns)   --->   "%tmp_99 = fadd i32 %tmp_450, i32 %mul_2_1_7" [src/conv1.cpp:54]   --->   Operation 3932 'fadd' 'tmp_99' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.45ns)   --->   Input mux for Operation 3933 '%mul_1_2_8 = fmul i32 %select_ln36_28, i32 %tmp_503'
ST_51 : Operation 3933 [3/3] (5.56ns)   --->   "%mul_1_2_8 = fmul i32 %select_ln36_28, i32 %tmp_503" [src/conv1.cpp:54]   --->   Operation 3933 'fmul' 'mul_1_2_8' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 3934 [2/3] (7.01ns)   --->   "%mul_2_2_7 = fmul i32 %select_ln36_27, i32 %tmp_503" [src/conv1.cpp:54]   --->   Operation 3934 'fmul' 'mul_2_2_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.53ns)   --->   Input mux for Operation 3935 '%tmp_114 = fadd i32 %tmp_97, i32 %mul_2_15'
ST_51 : Operation 3935 [4/4] (4.90ns)   --->   "%tmp_114 = fadd i32 %tmp_97, i32 %mul_2_15" [src/conv1.cpp:54]   --->   Operation 3935 'fadd' 'tmp_114' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : [1/1] (1.45ns)   --->   Input mux for Operation 3936 '%mul_2_1_8 = fmul i32 %select_ln36_19, i32 %tmp_511'
ST_51 : Operation 3936 [3/3] (5.56ns)   --->   "%mul_2_1_8 = fmul i32 %select_ln36_19, i32 %tmp_511" [src/conv1.cpp:54]   --->   Operation 3936 'fmul' 'mul_2_1_8' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 51> <Delay = 7.01>
ST_52 : Operation 3937 [3/4] (6.43ns)   --->   "%tmp_130 = fadd i32 %tmp_129, i32 %mul_20" [src/conv1.cpp:54]   --->   Operation 3937 'fadd' 'tmp_130' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3938 [1/4] (6.43ns)   --->   "%tmp_138 = fadd i32 %tmp_137, i32 %mul_130_7" [src/conv1.cpp:54]   --->   Operation 3938 'fadd' 'tmp_138' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.53ns)   --->   Input mux for Operation 3939 '%tmp_155 = fadd i32 %tmp_154, i32 %mul_3_6'
ST_52 : Operation 3939 [4/4] (4.90ns)   --->   "%tmp_155 = fadd i32 %tmp_154, i32 %mul_3_6" [src/conv1.cpp:54]   --->   Operation 3939 'fadd' 'tmp_155' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3940 [2/3] (7.01ns)   --->   "%mul_3_8 = fmul i32 %select_ln36_37, i32 %tmp_328" [src/conv1.cpp:54]   --->   Operation 3940 'fmul' 'mul_3_8' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3941 [3/4] (6.43ns)   --->   "%tmp_163 = fadd i32 %tmp_162, i32 %mul_4_5" [src/conv1.cpp:54]   --->   Operation 3941 'fadd' 'tmp_163' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.45ns)   --->   Input mux for Operation 3942 '%mul_4_7 = fmul i32 %select_ln36_45, i32 %tmp_344'
ST_52 : Operation 3942 [3/3] (5.56ns)   --->   "%mul_4_7 = fmul i32 %select_ln36_45, i32 %tmp_344" [src/conv1.cpp:54]   --->   Operation 3942 'fmul' 'mul_4_7' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3943 [2/4] (6.43ns)   --->   "%tmp_171 = fadd i32 %tmp_170, i32 %mul_5_4" [src/conv1.cpp:54]   --->   Operation 3943 'fadd' 'tmp_171' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.45ns)   --->   Input mux for Operation 3944 '%mul_5_6 = fmul i32 %select_ln36_53, i32 %tmp_360'
ST_52 : Operation 3944 [3/3] (5.56ns)   --->   "%mul_5_6 = fmul i32 %select_ln36_53, i32 %tmp_360" [src/conv1.cpp:54]   --->   Operation 3944 'fmul' 'mul_5_6' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3945 [2/4] (6.43ns)   --->   "%tmp_260 = fadd i32 %tmp_258, i32 %mul_6_3" [src/conv1.cpp:54]   --->   Operation 3945 'fadd' 'tmp_260' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.45ns)   --->   Input mux for Operation 3946 '%mul_6_5 = fmul i32 %select_ln36_61, i32 %tmp_376'
ST_52 : Operation 3946 [3/3] (5.56ns)   --->   "%mul_6_5 = fmul i32 %select_ln36_61, i32 %tmp_376" [src/conv1.cpp:54]   --->   Operation 3946 'fmul' 'mul_6_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3947 [2/4] (6.43ns)   --->   "%tmp_277 = fadd i32 %tmp_274, i32 %mul_7_2" [src/conv1.cpp:54]   --->   Operation 3947 'fadd' 'tmp_277' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3948 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_450 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_160" [src/conv1.cpp:54]   --->   Operation 3948 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_450' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3949 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_451 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_169" [src/conv1.cpp:54]   --->   Operation 3949 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_451' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3950 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_452 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_178" [src/conv1.cpp:54]   --->   Operation 3950 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_452' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3951 [1/1] (0.47ns)   --->   "%tmp_394 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_450, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_451, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_452, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 3951 'mux' 'tmp_394' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3952 [1/4] (6.43ns)   --->   "%tmp_293 = fadd i32 %tmp_291, i32 %mul_8_1" [src/conv1.cpp:54]   --->   Operation 3952 'fadd' 'tmp_293' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3953 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_474 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_131" [src/conv1.cpp:54]   --->   Operation 3953 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_474' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3954 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_475 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_140" [src/conv1.cpp:54]   --->   Operation 3954 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_475' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3955 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_476 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_149" [src/conv1.cpp:54]   --->   Operation 3955 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_476' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3956 [1/1] (0.47ns)   --->   "%tmp_410 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_474, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_475, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_476, i2 %trunc_ln54_5" [src/conv1.cpp:54]   --->   Operation 3956 'mux' 'tmp_410' <Predicate = (!icmp_ln36)> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3957 [1/1] (0.79ns)   --->   "%add_ln54_93 = add i11 %mul_ln54_3, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 3957 'add' 'add_ln54_93' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3958 [1/1] (0.00ns)   --->   "%zext_ln54_104 = zext i11 %add_ln54_93" [src/conv1.cpp:54]   --->   Operation 3958 'zext' 'zext_ln54_104' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 3959 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_492 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_104" [src/conv1.cpp:54]   --->   Operation 3959 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_492' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 3960 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_501 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_104" [src/conv1.cpp:54]   --->   Operation 3960 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_501' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 3961 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_510 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_104" [src/conv1.cpp:54]   --->   Operation 3961 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_510' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 3962 [1/4] (6.43ns)   --->   "%tmp_341 = fadd i32 %tmp_339, i32 %mul_1_1_7" [src/conv1.cpp:54]   --->   Operation 3962 'fadd' 'tmp_341' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.53ns)   --->   Input mux for Operation 3963 '%tmp_371 = fadd i32 %tmp_369, i32 %mul_1_3_6'
ST_52 : Operation 3963 [4/4] (4.90ns)   --->   "%tmp_371 = fadd i32 %tmp_369, i32 %mul_1_3_6" [src/conv1.cpp:54]   --->   Operation 3963 'fadd' 'tmp_371' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3964 [3/4] (6.43ns)   --->   "%tmp_385 = fadd i32 %tmp_383, i32 %mul_1_4_5" [src/conv1.cpp:54]   --->   Operation 3964 'fadd' 'tmp_385' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3965 [2/4] (6.43ns)   --->   "%tmp_399 = fadd i32 %tmp_397, i32 %mul_1_5_4" [src/conv1.cpp:54]   --->   Operation 3965 'fadd' 'tmp_399' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3966 [1/3] (7.01ns)   --->   "%mul_1_5_5 = fmul i32 %select_ln36_52, i32 %tmp_360" [src/conv1.cpp:54]   --->   Operation 3966 'fmul' 'mul_1_5_5' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3967 [2/4] (6.43ns)   --->   "%tmp_413 = fadd i32 %tmp_411, i32 %mul_1_6_3" [src/conv1.cpp:54]   --->   Operation 3967 'fadd' 'tmp_413' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3968 [1/3] (7.01ns)   --->   "%mul_1_6_4 = fmul i32 %select_ln36_60, i32 %tmp_376" [src/conv1.cpp:54]   --->   Operation 3968 'fmul' 'mul_1_6_4' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3969 [2/4] (6.43ns)   --->   "%tmp_423 = fadd i32 %tmp_422, i32 %mul_1_7_2" [src/conv1.cpp:54]   --->   Operation 3969 'fadd' 'tmp_423' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3970 [1/3] (7.01ns)   --->   "%mul_1_7_3 = fmul i32 %select_ln36_68, i32 %tmp_392" [src/conv1.cpp:54]   --->   Operation 3970 'fmul' 'mul_1_7_3' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3971 [1/4] (6.43ns)   --->   "%tmp_430 = fadd i32 %tmp_429, i32 %mul_1_8_1" [src/conv1.cpp:54]   --->   Operation 3971 'fadd' 'tmp_430' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3972 [2/3] (7.01ns)   --->   "%mul_1_8_2 = fmul i32 %select_ln36_76, i32 %tmp_408" [src/conv1.cpp:54]   --->   Operation 3972 'fmul' 'mul_1_8_2' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3973 [1/1] (0.79ns)   --->   "%add_ln54_101 = add i11 %mul_ln54_2, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 3973 'add' 'add_ln54_101' <Predicate = (!icmp_ln36)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3974 [1/1] (0.00ns)   --->   "%zext_ln54_114 = zext i11 %add_ln54_101" [src/conv1.cpp:54]   --->   Operation 3974 'zext' 'zext_ln54_114' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 3975 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_518 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_114" [src/conv1.cpp:54]   --->   Operation 3975 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_518' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 3976 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_527 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_114" [src/conv1.cpp:54]   --->   Operation 3976 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_527' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : Operation 3977 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_536 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_114" [src/conv1.cpp:54]   --->   Operation 3977 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_536' <Predicate = (!icmp_ln36)> <Delay = 0.00>
ST_52 : [1/1] (1.53ns)   --->   Input mux for Operation 3978 '%tmp_464 = fadd i32 %tmp_463, i32 %mul_2_3_6'
ST_52 : Operation 3978 [4/4] (4.90ns)   --->   "%tmp_464 = fadd i32 %tmp_463, i32 %mul_2_3_6" [src/conv1.cpp:54]   --->   Operation 3978 'fadd' 'tmp_464' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3979 [3/4] (6.43ns)   --->   "%tmp_470 = fadd i32 %tmp_469, i32 %mul_2_4_5" [src/conv1.cpp:54]   --->   Operation 3979 'fadd' 'tmp_470' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3980 [2/3] (7.01ns)   --->   "%mul_2_4_6 = fmul i32 %select_ln36_44, i32 %tmp_346" [src/conv1.cpp:54]   --->   Operation 3980 'fmul' 'mul_2_4_6' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3981 [3/4] (6.43ns)   --->   "%tmp_476 = fadd i32 %tmp_475, i32 %mul_2_5_4" [src/conv1.cpp:54]   --->   Operation 3981 'fadd' 'tmp_476' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.45ns)   --->   Input mux for Operation 3982 '%mul_2_5_5 = fmul i32 %select_ln36_52, i32 %tmp_362'
ST_52 : Operation 3982 [3/3] (5.56ns)   --->   "%mul_2_5_5 = fmul i32 %select_ln36_52, i32 %tmp_362" [src/conv1.cpp:54]   --->   Operation 3982 'fmul' 'mul_2_5_5' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.53ns)   --->   Input mux for Operation 3983 '%tmp_482 = fadd i32 %tmp_481, i32 %mul_2_6_3'
ST_52 : Operation 3983 [4/4] (4.90ns)   --->   "%tmp_482 = fadd i32 %tmp_481, i32 %mul_2_6_3" [src/conv1.cpp:54]   --->   Operation 3983 'fadd' 'tmp_482' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.45ns)   --->   Input mux for Operation 3984 '%mul_2_6_4 = fmul i32 %select_ln36_60, i32 %tmp_378'
ST_52 : Operation 3984 [3/3] (5.56ns)   --->   "%mul_2_6_4 = fmul i32 %select_ln36_60, i32 %tmp_378" [src/conv1.cpp:54]   --->   Operation 3984 'fmul' 'mul_2_6_4' <Predicate = (!icmp_ln36)> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.53ns)   --->   Input mux for Operation 3985 '%tmp_488 = fadd i32 %tmp_487, i32 %mul_2_7_2'
ST_52 : Operation 3985 [4/4] (4.90ns)   --->   "%tmp_488 = fadd i32 %tmp_487, i32 %mul_2_7_2" [src/conv1.cpp:54]   --->   Operation 3985 'fadd' 'tmp_488' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3986 [1/4] (6.43ns)   --->   "%tmp_493 = fadd i32 %mul_2_8, i32 0" [src/conv1.cpp:54]   --->   Operation 3986 'fadd' 'tmp_493' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3987 [1/3] (7.01ns)   --->   "%mul_2_8_1 = fmul i32 %select_ln36_75, i32 %tmp_408" [src/conv1.cpp:54]   --->   Operation 3987 'fmul' 'mul_2_8_1' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : [1/1] (1.53ns)   --->   Input mux for Operation 3988 '%tmp_325 = fadd i32 %tmp_323, i32 %mul_1_15'
ST_52 : Operation 3988 [4/4] (4.90ns)   --->   "%tmp_325 = fadd i32 %tmp_323, i32 %mul_1_15" [src/conv1.cpp:54]   --->   Operation 3988 'fadd' 'tmp_325' <Predicate = (!icmp_ln36)> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3989 [1/4] (6.43ns)   --->   "%tmp_99 = fadd i32 %tmp_450, i32 %mul_2_1_7" [src/conv1.cpp:54]   --->   Operation 3989 'fadd' 'tmp_99' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3990 [2/3] (7.01ns)   --->   "%mul_1_2_8 = fmul i32 %select_ln36_28, i32 %tmp_503" [src/conv1.cpp:54]   --->   Operation 3990 'fmul' 'mul_1_2_8' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3991 [1/3] (7.01ns)   --->   "%mul_2_2_7 = fmul i32 %select_ln36_27, i32 %tmp_503" [src/conv1.cpp:54]   --->   Operation 3991 'fmul' 'mul_2_2_7' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3992 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_552 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_492" [src/conv1.cpp:54]   --->   Operation 3992 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_552' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3993 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_553 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_501" [src/conv1.cpp:54]   --->   Operation 3993 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_553' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3994 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_554 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_510" [src/conv1.cpp:54]   --->   Operation 3994 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_554' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3995 [3/4] (6.43ns)   --->   "%tmp_114 = fadd i32 %tmp_97, i32 %mul_2_15" [src/conv1.cpp:54]   --->   Operation 3995 'fadd' 'tmp_114' <Predicate = (!icmp_ln36)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3996 [2/3] (7.01ns)   --->   "%mul_2_1_8 = fmul i32 %select_ln36_19, i32 %tmp_511" [src/conv1.cpp:54]   --->   Operation 3996 'fmul' 'mul_2_1_8' <Predicate = (!icmp_ln36)> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_52 : Operation 3997 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_576 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_518" [src/conv1.cpp:54]   --->   Operation 3997 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_576' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3998 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_577 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_527" [src/conv1.cpp:54]   --->   Operation 3998 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_577' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_52 : Operation 3999 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_578 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_536" [src/conv1.cpp:54]   --->   Operation 3999 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_578' <Predicate = (!icmp_ln36)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>

State 53 <SV = 52> <Delay = 7.01>
ST_53 : Operation 4000 [1/1] (0.79ns)   --->   "%add_ln54_78 = add i11 %mul_ln54_6, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 4000 'add' 'add_ln54_78' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4001 [1/1] (0.00ns)   --->   "%zext_ln54_85 = zext i11 %add_ln54_78" [src/conv1.cpp:54]   --->   Operation 4001 'zext' 'zext_ln54_85' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4002 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_219 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_85" [src/conv1.cpp:54]   --->   Operation 4002 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_219' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4003 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_228 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_85" [src/conv1.cpp:54]   --->   Operation 4003 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_228' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4004 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_237 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_85" [src/conv1.cpp:54]   --->   Operation 4004 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_237' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4005 [1/1] (0.79ns)   --->   "%add_ln54_86 = add i11 %mul_ln54_5, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 4005 'add' 'add_ln54_86' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4006 [1/1] (0.00ns)   --->   "%zext_ln54_95 = zext i11 %add_ln54_86" [src/conv1.cpp:54]   --->   Operation 4006 'zext' 'zext_ln54_95' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4007 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_248 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_95" [src/conv1.cpp:54]   --->   Operation 4007 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_248' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4008 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_257 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_95" [src/conv1.cpp:54]   --->   Operation 4008 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_257' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4009 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_266 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_95" [src/conv1.cpp:54]   --->   Operation 4009 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_266' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 4010 [2/4] (6.43ns)   --->   "%tmp_130 = fadd i32 %tmp_129, i32 %mul_20" [src/conv1.cpp:54]   --->   Operation 4010 'fadd' 'tmp_130' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.53ns)   --->   Input mux for Operation 4011 '%tmp_139 = fadd i32 %tmp_138, i32 %mul_130_8'
ST_53 : Operation 4011 [4/4] (4.90ns)   --->   "%tmp_139 = fadd i32 %tmp_138, i32 %mul_130_8" [src/conv1.cpp:54]   --->   Operation 4011 'fadd' 'tmp_139' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.53ns)   --->   Input mux for Operation 4012 '%tmp_147 = fadd i32 %tmp_146, i32 %mul_252_7'
ST_53 : Operation 4012 [4/4] (4.90ns)   --->   "%tmp_147 = fadd i32 %tmp_146, i32 %mul_252_7" [src/conv1.cpp:54]   --->   Operation 4012 'fadd' 'tmp_147' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4013 [3/4] (6.43ns)   --->   "%tmp_155 = fadd i32 %tmp_154, i32 %mul_3_6" [src/conv1.cpp:54]   --->   Operation 4013 'fadd' 'tmp_155' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4014 [1/3] (7.01ns)   --->   "%mul_3_8 = fmul i32 %select_ln36_37, i32 %tmp_328" [src/conv1.cpp:54]   --->   Operation 4014 'fmul' 'mul_3_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4015 [2/4] (6.43ns)   --->   "%tmp_163 = fadd i32 %tmp_162, i32 %mul_4_5" [src/conv1.cpp:54]   --->   Operation 4015 'fadd' 'tmp_163' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4016 [2/3] (7.01ns)   --->   "%mul_4_7 = fmul i32 %select_ln36_45, i32 %tmp_344" [src/conv1.cpp:54]   --->   Operation 4016 'fmul' 'mul_4_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4017 [1/4] (6.43ns)   --->   "%tmp_171 = fadd i32 %tmp_170, i32 %mul_5_4" [src/conv1.cpp:54]   --->   Operation 4017 'fadd' 'tmp_171' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4018 [2/3] (7.01ns)   --->   "%mul_5_6 = fmul i32 %select_ln36_53, i32 %tmp_360" [src/conv1.cpp:54]   --->   Operation 4018 'fmul' 'mul_5_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4019 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_405 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_248" [src/conv1.cpp:54]   --->   Operation 4019 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_405' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4020 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_406 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_257" [src/conv1.cpp:54]   --->   Operation 4020 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_406' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4021 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_407 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_266" [src/conv1.cpp:54]   --->   Operation 4021 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_407' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4022 [1/4] (6.43ns)   --->   "%tmp_260 = fadd i32 %tmp_258, i32 %mul_6_3" [src/conv1.cpp:54]   --->   Operation 4022 'fadd' 'tmp_260' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4023 [2/3] (7.01ns)   --->   "%mul_6_5 = fmul i32 %select_ln36_61, i32 %tmp_376" [src/conv1.cpp:54]   --->   Operation 4023 'fmul' 'mul_6_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4024 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_429 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_219" [src/conv1.cpp:54]   --->   Operation 4024 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_429' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4025 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_430 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_228" [src/conv1.cpp:54]   --->   Operation 4025 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_430' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4026 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_431 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_237" [src/conv1.cpp:54]   --->   Operation 4026 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_431' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4027 [1/4] (6.43ns)   --->   "%tmp_277 = fadd i32 %tmp_274, i32 %mul_7_2" [src/conv1.cpp:54]   --->   Operation 4027 'fadd' 'tmp_277' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.45ns)   --->   Input mux for Operation 4028 '%mul_7_4 = fmul i32 %select_ln36_69, i32 %tmp_392'
ST_53 : Operation 4028 [3/3] (5.56ns)   --->   "%mul_7_4 = fmul i32 %select_ln36_69, i32 %tmp_392" [src/conv1.cpp:54]   --->   Operation 4028 'fmul' 'mul_7_4' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.45ns)   --->   Input mux for Operation 4029 '%mul_8_3 = fmul i32 %select_ln36_77, i32 %tmp_408'
ST_53 : Operation 4029 [3/3] (5.56ns)   --->   "%mul_8_3 = fmul i32 %select_ln36_77, i32 %tmp_408" [src/conv1.cpp:54]   --->   Operation 4029 'fmul' 'mul_8_3' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.53ns)   --->   Input mux for Operation 4030 '%tmp_357 = fadd i32 %tmp_355, i32 %mul_1_2_7'
ST_53 : Operation 4030 [4/4] (4.90ns)   --->   "%tmp_357 = fadd i32 %tmp_355, i32 %mul_1_2_7" [src/conv1.cpp:54]   --->   Operation 4030 'fadd' 'tmp_357' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4031 [3/4] (6.43ns)   --->   "%tmp_371 = fadd i32 %tmp_369, i32 %mul_1_3_6" [src/conv1.cpp:54]   --->   Operation 4031 'fadd' 'tmp_371' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4032 [2/4] (6.43ns)   --->   "%tmp_385 = fadd i32 %tmp_383, i32 %mul_1_4_5" [src/conv1.cpp:54]   --->   Operation 4032 'fadd' 'tmp_385' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.45ns)   --->   Input mux for Operation 4033 '%mul_1_4_7 = fmul i32 %select_ln36_45, i32 %tmp_346'
ST_53 : Operation 4033 [3/3] (5.56ns)   --->   "%mul_1_4_7 = fmul i32 %select_ln36_45, i32 %tmp_346" [src/conv1.cpp:54]   --->   Operation 4033 'fmul' 'mul_1_4_7' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4034 [1/4] (6.43ns)   --->   "%tmp_399 = fadd i32 %tmp_397, i32 %mul_1_5_4" [src/conv1.cpp:54]   --->   Operation 4034 'fadd' 'tmp_399' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4035 [1/4] (6.43ns)   --->   "%tmp_413 = fadd i32 %tmp_411, i32 %mul_1_6_3" [src/conv1.cpp:54]   --->   Operation 4035 'fadd' 'tmp_413' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4036 [1/4] (6.43ns)   --->   "%tmp_423 = fadd i32 %tmp_422, i32 %mul_1_7_2" [src/conv1.cpp:54]   --->   Operation 4036 'fadd' 'tmp_423' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4037 [1/3] (7.01ns)   --->   "%mul_1_8_2 = fmul i32 %select_ln36_76, i32 %tmp_408" [src/conv1.cpp:54]   --->   Operation 4037 'fmul' 'mul_1_8_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4038 [3/4] (6.43ns)   --->   "%tmp_464 = fadd i32 %tmp_463, i32 %mul_2_3_6" [src/conv1.cpp:54]   --->   Operation 4038 'fadd' 'tmp_464' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4039 [2/4] (6.43ns)   --->   "%tmp_470 = fadd i32 %tmp_469, i32 %mul_2_4_5" [src/conv1.cpp:54]   --->   Operation 4039 'fadd' 'tmp_470' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4040 [1/3] (7.01ns)   --->   "%mul_2_4_6 = fmul i32 %select_ln36_44, i32 %tmp_346" [src/conv1.cpp:54]   --->   Operation 4040 'fmul' 'mul_2_4_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4041 [2/4] (6.43ns)   --->   "%tmp_476 = fadd i32 %tmp_475, i32 %mul_2_5_4" [src/conv1.cpp:54]   --->   Operation 4041 'fadd' 'tmp_476' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4042 [2/3] (7.01ns)   --->   "%mul_2_5_5 = fmul i32 %select_ln36_52, i32 %tmp_362" [src/conv1.cpp:54]   --->   Operation 4042 'fmul' 'mul_2_5_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4043 [3/4] (6.43ns)   --->   "%tmp_482 = fadd i32 %tmp_481, i32 %mul_2_6_3" [src/conv1.cpp:54]   --->   Operation 4043 'fadd' 'tmp_482' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4044 [2/3] (7.01ns)   --->   "%mul_2_6_4 = fmul i32 %select_ln36_60, i32 %tmp_378" [src/conv1.cpp:54]   --->   Operation 4044 'fmul' 'mul_2_6_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4045 [3/4] (6.43ns)   --->   "%tmp_488 = fadd i32 %tmp_487, i32 %mul_2_7_2" [src/conv1.cpp:54]   --->   Operation 4045 'fadd' 'tmp_488' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.45ns)   --->   Input mux for Operation 4046 '%mul_2_7_3 = fmul i32 %select_ln36_68, i32 %tmp_394'
ST_53 : Operation 4046 [3/3] (5.56ns)   --->   "%mul_2_7_3 = fmul i32 %select_ln36_68, i32 %tmp_394" [src/conv1.cpp:54]   --->   Operation 4046 'fmul' 'mul_2_7_3' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.53ns)   --->   Input mux for Operation 4047 '%tmp_494 = fadd i32 %tmp_493, i32 %mul_2_8_1'
ST_53 : Operation 4047 [4/4] (4.90ns)   --->   "%tmp_494 = fadd i32 %tmp_493, i32 %mul_2_8_1" [src/conv1.cpp:54]   --->   Operation 4047 'fadd' 'tmp_494' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.45ns)   --->   Input mux for Operation 4048 '%mul_2_8_2 = fmul i32 %select_ln36_76, i32 %tmp_410'
ST_53 : Operation 4048 [3/3] (5.56ns)   --->   "%mul_2_8_2 = fmul i32 %select_ln36_76, i32 %tmp_410" [src/conv1.cpp:54]   --->   Operation 4048 'fmul' 'mul_2_8_2' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4049 [3/4] (6.43ns)   --->   "%tmp_325 = fadd i32 %tmp_323, i32 %mul_1_15" [src/conv1.cpp:54]   --->   Operation 4049 'fadd' 'tmp_325' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.53ns)   --->   Input mux for Operation 4050 '%tmp_98 = fadd i32 %tmp_341, i32 %mul_1_1_8'
ST_53 : Operation 4050 [4/4] (4.90ns)   --->   "%tmp_98 = fadd i32 %tmp_341, i32 %mul_1_1_8" [src/conv1.cpp:54]   --->   Operation 4050 'fadd' 'tmp_98' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4051 [1/3] (7.01ns)   --->   "%mul_1_2_8 = fmul i32 %select_ln36_28, i32 %tmp_503" [src/conv1.cpp:54]   --->   Operation 4051 'fmul' 'mul_1_2_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : [1/1] (1.53ns)   --->   Input mux for Operation 4052 '%tmp_101 = fadd i32 %tmp_457, i32 %mul_2_2_7'
ST_53 : Operation 4052 [4/4] (4.90ns)   --->   "%tmp_101 = fadd i32 %tmp_457, i32 %mul_2_2_7" [src/conv1.cpp:54]   --->   Operation 4052 'fadd' 'tmp_101' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4053 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_552 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_492" [src/conv1.cpp:54]   --->   Operation 4053 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_552' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4054 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_553 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_501" [src/conv1.cpp:54]   --->   Operation 4054 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_553' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4055 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_554 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_510" [src/conv1.cpp:54]   --->   Operation 4055 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_554' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4056 [1/1] (0.47ns)   --->   "%tmp_504 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_552, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_553, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_554, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 4056 'mux' 'tmp_504' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4057 [2/4] (6.43ns)   --->   "%tmp_114 = fadd i32 %tmp_97, i32 %mul_2_15" [src/conv1.cpp:54]   --->   Operation 4057 'fadd' 'tmp_114' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4058 [1/3] (7.01ns)   --->   "%mul_2_1_8 = fmul i32 %select_ln36_19, i32 %tmp_511" [src/conv1.cpp:54]   --->   Operation 4058 'fmul' 'mul_2_1_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 4059 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_576 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_518" [src/conv1.cpp:54]   --->   Operation 4059 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_576' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4060 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_577 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_527" [src/conv1.cpp:54]   --->   Operation 4060 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_577' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4061 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_578 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_536" [src/conv1.cpp:54]   --->   Operation 4061 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_578' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_53 : Operation 4062 [1/1] (0.47ns)   --->   "%tmp_512 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_576, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_577, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_578, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 4062 'mux' 'tmp_512' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 53> <Delay = 7.01>
ST_54 : Operation 4063 [1/1] (0.79ns)   --->   "%add_ln54_62 = add i11 %mul_ln39, i11 %zext_ln54_56" [src/conv1.cpp:54]   --->   Operation 4063 'add' 'add_ln54_62' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4064 [1/1] (0.00ns)   --->   "%zext_ln54_65 = zext i11 %add_ln54_62" [src/conv1.cpp:54]   --->   Operation 4064 'zext' 'zext_ln54_65' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4065 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_161 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_65" [src/conv1.cpp:54]   --->   Operation 4065 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_161' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4066 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_170 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_65" [src/conv1.cpp:54]   --->   Operation 4066 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_170' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4067 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_179 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_65" [src/conv1.cpp:54]   --->   Operation 4067 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_179' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4068 [1/1] (0.79ns)   --->   "%add_ln54_70 = add i11 %mul_ln54_7, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 4068 'add' 'add_ln54_70' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4069 [1/1] (0.00ns)   --->   "%zext_ln54_75 = zext i11 %add_ln54_70" [src/conv1.cpp:54]   --->   Operation 4069 'zext' 'zext_ln54_75' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4070 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_190 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_75" [src/conv1.cpp:54]   --->   Operation 4070 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_190' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4071 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_199 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_75" [src/conv1.cpp:54]   --->   Operation 4071 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_199' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4072 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_208 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_75" [src/conv1.cpp:54]   --->   Operation 4072 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_208' <Predicate = true> <Delay = 0.00>
ST_54 : Operation 4073 [1/4] (6.43ns)   --->   "%tmp_130 = fadd i32 %tmp_129, i32 %mul_20" [src/conv1.cpp:54]   --->   Operation 4073 'fadd' 'tmp_130' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4074 [3/4] (6.43ns)   --->   "%tmp_139 = fadd i32 %tmp_138, i32 %mul_130_8" [src/conv1.cpp:54]   --->   Operation 4074 'fadd' 'tmp_139' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4075 [3/4] (6.43ns)   --->   "%tmp_147 = fadd i32 %tmp_146, i32 %mul_252_7" [src/conv1.cpp:54]   --->   Operation 4075 'fadd' 'tmp_147' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4076 [2/4] (6.43ns)   --->   "%tmp_155 = fadd i32 %tmp_154, i32 %mul_3_6" [src/conv1.cpp:54]   --->   Operation 4076 'fadd' 'tmp_155' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4077 [1/4] (6.43ns)   --->   "%tmp_163 = fadd i32 %tmp_162, i32 %mul_4_5" [src/conv1.cpp:54]   --->   Operation 4077 'fadd' 'tmp_163' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4078 [1/3] (7.01ns)   --->   "%mul_4_7 = fmul i32 %select_ln36_45, i32 %tmp_344" [src/conv1.cpp:54]   --->   Operation 4078 'fmul' 'mul_4_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4079 [1/3] (7.01ns)   --->   "%mul_5_6 = fmul i32 %select_ln36_53, i32 %tmp_360" [src/conv1.cpp:54]   --->   Operation 4079 'fmul' 'mul_5_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4080 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_405 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_248" [src/conv1.cpp:54]   --->   Operation 4080 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_405' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4081 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_406 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_257" [src/conv1.cpp:54]   --->   Operation 4081 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_406' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4082 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_407 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_266" [src/conv1.cpp:54]   --->   Operation 4082 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_407' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4083 [1/1] (0.47ns)   --->   "%tmp_364 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_405, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_406, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_407, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 4083 'mux' 'tmp_364' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.53ns)   --->   Input mux for Operation 4084 '%tmp_262 = fadd i32 %tmp_260, i32 %mul_6_4'
ST_54 : Operation 4084 [4/4] (4.90ns)   --->   "%tmp_262 = fadd i32 %tmp_260, i32 %mul_6_4" [src/conv1.cpp:54]   --->   Operation 4084 'fadd' 'tmp_262' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4085 [1/3] (7.01ns)   --->   "%mul_6_5 = fmul i32 %select_ln36_61, i32 %tmp_376" [src/conv1.cpp:54]   --->   Operation 4085 'fmul' 'mul_6_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4086 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_429 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_219" [src/conv1.cpp:54]   --->   Operation 4086 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_429' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4087 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_430 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_228" [src/conv1.cpp:54]   --->   Operation 4087 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_430' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4088 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_431 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_237" [src/conv1.cpp:54]   --->   Operation 4088 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_431' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4089 [1/1] (0.47ns)   --->   "%tmp_380 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_429, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_430, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_431, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 4089 'mux' 'tmp_380' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.53ns)   --->   Input mux for Operation 4090 '%tmp_279 = fadd i32 %tmp_277, i32 %mul_7_3'
ST_54 : Operation 4090 [4/4] (4.90ns)   --->   "%tmp_279 = fadd i32 %tmp_277, i32 %mul_7_3" [src/conv1.cpp:54]   --->   Operation 4090 'fadd' 'tmp_279' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4091 [2/3] (7.01ns)   --->   "%mul_7_4 = fmul i32 %select_ln36_69, i32 %tmp_392" [src/conv1.cpp:54]   --->   Operation 4091 'fmul' 'mul_7_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4092 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_453 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_190" [src/conv1.cpp:54]   --->   Operation 4092 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_453' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4093 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_454 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_199" [src/conv1.cpp:54]   --->   Operation 4093 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_454' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4094 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_455 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_208" [src/conv1.cpp:54]   --->   Operation 4094 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_455' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : [1/1] (1.53ns)   --->   Input mux for Operation 4095 '%tmp_295 = fadd i32 %tmp_293, i32 %mul_8_2'
ST_54 : Operation 4095 [4/4] (4.90ns)   --->   "%tmp_295 = fadd i32 %tmp_293, i32 %mul_8_2" [src/conv1.cpp:54]   --->   Operation 4095 'fadd' 'tmp_295' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4096 [2/3] (7.01ns)   --->   "%mul_8_3 = fmul i32 %select_ln36_77, i32 %tmp_408" [src/conv1.cpp:54]   --->   Operation 4096 'fmul' 'mul_8_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4097 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_477 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_161" [src/conv1.cpp:54]   --->   Operation 4097 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_477' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4098 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_478 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_170" [src/conv1.cpp:54]   --->   Operation 4098 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_478' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4099 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_479 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_179" [src/conv1.cpp:54]   --->   Operation 4099 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_479' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_54 : Operation 4100 [3/4] (6.43ns)   --->   "%tmp_357 = fadd i32 %tmp_355, i32 %mul_1_2_7" [src/conv1.cpp:54]   --->   Operation 4100 'fadd' 'tmp_357' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4101 [2/4] (6.43ns)   --->   "%tmp_371 = fadd i32 %tmp_369, i32 %mul_1_3_6" [src/conv1.cpp:54]   --->   Operation 4101 'fadd' 'tmp_371' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4102 [1/4] (6.43ns)   --->   "%tmp_385 = fadd i32 %tmp_383, i32 %mul_1_4_5" [src/conv1.cpp:54]   --->   Operation 4102 'fadd' 'tmp_385' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4103 [2/3] (7.01ns)   --->   "%mul_1_4_7 = fmul i32 %select_ln36_45, i32 %tmp_346" [src/conv1.cpp:54]   --->   Operation 4103 'fmul' 'mul_1_4_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.45ns)   --->   Input mux for Operation 4104 '%mul_1_5_6 = fmul i32 %select_ln36_53, i32 %tmp_362'
ST_54 : Operation 4104 [3/3] (5.56ns)   --->   "%mul_1_5_6 = fmul i32 %select_ln36_53, i32 %tmp_362" [src/conv1.cpp:54]   --->   Operation 4104 'fmul' 'mul_1_5_6' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.45ns)   --->   Input mux for Operation 4105 '%mul_1_6_5 = fmul i32 %select_ln36_61, i32 %tmp_378'
ST_54 : Operation 4105 [3/3] (5.56ns)   --->   "%mul_1_6_5 = fmul i32 %select_ln36_61, i32 %tmp_378" [src/conv1.cpp:54]   --->   Operation 4105 'fmul' 'mul_1_6_5' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.53ns)   --->   Input mux for Operation 4106 '%tmp_424 = fadd i32 %tmp_423, i32 %mul_1_7_3'
ST_54 : Operation 4106 [4/4] (4.90ns)   --->   "%tmp_424 = fadd i32 %tmp_423, i32 %mul_1_7_3" [src/conv1.cpp:54]   --->   Operation 4106 'fadd' 'tmp_424' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.45ns)   --->   Input mux for Operation 4107 '%mul_1_7_4 = fmul i32 %select_ln36_69, i32 %tmp_394'
ST_54 : Operation 4107 [3/3] (5.56ns)   --->   "%mul_1_7_4 = fmul i32 %select_ln36_69, i32 %tmp_394" [src/conv1.cpp:54]   --->   Operation 4107 'fmul' 'mul_1_7_4' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.53ns)   --->   Input mux for Operation 4108 '%tmp_431 = fadd i32 %tmp_430, i32 %mul_1_8_2'
ST_54 : Operation 4108 [4/4] (4.90ns)   --->   "%tmp_431 = fadd i32 %tmp_430, i32 %mul_1_8_2" [src/conv1.cpp:54]   --->   Operation 4108 'fadd' 'tmp_431' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4109 [2/4] (6.43ns)   --->   "%tmp_464 = fadd i32 %tmp_463, i32 %mul_2_3_6" [src/conv1.cpp:54]   --->   Operation 4109 'fadd' 'tmp_464' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4110 [1/4] (6.43ns)   --->   "%tmp_470 = fadd i32 %tmp_469, i32 %mul_2_4_5" [src/conv1.cpp:54]   --->   Operation 4110 'fadd' 'tmp_470' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4111 [1/4] (6.43ns)   --->   "%tmp_476 = fadd i32 %tmp_475, i32 %mul_2_5_4" [src/conv1.cpp:54]   --->   Operation 4111 'fadd' 'tmp_476' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4112 [1/3] (7.01ns)   --->   "%mul_2_5_5 = fmul i32 %select_ln36_52, i32 %tmp_362" [src/conv1.cpp:54]   --->   Operation 4112 'fmul' 'mul_2_5_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4113 [2/4] (6.43ns)   --->   "%tmp_482 = fadd i32 %tmp_481, i32 %mul_2_6_3" [src/conv1.cpp:54]   --->   Operation 4113 'fadd' 'tmp_482' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4114 [1/3] (7.01ns)   --->   "%mul_2_6_4 = fmul i32 %select_ln36_60, i32 %tmp_378" [src/conv1.cpp:54]   --->   Operation 4114 'fmul' 'mul_2_6_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4115 [2/4] (6.43ns)   --->   "%tmp_488 = fadd i32 %tmp_487, i32 %mul_2_7_2" [src/conv1.cpp:54]   --->   Operation 4115 'fadd' 'tmp_488' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4116 [2/3] (7.01ns)   --->   "%mul_2_7_3 = fmul i32 %select_ln36_68, i32 %tmp_394" [src/conv1.cpp:54]   --->   Operation 4116 'fmul' 'mul_2_7_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4117 [3/4] (6.43ns)   --->   "%tmp_494 = fadd i32 %tmp_493, i32 %mul_2_8_1" [src/conv1.cpp:54]   --->   Operation 4117 'fadd' 'tmp_494' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4118 [2/3] (7.01ns)   --->   "%mul_2_8_2 = fmul i32 %select_ln36_76, i32 %tmp_410" [src/conv1.cpp:54]   --->   Operation 4118 'fmul' 'mul_2_8_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4119 [2/4] (6.43ns)   --->   "%tmp_325 = fadd i32 %tmp_323, i32 %mul_1_15" [src/conv1.cpp:54]   --->   Operation 4119 'fadd' 'tmp_325' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4120 [3/4] (6.43ns)   --->   "%tmp_98 = fadd i32 %tmp_341, i32 %mul_1_1_8" [src/conv1.cpp:54]   --->   Operation 4120 'fadd' 'tmp_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4121 [3/4] (6.43ns)   --->   "%tmp_101 = fadd i32 %tmp_457, i32 %mul_2_2_7" [src/conv1.cpp:54]   --->   Operation 4121 'fadd' 'tmp_101' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.45ns)   --->   Input mux for Operation 4122 '%mul_2_3_7 = fmul i32 %select_ln36_36, i32 %tmp_504'
ST_54 : Operation 4122 [3/3] (5.56ns)   --->   "%mul_2_3_7 = fmul i32 %select_ln36_36, i32 %tmp_504" [src/conv1.cpp:54]   --->   Operation 4122 'fmul' 'mul_2_3_7' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 4123 [1/4] (6.43ns)   --->   "%tmp_114 = fadd i32 %tmp_97, i32 %mul_2_15" [src/conv1.cpp:54]   --->   Operation 4123 'fadd' 'tmp_114' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.53ns)   --->   Input mux for Operation 4124 '%tmp_115 = fadd i32 %tmp_99, i32 %mul_2_1_8'
ST_54 : Operation 4124 [4/4] (4.90ns)   --->   "%tmp_115 = fadd i32 %tmp_99, i32 %mul_2_1_8" [src/conv1.cpp:54]   --->   Operation 4124 'fadd' 'tmp_115' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : [1/1] (1.45ns)   --->   Input mux for Operation 4125 '%mul_2_2_8 = fmul i32 %select_ln36_28, i32 %tmp_512'
ST_54 : Operation 4125 [3/3] (5.56ns)   --->   "%mul_2_2_8 = fmul i32 %select_ln36_28, i32 %tmp_512" [src/conv1.cpp:54]   --->   Operation 4125 'fmul' 'mul_2_2_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 54> <Delay = 7.01>
ST_55 : [1/1] (1.53ns)   --->   Input mux for Operation 4126 '%add = fadd i32 %tmp_275, i32 %tmp_130'
ST_55 : Operation 4126 [4/4] (4.90ns)   --->   "%add = fadd i32 %tmp_275, i32 %tmp_130" [src/conv1.cpp:57]   --->   Operation 4126 'fadd' 'add' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4127 [2/4] (6.43ns)   --->   "%tmp_139 = fadd i32 %tmp_138, i32 %mul_130_8" [src/conv1.cpp:54]   --->   Operation 4127 'fadd' 'tmp_139' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4128 [2/4] (6.43ns)   --->   "%tmp_147 = fadd i32 %tmp_146, i32 %mul_252_7" [src/conv1.cpp:54]   --->   Operation 4128 'fadd' 'tmp_147' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4129 [1/4] (6.43ns)   --->   "%tmp_155 = fadd i32 %tmp_154, i32 %mul_3_6" [src/conv1.cpp:54]   --->   Operation 4129 'fadd' 'tmp_155' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.45ns)   --->   Input mux for Operation 4130 '%mul_4_8 = fmul i32 %select_ln36_46, i32 %tmp_346'
ST_55 : Operation 4130 [3/3] (5.56ns)   --->   "%mul_4_8 = fmul i32 %select_ln36_46, i32 %tmp_346" [src/conv1.cpp:54]   --->   Operation 4130 'fmul' 'mul_4_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.53ns)   --->   Input mux for Operation 4131 '%tmp_172 = fadd i32 %tmp_171, i32 %mul_5_5'
ST_55 : Operation 4131 [4/4] (4.90ns)   --->   "%tmp_172 = fadd i32 %tmp_171, i32 %mul_5_5" [src/conv1.cpp:54]   --->   Operation 4131 'fadd' 'tmp_172' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4132 [3/4] (6.43ns)   --->   "%tmp_262 = fadd i32 %tmp_260, i32 %mul_6_4" [src/conv1.cpp:54]   --->   Operation 4132 'fadd' 'tmp_262' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4133 [3/4] (6.43ns)   --->   "%tmp_279 = fadd i32 %tmp_277, i32 %mul_7_3" [src/conv1.cpp:54]   --->   Operation 4133 'fadd' 'tmp_279' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4134 [1/3] (7.01ns)   --->   "%mul_7_4 = fmul i32 %select_ln36_69, i32 %tmp_392" [src/conv1.cpp:54]   --->   Operation 4134 'fmul' 'mul_7_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4135 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_453 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_190" [src/conv1.cpp:54]   --->   Operation 4135 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_453' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4136 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_454 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_199" [src/conv1.cpp:54]   --->   Operation 4136 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_454' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4137 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_455 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_208" [src/conv1.cpp:54]   --->   Operation 4137 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_455' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4138 [1/1] (0.47ns)   --->   "%tmp_396 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_453, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_454, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_455, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 4138 'mux' 'tmp_396' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4139 [3/4] (6.43ns)   --->   "%tmp_295 = fadd i32 %tmp_293, i32 %mul_8_2" [src/conv1.cpp:54]   --->   Operation 4139 'fadd' 'tmp_295' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4140 [1/3] (7.01ns)   --->   "%mul_8_3 = fmul i32 %select_ln36_77, i32 %tmp_408" [src/conv1.cpp:54]   --->   Operation 4140 'fmul' 'mul_8_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4141 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_477 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_161" [src/conv1.cpp:54]   --->   Operation 4141 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_477' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4142 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_478 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_170" [src/conv1.cpp:54]   --->   Operation 4142 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_478' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4143 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_479 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_179" [src/conv1.cpp:54]   --->   Operation 4143 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_479' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4144 [1/1] (0.47ns)   --->   "%tmp_412 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_477, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_478, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_479, i2 %trunc_ln54_6" [src/conv1.cpp:54]   --->   Operation 4144 'mux' 'tmp_412' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4145 [1/1] (0.79ns)   --->   "%add_ln54_94 = add i11 %mul_ln54_4, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 4145 'add' 'add_ln54_94' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4146 [1/1] (0.00ns)   --->   "%zext_ln54_105 = zext i11 %add_ln54_94" [src/conv1.cpp:54]   --->   Operation 4146 'zext' 'zext_ln54_105' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4147 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_493 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_105" [src/conv1.cpp:54]   --->   Operation 4147 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_493' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4148 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_502 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_105" [src/conv1.cpp:54]   --->   Operation 4148 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_502' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4149 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_511 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_105" [src/conv1.cpp:54]   --->   Operation 4149 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_511' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4150 [2/4] (6.43ns)   --->   "%tmp_357 = fadd i32 %tmp_355, i32 %mul_1_2_7" [src/conv1.cpp:54]   --->   Operation 4150 'fadd' 'tmp_357' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4151 [1/4] (6.43ns)   --->   "%tmp_371 = fadd i32 %tmp_369, i32 %mul_1_3_6" [src/conv1.cpp:54]   --->   Operation 4151 'fadd' 'tmp_371' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4152 [1/3] (7.01ns)   --->   "%mul_1_4_7 = fmul i32 %select_ln36_45, i32 %tmp_346" [src/conv1.cpp:54]   --->   Operation 4152 'fmul' 'mul_1_4_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.53ns)   --->   Input mux for Operation 4153 '%tmp_401 = fadd i32 %tmp_399, i32 %mul_1_5_5'
ST_55 : Operation 4153 [4/4] (4.90ns)   --->   "%tmp_401 = fadd i32 %tmp_399, i32 %mul_1_5_5" [src/conv1.cpp:54]   --->   Operation 4153 'fadd' 'tmp_401' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4154 [2/3] (7.01ns)   --->   "%mul_1_5_6 = fmul i32 %select_ln36_53, i32 %tmp_362" [src/conv1.cpp:54]   --->   Operation 4154 'fmul' 'mul_1_5_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.53ns)   --->   Input mux for Operation 4155 '%tmp_415 = fadd i32 %tmp_413, i32 %mul_1_6_4'
ST_55 : Operation 4155 [4/4] (4.90ns)   --->   "%tmp_415 = fadd i32 %tmp_413, i32 %mul_1_6_4" [src/conv1.cpp:54]   --->   Operation 4155 'fadd' 'tmp_415' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4156 [2/3] (7.01ns)   --->   "%mul_1_6_5 = fmul i32 %select_ln36_61, i32 %tmp_378" [src/conv1.cpp:54]   --->   Operation 4156 'fmul' 'mul_1_6_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4157 [3/4] (6.43ns)   --->   "%tmp_424 = fadd i32 %tmp_423, i32 %mul_1_7_3" [src/conv1.cpp:54]   --->   Operation 4157 'fadd' 'tmp_424' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4158 [2/3] (7.01ns)   --->   "%mul_1_7_4 = fmul i32 %select_ln36_69, i32 %tmp_394" [src/conv1.cpp:54]   --->   Operation 4158 'fmul' 'mul_1_7_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4159 [3/4] (6.43ns)   --->   "%tmp_431 = fadd i32 %tmp_430, i32 %mul_1_8_2" [src/conv1.cpp:54]   --->   Operation 4159 'fadd' 'tmp_431' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.45ns)   --->   Input mux for Operation 4160 '%mul_1_8_3 = fmul i32 %select_ln36_77, i32 %tmp_410'
ST_55 : Operation 4160 [3/3] (5.56ns)   --->   "%mul_1_8_3 = fmul i32 %select_ln36_77, i32 %tmp_410" [src/conv1.cpp:54]   --->   Operation 4160 'fmul' 'mul_1_8_3' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4161 [1/1] (0.79ns)   --->   "%add_ln54_102 = add i11 %mul_ln54_3, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 4161 'add' 'add_ln54_102' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4162 [1/1] (0.00ns)   --->   "%zext_ln54_115 = zext i11 %add_ln54_102" [src/conv1.cpp:54]   --->   Operation 4162 'zext' 'zext_ln54_115' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4163 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_519 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_115" [src/conv1.cpp:54]   --->   Operation 4163 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_519' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4164 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_528 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_115" [src/conv1.cpp:54]   --->   Operation 4164 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_528' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4165 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_537 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_115" [src/conv1.cpp:54]   --->   Operation 4165 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_537' <Predicate = true> <Delay = 0.00>
ST_55 : Operation 4166 [1/4] (6.43ns)   --->   "%tmp_464 = fadd i32 %tmp_463, i32 %mul_2_3_6" [src/conv1.cpp:54]   --->   Operation 4166 'fadd' 'tmp_464' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.53ns)   --->   Input mux for Operation 4167 '%tmp_477 = fadd i32 %tmp_476, i32 %mul_2_5_5'
ST_55 : Operation 4167 [4/4] (4.90ns)   --->   "%tmp_477 = fadd i32 %tmp_476, i32 %mul_2_5_5" [src/conv1.cpp:54]   --->   Operation 4167 'fadd' 'tmp_477' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.45ns)   --->   Input mux for Operation 4168 '%mul_2_5_6 = fmul i32 %select_ln36_53, i32 %tmp_364'
ST_55 : Operation 4168 [3/3] (5.56ns)   --->   "%mul_2_5_6 = fmul i32 %select_ln36_53, i32 %tmp_364" [src/conv1.cpp:54]   --->   Operation 4168 'fmul' 'mul_2_5_6' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4169 [1/4] (6.43ns)   --->   "%tmp_482 = fadd i32 %tmp_481, i32 %mul_2_6_3" [src/conv1.cpp:54]   --->   Operation 4169 'fadd' 'tmp_482' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.45ns)   --->   Input mux for Operation 4170 '%mul_2_6_5 = fmul i32 %select_ln36_61, i32 %tmp_380'
ST_55 : Operation 4170 [3/3] (5.56ns)   --->   "%mul_2_6_5 = fmul i32 %select_ln36_61, i32 %tmp_380" [src/conv1.cpp:54]   --->   Operation 4170 'fmul' 'mul_2_6_5' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4171 [1/4] (6.43ns)   --->   "%tmp_488 = fadd i32 %tmp_487, i32 %mul_2_7_2" [src/conv1.cpp:54]   --->   Operation 4171 'fadd' 'tmp_488' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4172 [1/3] (7.01ns)   --->   "%mul_2_7_3 = fmul i32 %select_ln36_68, i32 %tmp_394" [src/conv1.cpp:54]   --->   Operation 4172 'fmul' 'mul_2_7_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4173 [2/4] (6.43ns)   --->   "%tmp_494 = fadd i32 %tmp_493, i32 %mul_2_8_1" [src/conv1.cpp:54]   --->   Operation 4173 'fadd' 'tmp_494' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4174 [1/3] (7.01ns)   --->   "%mul_2_8_2 = fmul i32 %select_ln36_76, i32 %tmp_410" [src/conv1.cpp:54]   --->   Operation 4174 'fmul' 'mul_2_8_2' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4175 [1/4] (6.43ns)   --->   "%tmp_325 = fadd i32 %tmp_323, i32 %mul_1_15" [src/conv1.cpp:54]   --->   Operation 4175 'fadd' 'tmp_325' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4176 [2/4] (6.43ns)   --->   "%tmp_98 = fadd i32 %tmp_341, i32 %mul_1_1_8" [src/conv1.cpp:54]   --->   Operation 4176 'fadd' 'tmp_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4177 [2/4] (6.43ns)   --->   "%tmp_101 = fadd i32 %tmp_457, i32 %mul_2_2_7" [src/conv1.cpp:54]   --->   Operation 4177 'fadd' 'tmp_101' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : [1/1] (1.45ns)   --->   Input mux for Operation 4178 '%mul_1_3_8 = fmul i32 %select_ln36_37, i32 %tmp_504'
ST_55 : Operation 4178 [3/3] (5.56ns)   --->   "%mul_1_3_8 = fmul i32 %select_ln36_37, i32 %tmp_504" [src/conv1.cpp:54]   --->   Operation 4178 'fmul' 'mul_1_3_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4179 [2/3] (7.01ns)   --->   "%mul_2_3_7 = fmul i32 %select_ln36_36, i32 %tmp_504" [src/conv1.cpp:54]   --->   Operation 4179 'fmul' 'mul_2_3_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4180 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_555 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_493" [src/conv1.cpp:54]   --->   Operation 4180 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_555' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4181 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_556 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_502" [src/conv1.cpp:54]   --->   Operation 4181 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_556' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4182 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_557 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_511" [src/conv1.cpp:54]   --->   Operation 4182 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_557' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4183 [3/4] (6.43ns)   --->   "%tmp_115 = fadd i32 %tmp_99, i32 %mul_2_1_8" [src/conv1.cpp:54]   --->   Operation 4183 'fadd' 'tmp_115' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4184 [2/3] (7.01ns)   --->   "%mul_2_2_8 = fmul i32 %select_ln36_28, i32 %tmp_512" [src/conv1.cpp:54]   --->   Operation 4184 'fmul' 'mul_2_2_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 4185 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_579 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_519" [src/conv1.cpp:54]   --->   Operation 4185 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_579' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4186 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_580 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_528" [src/conv1.cpp:54]   --->   Operation 4186 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_580' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : Operation 4187 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_581 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_537" [src/conv1.cpp:54]   --->   Operation 4187 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_581' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_55 : [1/1] (1.53ns)   --->   Input mux for Operation 4188 '%add53_2 = fadd i32 %tmp_520, i32 %tmp_114'
ST_55 : Operation 4188 [4/4] (4.90ns)   --->   "%add53_2 = fadd i32 %tmp_520, i32 %tmp_114" [src/conv1.cpp:57]   --->   Operation 4188 'fadd' 'add53_2' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 55> <Delay = 7.01>
ST_56 : Operation 4189 [1/1] (0.79ns)   --->   "%add_ln54_79 = add i11 %mul_ln54_7, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 4189 'add' 'add_ln54_79' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4190 [1/1] (0.00ns)   --->   "%zext_ln54_86 = zext i11 %add_ln54_79" [src/conv1.cpp:54]   --->   Operation 4190 'zext' 'zext_ln54_86' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4191 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_220 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_86" [src/conv1.cpp:54]   --->   Operation 4191 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_220' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4192 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_229 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_86" [src/conv1.cpp:54]   --->   Operation 4192 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_229' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4193 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_238 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_86" [src/conv1.cpp:54]   --->   Operation 4193 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_238' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4194 [1/1] (0.79ns)   --->   "%add_ln54_87 = add i11 %mul_ln54_6, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 4194 'add' 'add_ln54_87' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4195 [1/1] (0.00ns)   --->   "%zext_ln54_96 = zext i11 %add_ln54_87" [src/conv1.cpp:54]   --->   Operation 4195 'zext' 'zext_ln54_96' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4196 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_249 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_96" [src/conv1.cpp:54]   --->   Operation 4196 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_249' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4197 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_258 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_96" [src/conv1.cpp:54]   --->   Operation 4197 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_258' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4198 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_267 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_96" [src/conv1.cpp:54]   --->   Operation 4198 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_267' <Predicate = true> <Delay = 0.00>
ST_56 : Operation 4199 [3/4] (6.43ns)   --->   "%add = fadd i32 %tmp_275, i32 %tmp_130" [src/conv1.cpp:57]   --->   Operation 4199 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4200 [1/4] (6.43ns)   --->   "%tmp_139 = fadd i32 %tmp_138, i32 %mul_130_8" [src/conv1.cpp:54]   --->   Operation 4200 'fadd' 'tmp_139' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4201 [1/4] (6.43ns)   --->   "%tmp_147 = fadd i32 %tmp_146, i32 %mul_252_7" [src/conv1.cpp:54]   --->   Operation 4201 'fadd' 'tmp_147' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.53ns)   --->   Input mux for Operation 4202 '%tmp_164 = fadd i32 %tmp_163, i32 %mul_4_6'
ST_56 : Operation 4202 [4/4] (4.90ns)   --->   "%tmp_164 = fadd i32 %tmp_163, i32 %mul_4_6" [src/conv1.cpp:54]   --->   Operation 4202 'fadd' 'tmp_164' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4203 [2/3] (7.01ns)   --->   "%mul_4_8 = fmul i32 %select_ln36_46, i32 %tmp_346" [src/conv1.cpp:54]   --->   Operation 4203 'fmul' 'mul_4_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4204 [3/4] (6.43ns)   --->   "%tmp_172 = fadd i32 %tmp_171, i32 %mul_5_5" [src/conv1.cpp:54]   --->   Operation 4204 'fadd' 'tmp_172' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.45ns)   --->   Input mux for Operation 4205 '%mul_5_7 = fmul i32 %select_ln36_54, i32 %tmp_362'
ST_56 : Operation 4205 [3/3] (5.56ns)   --->   "%mul_5_7 = fmul i32 %select_ln36_54, i32 %tmp_362" [src/conv1.cpp:54]   --->   Operation 4205 'fmul' 'mul_5_7' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4206 [2/4] (6.43ns)   --->   "%tmp_262 = fadd i32 %tmp_260, i32 %mul_6_4" [src/conv1.cpp:54]   --->   Operation 4206 'fadd' 'tmp_262' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.45ns)   --->   Input mux for Operation 4207 '%mul_6_6 = fmul i32 %select_ln36_62, i32 %tmp_378'
ST_56 : Operation 4207 [3/3] (5.56ns)   --->   "%mul_6_6 = fmul i32 %select_ln36_62, i32 %tmp_378" [src/conv1.cpp:54]   --->   Operation 4207 'fmul' 'mul_6_6' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4208 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_432 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_249" [src/conv1.cpp:54]   --->   Operation 4208 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_432' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4209 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_433 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_258" [src/conv1.cpp:54]   --->   Operation 4209 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_433' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4210 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_434 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_267" [src/conv1.cpp:54]   --->   Operation 4210 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_434' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4211 [2/4] (6.43ns)   --->   "%tmp_279 = fadd i32 %tmp_277, i32 %mul_7_3" [src/conv1.cpp:54]   --->   Operation 4211 'fadd' 'tmp_279' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.45ns)   --->   Input mux for Operation 4212 '%mul_7_5 = fmul i32 %select_ln36_70, i32 %tmp_394'
ST_56 : Operation 4212 [3/3] (5.56ns)   --->   "%mul_7_5 = fmul i32 %select_ln36_70, i32 %tmp_394" [src/conv1.cpp:54]   --->   Operation 4212 'fmul' 'mul_7_5' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4213 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_456 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_220" [src/conv1.cpp:54]   --->   Operation 4213 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_456' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4214 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_457 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_229" [src/conv1.cpp:54]   --->   Operation 4214 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_457' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4215 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_458 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_238" [src/conv1.cpp:54]   --->   Operation 4215 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_458' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4216 [2/4] (6.43ns)   --->   "%tmp_295 = fadd i32 %tmp_293, i32 %mul_8_2" [src/conv1.cpp:54]   --->   Operation 4216 'fadd' 'tmp_295' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4217 [1/4] (6.43ns)   --->   "%tmp_357 = fadd i32 %tmp_355, i32 %mul_1_2_7" [src/conv1.cpp:54]   --->   Operation 4217 'fadd' 'tmp_357' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.53ns)   --->   Input mux for Operation 4218 '%tmp_387 = fadd i32 %tmp_385, i32 %mul_1_4_6'
ST_56 : Operation 4218 [4/4] (4.90ns)   --->   "%tmp_387 = fadd i32 %tmp_385, i32 %mul_1_4_6" [src/conv1.cpp:54]   --->   Operation 4218 'fadd' 'tmp_387' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4219 [3/4] (6.43ns)   --->   "%tmp_401 = fadd i32 %tmp_399, i32 %mul_1_5_5" [src/conv1.cpp:54]   --->   Operation 4219 'fadd' 'tmp_401' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4220 [1/3] (7.01ns)   --->   "%mul_1_5_6 = fmul i32 %select_ln36_53, i32 %tmp_362" [src/conv1.cpp:54]   --->   Operation 4220 'fmul' 'mul_1_5_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4221 [3/4] (6.43ns)   --->   "%tmp_415 = fadd i32 %tmp_413, i32 %mul_1_6_4" [src/conv1.cpp:54]   --->   Operation 4221 'fadd' 'tmp_415' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4222 [1/3] (7.01ns)   --->   "%mul_1_6_5 = fmul i32 %select_ln36_61, i32 %tmp_378" [src/conv1.cpp:54]   --->   Operation 4222 'fmul' 'mul_1_6_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4223 [2/4] (6.43ns)   --->   "%tmp_424 = fadd i32 %tmp_423, i32 %mul_1_7_3" [src/conv1.cpp:54]   --->   Operation 4223 'fadd' 'tmp_424' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4224 [1/3] (7.01ns)   --->   "%mul_1_7_4 = fmul i32 %select_ln36_69, i32 %tmp_394" [src/conv1.cpp:54]   --->   Operation 4224 'fmul' 'mul_1_7_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4225 [2/4] (6.43ns)   --->   "%tmp_431 = fadd i32 %tmp_430, i32 %mul_1_8_2" [src/conv1.cpp:54]   --->   Operation 4225 'fadd' 'tmp_431' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4226 [2/3] (7.01ns)   --->   "%mul_1_8_3 = fmul i32 %select_ln36_77, i32 %tmp_410" [src/conv1.cpp:54]   --->   Operation 4226 'fmul' 'mul_1_8_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.53ns)   --->   Input mux for Operation 4227 '%tmp_471 = fadd i32 %tmp_470, i32 %mul_2_4_6'
ST_56 : Operation 4227 [4/4] (4.90ns)   --->   "%tmp_471 = fadd i32 %tmp_470, i32 %mul_2_4_6" [src/conv1.cpp:54]   --->   Operation 4227 'fadd' 'tmp_471' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4228 [3/4] (6.43ns)   --->   "%tmp_477 = fadd i32 %tmp_476, i32 %mul_2_5_5" [src/conv1.cpp:54]   --->   Operation 4228 'fadd' 'tmp_477' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4229 [2/3] (7.01ns)   --->   "%mul_2_5_6 = fmul i32 %select_ln36_53, i32 %tmp_364" [src/conv1.cpp:54]   --->   Operation 4229 'fmul' 'mul_2_5_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.53ns)   --->   Input mux for Operation 4230 '%tmp_483 = fadd i32 %tmp_482, i32 %mul_2_6_4'
ST_56 : Operation 4230 [4/4] (4.90ns)   --->   "%tmp_483 = fadd i32 %tmp_482, i32 %mul_2_6_4" [src/conv1.cpp:54]   --->   Operation 4230 'fadd' 'tmp_483' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4231 [2/3] (7.01ns)   --->   "%mul_2_6_5 = fmul i32 %select_ln36_61, i32 %tmp_380" [src/conv1.cpp:54]   --->   Operation 4231 'fmul' 'mul_2_6_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.53ns)   --->   Input mux for Operation 4232 '%tmp_489 = fadd i32 %tmp_488, i32 %mul_2_7_3'
ST_56 : Operation 4232 [4/4] (4.90ns)   --->   "%tmp_489 = fadd i32 %tmp_488, i32 %mul_2_7_3" [src/conv1.cpp:54]   --->   Operation 4232 'fadd' 'tmp_489' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.45ns)   --->   Input mux for Operation 4233 '%mul_2_7_4 = fmul i32 %select_ln36_69, i32 %tmp_396'
ST_56 : Operation 4233 [3/3] (5.56ns)   --->   "%mul_2_7_4 = fmul i32 %select_ln36_69, i32 %tmp_396" [src/conv1.cpp:54]   --->   Operation 4233 'fmul' 'mul_2_7_4' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4234 [1/4] (6.43ns)   --->   "%tmp_494 = fadd i32 %tmp_493, i32 %mul_2_8_1" [src/conv1.cpp:54]   --->   Operation 4234 'fadd' 'tmp_494' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.45ns)   --->   Input mux for Operation 4235 '%mul_2_8_3 = fmul i32 %select_ln36_77, i32 %tmp_412'
ST_56 : Operation 4235 [3/3] (5.56ns)   --->   "%mul_2_8_3 = fmul i32 %select_ln36_77, i32 %tmp_412" [src/conv1.cpp:54]   --->   Operation 4235 'fmul' 'mul_2_8_3' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4236 [1/4] (6.43ns)   --->   "%tmp_98 = fadd i32 %tmp_341, i32 %mul_1_1_8" [src/conv1.cpp:54]   --->   Operation 4236 'fadd' 'tmp_98' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4237 [1/4] (6.43ns)   --->   "%tmp_101 = fadd i32 %tmp_457, i32 %mul_2_2_7" [src/conv1.cpp:54]   --->   Operation 4237 'fadd' 'tmp_101' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4238 [2/3] (7.01ns)   --->   "%mul_1_3_8 = fmul i32 %select_ln36_37, i32 %tmp_504" [src/conv1.cpp:54]   --->   Operation 4238 'fmul' 'mul_1_3_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4239 [1/3] (7.01ns)   --->   "%mul_2_3_7 = fmul i32 %select_ln36_36, i32 %tmp_504" [src/conv1.cpp:54]   --->   Operation 4239 'fmul' 'mul_2_3_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4240 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_555 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_493" [src/conv1.cpp:54]   --->   Operation 4240 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_555' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4241 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_556 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_502" [src/conv1.cpp:54]   --->   Operation 4241 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_556' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4242 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_557 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_511" [src/conv1.cpp:54]   --->   Operation 4242 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_557' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4243 [1/1] (0.47ns)   --->   "%tmp_505 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_555, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_556, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_557, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 4243 'mux' 'tmp_505' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4244 [2/4] (6.43ns)   --->   "%tmp_115 = fadd i32 %tmp_99, i32 %mul_2_1_8" [src/conv1.cpp:54]   --->   Operation 4244 'fadd' 'tmp_115' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4245 [1/3] (7.01ns)   --->   "%mul_2_2_8 = fmul i32 %select_ln36_28, i32 %tmp_512" [src/conv1.cpp:54]   --->   Operation 4245 'fmul' 'mul_2_2_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4246 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_579 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_519" [src/conv1.cpp:54]   --->   Operation 4246 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_579' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4247 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_580 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_528" [src/conv1.cpp:54]   --->   Operation 4247 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_580' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4248 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_581 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_537" [src/conv1.cpp:54]   --->   Operation 4248 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_581' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_56 : Operation 4249 [1/1] (0.47ns)   --->   "%tmp_513 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_579, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_580, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_581, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 4249 'mux' 'tmp_513' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_56 : [1/1] (1.53ns)   --->   Input mux for Operation 4250 '%add53_1 = fadd i32 %tmp_519, i32 %tmp_325'
ST_56 : Operation 4250 [4/4] (4.90ns)   --->   "%add53_1 = fadd i32 %tmp_519, i32 %tmp_325" [src/conv1.cpp:57]   --->   Operation 4250 'fadd' 'add53_1' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 4251 [3/4] (6.43ns)   --->   "%add53_2 = fadd i32 %tmp_520, i32 %tmp_114" [src/conv1.cpp:57]   --->   Operation 4251 'fadd' 'add53_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 56> <Delay = 7.01>
ST_57 : Operation 4252 [1/1] (0.79ns)   --->   "%add_ln54_71 = add i11 %mul_ln39, i11 %zext_ln54_67" [src/conv1.cpp:54]   --->   Operation 4252 'add' 'add_ln54_71' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4253 [1/1] (0.00ns)   --->   "%zext_ln54_76 = zext i11 %add_ln54_71" [src/conv1.cpp:54]   --->   Operation 4253 'zext' 'zext_ln54_76' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4254 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_191 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_76" [src/conv1.cpp:54]   --->   Operation 4254 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_191' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4255 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_200 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_76" [src/conv1.cpp:54]   --->   Operation 4255 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_200' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4256 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_209 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_76" [src/conv1.cpp:54]   --->   Operation 4256 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_209' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4257 [2/4] (6.43ns)   --->   "%add = fadd i32 %tmp_275, i32 %tmp_130" [src/conv1.cpp:57]   --->   Operation 4257 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.53ns)   --->   Input mux for Operation 4258 '%tmp_148 = fadd i32 %tmp_147, i32 %mul_252_8'
ST_57 : Operation 4258 [4/4] (4.90ns)   --->   "%tmp_148 = fadd i32 %tmp_147, i32 %mul_252_8" [src/conv1.cpp:54]   --->   Operation 4258 'fadd' 'tmp_148' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.53ns)   --->   Input mux for Operation 4259 '%tmp_156 = fadd i32 %tmp_155, i32 %mul_3_7'
ST_57 : Operation 4259 [4/4] (4.90ns)   --->   "%tmp_156 = fadd i32 %tmp_155, i32 %mul_3_7" [src/conv1.cpp:54]   --->   Operation 4259 'fadd' 'tmp_156' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4260 [3/4] (6.43ns)   --->   "%tmp_164 = fadd i32 %tmp_163, i32 %mul_4_6" [src/conv1.cpp:54]   --->   Operation 4260 'fadd' 'tmp_164' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4261 [1/3] (7.01ns)   --->   "%mul_4_8 = fmul i32 %select_ln36_46, i32 %tmp_346" [src/conv1.cpp:54]   --->   Operation 4261 'fmul' 'mul_4_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4262 [2/4] (6.43ns)   --->   "%tmp_172 = fadd i32 %tmp_171, i32 %mul_5_5" [src/conv1.cpp:54]   --->   Operation 4262 'fadd' 'tmp_172' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4263 [2/3] (7.01ns)   --->   "%mul_5_7 = fmul i32 %select_ln36_54, i32 %tmp_362" [src/conv1.cpp:54]   --->   Operation 4263 'fmul' 'mul_5_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4264 [1/4] (6.43ns)   --->   "%tmp_262 = fadd i32 %tmp_260, i32 %mul_6_4" [src/conv1.cpp:54]   --->   Operation 4264 'fadd' 'tmp_262' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4265 [2/3] (7.01ns)   --->   "%mul_6_6 = fmul i32 %select_ln36_62, i32 %tmp_378" [src/conv1.cpp:54]   --->   Operation 4265 'fmul' 'mul_6_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4266 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_432 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_249" [src/conv1.cpp:54]   --->   Operation 4266 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_432' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4267 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_433 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_258" [src/conv1.cpp:54]   --->   Operation 4267 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_433' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4268 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_434 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_267" [src/conv1.cpp:54]   --->   Operation 4268 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_434' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4269 [1/1] (0.47ns)   --->   "%tmp_382 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_432, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_433, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_434, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 4269 'mux' 'tmp_382' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4270 [1/4] (6.43ns)   --->   "%tmp_279 = fadd i32 %tmp_277, i32 %mul_7_3" [src/conv1.cpp:54]   --->   Operation 4270 'fadd' 'tmp_279' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4271 [2/3] (7.01ns)   --->   "%mul_7_5 = fmul i32 %select_ln36_70, i32 %tmp_394" [src/conv1.cpp:54]   --->   Operation 4271 'fmul' 'mul_7_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4272 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_456 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_220" [src/conv1.cpp:54]   --->   Operation 4272 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_456' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4273 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_457 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_229" [src/conv1.cpp:54]   --->   Operation 4273 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_457' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4274 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_458 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_238" [src/conv1.cpp:54]   --->   Operation 4274 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_458' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4275 [1/1] (0.47ns)   --->   "%tmp_398 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_456, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_457, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_458, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 4275 'mux' 'tmp_398' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4276 [1/4] (6.43ns)   --->   "%tmp_295 = fadd i32 %tmp_293, i32 %mul_8_2" [src/conv1.cpp:54]   --->   Operation 4276 'fadd' 'tmp_295' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.45ns)   --->   Input mux for Operation 4277 '%mul_8_4 = fmul i32 %select_ln36_78, i32 %tmp_410'
ST_57 : Operation 4277 [3/3] (5.56ns)   --->   "%mul_8_4 = fmul i32 %select_ln36_78, i32 %tmp_410" [src/conv1.cpp:54]   --->   Operation 4277 'fmul' 'mul_8_4' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4278 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_480 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_191" [src/conv1.cpp:54]   --->   Operation 4278 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_480' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4279 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_481 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_200" [src/conv1.cpp:54]   --->   Operation 4279 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_481' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4280 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_482 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_209" [src/conv1.cpp:54]   --->   Operation 4280 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_482' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4281 [1/1] (0.79ns)   --->   "%add_ln54_95 = add i11 %mul_ln54_5, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 4281 'add' 'add_ln54_95' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4282 [1/1] (0.00ns)   --->   "%zext_ln54_106 = zext i11 %add_ln54_95" [src/conv1.cpp:54]   --->   Operation 4282 'zext' 'zext_ln54_106' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4283 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_494 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_106" [src/conv1.cpp:54]   --->   Operation 4283 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_494' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4284 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_503 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_106" [src/conv1.cpp:54]   --->   Operation 4284 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_503' <Predicate = true> <Delay = 0.00>
ST_57 : Operation 4285 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_512 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_106" [src/conv1.cpp:54]   --->   Operation 4285 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_512' <Predicate = true> <Delay = 0.00>
ST_57 : [1/1] (1.53ns)   --->   Input mux for Operation 4286 '%tmp_373 = fadd i32 %tmp_371, i32 %mul_1_3_7'
ST_57 : Operation 4286 [4/4] (4.90ns)   --->   "%tmp_373 = fadd i32 %tmp_371, i32 %mul_1_3_7" [src/conv1.cpp:54]   --->   Operation 4286 'fadd' 'tmp_373' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4287 [3/4] (6.43ns)   --->   "%tmp_387 = fadd i32 %tmp_385, i32 %mul_1_4_6" [src/conv1.cpp:54]   --->   Operation 4287 'fadd' 'tmp_387' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4288 [2/4] (6.43ns)   --->   "%tmp_401 = fadd i32 %tmp_399, i32 %mul_1_5_5" [src/conv1.cpp:54]   --->   Operation 4288 'fadd' 'tmp_401' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.45ns)   --->   Input mux for Operation 4289 '%mul_1_5_7 = fmul i32 %select_ln36_54, i32 %tmp_364'
ST_57 : Operation 4289 [3/3] (5.56ns)   --->   "%mul_1_5_7 = fmul i32 %select_ln36_54, i32 %tmp_364" [src/conv1.cpp:54]   --->   Operation 4289 'fmul' 'mul_1_5_7' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4290 [2/4] (6.43ns)   --->   "%tmp_415 = fadd i32 %tmp_413, i32 %mul_1_6_4" [src/conv1.cpp:54]   --->   Operation 4290 'fadd' 'tmp_415' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.45ns)   --->   Input mux for Operation 4291 '%mul_1_6_6 = fmul i32 %select_ln36_62, i32 %tmp_380'
ST_57 : Operation 4291 [3/3] (5.56ns)   --->   "%mul_1_6_6 = fmul i32 %select_ln36_62, i32 %tmp_380" [src/conv1.cpp:54]   --->   Operation 4291 'fmul' 'mul_1_6_6' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4292 [1/4] (6.43ns)   --->   "%tmp_424 = fadd i32 %tmp_423, i32 %mul_1_7_3" [src/conv1.cpp:54]   --->   Operation 4292 'fadd' 'tmp_424' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4293 [1/4] (6.43ns)   --->   "%tmp_431 = fadd i32 %tmp_430, i32 %mul_1_8_2" [src/conv1.cpp:54]   --->   Operation 4293 'fadd' 'tmp_431' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4294 [1/3] (7.01ns)   --->   "%mul_1_8_3 = fmul i32 %select_ln36_77, i32 %tmp_410" [src/conv1.cpp:54]   --->   Operation 4294 'fmul' 'mul_1_8_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4295 [3/4] (6.43ns)   --->   "%tmp_471 = fadd i32 %tmp_470, i32 %mul_2_4_6" [src/conv1.cpp:54]   --->   Operation 4295 'fadd' 'tmp_471' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4296 [2/4] (6.43ns)   --->   "%tmp_477 = fadd i32 %tmp_476, i32 %mul_2_5_5" [src/conv1.cpp:54]   --->   Operation 4296 'fadd' 'tmp_477' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4297 [1/3] (7.01ns)   --->   "%mul_2_5_6 = fmul i32 %select_ln36_53, i32 %tmp_364" [src/conv1.cpp:54]   --->   Operation 4297 'fmul' 'mul_2_5_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4298 [3/4] (6.43ns)   --->   "%tmp_483 = fadd i32 %tmp_482, i32 %mul_2_6_4" [src/conv1.cpp:54]   --->   Operation 4298 'fadd' 'tmp_483' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4299 [1/3] (7.01ns)   --->   "%mul_2_6_5 = fmul i32 %select_ln36_61, i32 %tmp_380" [src/conv1.cpp:54]   --->   Operation 4299 'fmul' 'mul_2_6_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4300 [3/4] (6.43ns)   --->   "%tmp_489 = fadd i32 %tmp_488, i32 %mul_2_7_3" [src/conv1.cpp:54]   --->   Operation 4300 'fadd' 'tmp_489' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4301 [2/3] (7.01ns)   --->   "%mul_2_7_4 = fmul i32 %select_ln36_69, i32 %tmp_396" [src/conv1.cpp:54]   --->   Operation 4301 'fmul' 'mul_2_7_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.53ns)   --->   Input mux for Operation 4302 '%tmp_495 = fadd i32 %tmp_494, i32 %mul_2_8_2'
ST_57 : Operation 4302 [4/4] (4.90ns)   --->   "%tmp_495 = fadd i32 %tmp_494, i32 %mul_2_8_2" [src/conv1.cpp:54]   --->   Operation 4302 'fadd' 'tmp_495' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4303 [2/3] (7.01ns)   --->   "%mul_2_8_3 = fmul i32 %select_ln36_77, i32 %tmp_412" [src/conv1.cpp:54]   --->   Operation 4303 'fmul' 'mul_2_8_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.53ns)   --->   Input mux for Operation 4304 '%tmp_100 = fadd i32 %tmp_357, i32 %mul_1_2_8'
ST_57 : Operation 4304 [4/4] (4.90ns)   --->   "%tmp_100 = fadd i32 %tmp_357, i32 %mul_1_2_8" [src/conv1.cpp:54]   --->   Operation 4304 'fadd' 'tmp_100' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4305 [1/3] (7.01ns)   --->   "%mul_1_3_8 = fmul i32 %select_ln36_37, i32 %tmp_504" [src/conv1.cpp:54]   --->   Operation 4305 'fmul' 'mul_1_3_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.53ns)   --->   Input mux for Operation 4306 '%tmp_103 = fadd i32 %tmp_464, i32 %mul_2_3_7'
ST_57 : Operation 4306 [4/4] (4.90ns)   --->   "%tmp_103 = fadd i32 %tmp_464, i32 %mul_2_3_7" [src/conv1.cpp:54]   --->   Operation 4306 'fadd' 'tmp_103' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.45ns)   --->   Input mux for Operation 4307 '%mul_2_4_7 = fmul i32 %select_ln36_45, i32 %tmp_505'
ST_57 : Operation 4307 [3/3] (5.56ns)   --->   "%mul_2_4_7 = fmul i32 %select_ln36_45, i32 %tmp_505" [src/conv1.cpp:54]   --->   Operation 4307 'fmul' 'mul_2_4_7' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4308 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_558 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_494" [src/conv1.cpp:54]   --->   Operation 4308 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_558' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4309 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_559 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_503" [src/conv1.cpp:54]   --->   Operation 4309 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_559' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4310 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_560 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_512" [src/conv1.cpp:54]   --->   Operation 4310 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_560' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_57 : Operation 4311 [1/4] (6.43ns)   --->   "%tmp_115 = fadd i32 %tmp_99, i32 %mul_2_1_8" [src/conv1.cpp:54]   --->   Operation 4311 'fadd' 'tmp_115' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : [1/1] (1.45ns)   --->   Input mux for Operation 4312 '%mul_2_3_8 = fmul i32 %select_ln36_37, i32 %tmp_513'
ST_57 : Operation 4312 [3/3] (5.56ns)   --->   "%mul_2_3_8 = fmul i32 %select_ln36_37, i32 %tmp_513" [src/conv1.cpp:54]   --->   Operation 4312 'fmul' 'mul_2_3_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4313 [3/4] (6.43ns)   --->   "%add53_1 = fadd i32 %tmp_519, i32 %tmp_325" [src/conv1.cpp:57]   --->   Operation 4313 'fadd' 'add53_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_57 : Operation 4314 [2/4] (6.43ns)   --->   "%add53_2 = fadd i32 %tmp_520, i32 %tmp_114" [src/conv1.cpp:57]   --->   Operation 4314 'fadd' 'add53_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 57> <Delay = 7.01>
ST_58 : Operation 4315 [1/1] (0.79ns)   --->   "%add_ln54_88 = add i11 %mul_ln54_7, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 4315 'add' 'add_ln54_88' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4316 [1/1] (0.00ns)   --->   "%zext_ln54_97 = zext i11 %add_ln54_88" [src/conv1.cpp:54]   --->   Operation 4316 'zext' 'zext_ln54_97' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4317 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_250 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_97" [src/conv1.cpp:54]   --->   Operation 4317 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_250' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4318 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_259 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_97" [src/conv1.cpp:54]   --->   Operation 4318 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_259' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4319 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_268 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_97" [src/conv1.cpp:54]   --->   Operation 4319 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_268' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4320 [1/4] (6.43ns)   --->   "%add = fadd i32 %tmp_275, i32 %tmp_130" [src/conv1.cpp:57]   --->   Operation 4320 'fadd' 'add' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4321 [3/4] (6.43ns)   --->   "%tmp_148 = fadd i32 %tmp_147, i32 %mul_252_8" [src/conv1.cpp:54]   --->   Operation 4321 'fadd' 'tmp_148' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4322 [3/4] (6.43ns)   --->   "%tmp_156 = fadd i32 %tmp_155, i32 %mul_3_7" [src/conv1.cpp:54]   --->   Operation 4322 'fadd' 'tmp_156' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4323 [2/4] (6.43ns)   --->   "%tmp_164 = fadd i32 %tmp_163, i32 %mul_4_6" [src/conv1.cpp:54]   --->   Operation 4323 'fadd' 'tmp_164' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4324 [1/4] (6.43ns)   --->   "%tmp_172 = fadd i32 %tmp_171, i32 %mul_5_5" [src/conv1.cpp:54]   --->   Operation 4324 'fadd' 'tmp_172' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4325 [1/3] (7.01ns)   --->   "%mul_5_7 = fmul i32 %select_ln36_54, i32 %tmp_362" [src/conv1.cpp:54]   --->   Operation 4325 'fmul' 'mul_5_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.53ns)   --->   Input mux for Operation 4326 '%tmp_264 = fadd i32 %tmp_262, i32 %mul_6_5'
ST_58 : Operation 4326 [4/4] (4.90ns)   --->   "%tmp_264 = fadd i32 %tmp_262, i32 %mul_6_5" [src/conv1.cpp:54]   --->   Operation 4326 'fadd' 'tmp_264' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4327 [1/3] (7.01ns)   --->   "%mul_6_6 = fmul i32 %select_ln36_62, i32 %tmp_378" [src/conv1.cpp:54]   --->   Operation 4327 'fmul' 'mul_6_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.53ns)   --->   Input mux for Operation 4328 '%tmp_281 = fadd i32 %tmp_279, i32 %mul_7_4'
ST_58 : Operation 4328 [4/4] (4.90ns)   --->   "%tmp_281 = fadd i32 %tmp_279, i32 %mul_7_4" [src/conv1.cpp:54]   --->   Operation 4328 'fadd' 'tmp_281' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4329 [1/3] (7.01ns)   --->   "%mul_7_5 = fmul i32 %select_ln36_70, i32 %tmp_394" [src/conv1.cpp:54]   --->   Operation 4329 'fmul' 'mul_7_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4330 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_459 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_250" [src/conv1.cpp:54]   --->   Operation 4330 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_459' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4331 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_460 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_259" [src/conv1.cpp:54]   --->   Operation 4331 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_460' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4332 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_461 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_268" [src/conv1.cpp:54]   --->   Operation 4332 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_461' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : [1/1] (1.53ns)   --->   Input mux for Operation 4333 '%tmp_297 = fadd i32 %tmp_295, i32 %mul_8_3'
ST_58 : Operation 4333 [4/4] (4.90ns)   --->   "%tmp_297 = fadd i32 %tmp_295, i32 %mul_8_3" [src/conv1.cpp:54]   --->   Operation 4333 'fadd' 'tmp_297' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4334 [2/3] (7.01ns)   --->   "%mul_8_4 = fmul i32 %select_ln36_78, i32 %tmp_410" [src/conv1.cpp:54]   --->   Operation 4334 'fmul' 'mul_8_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4335 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_480 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_191" [src/conv1.cpp:54]   --->   Operation 4335 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_480' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4336 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_481 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_200" [src/conv1.cpp:54]   --->   Operation 4336 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_481' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4337 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_482 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_209" [src/conv1.cpp:54]   --->   Operation 4337 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_482' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4338 [1/1] (0.47ns)   --->   "%tmp_414 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_480, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_481, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_482, i2 %trunc_ln54_7" [src/conv1.cpp:54]   --->   Operation 4338 'mux' 'tmp_414' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4339 [3/4] (6.43ns)   --->   "%tmp_373 = fadd i32 %tmp_371, i32 %mul_1_3_7" [src/conv1.cpp:54]   --->   Operation 4339 'fadd' 'tmp_373' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4340 [2/4] (6.43ns)   --->   "%tmp_387 = fadd i32 %tmp_385, i32 %mul_1_4_6" [src/conv1.cpp:54]   --->   Operation 4340 'fadd' 'tmp_387' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4341 [1/4] (6.43ns)   --->   "%tmp_401 = fadd i32 %tmp_399, i32 %mul_1_5_5" [src/conv1.cpp:54]   --->   Operation 4341 'fadd' 'tmp_401' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4342 [2/3] (7.01ns)   --->   "%mul_1_5_7 = fmul i32 %select_ln36_54, i32 %tmp_364" [src/conv1.cpp:54]   --->   Operation 4342 'fmul' 'mul_1_5_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4343 [1/4] (6.43ns)   --->   "%tmp_415 = fadd i32 %tmp_413, i32 %mul_1_6_4" [src/conv1.cpp:54]   --->   Operation 4343 'fadd' 'tmp_415' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4344 [2/3] (7.01ns)   --->   "%mul_1_6_6 = fmul i32 %select_ln36_62, i32 %tmp_380" [src/conv1.cpp:54]   --->   Operation 4344 'fmul' 'mul_1_6_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.53ns)   --->   Input mux for Operation 4345 '%tmp_425 = fadd i32 %tmp_424, i32 %mul_1_7_4'
ST_58 : Operation 4345 [4/4] (4.90ns)   --->   "%tmp_425 = fadd i32 %tmp_424, i32 %mul_1_7_4" [src/conv1.cpp:54]   --->   Operation 4345 'fadd' 'tmp_425' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.45ns)   --->   Input mux for Operation 4346 '%mul_1_7_5 = fmul i32 %select_ln36_70, i32 %tmp_396'
ST_58 : Operation 4346 [3/3] (5.56ns)   --->   "%mul_1_7_5 = fmul i32 %select_ln36_70, i32 %tmp_396" [src/conv1.cpp:54]   --->   Operation 4346 'fmul' 'mul_1_7_5' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.53ns)   --->   Input mux for Operation 4347 '%tmp_432 = fadd i32 %tmp_431, i32 %mul_1_8_3'
ST_58 : Operation 4347 [4/4] (4.90ns)   --->   "%tmp_432 = fadd i32 %tmp_431, i32 %mul_1_8_3" [src/conv1.cpp:54]   --->   Operation 4347 'fadd' 'tmp_432' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.45ns)   --->   Input mux for Operation 4348 '%mul_1_8_4 = fmul i32 %select_ln36_78, i32 %tmp_412'
ST_58 : Operation 4348 [3/3] (5.56ns)   --->   "%mul_1_8_4 = fmul i32 %select_ln36_78, i32 %tmp_412" [src/conv1.cpp:54]   --->   Operation 4348 'fmul' 'mul_1_8_4' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4349 [1/1] (0.79ns)   --->   "%add_ln54_103 = add i11 %mul_ln54_4, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 4349 'add' 'add_ln54_103' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4350 [1/1] (0.00ns)   --->   "%zext_ln54_116 = zext i11 %add_ln54_103" [src/conv1.cpp:54]   --->   Operation 4350 'zext' 'zext_ln54_116' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4351 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_520 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_116" [src/conv1.cpp:54]   --->   Operation 4351 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_520' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4352 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_529 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_116" [src/conv1.cpp:54]   --->   Operation 4352 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_529' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4353 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_538 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_116" [src/conv1.cpp:54]   --->   Operation 4353 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_538' <Predicate = true> <Delay = 0.00>
ST_58 : Operation 4354 [2/4] (6.43ns)   --->   "%tmp_471 = fadd i32 %tmp_470, i32 %mul_2_4_6" [src/conv1.cpp:54]   --->   Operation 4354 'fadd' 'tmp_471' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4355 [1/4] (6.43ns)   --->   "%tmp_477 = fadd i32 %tmp_476, i32 %mul_2_5_5" [src/conv1.cpp:54]   --->   Operation 4355 'fadd' 'tmp_477' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4356 [2/4] (6.43ns)   --->   "%tmp_483 = fadd i32 %tmp_482, i32 %mul_2_6_4" [src/conv1.cpp:54]   --->   Operation 4356 'fadd' 'tmp_483' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.45ns)   --->   Input mux for Operation 4357 '%mul_2_6_6 = fmul i32 %select_ln36_62, i32 %tmp_382'
ST_58 : Operation 4357 [3/3] (5.56ns)   --->   "%mul_2_6_6 = fmul i32 %select_ln36_62, i32 %tmp_382" [src/conv1.cpp:54]   --->   Operation 4357 'fmul' 'mul_2_6_6' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4358 [2/4] (6.43ns)   --->   "%tmp_489 = fadd i32 %tmp_488, i32 %mul_2_7_3" [src/conv1.cpp:54]   --->   Operation 4358 'fadd' 'tmp_489' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4359 [1/3] (7.01ns)   --->   "%mul_2_7_4 = fmul i32 %select_ln36_69, i32 %tmp_396" [src/conv1.cpp:54]   --->   Operation 4359 'fmul' 'mul_2_7_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.45ns)   --->   Input mux for Operation 4360 '%mul_2_7_5 = fmul i32 %select_ln36_70, i32 %tmp_398'
ST_58 : Operation 4360 [3/3] (5.56ns)   --->   "%mul_2_7_5 = fmul i32 %select_ln36_70, i32 %tmp_398" [src/conv1.cpp:54]   --->   Operation 4360 'fmul' 'mul_2_7_5' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4361 [3/4] (6.43ns)   --->   "%tmp_495 = fadd i32 %tmp_494, i32 %mul_2_8_2" [src/conv1.cpp:54]   --->   Operation 4361 'fadd' 'tmp_495' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4362 [1/3] (7.01ns)   --->   "%mul_2_8_3 = fmul i32 %select_ln36_77, i32 %tmp_412" [src/conv1.cpp:54]   --->   Operation 4362 'fmul' 'mul_2_8_3' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4363 [3/4] (6.43ns)   --->   "%tmp_100 = fadd i32 %tmp_357, i32 %mul_1_2_8" [src/conv1.cpp:54]   --->   Operation 4363 'fadd' 'tmp_100' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4364 [3/4] (6.43ns)   --->   "%tmp_103 = fadd i32 %tmp_464, i32 %mul_2_3_7" [src/conv1.cpp:54]   --->   Operation 4364 'fadd' 'tmp_103' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.45ns)   --->   Input mux for Operation 4365 '%mul_1_4_8 = fmul i32 %select_ln36_46, i32 %tmp_505'
ST_58 : Operation 4365 [3/3] (5.56ns)   --->   "%mul_1_4_8 = fmul i32 %select_ln36_46, i32 %tmp_505" [src/conv1.cpp:54]   --->   Operation 4365 'fmul' 'mul_1_4_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4366 [2/3] (7.01ns)   --->   "%mul_2_4_7 = fmul i32 %select_ln36_45, i32 %tmp_505" [src/conv1.cpp:54]   --->   Operation 4366 'fmul' 'mul_2_4_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4367 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_558 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_494" [src/conv1.cpp:54]   --->   Operation 4367 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_558' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4368 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_559 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_503" [src/conv1.cpp:54]   --->   Operation 4368 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_559' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4369 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_560 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_512" [src/conv1.cpp:54]   --->   Operation 4369 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_560' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4370 [1/1] (0.47ns)   --->   "%tmp_506 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_558, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_559, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_560, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 4370 'mux' 'tmp_506' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_58 : [1/1] (1.53ns)   --->   Input mux for Operation 4371 '%tmp_116 = fadd i32 %tmp_101, i32 %mul_2_2_8'
ST_58 : Operation 4371 [4/4] (4.90ns)   --->   "%tmp_116 = fadd i32 %tmp_101, i32 %mul_2_2_8" [src/conv1.cpp:54]   --->   Operation 4371 'fadd' 'tmp_116' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4372 [2/3] (7.01ns)   --->   "%mul_2_3_8 = fmul i32 %select_ln36_37, i32 %tmp_513" [src/conv1.cpp:54]   --->   Operation 4372 'fmul' 'mul_2_3_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4373 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_582 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_520" [src/conv1.cpp:54]   --->   Operation 4373 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_582' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4374 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_583 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_529" [src/conv1.cpp:54]   --->   Operation 4374 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_583' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4375 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_584 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_538" [src/conv1.cpp:54]   --->   Operation 4375 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_584' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_58 : Operation 4376 [2/4] (6.43ns)   --->   "%add53_1 = fadd i32 %tmp_519, i32 %tmp_325" [src/conv1.cpp:57]   --->   Operation 4376 'fadd' 'add53_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_58 : Operation 4377 [1/4] (6.43ns)   --->   "%add53_2 = fadd i32 %tmp_520, i32 %tmp_114" [src/conv1.cpp:57]   --->   Operation 4377 'fadd' 'add53_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 58> <Delay = 7.01>
ST_59 : Operation 4378 [1/1] (0.79ns)   --->   "%add_ln54_80 = add i11 %mul_ln39, i11 %zext_ln54_78" [src/conv1.cpp:54]   --->   Operation 4378 'add' 'add_ln54_80' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4379 [1/1] (0.00ns)   --->   "%zext_ln54_87 = zext i11 %add_ln54_80" [src/conv1.cpp:54]   --->   Operation 4379 'zext' 'zext_ln54_87' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 4380 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_221 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_87" [src/conv1.cpp:54]   --->   Operation 4380 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_221' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 4381 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_230 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_87" [src/conv1.cpp:54]   --->   Operation 4381 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_230' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 4382 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_239 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_87" [src/conv1.cpp:54]   --->   Operation 4382 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_239' <Predicate = true> <Delay = 0.00>
ST_59 : [1/1] (1.53ns)   --->   Input mux for Operation 4383 '%add53_s = fadd i32 %add, i32 %tmp_139'
ST_59 : Operation 4383 [4/4] (4.90ns)   --->   "%add53_s = fadd i32 %add, i32 %tmp_139" [src/conv1.cpp:57]   --->   Operation 4383 'fadd' 'add53_s' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4384 [2/4] (6.43ns)   --->   "%tmp_148 = fadd i32 %tmp_147, i32 %mul_252_8" [src/conv1.cpp:54]   --->   Operation 4384 'fadd' 'tmp_148' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4385 [2/4] (6.43ns)   --->   "%tmp_156 = fadd i32 %tmp_155, i32 %mul_3_7" [src/conv1.cpp:54]   --->   Operation 4385 'fadd' 'tmp_156' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4386 [1/4] (6.43ns)   --->   "%tmp_164 = fadd i32 %tmp_163, i32 %mul_4_6" [src/conv1.cpp:54]   --->   Operation 4386 'fadd' 'tmp_164' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.53ns)   --->   Input mux for Operation 4387 '%tmp_173 = fadd i32 %tmp_172, i32 %mul_5_6'
ST_59 : Operation 4387 [4/4] (4.90ns)   --->   "%tmp_173 = fadd i32 %tmp_172, i32 %mul_5_6" [src/conv1.cpp:54]   --->   Operation 4387 'fadd' 'tmp_173' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.45ns)   --->   Input mux for Operation 4388 '%mul_5_8 = fmul i32 %select_ln36_55, i32 %tmp_364'
ST_59 : Operation 4388 [3/3] (5.56ns)   --->   "%mul_5_8 = fmul i32 %select_ln36_55, i32 %tmp_364" [src/conv1.cpp:54]   --->   Operation 4388 'fmul' 'mul_5_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4389 [3/4] (6.43ns)   --->   "%tmp_264 = fadd i32 %tmp_262, i32 %mul_6_5" [src/conv1.cpp:54]   --->   Operation 4389 'fadd' 'tmp_264' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.45ns)   --->   Input mux for Operation 4390 '%mul_6_7 = fmul i32 %select_ln36_63, i32 %tmp_380'
ST_59 : Operation 4390 [3/3] (5.56ns)   --->   "%mul_6_7 = fmul i32 %select_ln36_63, i32 %tmp_380" [src/conv1.cpp:54]   --->   Operation 4390 'fmul' 'mul_6_7' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4391 [3/4] (6.43ns)   --->   "%tmp_281 = fadd i32 %tmp_279, i32 %mul_7_4" [src/conv1.cpp:54]   --->   Operation 4391 'fadd' 'tmp_281' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.45ns)   --->   Input mux for Operation 4392 '%mul_7_6 = fmul i32 %select_ln36_71, i32 %tmp_396'
ST_59 : Operation 4392 [3/3] (5.56ns)   --->   "%mul_7_6 = fmul i32 %select_ln36_71, i32 %tmp_396" [src/conv1.cpp:54]   --->   Operation 4392 'fmul' 'mul_7_6' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4393 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_459 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_250" [src/conv1.cpp:54]   --->   Operation 4393 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_459' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4394 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_460 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_259" [src/conv1.cpp:54]   --->   Operation 4394 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_460' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4395 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_461 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_268" [src/conv1.cpp:54]   --->   Operation 4395 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_461' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4396 [1/1] (0.47ns)   --->   "%tmp_400 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_459, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_460, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_461, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 4396 'mux' 'tmp_400' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4397 [3/4] (6.43ns)   --->   "%tmp_297 = fadd i32 %tmp_295, i32 %mul_8_3" [src/conv1.cpp:54]   --->   Operation 4397 'fadd' 'tmp_297' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4398 [1/3] (7.01ns)   --->   "%mul_8_4 = fmul i32 %select_ln36_78, i32 %tmp_410" [src/conv1.cpp:54]   --->   Operation 4398 'fmul' 'mul_8_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4399 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_483 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_221" [src/conv1.cpp:54]   --->   Operation 4399 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_483' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4400 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_484 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_230" [src/conv1.cpp:54]   --->   Operation 4400 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_484' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4401 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_485 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_239" [src/conv1.cpp:54]   --->   Operation 4401 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_485' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4402 [1/1] (0.79ns)   --->   "%add_ln54_96 = add i11 %mul_ln54_6, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 4402 'add' 'add_ln54_96' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4403 [1/1] (0.00ns)   --->   "%zext_ln54_107 = zext i11 %add_ln54_96" [src/conv1.cpp:54]   --->   Operation 4403 'zext' 'zext_ln54_107' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 4404 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_495 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_107" [src/conv1.cpp:54]   --->   Operation 4404 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_495' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 4405 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_504 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_107" [src/conv1.cpp:54]   --->   Operation 4405 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_504' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 4406 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_513 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_107" [src/conv1.cpp:54]   --->   Operation 4406 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_513' <Predicate = true> <Delay = 0.00>
ST_59 : Operation 4407 [2/4] (6.43ns)   --->   "%tmp_373 = fadd i32 %tmp_371, i32 %mul_1_3_7" [src/conv1.cpp:54]   --->   Operation 4407 'fadd' 'tmp_373' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4408 [1/4] (6.43ns)   --->   "%tmp_387 = fadd i32 %tmp_385, i32 %mul_1_4_6" [src/conv1.cpp:54]   --->   Operation 4408 'fadd' 'tmp_387' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.53ns)   --->   Input mux for Operation 4409 '%tmp_403 = fadd i32 %tmp_401, i32 %mul_1_5_6'
ST_59 : Operation 4409 [4/4] (4.90ns)   --->   "%tmp_403 = fadd i32 %tmp_401, i32 %mul_1_5_6" [src/conv1.cpp:54]   --->   Operation 4409 'fadd' 'tmp_403' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4410 [1/3] (7.01ns)   --->   "%mul_1_5_7 = fmul i32 %select_ln36_54, i32 %tmp_364" [src/conv1.cpp:54]   --->   Operation 4410 'fmul' 'mul_1_5_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.53ns)   --->   Input mux for Operation 4411 '%tmp_417 = fadd i32 %tmp_415, i32 %mul_1_6_5'
ST_59 : Operation 4411 [4/4] (4.90ns)   --->   "%tmp_417 = fadd i32 %tmp_415, i32 %mul_1_6_5" [src/conv1.cpp:54]   --->   Operation 4411 'fadd' 'tmp_417' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4412 [1/3] (7.01ns)   --->   "%mul_1_6_6 = fmul i32 %select_ln36_62, i32 %tmp_380" [src/conv1.cpp:54]   --->   Operation 4412 'fmul' 'mul_1_6_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4413 [3/4] (6.43ns)   --->   "%tmp_425 = fadd i32 %tmp_424, i32 %mul_1_7_4" [src/conv1.cpp:54]   --->   Operation 4413 'fadd' 'tmp_425' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4414 [2/3] (7.01ns)   --->   "%mul_1_7_5 = fmul i32 %select_ln36_70, i32 %tmp_396" [src/conv1.cpp:54]   --->   Operation 4414 'fmul' 'mul_1_7_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4415 [3/4] (6.43ns)   --->   "%tmp_432 = fadd i32 %tmp_431, i32 %mul_1_8_3" [src/conv1.cpp:54]   --->   Operation 4415 'fadd' 'tmp_432' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4416 [2/3] (7.01ns)   --->   "%mul_1_8_4 = fmul i32 %select_ln36_78, i32 %tmp_412" [src/conv1.cpp:54]   --->   Operation 4416 'fmul' 'mul_1_8_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4417 [1/1] (0.79ns)   --->   "%add_ln54_105 = add i11 %mul_ln54_6, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 4417 'add' 'add_ln54_105' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4418 [1/4] (6.43ns)   --->   "%tmp_471 = fadd i32 %tmp_470, i32 %mul_2_4_6" [src/conv1.cpp:54]   --->   Operation 4418 'fadd' 'tmp_471' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.53ns)   --->   Input mux for Operation 4419 '%tmp_478 = fadd i32 %tmp_477, i32 %mul_2_5_6'
ST_59 : Operation 4419 [4/4] (4.90ns)   --->   "%tmp_478 = fadd i32 %tmp_477, i32 %mul_2_5_6" [src/conv1.cpp:54]   --->   Operation 4419 'fadd' 'tmp_478' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4420 [1/4] (6.43ns)   --->   "%tmp_483 = fadd i32 %tmp_482, i32 %mul_2_6_4" [src/conv1.cpp:54]   --->   Operation 4420 'fadd' 'tmp_483' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4421 [2/3] (7.01ns)   --->   "%mul_2_6_6 = fmul i32 %select_ln36_62, i32 %tmp_382" [src/conv1.cpp:54]   --->   Operation 4421 'fmul' 'mul_2_6_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4422 [1/4] (6.43ns)   --->   "%tmp_489 = fadd i32 %tmp_488, i32 %mul_2_7_3" [src/conv1.cpp:54]   --->   Operation 4422 'fadd' 'tmp_489' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4423 [2/3] (7.01ns)   --->   "%mul_2_7_5 = fmul i32 %select_ln36_70, i32 %tmp_398" [src/conv1.cpp:54]   --->   Operation 4423 'fmul' 'mul_2_7_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4424 [2/4] (6.43ns)   --->   "%tmp_495 = fadd i32 %tmp_494, i32 %mul_2_8_2" [src/conv1.cpp:54]   --->   Operation 4424 'fadd' 'tmp_495' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.45ns)   --->   Input mux for Operation 4425 '%mul_2_8_4 = fmul i32 %select_ln36_78, i32 %tmp_414'
ST_59 : Operation 4425 [3/3] (5.56ns)   --->   "%mul_2_8_4 = fmul i32 %select_ln36_78, i32 %tmp_414" [src/conv1.cpp:54]   --->   Operation 4425 'fmul' 'mul_2_8_4' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4426 [2/4] (6.43ns)   --->   "%tmp_100 = fadd i32 %tmp_357, i32 %mul_1_2_8" [src/conv1.cpp:54]   --->   Operation 4426 'fadd' 'tmp_100' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4427 [2/4] (6.43ns)   --->   "%tmp_103 = fadd i32 %tmp_464, i32 %mul_2_3_7" [src/conv1.cpp:54]   --->   Operation 4427 'fadd' 'tmp_103' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4428 [2/3] (7.01ns)   --->   "%mul_1_4_8 = fmul i32 %select_ln36_46, i32 %tmp_505" [src/conv1.cpp:54]   --->   Operation 4428 'fmul' 'mul_1_4_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4429 [1/3] (7.01ns)   --->   "%mul_2_4_7 = fmul i32 %select_ln36_45, i32 %tmp_505" [src/conv1.cpp:54]   --->   Operation 4429 'fmul' 'mul_2_4_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.45ns)   --->   Input mux for Operation 4430 '%mul_2_5_7 = fmul i32 %select_ln36_54, i32 %tmp_506'
ST_59 : Operation 4430 [3/3] (5.56ns)   --->   "%mul_2_5_7 = fmul i32 %select_ln36_54, i32 %tmp_506" [src/conv1.cpp:54]   --->   Operation 4430 'fmul' 'mul_2_5_7' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4431 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_561 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_495" [src/conv1.cpp:54]   --->   Operation 4431 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_561' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4432 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_562 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_504" [src/conv1.cpp:54]   --->   Operation 4432 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_562' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4433 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_563 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_513" [src/conv1.cpp:54]   --->   Operation 4433 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_563' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4434 [3/4] (6.43ns)   --->   "%tmp_116 = fadd i32 %tmp_101, i32 %mul_2_2_8" [src/conv1.cpp:54]   --->   Operation 4434 'fadd' 'tmp_116' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4435 [1/3] (7.01ns)   --->   "%mul_2_3_8 = fmul i32 %select_ln36_37, i32 %tmp_513" [src/conv1.cpp:54]   --->   Operation 4435 'fmul' 'mul_2_3_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4436 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_582 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_520" [src/conv1.cpp:54]   --->   Operation 4436 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_582' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4437 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_583 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_529" [src/conv1.cpp:54]   --->   Operation 4437 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_583' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4438 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_584 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_538" [src/conv1.cpp:54]   --->   Operation 4438 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_584' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_59 : Operation 4439 [1/1] (0.47ns)   --->   "%tmp_514 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_582, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_583, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_584, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 4439 'mux' 'tmp_514' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_59 : Operation 4440 [1/4] (6.43ns)   --->   "%add53_1 = fadd i32 %tmp_519, i32 %tmp_325" [src/conv1.cpp:57]   --->   Operation 4440 'fadd' 'add53_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_59 : [1/1] (1.53ns)   --->   Input mux for Operation 4441 '%add53_2_1 = fadd i32 %add53_2, i32 %tmp_115'
ST_59 : Operation 4441 [4/4] (4.90ns)   --->   "%add53_2_1 = fadd i32 %add53_2, i32 %tmp_115" [src/conv1.cpp:57]   --->   Operation 4441 'fadd' 'add53_2_1' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 59> <Delay = 7.01>
ST_60 : Operation 4442 [1/1] (0.79ns)   --->   "%add_ln54_89 = add i11 %mul_ln39, i11 %zext_ln54_89" [src/conv1.cpp:54]   --->   Operation 4442 'add' 'add_ln54_89' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4443 [1/1] (0.00ns)   --->   "%zext_ln54_98 = zext i11 %add_ln54_89" [src/conv1.cpp:54]   --->   Operation 4443 'zext' 'zext_ln54_98' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 4444 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_251 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_98" [src/conv1.cpp:54]   --->   Operation 4444 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_251' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 4445 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_260 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_98" [src/conv1.cpp:54]   --->   Operation 4445 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_260' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 4446 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_269 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_98" [src/conv1.cpp:54]   --->   Operation 4446 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_269' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 4447 [3/4] (6.43ns)   --->   "%add53_s = fadd i32 %add, i32 %tmp_139" [src/conv1.cpp:57]   --->   Operation 4447 'fadd' 'add53_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4448 [1/4] (6.43ns)   --->   "%tmp_148 = fadd i32 %tmp_147, i32 %mul_252_8" [src/conv1.cpp:54]   --->   Operation 4448 'fadd' 'tmp_148' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4449 [1/4] (6.43ns)   --->   "%tmp_156 = fadd i32 %tmp_155, i32 %mul_3_7" [src/conv1.cpp:54]   --->   Operation 4449 'fadd' 'tmp_156' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.53ns)   --->   Input mux for Operation 4450 '%tmp_165 = fadd i32 %tmp_164, i32 %mul_4_7'
ST_60 : Operation 4450 [4/4] (4.90ns)   --->   "%tmp_165 = fadd i32 %tmp_164, i32 %mul_4_7" [src/conv1.cpp:54]   --->   Operation 4450 'fadd' 'tmp_165' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4451 [3/4] (6.43ns)   --->   "%tmp_173 = fadd i32 %tmp_172, i32 %mul_5_6" [src/conv1.cpp:54]   --->   Operation 4451 'fadd' 'tmp_173' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4452 [2/3] (7.01ns)   --->   "%mul_5_8 = fmul i32 %select_ln36_55, i32 %tmp_364" [src/conv1.cpp:54]   --->   Operation 4452 'fmul' 'mul_5_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4453 [2/4] (6.43ns)   --->   "%tmp_264 = fadd i32 %tmp_262, i32 %mul_6_5" [src/conv1.cpp:54]   --->   Operation 4453 'fadd' 'tmp_264' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4454 [2/3] (7.01ns)   --->   "%mul_6_7 = fmul i32 %select_ln36_63, i32 %tmp_380" [src/conv1.cpp:54]   --->   Operation 4454 'fmul' 'mul_6_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4455 [2/4] (6.43ns)   --->   "%tmp_281 = fadd i32 %tmp_279, i32 %mul_7_4" [src/conv1.cpp:54]   --->   Operation 4455 'fadd' 'tmp_281' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4456 [2/3] (7.01ns)   --->   "%mul_7_6 = fmul i32 %select_ln36_71, i32 %tmp_396" [src/conv1.cpp:54]   --->   Operation 4456 'fmul' 'mul_7_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4457 [2/4] (6.43ns)   --->   "%tmp_297 = fadd i32 %tmp_295, i32 %mul_8_3" [src/conv1.cpp:54]   --->   Operation 4457 'fadd' 'tmp_297' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.45ns)   --->   Input mux for Operation 4458 '%mul_8_5 = fmul i32 %select_ln36_79, i32 %tmp_412'
ST_60 : Operation 4458 [3/3] (5.56ns)   --->   "%mul_8_5 = fmul i32 %select_ln36_79, i32 %tmp_412" [src/conv1.cpp:54]   --->   Operation 4458 'fmul' 'mul_8_5' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4459 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_483 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_221" [src/conv1.cpp:54]   --->   Operation 4459 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_483' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 4460 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_484 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_230" [src/conv1.cpp:54]   --->   Operation 4460 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_484' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 4461 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_485 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_239" [src/conv1.cpp:54]   --->   Operation 4461 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_485' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 4462 [1/1] (0.47ns)   --->   "%tmp_416 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_483, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_484, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_485, i2 %trunc_ln54_8" [src/conv1.cpp:54]   --->   Operation 4462 'mux' 'tmp_416' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4463 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_486 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_251" [src/conv1.cpp:54]   --->   Operation 4463 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_486' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 4464 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_487 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_260" [src/conv1.cpp:54]   --->   Operation 4464 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_487' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 4465 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_488 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_269" [src/conv1.cpp:54]   --->   Operation 4465 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_488' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 4466 [1/4] (6.43ns)   --->   "%tmp_373 = fadd i32 %tmp_371, i32 %mul_1_3_7" [src/conv1.cpp:54]   --->   Operation 4466 'fadd' 'tmp_373' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.53ns)   --->   Input mux for Operation 4467 '%tmp_389 = fadd i32 %tmp_387, i32 %mul_1_4_7'
ST_60 : Operation 4467 [4/4] (4.90ns)   --->   "%tmp_389 = fadd i32 %tmp_387, i32 %mul_1_4_7" [src/conv1.cpp:54]   --->   Operation 4467 'fadd' 'tmp_389' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4468 [3/4] (6.43ns)   --->   "%tmp_403 = fadd i32 %tmp_401, i32 %mul_1_5_6" [src/conv1.cpp:54]   --->   Operation 4468 'fadd' 'tmp_403' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4469 [3/4] (6.43ns)   --->   "%tmp_417 = fadd i32 %tmp_415, i32 %mul_1_6_5" [src/conv1.cpp:54]   --->   Operation 4469 'fadd' 'tmp_417' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.45ns)   --->   Input mux for Operation 4470 '%mul_1_6_7 = fmul i32 %select_ln36_63, i32 %tmp_382'
ST_60 : Operation 4470 [3/3] (5.56ns)   --->   "%mul_1_6_7 = fmul i32 %select_ln36_63, i32 %tmp_382" [src/conv1.cpp:54]   --->   Operation 4470 'fmul' 'mul_1_6_7' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4471 [2/4] (6.43ns)   --->   "%tmp_425 = fadd i32 %tmp_424, i32 %mul_1_7_4" [src/conv1.cpp:54]   --->   Operation 4471 'fadd' 'tmp_425' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4472 [1/3] (7.01ns)   --->   "%mul_1_7_5 = fmul i32 %select_ln36_70, i32 %tmp_396" [src/conv1.cpp:54]   --->   Operation 4472 'fmul' 'mul_1_7_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.45ns)   --->   Input mux for Operation 4473 '%mul_1_7_6 = fmul i32 %select_ln36_71, i32 %tmp_398'
ST_60 : Operation 4473 [3/3] (5.56ns)   --->   "%mul_1_7_6 = fmul i32 %select_ln36_71, i32 %tmp_398" [src/conv1.cpp:54]   --->   Operation 4473 'fmul' 'mul_1_7_6' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4474 [2/4] (6.43ns)   --->   "%tmp_432 = fadd i32 %tmp_431, i32 %mul_1_8_3" [src/conv1.cpp:54]   --->   Operation 4474 'fadd' 'tmp_432' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4475 [1/3] (7.01ns)   --->   "%mul_1_8_4 = fmul i32 %select_ln36_78, i32 %tmp_412" [src/conv1.cpp:54]   --->   Operation 4475 'fmul' 'mul_1_8_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.45ns)   --->   Input mux for Operation 4476 '%mul_1_8_5 = fmul i32 %select_ln36_79, i32 %tmp_414'
ST_60 : Operation 4476 [3/3] (5.56ns)   --->   "%mul_1_8_5 = fmul i32 %select_ln36_79, i32 %tmp_414" [src/conv1.cpp:54]   --->   Operation 4476 'fmul' 'mul_1_8_5' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4477 [1/1] (0.79ns)   --->   "%add_ln54_104 = add i11 %mul_ln54_5, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 4477 'add' 'add_ln54_104' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4478 [1/1] (0.00ns)   --->   "%zext_ln54_117 = zext i11 %add_ln54_104" [src/conv1.cpp:54]   --->   Operation 4478 'zext' 'zext_ln54_117' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 4479 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_521 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_117" [src/conv1.cpp:54]   --->   Operation 4479 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_521' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 4480 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_530 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_117" [src/conv1.cpp:54]   --->   Operation 4480 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_530' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 4481 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_539 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_117" [src/conv1.cpp:54]   --->   Operation 4481 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_539' <Predicate = true> <Delay = 0.00>
ST_60 : Operation 4482 [3/4] (6.43ns)   --->   "%tmp_478 = fadd i32 %tmp_477, i32 %mul_2_5_6" [src/conv1.cpp:54]   --->   Operation 4482 'fadd' 'tmp_478' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.53ns)   --->   Input mux for Operation 4483 '%tmp_484 = fadd i32 %tmp_483, i32 %mul_2_6_5'
ST_60 : Operation 4483 [4/4] (4.90ns)   --->   "%tmp_484 = fadd i32 %tmp_483, i32 %mul_2_6_5" [src/conv1.cpp:54]   --->   Operation 4483 'fadd' 'tmp_484' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4484 [1/3] (7.01ns)   --->   "%mul_2_6_6 = fmul i32 %select_ln36_62, i32 %tmp_382" [src/conv1.cpp:54]   --->   Operation 4484 'fmul' 'mul_2_6_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.53ns)   --->   Input mux for Operation 4485 '%tmp_490 = fadd i32 %tmp_489, i32 %mul_2_7_4'
ST_60 : Operation 4485 [4/4] (4.90ns)   --->   "%tmp_490 = fadd i32 %tmp_489, i32 %mul_2_7_4" [src/conv1.cpp:54]   --->   Operation 4485 'fadd' 'tmp_490' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4486 [1/3] (7.01ns)   --->   "%mul_2_7_5 = fmul i32 %select_ln36_70, i32 %tmp_398" [src/conv1.cpp:54]   --->   Operation 4486 'fmul' 'mul_2_7_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4487 [1/4] (6.43ns)   --->   "%tmp_495 = fadd i32 %tmp_494, i32 %mul_2_8_2" [src/conv1.cpp:54]   --->   Operation 4487 'fadd' 'tmp_495' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4488 [2/3] (7.01ns)   --->   "%mul_2_8_4 = fmul i32 %select_ln36_78, i32 %tmp_414" [src/conv1.cpp:54]   --->   Operation 4488 'fmul' 'mul_2_8_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4489 [1/4] (6.43ns)   --->   "%tmp_100 = fadd i32 %tmp_357, i32 %mul_1_2_8" [src/conv1.cpp:54]   --->   Operation 4489 'fadd' 'tmp_100' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4490 [1/4] (6.43ns)   --->   "%tmp_103 = fadd i32 %tmp_464, i32 %mul_2_3_7" [src/conv1.cpp:54]   --->   Operation 4490 'fadd' 'tmp_103' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4491 [1/3] (7.01ns)   --->   "%mul_1_4_8 = fmul i32 %select_ln36_46, i32 %tmp_505" [src/conv1.cpp:54]   --->   Operation 4491 'fmul' 'mul_1_4_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.53ns)   --->   Input mux for Operation 4492 '%tmp_105 = fadd i32 %tmp_471, i32 %mul_2_4_7'
ST_60 : Operation 4492 [4/4] (4.90ns)   --->   "%tmp_105 = fadd i32 %tmp_471, i32 %mul_2_4_7" [src/conv1.cpp:54]   --->   Operation 4492 'fadd' 'tmp_105' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4493 [2/3] (7.01ns)   --->   "%mul_2_5_7 = fmul i32 %select_ln36_54, i32 %tmp_506" [src/conv1.cpp:54]   --->   Operation 4493 'fmul' 'mul_2_5_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4494 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_561 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_495" [src/conv1.cpp:54]   --->   Operation 4494 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_561' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 4495 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_562 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_504" [src/conv1.cpp:54]   --->   Operation 4495 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_562' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 4496 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_563 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_513" [src/conv1.cpp:54]   --->   Operation 4496 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_563' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 4497 [1/1] (0.47ns)   --->   "%tmp_507 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_561, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_562, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_563, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 4497 'mux' 'tmp_507' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4498 [2/4] (6.43ns)   --->   "%tmp_116 = fadd i32 %tmp_101, i32 %mul_2_2_8" [src/conv1.cpp:54]   --->   Operation 4498 'fadd' 'tmp_116' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : [1/1] (1.45ns)   --->   Input mux for Operation 4499 '%mul_2_4_8 = fmul i32 %select_ln36_46, i32 %tmp_514'
ST_60 : Operation 4499 [3/3] (5.56ns)   --->   "%mul_2_4_8 = fmul i32 %select_ln36_46, i32 %tmp_514" [src/conv1.cpp:54]   --->   Operation 4499 'fmul' 'mul_2_4_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4500 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_585 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_521" [src/conv1.cpp:54]   --->   Operation 4500 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_585' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 4501 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_586 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_530" [src/conv1.cpp:54]   --->   Operation 4501 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_586' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : Operation 4502 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_587 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_539" [src/conv1.cpp:54]   --->   Operation 4502 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_587' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_60 : [1/1] (1.53ns)   --->   Input mux for Operation 4503 '%add53_1_1 = fadd i32 %add53_1, i32 %tmp_98'
ST_60 : Operation 4503 [4/4] (4.90ns)   --->   "%add53_1_1 = fadd i32 %add53_1, i32 %tmp_98" [src/conv1.cpp:57]   --->   Operation 4503 'fadd' 'add53_1_1' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_60 : Operation 4504 [3/4] (6.43ns)   --->   "%add53_2_1 = fadd i32 %add53_2, i32 %tmp_115" [src/conv1.cpp:57]   --->   Operation 4504 'fadd' 'add53_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 60> <Delay = 7.01>
ST_61 : Operation 4505 [2/4] (6.43ns)   --->   "%add53_s = fadd i32 %add, i32 %tmp_139" [src/conv1.cpp:57]   --->   Operation 4505 'fadd' 'add53_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.53ns)   --->   Input mux for Operation 4506 '%tmp_157 = fadd i32 %tmp_156, i32 %mul_3_8'
ST_61 : Operation 4506 [4/4] (4.90ns)   --->   "%tmp_157 = fadd i32 %tmp_156, i32 %mul_3_8" [src/conv1.cpp:54]   --->   Operation 4506 'fadd' 'tmp_157' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4507 [3/4] (6.43ns)   --->   "%tmp_165 = fadd i32 %tmp_164, i32 %mul_4_7" [src/conv1.cpp:54]   --->   Operation 4507 'fadd' 'tmp_165' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4508 [2/4] (6.43ns)   --->   "%tmp_173 = fadd i32 %tmp_172, i32 %mul_5_6" [src/conv1.cpp:54]   --->   Operation 4508 'fadd' 'tmp_173' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4509 [1/3] (7.01ns)   --->   "%mul_5_8 = fmul i32 %select_ln36_55, i32 %tmp_364" [src/conv1.cpp:54]   --->   Operation 4509 'fmul' 'mul_5_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4510 [1/4] (6.43ns)   --->   "%tmp_264 = fadd i32 %tmp_262, i32 %mul_6_5" [src/conv1.cpp:54]   --->   Operation 4510 'fadd' 'tmp_264' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4511 [1/3] (7.01ns)   --->   "%mul_6_7 = fmul i32 %select_ln36_63, i32 %tmp_380" [src/conv1.cpp:54]   --->   Operation 4511 'fmul' 'mul_6_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.45ns)   --->   Input mux for Operation 4512 '%mul_6_8 = fmul i32 %select_ln36_64, i32 %tmp_382'
ST_61 : Operation 4512 [3/3] (5.56ns)   --->   "%mul_6_8 = fmul i32 %select_ln36_64, i32 %tmp_382" [src/conv1.cpp:54]   --->   Operation 4512 'fmul' 'mul_6_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4513 [1/4] (6.43ns)   --->   "%tmp_281 = fadd i32 %tmp_279, i32 %mul_7_4" [src/conv1.cpp:54]   --->   Operation 4513 'fadd' 'tmp_281' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4514 [1/3] (7.01ns)   --->   "%mul_7_6 = fmul i32 %select_ln36_71, i32 %tmp_396" [src/conv1.cpp:54]   --->   Operation 4514 'fmul' 'mul_7_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4515 [1/4] (6.43ns)   --->   "%tmp_297 = fadd i32 %tmp_295, i32 %mul_8_3" [src/conv1.cpp:54]   --->   Operation 4515 'fadd' 'tmp_297' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4516 [2/3] (7.01ns)   --->   "%mul_8_5 = fmul i32 %select_ln36_79, i32 %tmp_412" [src/conv1.cpp:54]   --->   Operation 4516 'fmul' 'mul_8_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4517 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_486 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_251" [src/conv1.cpp:54]   --->   Operation 4517 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_486' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 4518 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_487 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_260" [src/conv1.cpp:54]   --->   Operation 4518 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_487' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 4519 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_488 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_269" [src/conv1.cpp:54]   --->   Operation 4519 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_488' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 4520 [1/1] (0.47ns)   --->   "%tmp_418 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_486, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_487, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_488, i2 %trunc_ln54_9" [src/conv1.cpp:54]   --->   Operation 4520 'mux' 'tmp_418' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4521 [1/1] (0.79ns)   --->   "%add_ln54_97 = add i11 %mul_ln54_7, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 4521 'add' 'add_ln54_97' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4522 [1/1] (0.00ns)   --->   "%zext_ln54_108 = zext i11 %add_ln54_97" [src/conv1.cpp:54]   --->   Operation 4522 'zext' 'zext_ln54_108' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4523 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_496 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_108" [src/conv1.cpp:54]   --->   Operation 4523 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_496' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4524 [1/1] (0.79ns)   --->   "%add_ln54_98 = add i11 %mul_ln39, i11 %zext_ln54_100" [src/conv1.cpp:54]   --->   Operation 4524 'add' 'add_ln54_98' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4525 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_505 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_108" [src/conv1.cpp:54]   --->   Operation 4525 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_505' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4526 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_514 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_108" [src/conv1.cpp:54]   --->   Operation 4526 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_514' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4527 [3/4] (6.43ns)   --->   "%tmp_389 = fadd i32 %tmp_387, i32 %mul_1_4_7" [src/conv1.cpp:54]   --->   Operation 4527 'fadd' 'tmp_389' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4528 [2/4] (6.43ns)   --->   "%tmp_403 = fadd i32 %tmp_401, i32 %mul_1_5_6" [src/conv1.cpp:54]   --->   Operation 4528 'fadd' 'tmp_403' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4529 [2/4] (6.43ns)   --->   "%tmp_417 = fadd i32 %tmp_415, i32 %mul_1_6_5" [src/conv1.cpp:54]   --->   Operation 4529 'fadd' 'tmp_417' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4530 [2/3] (7.01ns)   --->   "%mul_1_6_7 = fmul i32 %select_ln36_63, i32 %tmp_382" [src/conv1.cpp:54]   --->   Operation 4530 'fmul' 'mul_1_6_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4531 [1/4] (6.43ns)   --->   "%tmp_425 = fadd i32 %tmp_424, i32 %mul_1_7_4" [src/conv1.cpp:54]   --->   Operation 4531 'fadd' 'tmp_425' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4532 [2/3] (7.01ns)   --->   "%mul_1_7_6 = fmul i32 %select_ln36_71, i32 %tmp_398" [src/conv1.cpp:54]   --->   Operation 4532 'fmul' 'mul_1_7_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4533 [1/4] (6.43ns)   --->   "%tmp_432 = fadd i32 %tmp_431, i32 %mul_1_8_3" [src/conv1.cpp:54]   --->   Operation 4533 'fadd' 'tmp_432' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4534 [2/3] (7.01ns)   --->   "%mul_1_8_5 = fmul i32 %select_ln36_79, i32 %tmp_414" [src/conv1.cpp:54]   --->   Operation 4534 'fmul' 'mul_1_8_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4535 [1/1] (0.00ns)   --->   "%zext_ln54_118 = zext i11 %add_ln54_105" [src/conv1.cpp:54]   --->   Operation 4535 'zext' 'zext_ln54_118' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4536 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_522 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_118" [src/conv1.cpp:54]   --->   Operation 4536 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_522' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4537 [1/1] (0.79ns)   --->   "%add_ln54_106 = add i11 %mul_ln54_7, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 4537 'add' 'add_ln54_106' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4538 [1/1] (0.79ns)   --->   "%add_ln54_107 = add i11 %mul_ln39, i11 %zext_ln54_111" [src/conv1.cpp:54]   --->   Operation 4538 'add' 'add_ln54_107' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4539 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_531 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_118" [src/conv1.cpp:54]   --->   Operation 4539 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_531' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4540 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_540 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_118" [src/conv1.cpp:54]   --->   Operation 4540 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_540' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 4541 [2/4] (6.43ns)   --->   "%tmp_478 = fadd i32 %tmp_477, i32 %mul_2_5_6" [src/conv1.cpp:54]   --->   Operation 4541 'fadd' 'tmp_478' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4542 [3/4] (6.43ns)   --->   "%tmp_484 = fadd i32 %tmp_483, i32 %mul_2_6_5" [src/conv1.cpp:54]   --->   Operation 4542 'fadd' 'tmp_484' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4543 [3/4] (6.43ns)   --->   "%tmp_490 = fadd i32 %tmp_489, i32 %mul_2_7_4" [src/conv1.cpp:54]   --->   Operation 4543 'fadd' 'tmp_490' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.45ns)   --->   Input mux for Operation 4544 '%mul_2_7_6 = fmul i32 %select_ln36_71, i32 %tmp_400'
ST_61 : Operation 4544 [3/3] (5.56ns)   --->   "%mul_2_7_6 = fmul i32 %select_ln36_71, i32 %tmp_400" [src/conv1.cpp:54]   --->   Operation 4544 'fmul' 'mul_2_7_6' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.53ns)   --->   Input mux for Operation 4545 '%tmp_496 = fadd i32 %tmp_495, i32 %mul_2_8_3'
ST_61 : Operation 4545 [4/4] (4.90ns)   --->   "%tmp_496 = fadd i32 %tmp_495, i32 %mul_2_8_3" [src/conv1.cpp:54]   --->   Operation 4545 'fadd' 'tmp_496' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4546 [1/3] (7.01ns)   --->   "%mul_2_8_4 = fmul i32 %select_ln36_78, i32 %tmp_414" [src/conv1.cpp:54]   --->   Operation 4546 'fmul' 'mul_2_8_4' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.45ns)   --->   Input mux for Operation 4547 '%mul_2_8_5 = fmul i32 %select_ln36_79, i32 %tmp_416'
ST_61 : Operation 4547 [3/3] (5.56ns)   --->   "%mul_2_8_5 = fmul i32 %select_ln36_79, i32 %tmp_416" [src/conv1.cpp:54]   --->   Operation 4547 'fmul' 'mul_2_8_5' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.53ns)   --->   Input mux for Operation 4548 '%tmp_102 = fadd i32 %tmp_373, i32 %mul_1_3_8'
ST_61 : Operation 4548 [4/4] (4.90ns)   --->   "%tmp_102 = fadd i32 %tmp_373, i32 %mul_1_3_8" [src/conv1.cpp:54]   --->   Operation 4548 'fadd' 'tmp_102' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4549 [3/4] (6.43ns)   --->   "%tmp_105 = fadd i32 %tmp_471, i32 %mul_2_4_7" [src/conv1.cpp:54]   --->   Operation 4549 'fadd' 'tmp_105' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.45ns)   --->   Input mux for Operation 4550 '%mul_1_5_8 = fmul i32 %select_ln36_55, i32 %tmp_506'
ST_61 : Operation 4550 [3/3] (5.56ns)   --->   "%mul_1_5_8 = fmul i32 %select_ln36_55, i32 %tmp_506" [src/conv1.cpp:54]   --->   Operation 4550 'fmul' 'mul_1_5_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4551 [1/3] (7.01ns)   --->   "%mul_2_5_7 = fmul i32 %select_ln36_54, i32 %tmp_506" [src/conv1.cpp:54]   --->   Operation 4551 'fmul' 'mul_2_5_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.45ns)   --->   Input mux for Operation 4552 '%mul_2_6_7 = fmul i32 %select_ln36_63, i32 %tmp_507'
ST_61 : Operation 4552 [3/3] (5.56ns)   --->   "%mul_2_6_7 = fmul i32 %select_ln36_63, i32 %tmp_507" [src/conv1.cpp:54]   --->   Operation 4552 'fmul' 'mul_2_6_7' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4553 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_564 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_496" [src/conv1.cpp:54]   --->   Operation 4553 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_564' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 4554 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_565 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_505" [src/conv1.cpp:54]   --->   Operation 4554 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_565' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 4555 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_566 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_514" [src/conv1.cpp:54]   --->   Operation 4555 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_566' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 4556 [1/4] (6.43ns)   --->   "%tmp_116 = fadd i32 %tmp_101, i32 %mul_2_2_8" [src/conv1.cpp:54]   --->   Operation 4556 'fadd' 'tmp_116' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : [1/1] (1.53ns)   --->   Input mux for Operation 4557 '%tmp_117 = fadd i32 %tmp_103, i32 %mul_2_3_8'
ST_61 : Operation 4557 [4/4] (4.90ns)   --->   "%tmp_117 = fadd i32 %tmp_103, i32 %mul_2_3_8" [src/conv1.cpp:54]   --->   Operation 4557 'fadd' 'tmp_117' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4558 [2/3] (7.01ns)   --->   "%mul_2_4_8 = fmul i32 %select_ln36_46, i32 %tmp_514" [src/conv1.cpp:54]   --->   Operation 4558 'fmul' 'mul_2_4_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4559 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_585 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_521" [src/conv1.cpp:54]   --->   Operation 4559 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_585' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 4560 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_586 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_530" [src/conv1.cpp:54]   --->   Operation 4560 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_586' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 4561 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_587 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_539" [src/conv1.cpp:54]   --->   Operation 4561 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_587' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 4562 [1/1] (0.47ns)   --->   "%tmp_515 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_585, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_586, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_587, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 4562 'mux' 'tmp_515' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4563 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_588 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_522" [src/conv1.cpp:54]   --->   Operation 4563 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_588' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 4564 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_589 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_531" [src/conv1.cpp:54]   --->   Operation 4564 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_589' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 4565 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_590 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_540" [src/conv1.cpp:54]   --->   Operation 4565 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_590' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_61 : Operation 4566 [3/4] (6.43ns)   --->   "%add53_1_1 = fadd i32 %add53_1, i32 %tmp_98" [src/conv1.cpp:57]   --->   Operation 4566 'fadd' 'add53_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 4567 [2/4] (6.43ns)   --->   "%add53_2_1 = fadd i32 %add53_2, i32 %tmp_115" [src/conv1.cpp:57]   --->   Operation 4567 'fadd' 'add53_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 61> <Delay = 7.01>
ST_62 : Operation 4568 [1/4] (6.43ns)   --->   "%add53_s = fadd i32 %add, i32 %tmp_139" [src/conv1.cpp:57]   --->   Operation 4568 'fadd' 'add53_s' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4569 [3/4] (6.43ns)   --->   "%tmp_157 = fadd i32 %tmp_156, i32 %mul_3_8" [src/conv1.cpp:54]   --->   Operation 4569 'fadd' 'tmp_157' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4570 [2/4] (6.43ns)   --->   "%tmp_165 = fadd i32 %tmp_164, i32 %mul_4_7" [src/conv1.cpp:54]   --->   Operation 4570 'fadd' 'tmp_165' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4571 [1/4] (6.43ns)   --->   "%tmp_173 = fadd i32 %tmp_172, i32 %mul_5_6" [src/conv1.cpp:54]   --->   Operation 4571 'fadd' 'tmp_173' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.53ns)   --->   Input mux for Operation 4572 '%tmp_266 = fadd i32 %tmp_264, i32 %mul_6_6'
ST_62 : Operation 4572 [4/4] (4.90ns)   --->   "%tmp_266 = fadd i32 %tmp_264, i32 %mul_6_6" [src/conv1.cpp:54]   --->   Operation 4572 'fadd' 'tmp_266' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4573 [2/3] (7.01ns)   --->   "%mul_6_8 = fmul i32 %select_ln36_64, i32 %tmp_382" [src/conv1.cpp:54]   --->   Operation 4573 'fmul' 'mul_6_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.53ns)   --->   Input mux for Operation 4574 '%tmp_283 = fadd i32 %tmp_281, i32 %mul_7_5'
ST_62 : Operation 4574 [4/4] (4.90ns)   --->   "%tmp_283 = fadd i32 %tmp_281, i32 %mul_7_5" [src/conv1.cpp:54]   --->   Operation 4574 'fadd' 'tmp_283' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.45ns)   --->   Input mux for Operation 4575 '%mul_7_7 = fmul i32 %select_ln36_72, i32 %tmp_398'
ST_62 : Operation 4575 [3/3] (5.56ns)   --->   "%mul_7_7 = fmul i32 %select_ln36_72, i32 %tmp_398" [src/conv1.cpp:54]   --->   Operation 4575 'fmul' 'mul_7_7' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.53ns)   --->   Input mux for Operation 4576 '%tmp_299 = fadd i32 %tmp_297, i32 %mul_8_4'
ST_62 : Operation 4576 [4/4] (4.90ns)   --->   "%tmp_299 = fadd i32 %tmp_297, i32 %mul_8_4" [src/conv1.cpp:54]   --->   Operation 4576 'fadd' 'tmp_299' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4577 [1/3] (7.01ns)   --->   "%mul_8_5 = fmul i32 %select_ln36_79, i32 %tmp_412" [src/conv1.cpp:54]   --->   Operation 4577 'fmul' 'mul_8_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.45ns)   --->   Input mux for Operation 4578 '%mul_8_6 = fmul i32 %select_ln36_80, i32 %tmp_414'
ST_62 : Operation 4578 [3/3] (5.56ns)   --->   "%mul_8_6 = fmul i32 %select_ln36_80, i32 %tmp_414" [src/conv1.cpp:54]   --->   Operation 4578 'fmul' 'mul_8_6' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4579 [1/1] (0.00ns)   --->   "%zext_ln54_109 = zext i11 %add_ln54_98" [src/conv1.cpp:54]   --->   Operation 4579 'zext' 'zext_ln54_109' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 4580 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_497 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_109" [src/conv1.cpp:54]   --->   Operation 4580 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_497' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 4581 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_506 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_109" [src/conv1.cpp:54]   --->   Operation 4581 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_506' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 4582 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_515 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_109" [src/conv1.cpp:54]   --->   Operation 4582 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_515' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 4583 [2/4] (6.43ns)   --->   "%tmp_389 = fadd i32 %tmp_387, i32 %mul_1_4_7" [src/conv1.cpp:54]   --->   Operation 4583 'fadd' 'tmp_389' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4584 [1/4] (6.43ns)   --->   "%tmp_403 = fadd i32 %tmp_401, i32 %mul_1_5_6" [src/conv1.cpp:54]   --->   Operation 4584 'fadd' 'tmp_403' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4585 [1/4] (6.43ns)   --->   "%tmp_417 = fadd i32 %tmp_415, i32 %mul_1_6_5" [src/conv1.cpp:54]   --->   Operation 4585 'fadd' 'tmp_417' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4586 [1/3] (7.01ns)   --->   "%mul_1_6_7 = fmul i32 %select_ln36_63, i32 %tmp_382" [src/conv1.cpp:54]   --->   Operation 4586 'fmul' 'mul_1_6_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.53ns)   --->   Input mux for Operation 4587 '%tmp_426 = fadd i32 %tmp_425, i32 %mul_1_7_5'
ST_62 : Operation 4587 [4/4] (4.90ns)   --->   "%tmp_426 = fadd i32 %tmp_425, i32 %mul_1_7_5" [src/conv1.cpp:54]   --->   Operation 4587 'fadd' 'tmp_426' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4588 [1/3] (7.01ns)   --->   "%mul_1_7_6 = fmul i32 %select_ln36_71, i32 %tmp_398" [src/conv1.cpp:54]   --->   Operation 4588 'fmul' 'mul_1_7_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.45ns)   --->   Input mux for Operation 4589 '%mul_1_7_7 = fmul i32 %select_ln36_72, i32 %tmp_400'
ST_62 : Operation 4589 [3/3] (5.56ns)   --->   "%mul_1_7_7 = fmul i32 %select_ln36_72, i32 %tmp_400" [src/conv1.cpp:54]   --->   Operation 4589 'fmul' 'mul_1_7_7' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.53ns)   --->   Input mux for Operation 4590 '%tmp_433 = fadd i32 %tmp_432, i32 %mul_1_8_4'
ST_62 : Operation 4590 [4/4] (4.90ns)   --->   "%tmp_433 = fadd i32 %tmp_432, i32 %mul_1_8_4" [src/conv1.cpp:54]   --->   Operation 4590 'fadd' 'tmp_433' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4591 [1/3] (7.01ns)   --->   "%mul_1_8_5 = fmul i32 %select_ln36_79, i32 %tmp_414" [src/conv1.cpp:54]   --->   Operation 4591 'fmul' 'mul_1_8_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.45ns)   --->   Input mux for Operation 4592 '%mul_1_8_6 = fmul i32 %select_ln36_80, i32 %tmp_416'
ST_62 : Operation 4592 [3/3] (5.56ns)   --->   "%mul_1_8_6 = fmul i32 %select_ln36_80, i32 %tmp_416" [src/conv1.cpp:54]   --->   Operation 4592 'fmul' 'mul_1_8_6' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4593 [1/1] (0.00ns)   --->   "%zext_ln54_119 = zext i11 %add_ln54_106" [src/conv1.cpp:54]   --->   Operation 4593 'zext' 'zext_ln54_119' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 4594 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_523 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_119" [src/conv1.cpp:54]   --->   Operation 4594 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_523' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 4595 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_532 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_119" [src/conv1.cpp:54]   --->   Operation 4595 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_532' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 4596 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_541 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_119" [src/conv1.cpp:54]   --->   Operation 4596 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_541' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 4597 [1/4] (6.43ns)   --->   "%tmp_478 = fadd i32 %tmp_477, i32 %mul_2_5_6" [src/conv1.cpp:54]   --->   Operation 4597 'fadd' 'tmp_478' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4598 [2/4] (6.43ns)   --->   "%tmp_484 = fadd i32 %tmp_483, i32 %mul_2_6_5" [src/conv1.cpp:54]   --->   Operation 4598 'fadd' 'tmp_484' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4599 [2/4] (6.43ns)   --->   "%tmp_490 = fadd i32 %tmp_489, i32 %mul_2_7_4" [src/conv1.cpp:54]   --->   Operation 4599 'fadd' 'tmp_490' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4600 [2/3] (7.01ns)   --->   "%mul_2_7_6 = fmul i32 %select_ln36_71, i32 %tmp_400" [src/conv1.cpp:54]   --->   Operation 4600 'fmul' 'mul_2_7_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4601 [3/4] (6.43ns)   --->   "%tmp_496 = fadd i32 %tmp_495, i32 %mul_2_8_3" [src/conv1.cpp:54]   --->   Operation 4601 'fadd' 'tmp_496' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4602 [2/3] (7.01ns)   --->   "%mul_2_8_5 = fmul i32 %select_ln36_79, i32 %tmp_416" [src/conv1.cpp:54]   --->   Operation 4602 'fmul' 'mul_2_8_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4603 [3/4] (6.43ns)   --->   "%tmp_102 = fadd i32 %tmp_373, i32 %mul_1_3_8" [src/conv1.cpp:54]   --->   Operation 4603 'fadd' 'tmp_102' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4604 [2/4] (6.43ns)   --->   "%tmp_105 = fadd i32 %tmp_471, i32 %mul_2_4_7" [src/conv1.cpp:54]   --->   Operation 4604 'fadd' 'tmp_105' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4605 [2/3] (7.01ns)   --->   "%mul_1_5_8 = fmul i32 %select_ln36_55, i32 %tmp_506" [src/conv1.cpp:54]   --->   Operation 4605 'fmul' 'mul_1_5_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4606 [2/3] (7.01ns)   --->   "%mul_2_6_7 = fmul i32 %select_ln36_63, i32 %tmp_507" [src/conv1.cpp:54]   --->   Operation 4606 'fmul' 'mul_2_6_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4607 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_564 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_496" [src/conv1.cpp:54]   --->   Operation 4607 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_564' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 4608 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_565 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_505" [src/conv1.cpp:54]   --->   Operation 4608 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_565' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 4609 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_566 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_514" [src/conv1.cpp:54]   --->   Operation 4609 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_566' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 4610 [1/1] (0.47ns)   --->   "%tmp_508 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_564, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_565, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_566, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 4610 'mux' 'tmp_508' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4611 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_567 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_497" [src/conv1.cpp:54]   --->   Operation 4611 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_567' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 4612 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_568 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_506" [src/conv1.cpp:54]   --->   Operation 4612 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_568' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 4613 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_569 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_515" [src/conv1.cpp:54]   --->   Operation 4613 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_569' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 4614 [3/4] (6.43ns)   --->   "%tmp_117 = fadd i32 %tmp_103, i32 %mul_2_3_8" [src/conv1.cpp:54]   --->   Operation 4614 'fadd' 'tmp_117' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4615 [1/3] (7.01ns)   --->   "%mul_2_4_8 = fmul i32 %select_ln36_46, i32 %tmp_514" [src/conv1.cpp:54]   --->   Operation 4615 'fmul' 'mul_2_4_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : [1/1] (1.45ns)   --->   Input mux for Operation 4616 '%mul_2_5_8 = fmul i32 %select_ln36_55, i32 %tmp_515'
ST_62 : Operation 4616 [3/3] (5.56ns)   --->   "%mul_2_5_8 = fmul i32 %select_ln36_55, i32 %tmp_515" [src/conv1.cpp:54]   --->   Operation 4616 'fmul' 'mul_2_5_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4617 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_588 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_522" [src/conv1.cpp:54]   --->   Operation 4617 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_588' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 4618 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_589 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_531" [src/conv1.cpp:54]   --->   Operation 4618 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_589' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 4619 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_590 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_540" [src/conv1.cpp:54]   --->   Operation 4619 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_590' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 4620 [1/1] (0.47ns)   --->   "%tmp_516 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_588, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_589, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_590, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 4620 'mux' 'tmp_516' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4621 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_591 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_523" [src/conv1.cpp:54]   --->   Operation 4621 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_591' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 4622 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_592 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_532" [src/conv1.cpp:54]   --->   Operation 4622 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_592' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 4623 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_593 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_541" [src/conv1.cpp:54]   --->   Operation 4623 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_593' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_62 : Operation 4624 [2/4] (6.43ns)   --->   "%add53_1_1 = fadd i32 %add53_1, i32 %tmp_98" [src/conv1.cpp:57]   --->   Operation 4624 'fadd' 'add53_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 4625 [1/4] (6.43ns)   --->   "%add53_2_1 = fadd i32 %add53_2, i32 %tmp_115" [src/conv1.cpp:57]   --->   Operation 4625 'fadd' 'add53_2_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 62> <Delay = 7.01>
ST_63 : [1/1] (1.53ns)   --->   Input mux for Operation 4626 '%add53_9 = fadd i32 %add53_s, i32 %tmp_148'
ST_63 : Operation 4626 [4/4] (4.90ns)   --->   "%add53_9 = fadd i32 %add53_s, i32 %tmp_148" [src/conv1.cpp:57]   --->   Operation 4626 'fadd' 'add53_9' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4627 [2/4] (6.43ns)   --->   "%tmp_157 = fadd i32 %tmp_156, i32 %mul_3_8" [src/conv1.cpp:54]   --->   Operation 4627 'fadd' 'tmp_157' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4628 [1/4] (6.43ns)   --->   "%tmp_165 = fadd i32 %tmp_164, i32 %mul_4_7" [src/conv1.cpp:54]   --->   Operation 4628 'fadd' 'tmp_165' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.53ns)   --->   Input mux for Operation 4629 '%tmp_174 = fadd i32 %tmp_173, i32 %mul_5_7'
ST_63 : Operation 4629 [4/4] (4.90ns)   --->   "%tmp_174 = fadd i32 %tmp_173, i32 %mul_5_7" [src/conv1.cpp:54]   --->   Operation 4629 'fadd' 'tmp_174' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4630 [3/4] (6.43ns)   --->   "%tmp_266 = fadd i32 %tmp_264, i32 %mul_6_6" [src/conv1.cpp:54]   --->   Operation 4630 'fadd' 'tmp_266' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4631 [1/3] (7.01ns)   --->   "%mul_6_8 = fmul i32 %select_ln36_64, i32 %tmp_382" [src/conv1.cpp:54]   --->   Operation 4631 'fmul' 'mul_6_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4632 [3/4] (6.43ns)   --->   "%tmp_283 = fadd i32 %tmp_281, i32 %mul_7_5" [src/conv1.cpp:54]   --->   Operation 4632 'fadd' 'tmp_283' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4633 [2/3] (7.01ns)   --->   "%mul_7_7 = fmul i32 %select_ln36_72, i32 %tmp_398" [src/conv1.cpp:54]   --->   Operation 4633 'fmul' 'mul_7_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.45ns)   --->   Input mux for Operation 4634 '%mul_7_8 = fmul i32 %select_ln36_73, i32 %tmp_400'
ST_63 : Operation 4634 [3/3] (5.56ns)   --->   "%mul_7_8 = fmul i32 %select_ln36_73, i32 %tmp_400" [src/conv1.cpp:54]   --->   Operation 4634 'fmul' 'mul_7_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4635 [3/4] (6.43ns)   --->   "%tmp_299 = fadd i32 %tmp_297, i32 %mul_8_4" [src/conv1.cpp:54]   --->   Operation 4635 'fadd' 'tmp_299' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4636 [2/3] (7.01ns)   --->   "%mul_8_6 = fmul i32 %select_ln36_80, i32 %tmp_414" [src/conv1.cpp:54]   --->   Operation 4636 'fmul' 'mul_8_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4637 [1/4] (6.43ns)   --->   "%tmp_389 = fadd i32 %tmp_387, i32 %mul_1_4_7" [src/conv1.cpp:54]   --->   Operation 4637 'fadd' 'tmp_389' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.53ns)   --->   Input mux for Operation 4638 '%tmp_405 = fadd i32 %tmp_403, i32 %mul_1_5_7'
ST_63 : Operation 4638 [4/4] (4.90ns)   --->   "%tmp_405 = fadd i32 %tmp_403, i32 %mul_1_5_7" [src/conv1.cpp:54]   --->   Operation 4638 'fadd' 'tmp_405' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.53ns)   --->   Input mux for Operation 4639 '%tmp_419 = fadd i32 %tmp_417, i32 %mul_1_6_6'
ST_63 : Operation 4639 [4/4] (4.90ns)   --->   "%tmp_419 = fadd i32 %tmp_417, i32 %mul_1_6_6" [src/conv1.cpp:54]   --->   Operation 4639 'fadd' 'tmp_419' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4640 [3/4] (6.43ns)   --->   "%tmp_426 = fadd i32 %tmp_425, i32 %mul_1_7_5" [src/conv1.cpp:54]   --->   Operation 4640 'fadd' 'tmp_426' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4641 [2/3] (7.01ns)   --->   "%mul_1_7_7 = fmul i32 %select_ln36_72, i32 %tmp_400" [src/conv1.cpp:54]   --->   Operation 4641 'fmul' 'mul_1_7_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4642 [3/4] (6.43ns)   --->   "%tmp_433 = fadd i32 %tmp_432, i32 %mul_1_8_4" [src/conv1.cpp:54]   --->   Operation 4642 'fadd' 'tmp_433' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4643 [2/3] (7.01ns)   --->   "%mul_1_8_6 = fmul i32 %select_ln36_80, i32 %tmp_416" [src/conv1.cpp:54]   --->   Operation 4643 'fmul' 'mul_1_8_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4644 [1/1] (0.00ns)   --->   "%zext_ln54_120 = zext i11 %add_ln54_107" [src/conv1.cpp:54]   --->   Operation 4644 'zext' 'zext_ln54_120' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4645 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_524 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_2, i64 0, i64 %zext_ln54_120" [src/conv1.cpp:54]   --->   Operation 4645 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_524' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4646 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_533 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_1, i64 0, i64 %zext_ln54_120" [src/conv1.cpp:54]   --->   Operation 4646 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_533' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4647 [1/1] (0.00ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_542 = getelementptr i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in, i64 0, i64 %zext_ln54_120" [src/conv1.cpp:54]   --->   Operation 4647 'getelementptr' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_542' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 4648 [1/4] (6.43ns)   --->   "%tmp_484 = fadd i32 %tmp_483, i32 %mul_2_6_5" [src/conv1.cpp:54]   --->   Operation 4648 'fadd' 'tmp_484' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4649 [1/4] (6.43ns)   --->   "%tmp_490 = fadd i32 %tmp_489, i32 %mul_2_7_4" [src/conv1.cpp:54]   --->   Operation 4649 'fadd' 'tmp_490' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4650 [1/3] (7.01ns)   --->   "%mul_2_7_6 = fmul i32 %select_ln36_71, i32 %tmp_400" [src/conv1.cpp:54]   --->   Operation 4650 'fmul' 'mul_2_7_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4651 [2/4] (6.43ns)   --->   "%tmp_496 = fadd i32 %tmp_495, i32 %mul_2_8_3" [src/conv1.cpp:54]   --->   Operation 4651 'fadd' 'tmp_496' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4652 [1/3] (7.01ns)   --->   "%mul_2_8_5 = fmul i32 %select_ln36_79, i32 %tmp_416" [src/conv1.cpp:54]   --->   Operation 4652 'fmul' 'mul_2_8_5' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.45ns)   --->   Input mux for Operation 4653 '%mul_2_8_6 = fmul i32 %select_ln36_80, i32 %tmp_418'
ST_63 : Operation 4653 [3/3] (5.56ns)   --->   "%mul_2_8_6 = fmul i32 %select_ln36_80, i32 %tmp_418" [src/conv1.cpp:54]   --->   Operation 4653 'fmul' 'mul_2_8_6' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4654 [2/4] (6.43ns)   --->   "%tmp_102 = fadd i32 %tmp_373, i32 %mul_1_3_8" [src/conv1.cpp:54]   --->   Operation 4654 'fadd' 'tmp_102' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4655 [1/4] (6.43ns)   --->   "%tmp_105 = fadd i32 %tmp_471, i32 %mul_2_4_7" [src/conv1.cpp:54]   --->   Operation 4655 'fadd' 'tmp_105' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4656 [1/3] (7.01ns)   --->   "%mul_1_5_8 = fmul i32 %select_ln36_55, i32 %tmp_506" [src/conv1.cpp:54]   --->   Operation 4656 'fmul' 'mul_1_5_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.53ns)   --->   Input mux for Operation 4657 '%tmp_107 = fadd i32 %tmp_478, i32 %mul_2_5_7'
ST_63 : Operation 4657 [4/4] (4.90ns)   --->   "%tmp_107 = fadd i32 %tmp_478, i32 %mul_2_5_7" [src/conv1.cpp:54]   --->   Operation 4657 'fadd' 'tmp_107' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.45ns)   --->   Input mux for Operation 4658 '%mul_1_6_8 = fmul i32 %select_ln36_64, i32 %tmp_507'
ST_63 : Operation 4658 [3/3] (5.56ns)   --->   "%mul_1_6_8 = fmul i32 %select_ln36_64, i32 %tmp_507" [src/conv1.cpp:54]   --->   Operation 4658 'fmul' 'mul_1_6_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4659 [1/3] (7.01ns)   --->   "%mul_2_6_7 = fmul i32 %select_ln36_63, i32 %tmp_507" [src/conv1.cpp:54]   --->   Operation 4659 'fmul' 'mul_2_6_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.45ns)   --->   Input mux for Operation 4660 '%mul_2_7_7 = fmul i32 %select_ln36_72, i32 %tmp_508'
ST_63 : Operation 4660 [3/3] (5.56ns)   --->   "%mul_2_7_7 = fmul i32 %select_ln36_72, i32 %tmp_508" [src/conv1.cpp:54]   --->   Operation 4660 'fmul' 'mul_2_7_7' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4661 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_567 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_497" [src/conv1.cpp:54]   --->   Operation 4661 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_567' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 4662 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_568 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_506" [src/conv1.cpp:54]   --->   Operation 4662 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_568' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 4663 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_569 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_515" [src/conv1.cpp:54]   --->   Operation 4663 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_569' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 4664 [1/1] (0.47ns)   --->   "%tmp_509 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_567, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_568, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_569, i2 %trunc_ln54_s" [src/conv1.cpp:54]   --->   Operation 4664 'mux' 'tmp_509' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4665 [2/4] (6.43ns)   --->   "%tmp_117 = fadd i32 %tmp_103, i32 %mul_2_3_8" [src/conv1.cpp:54]   --->   Operation 4665 'fadd' 'tmp_117' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4666 [2/3] (7.01ns)   --->   "%mul_2_5_8 = fmul i32 %select_ln36_55, i32 %tmp_515" [src/conv1.cpp:54]   --->   Operation 4666 'fmul' 'mul_2_5_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.45ns)   --->   Input mux for Operation 4667 '%mul_2_6_8 = fmul i32 %select_ln36_64, i32 %tmp_516'
ST_63 : Operation 4667 [3/3] (5.56ns)   --->   "%mul_2_6_8 = fmul i32 %select_ln36_64, i32 %tmp_516" [src/conv1.cpp:54]   --->   Operation 4667 'fmul' 'mul_2_6_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4668 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_591 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_523" [src/conv1.cpp:54]   --->   Operation 4668 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_591' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 4669 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_592 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_532" [src/conv1.cpp:54]   --->   Operation 4669 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_592' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 4670 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_593 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_541" [src/conv1.cpp:54]   --->   Operation 4670 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_593' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 4671 [1/1] (0.47ns)   --->   "%tmp_517 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_591, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_592, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_593, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 4671 'mux' 'tmp_517' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 4672 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_594 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_524" [src/conv1.cpp:54]   --->   Operation 4672 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_594' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 4673 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_595 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_533" [src/conv1.cpp:54]   --->   Operation 4673 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_595' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 4674 [2/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_596 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_542" [src/conv1.cpp:54]   --->   Operation 4674 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_596' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_63 : Operation 4675 [1/4] (6.43ns)   --->   "%add53_1_1 = fadd i32 %add53_1, i32 %tmp_98" [src/conv1.cpp:57]   --->   Operation 4675 'fadd' 'add53_1_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_63 : [1/1] (1.53ns)   --->   Input mux for Operation 4676 '%add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_116'
ST_63 : Operation 4676 [4/4] (4.90ns)   --->   "%add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_116" [src/conv1.cpp:57]   --->   Operation 4676 'fadd' 'add53_2_2' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 63> <Delay = 7.01>
ST_64 : Operation 4677 [3/4] (6.43ns)   --->   "%add53_9 = fadd i32 %add53_s, i32 %tmp_148" [src/conv1.cpp:57]   --->   Operation 4677 'fadd' 'add53_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4678 [1/4] (6.43ns)   --->   "%tmp_157 = fadd i32 %tmp_156, i32 %mul_3_8" [src/conv1.cpp:54]   --->   Operation 4678 'fadd' 'tmp_157' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.53ns)   --->   Input mux for Operation 4679 '%tmp_166 = fadd i32 %tmp_165, i32 %mul_4_8'
ST_64 : Operation 4679 [4/4] (4.90ns)   --->   "%tmp_166 = fadd i32 %tmp_165, i32 %mul_4_8" [src/conv1.cpp:54]   --->   Operation 4679 'fadd' 'tmp_166' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4680 [3/4] (6.43ns)   --->   "%tmp_174 = fadd i32 %tmp_173, i32 %mul_5_7" [src/conv1.cpp:54]   --->   Operation 4680 'fadd' 'tmp_174' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4681 [2/4] (6.43ns)   --->   "%tmp_266 = fadd i32 %tmp_264, i32 %mul_6_6" [src/conv1.cpp:54]   --->   Operation 4681 'fadd' 'tmp_266' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4682 [2/4] (6.43ns)   --->   "%tmp_283 = fadd i32 %tmp_281, i32 %mul_7_5" [src/conv1.cpp:54]   --->   Operation 4682 'fadd' 'tmp_283' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4683 [1/3] (7.01ns)   --->   "%mul_7_7 = fmul i32 %select_ln36_72, i32 %tmp_398" [src/conv1.cpp:54]   --->   Operation 4683 'fmul' 'mul_7_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4684 [2/3] (7.01ns)   --->   "%mul_7_8 = fmul i32 %select_ln36_73, i32 %tmp_400" [src/conv1.cpp:54]   --->   Operation 4684 'fmul' 'mul_7_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4685 [2/4] (6.43ns)   --->   "%tmp_299 = fadd i32 %tmp_297, i32 %mul_8_4" [src/conv1.cpp:54]   --->   Operation 4685 'fadd' 'tmp_299' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4686 [1/3] (7.01ns)   --->   "%mul_8_6 = fmul i32 %select_ln36_80, i32 %tmp_414" [src/conv1.cpp:54]   --->   Operation 4686 'fmul' 'mul_8_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.45ns)   --->   Input mux for Operation 4687 '%mul_8_7 = fmul i32 %select_ln36_81, i32 %tmp_416'
ST_64 : Operation 4687 [3/3] (5.56ns)   --->   "%mul_8_7 = fmul i32 %select_ln36_81, i32 %tmp_416" [src/conv1.cpp:54]   --->   Operation 4687 'fmul' 'mul_8_7' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4688 [3/4] (6.43ns)   --->   "%tmp_405 = fadd i32 %tmp_403, i32 %mul_1_5_7" [src/conv1.cpp:54]   --->   Operation 4688 'fadd' 'tmp_405' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4689 [3/4] (6.43ns)   --->   "%tmp_419 = fadd i32 %tmp_417, i32 %mul_1_6_6" [src/conv1.cpp:54]   --->   Operation 4689 'fadd' 'tmp_419' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4690 [2/4] (6.43ns)   --->   "%tmp_426 = fadd i32 %tmp_425, i32 %mul_1_7_5" [src/conv1.cpp:54]   --->   Operation 4690 'fadd' 'tmp_426' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4691 [1/3] (7.01ns)   --->   "%mul_1_7_7 = fmul i32 %select_ln36_72, i32 %tmp_400" [src/conv1.cpp:54]   --->   Operation 4691 'fmul' 'mul_1_7_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4692 [2/4] (6.43ns)   --->   "%tmp_433 = fadd i32 %tmp_432, i32 %mul_1_8_4" [src/conv1.cpp:54]   --->   Operation 4692 'fadd' 'tmp_433' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4693 [1/3] (7.01ns)   --->   "%mul_1_8_6 = fmul i32 %select_ln36_80, i32 %tmp_416" [src/conv1.cpp:54]   --->   Operation 4693 'fmul' 'mul_1_8_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.45ns)   --->   Input mux for Operation 4694 '%mul_1_8_7 = fmul i32 %select_ln36_81, i32 %tmp_418'
ST_64 : Operation 4694 [3/3] (5.56ns)   --->   "%mul_1_8_7 = fmul i32 %select_ln36_81, i32 %tmp_418" [src/conv1.cpp:54]   --->   Operation 4694 'fmul' 'mul_1_8_7' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.53ns)   --->   Input mux for Operation 4695 '%tmp_485 = fadd i32 %tmp_484, i32 %mul_2_6_6'
ST_64 : Operation 4695 [4/4] (4.90ns)   --->   "%tmp_485 = fadd i32 %tmp_484, i32 %mul_2_6_6" [src/conv1.cpp:54]   --->   Operation 4695 'fadd' 'tmp_485' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.53ns)   --->   Input mux for Operation 4696 '%tmp_491 = fadd i32 %tmp_490, i32 %mul_2_7_5'
ST_64 : Operation 4696 [4/4] (4.90ns)   --->   "%tmp_491 = fadd i32 %tmp_490, i32 %mul_2_7_5" [src/conv1.cpp:54]   --->   Operation 4696 'fadd' 'tmp_491' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4697 [1/4] (6.43ns)   --->   "%tmp_496 = fadd i32 %tmp_495, i32 %mul_2_8_3" [src/conv1.cpp:54]   --->   Operation 4697 'fadd' 'tmp_496' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4698 [2/3] (7.01ns)   --->   "%mul_2_8_6 = fmul i32 %select_ln36_80, i32 %tmp_418" [src/conv1.cpp:54]   --->   Operation 4698 'fmul' 'mul_2_8_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4699 [1/4] (6.43ns)   --->   "%tmp_102 = fadd i32 %tmp_373, i32 %mul_1_3_8" [src/conv1.cpp:54]   --->   Operation 4699 'fadd' 'tmp_102' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.53ns)   --->   Input mux for Operation 4700 '%tmp_104 = fadd i32 %tmp_389, i32 %mul_1_4_8'
ST_64 : Operation 4700 [4/4] (4.90ns)   --->   "%tmp_104 = fadd i32 %tmp_389, i32 %mul_1_4_8" [src/conv1.cpp:54]   --->   Operation 4700 'fadd' 'tmp_104' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4701 [3/4] (6.43ns)   --->   "%tmp_107 = fadd i32 %tmp_478, i32 %mul_2_5_7" [src/conv1.cpp:54]   --->   Operation 4701 'fadd' 'tmp_107' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4702 [2/3] (7.01ns)   --->   "%mul_1_6_8 = fmul i32 %select_ln36_64, i32 %tmp_507" [src/conv1.cpp:54]   --->   Operation 4702 'fmul' 'mul_1_6_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.45ns)   --->   Input mux for Operation 4703 '%mul_1_7_8 = fmul i32 %select_ln36_73, i32 %tmp_508'
ST_64 : Operation 4703 [3/3] (5.56ns)   --->   "%mul_1_7_8 = fmul i32 %select_ln36_73, i32 %tmp_508" [src/conv1.cpp:54]   --->   Operation 4703 'fmul' 'mul_1_7_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4704 [2/3] (7.01ns)   --->   "%mul_2_7_7 = fmul i32 %select_ln36_72, i32 %tmp_508" [src/conv1.cpp:54]   --->   Operation 4704 'fmul' 'mul_2_7_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.45ns)   --->   Input mux for Operation 4705 '%mul_2_8_7 = fmul i32 %select_ln36_81, i32 %tmp_509'
ST_64 : Operation 4705 [3/3] (5.56ns)   --->   "%mul_2_8_7 = fmul i32 %select_ln36_81, i32 %tmp_509" [src/conv1.cpp:54]   --->   Operation 4705 'fmul' 'mul_2_8_7' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4706 [1/4] (6.43ns)   --->   "%tmp_117 = fadd i32 %tmp_103, i32 %mul_2_3_8" [src/conv1.cpp:54]   --->   Operation 4706 'fadd' 'tmp_117' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.53ns)   --->   Input mux for Operation 4707 '%tmp_118 = fadd i32 %tmp_105, i32 %mul_2_4_8'
ST_64 : Operation 4707 [4/4] (4.90ns)   --->   "%tmp_118 = fadd i32 %tmp_105, i32 %mul_2_4_8" [src/conv1.cpp:54]   --->   Operation 4707 'fadd' 'tmp_118' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4708 [1/3] (7.01ns)   --->   "%mul_2_5_8 = fmul i32 %select_ln36_55, i32 %tmp_515" [src/conv1.cpp:54]   --->   Operation 4708 'fmul' 'mul_2_5_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4709 [2/3] (7.01ns)   --->   "%mul_2_6_8 = fmul i32 %select_ln36_64, i32 %tmp_516" [src/conv1.cpp:54]   --->   Operation 4709 'fmul' 'mul_2_6_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.45ns)   --->   Input mux for Operation 4710 '%mul_2_7_8 = fmul i32 %select_ln36_73, i32 %tmp_517'
ST_64 : Operation 4710 [3/3] (5.56ns)   --->   "%mul_2_7_8 = fmul i32 %select_ln36_73, i32 %tmp_517" [src/conv1.cpp:54]   --->   Operation 4710 'fmul' 'mul_2_7_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4711 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_594 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_524" [src/conv1.cpp:54]   --->   Operation 4711 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_594' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_64 : Operation 4712 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_595 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_533" [src/conv1.cpp:54]   --->   Operation 4712 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_595' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_64 : Operation 4713 [1/2] (1.23ns)   --->   "%conv1_float_255_255_float_1_9_9_float_float_255_255_in_596 = load i11 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_542" [src/conv1.cpp:54]   --->   Operation 4713 'load' 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_596' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2024> <RAM>
ST_64 : Operation 4714 [1/1] (0.47ns)   --->   "%tmp_518 = mux i32 @_ssdm_op_Mux.ap_auto.3f32.i2, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_594, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_595, i32 %conv1_float_255_255_float_1_9_9_float_float_255_255_in_596, i2 %trunc_ln54_2" [src/conv1.cpp:54]   --->   Operation 4714 'mux' 'tmp_518' <Predicate = true> <Delay = 0.47> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_64 : [1/1] (1.53ns)   --->   Input mux for Operation 4715 '%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_100'
ST_64 : Operation 4715 [4/4] (4.90ns)   --->   "%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_100" [src/conv1.cpp:57]   --->   Operation 4715 'fadd' 'add53_1_2' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 4716 [3/4] (6.43ns)   --->   "%add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_116" [src/conv1.cpp:57]   --->   Operation 4716 'fadd' 'add53_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 64> <Delay = 7.01>
ST_65 : Operation 4717 [2/4] (6.43ns)   --->   "%add53_9 = fadd i32 %add53_s, i32 %tmp_148" [src/conv1.cpp:57]   --->   Operation 4717 'fadd' 'add53_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4718 [3/4] (6.43ns)   --->   "%tmp_166 = fadd i32 %tmp_165, i32 %mul_4_8" [src/conv1.cpp:54]   --->   Operation 4718 'fadd' 'tmp_166' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4719 [2/4] (6.43ns)   --->   "%tmp_174 = fadd i32 %tmp_173, i32 %mul_5_7" [src/conv1.cpp:54]   --->   Operation 4719 'fadd' 'tmp_174' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4720 [1/4] (6.43ns)   --->   "%tmp_266 = fadd i32 %tmp_264, i32 %mul_6_6" [src/conv1.cpp:54]   --->   Operation 4720 'fadd' 'tmp_266' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4721 [1/4] (6.43ns)   --->   "%tmp_283 = fadd i32 %tmp_281, i32 %mul_7_5" [src/conv1.cpp:54]   --->   Operation 4721 'fadd' 'tmp_283' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4722 [1/3] (7.01ns)   --->   "%mul_7_8 = fmul i32 %select_ln36_73, i32 %tmp_400" [src/conv1.cpp:54]   --->   Operation 4722 'fmul' 'mul_7_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4723 [1/4] (6.43ns)   --->   "%tmp_299 = fadd i32 %tmp_297, i32 %mul_8_4" [src/conv1.cpp:54]   --->   Operation 4723 'fadd' 'tmp_299' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4724 [2/3] (7.01ns)   --->   "%mul_8_7 = fmul i32 %select_ln36_81, i32 %tmp_416" [src/conv1.cpp:54]   --->   Operation 4724 'fmul' 'mul_8_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.45ns)   --->   Input mux for Operation 4725 '%mul_8_8 = fmul i32 %select_ln36_82, i32 %tmp_418'
ST_65 : Operation 4725 [3/3] (5.56ns)   --->   "%mul_8_8 = fmul i32 %select_ln36_82, i32 %tmp_418" [src/conv1.cpp:54]   --->   Operation 4725 'fmul' 'mul_8_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4726 [2/4] (6.43ns)   --->   "%tmp_405 = fadd i32 %tmp_403, i32 %mul_1_5_7" [src/conv1.cpp:54]   --->   Operation 4726 'fadd' 'tmp_405' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4727 [2/4] (6.43ns)   --->   "%tmp_419 = fadd i32 %tmp_417, i32 %mul_1_6_6" [src/conv1.cpp:54]   --->   Operation 4727 'fadd' 'tmp_419' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4728 [1/4] (6.43ns)   --->   "%tmp_426 = fadd i32 %tmp_425, i32 %mul_1_7_5" [src/conv1.cpp:54]   --->   Operation 4728 'fadd' 'tmp_426' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4729 [1/4] (6.43ns)   --->   "%tmp_433 = fadd i32 %tmp_432, i32 %mul_1_8_4" [src/conv1.cpp:54]   --->   Operation 4729 'fadd' 'tmp_433' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4730 [2/3] (7.01ns)   --->   "%mul_1_8_7 = fmul i32 %select_ln36_81, i32 %tmp_418" [src/conv1.cpp:54]   --->   Operation 4730 'fmul' 'mul_1_8_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4731 [3/4] (6.43ns)   --->   "%tmp_485 = fadd i32 %tmp_484, i32 %mul_2_6_6" [src/conv1.cpp:54]   --->   Operation 4731 'fadd' 'tmp_485' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4732 [3/4] (6.43ns)   --->   "%tmp_491 = fadd i32 %tmp_490, i32 %mul_2_7_5" [src/conv1.cpp:54]   --->   Operation 4732 'fadd' 'tmp_491' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.53ns)   --->   Input mux for Operation 4733 '%tmp_497 = fadd i32 %tmp_496, i32 %mul_2_8_4'
ST_65 : Operation 4733 [4/4] (4.90ns)   --->   "%tmp_497 = fadd i32 %tmp_496, i32 %mul_2_8_4" [src/conv1.cpp:54]   --->   Operation 4733 'fadd' 'tmp_497' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4734 [1/3] (7.01ns)   --->   "%mul_2_8_6 = fmul i32 %select_ln36_80, i32 %tmp_418" [src/conv1.cpp:54]   --->   Operation 4734 'fmul' 'mul_2_8_6' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4735 [3/4] (6.43ns)   --->   "%tmp_104 = fadd i32 %tmp_389, i32 %mul_1_4_8" [src/conv1.cpp:54]   --->   Operation 4735 'fadd' 'tmp_104' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4736 [2/4] (6.43ns)   --->   "%tmp_107 = fadd i32 %tmp_478, i32 %mul_2_5_7" [src/conv1.cpp:54]   --->   Operation 4736 'fadd' 'tmp_107' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4737 [1/3] (7.01ns)   --->   "%mul_1_6_8 = fmul i32 %select_ln36_64, i32 %tmp_507" [src/conv1.cpp:54]   --->   Operation 4737 'fmul' 'mul_1_6_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4738 [2/3] (7.01ns)   --->   "%mul_1_7_8 = fmul i32 %select_ln36_73, i32 %tmp_508" [src/conv1.cpp:54]   --->   Operation 4738 'fmul' 'mul_1_7_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4739 [1/3] (7.01ns)   --->   "%mul_2_7_7 = fmul i32 %select_ln36_72, i32 %tmp_508" [src/conv1.cpp:54]   --->   Operation 4739 'fmul' 'mul_2_7_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.45ns)   --->   Input mux for Operation 4740 '%mul_1_8_8 = fmul i32 %select_ln36_82, i32 %tmp_509'
ST_65 : Operation 4740 [3/3] (5.56ns)   --->   "%mul_1_8_8 = fmul i32 %select_ln36_82, i32 %tmp_509" [src/conv1.cpp:54]   --->   Operation 4740 'fmul' 'mul_1_8_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4741 [2/3] (7.01ns)   --->   "%mul_2_8_7 = fmul i32 %select_ln36_81, i32 %tmp_509" [src/conv1.cpp:54]   --->   Operation 4741 'fmul' 'mul_2_8_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4742 [3/4] (6.43ns)   --->   "%tmp_118 = fadd i32 %tmp_105, i32 %mul_2_4_8" [src/conv1.cpp:54]   --->   Operation 4742 'fadd' 'tmp_118' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4743 [1/3] (7.01ns)   --->   "%mul_2_6_8 = fmul i32 %select_ln36_64, i32 %tmp_516" [src/conv1.cpp:54]   --->   Operation 4743 'fmul' 'mul_2_6_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4744 [2/3] (7.01ns)   --->   "%mul_2_7_8 = fmul i32 %select_ln36_73, i32 %tmp_517" [src/conv1.cpp:54]   --->   Operation 4744 'fmul' 'mul_2_7_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : [1/1] (1.45ns)   --->   Input mux for Operation 4745 '%mul_2_8_8 = fmul i32 %select_ln36_82, i32 %tmp_518'
ST_65 : Operation 4745 [3/3] (5.56ns)   --->   "%mul_2_8_8 = fmul i32 %select_ln36_82, i32 %tmp_518" [src/conv1.cpp:54]   --->   Operation 4745 'fmul' 'mul_2_8_8' <Predicate = true> <Delay = 5.56> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4746 [3/4] (6.43ns)   --->   "%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_100" [src/conv1.cpp:57]   --->   Operation 4746 'fadd' 'add53_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_65 : Operation 4747 [2/4] (6.43ns)   --->   "%add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_116" [src/conv1.cpp:57]   --->   Operation 4747 'fadd' 'add53_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 65> <Delay = 7.01>
ST_66 : Operation 4748 [1/4] (6.43ns)   --->   "%add53_9 = fadd i32 %add53_s, i32 %tmp_148" [src/conv1.cpp:57]   --->   Operation 4748 'fadd' 'add53_9' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4749 [2/4] (6.43ns)   --->   "%tmp_166 = fadd i32 %tmp_165, i32 %mul_4_8" [src/conv1.cpp:54]   --->   Operation 4749 'fadd' 'tmp_166' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4750 [1/4] (6.43ns)   --->   "%tmp_174 = fadd i32 %tmp_173, i32 %mul_5_7" [src/conv1.cpp:54]   --->   Operation 4750 'fadd' 'tmp_174' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : [1/1] (1.53ns)   --->   Input mux for Operation 4751 '%tmp_268 = fadd i32 %tmp_266, i32 %mul_6_7'
ST_66 : Operation 4751 [4/4] (4.90ns)   --->   "%tmp_268 = fadd i32 %tmp_266, i32 %mul_6_7" [src/conv1.cpp:54]   --->   Operation 4751 'fadd' 'tmp_268' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : [1/1] (1.53ns)   --->   Input mux for Operation 4752 '%tmp_285 = fadd i32 %tmp_283, i32 %mul_7_6'
ST_66 : Operation 4752 [4/4] (4.90ns)   --->   "%tmp_285 = fadd i32 %tmp_283, i32 %mul_7_6" [src/conv1.cpp:54]   --->   Operation 4752 'fadd' 'tmp_285' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : [1/1] (1.53ns)   --->   Input mux for Operation 4753 '%tmp_301 = fadd i32 %tmp_299, i32 %mul_8_5'
ST_66 : Operation 4753 [4/4] (4.90ns)   --->   "%tmp_301 = fadd i32 %tmp_299, i32 %mul_8_5" [src/conv1.cpp:54]   --->   Operation 4753 'fadd' 'tmp_301' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4754 [1/3] (7.01ns)   --->   "%mul_8_7 = fmul i32 %select_ln36_81, i32 %tmp_416" [src/conv1.cpp:54]   --->   Operation 4754 'fmul' 'mul_8_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4755 [2/3] (7.01ns)   --->   "%mul_8_8 = fmul i32 %select_ln36_82, i32 %tmp_418" [src/conv1.cpp:54]   --->   Operation 4755 'fmul' 'mul_8_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4756 [1/4] (6.43ns)   --->   "%tmp_405 = fadd i32 %tmp_403, i32 %mul_1_5_7" [src/conv1.cpp:54]   --->   Operation 4756 'fadd' 'tmp_405' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4757 [1/4] (6.43ns)   --->   "%tmp_419 = fadd i32 %tmp_417, i32 %mul_1_6_6" [src/conv1.cpp:54]   --->   Operation 4757 'fadd' 'tmp_419' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : [1/1] (1.53ns)   --->   Input mux for Operation 4758 '%tmp_427 = fadd i32 %tmp_426, i32 %mul_1_7_6'
ST_66 : Operation 4758 [4/4] (4.90ns)   --->   "%tmp_427 = fadd i32 %tmp_426, i32 %mul_1_7_6" [src/conv1.cpp:54]   --->   Operation 4758 'fadd' 'tmp_427' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : [1/1] (1.53ns)   --->   Input mux for Operation 4759 '%tmp_434 = fadd i32 %tmp_433, i32 %mul_1_8_5'
ST_66 : Operation 4759 [4/4] (4.90ns)   --->   "%tmp_434 = fadd i32 %tmp_433, i32 %mul_1_8_5" [src/conv1.cpp:54]   --->   Operation 4759 'fadd' 'tmp_434' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4760 [1/3] (7.01ns)   --->   "%mul_1_8_7 = fmul i32 %select_ln36_81, i32 %tmp_418" [src/conv1.cpp:54]   --->   Operation 4760 'fmul' 'mul_1_8_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4761 [2/4] (6.43ns)   --->   "%tmp_485 = fadd i32 %tmp_484, i32 %mul_2_6_6" [src/conv1.cpp:54]   --->   Operation 4761 'fadd' 'tmp_485' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4762 [2/4] (6.43ns)   --->   "%tmp_491 = fadd i32 %tmp_490, i32 %mul_2_7_5" [src/conv1.cpp:54]   --->   Operation 4762 'fadd' 'tmp_491' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4763 [3/4] (6.43ns)   --->   "%tmp_497 = fadd i32 %tmp_496, i32 %mul_2_8_4" [src/conv1.cpp:54]   --->   Operation 4763 'fadd' 'tmp_497' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4764 [2/4] (6.43ns)   --->   "%tmp_104 = fadd i32 %tmp_389, i32 %mul_1_4_8" [src/conv1.cpp:54]   --->   Operation 4764 'fadd' 'tmp_104' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4765 [1/4] (6.43ns)   --->   "%tmp_107 = fadd i32 %tmp_478, i32 %mul_2_5_7" [src/conv1.cpp:54]   --->   Operation 4765 'fadd' 'tmp_107' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4766 [1/3] (7.01ns)   --->   "%mul_1_7_8 = fmul i32 %select_ln36_73, i32 %tmp_508" [src/conv1.cpp:54]   --->   Operation 4766 'fmul' 'mul_1_7_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4767 [2/3] (7.01ns)   --->   "%mul_1_8_8 = fmul i32 %select_ln36_82, i32 %tmp_509" [src/conv1.cpp:54]   --->   Operation 4767 'fmul' 'mul_1_8_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4768 [1/3] (7.01ns)   --->   "%mul_2_8_7 = fmul i32 %select_ln36_81, i32 %tmp_509" [src/conv1.cpp:54]   --->   Operation 4768 'fmul' 'mul_2_8_7' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4769 [2/4] (6.43ns)   --->   "%tmp_118 = fadd i32 %tmp_105, i32 %mul_2_4_8" [src/conv1.cpp:54]   --->   Operation 4769 'fadd' 'tmp_118' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4770 [1/3] (7.01ns)   --->   "%mul_2_7_8 = fmul i32 %select_ln36_73, i32 %tmp_517" [src/conv1.cpp:54]   --->   Operation 4770 'fmul' 'mul_2_7_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4771 [2/3] (7.01ns)   --->   "%mul_2_8_8 = fmul i32 %select_ln36_82, i32 %tmp_518" [src/conv1.cpp:54]   --->   Operation 4771 'fmul' 'mul_2_8_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4772 [2/4] (6.43ns)   --->   "%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_100" [src/conv1.cpp:57]   --->   Operation 4772 'fadd' 'add53_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_66 : Operation 4773 [1/4] (6.43ns)   --->   "%add53_2_2 = fadd i32 %add53_2_1, i32 %tmp_116" [src/conv1.cpp:57]   --->   Operation 4773 'fadd' 'add53_2_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 66> <Delay = 7.01>
ST_67 : [1/1] (1.53ns)   --->   Input mux for Operation 4774 '%add53_3 = fadd i32 %add53_9, i32 %tmp_157'
ST_67 : Operation 4774 [4/4] (4.90ns)   --->   "%add53_3 = fadd i32 %add53_9, i32 %tmp_157" [src/conv1.cpp:57]   --->   Operation 4774 'fadd' 'add53_3' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4775 [1/4] (6.43ns)   --->   "%tmp_166 = fadd i32 %tmp_165, i32 %mul_4_8" [src/conv1.cpp:54]   --->   Operation 4775 'fadd' 'tmp_166' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.53ns)   --->   Input mux for Operation 4776 '%tmp_175 = fadd i32 %tmp_174, i32 %mul_5_8'
ST_67 : Operation 4776 [4/4] (4.90ns)   --->   "%tmp_175 = fadd i32 %tmp_174, i32 %mul_5_8" [src/conv1.cpp:54]   --->   Operation 4776 'fadd' 'tmp_175' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4777 [3/4] (6.43ns)   --->   "%tmp_268 = fadd i32 %tmp_266, i32 %mul_6_7" [src/conv1.cpp:54]   --->   Operation 4777 'fadd' 'tmp_268' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4778 [3/4] (6.43ns)   --->   "%tmp_285 = fadd i32 %tmp_283, i32 %mul_7_6" [src/conv1.cpp:54]   --->   Operation 4778 'fadd' 'tmp_285' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4779 [3/4] (6.43ns)   --->   "%tmp_301 = fadd i32 %tmp_299, i32 %mul_8_5" [src/conv1.cpp:54]   --->   Operation 4779 'fadd' 'tmp_301' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4780 [1/3] (7.01ns)   --->   "%mul_8_8 = fmul i32 %select_ln36_82, i32 %tmp_418" [src/conv1.cpp:54]   --->   Operation 4780 'fmul' 'mul_8_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.53ns)   --->   Input mux for Operation 4781 '%tmp_420 = fadd i32 %tmp_419, i32 %mul_1_6_7'
ST_67 : Operation 4781 [4/4] (4.90ns)   --->   "%tmp_420 = fadd i32 %tmp_419, i32 %mul_1_6_7" [src/conv1.cpp:54]   --->   Operation 4781 'fadd' 'tmp_420' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4782 [3/4] (6.43ns)   --->   "%tmp_427 = fadd i32 %tmp_426, i32 %mul_1_7_6" [src/conv1.cpp:54]   --->   Operation 4782 'fadd' 'tmp_427' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4783 [3/4] (6.43ns)   --->   "%tmp_434 = fadd i32 %tmp_433, i32 %mul_1_8_5" [src/conv1.cpp:54]   --->   Operation 4783 'fadd' 'tmp_434' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4784 [1/4] (6.43ns)   --->   "%tmp_485 = fadd i32 %tmp_484, i32 %mul_2_6_6" [src/conv1.cpp:54]   --->   Operation 4784 'fadd' 'tmp_485' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4785 [1/4] (6.43ns)   --->   "%tmp_491 = fadd i32 %tmp_490, i32 %mul_2_7_5" [src/conv1.cpp:54]   --->   Operation 4785 'fadd' 'tmp_491' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4786 [2/4] (6.43ns)   --->   "%tmp_497 = fadd i32 %tmp_496, i32 %mul_2_8_4" [src/conv1.cpp:54]   --->   Operation 4786 'fadd' 'tmp_497' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4787 [1/4] (6.43ns)   --->   "%tmp_104 = fadd i32 %tmp_389, i32 %mul_1_4_8" [src/conv1.cpp:54]   --->   Operation 4787 'fadd' 'tmp_104' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.53ns)   --->   Input mux for Operation 4788 '%tmp_106 = fadd i32 %tmp_405, i32 %mul_1_5_8'
ST_67 : Operation 4788 [4/4] (4.90ns)   --->   "%tmp_106 = fadd i32 %tmp_405, i32 %mul_1_5_8" [src/conv1.cpp:54]   --->   Operation 4788 'fadd' 'tmp_106' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4789 [1/3] (7.01ns)   --->   "%mul_1_8_8 = fmul i32 %select_ln36_82, i32 %tmp_509" [src/conv1.cpp:54]   --->   Operation 4789 'fmul' 'mul_1_8_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4790 [1/4] (6.43ns)   --->   "%tmp_118 = fadd i32 %tmp_105, i32 %mul_2_4_8" [src/conv1.cpp:54]   --->   Operation 4790 'fadd' 'tmp_118' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.53ns)   --->   Input mux for Operation 4791 '%tmp_119 = fadd i32 %tmp_107, i32 %mul_2_5_8'
ST_67 : Operation 4791 [4/4] (4.90ns)   --->   "%tmp_119 = fadd i32 %tmp_107, i32 %mul_2_5_8" [src/conv1.cpp:54]   --->   Operation 4791 'fadd' 'tmp_119' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4792 [1/3] (7.01ns)   --->   "%mul_2_8_8 = fmul i32 %select_ln36_82, i32 %tmp_518" [src/conv1.cpp:54]   --->   Operation 4792 'fmul' 'mul_2_8_8' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_67 : Operation 4793 [1/4] (6.43ns)   --->   "%add53_1_2 = fadd i32 %add53_1_1, i32 %tmp_100" [src/conv1.cpp:57]   --->   Operation 4793 'fadd' 'add53_1_2' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_67 : [1/1] (1.53ns)   --->   Input mux for Operation 4794 '%add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_117'
ST_67 : Operation 4794 [4/4] (4.90ns)   --->   "%add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_117" [src/conv1.cpp:57]   --->   Operation 4794 'fadd' 'add53_2_3' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 67> <Delay = 6.43>
ST_68 : Operation 4795 [3/4] (6.43ns)   --->   "%add53_3 = fadd i32 %add53_9, i32 %tmp_157" [src/conv1.cpp:57]   --->   Operation 4795 'fadd' 'add53_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4796 [3/4] (6.43ns)   --->   "%tmp_175 = fadd i32 %tmp_174, i32 %mul_5_8" [src/conv1.cpp:54]   --->   Operation 4796 'fadd' 'tmp_175' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4797 [2/4] (6.43ns)   --->   "%tmp_268 = fadd i32 %tmp_266, i32 %mul_6_7" [src/conv1.cpp:54]   --->   Operation 4797 'fadd' 'tmp_268' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4798 [2/4] (6.43ns)   --->   "%tmp_285 = fadd i32 %tmp_283, i32 %mul_7_6" [src/conv1.cpp:54]   --->   Operation 4798 'fadd' 'tmp_285' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4799 [2/4] (6.43ns)   --->   "%tmp_301 = fadd i32 %tmp_299, i32 %mul_8_5" [src/conv1.cpp:54]   --->   Operation 4799 'fadd' 'tmp_301' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4800 [3/4] (6.43ns)   --->   "%tmp_420 = fadd i32 %tmp_419, i32 %mul_1_6_7" [src/conv1.cpp:54]   --->   Operation 4800 'fadd' 'tmp_420' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4801 [2/4] (6.43ns)   --->   "%tmp_427 = fadd i32 %tmp_426, i32 %mul_1_7_6" [src/conv1.cpp:54]   --->   Operation 4801 'fadd' 'tmp_427' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4802 [2/4] (6.43ns)   --->   "%tmp_434 = fadd i32 %tmp_433, i32 %mul_1_8_5" [src/conv1.cpp:54]   --->   Operation 4802 'fadd' 'tmp_434' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (1.53ns)   --->   Input mux for Operation 4803 '%tmp_492 = fadd i32 %tmp_491, i32 %mul_2_7_6'
ST_68 : Operation 4803 [4/4] (4.90ns)   --->   "%tmp_492 = fadd i32 %tmp_491, i32 %mul_2_7_6" [src/conv1.cpp:54]   --->   Operation 4803 'fadd' 'tmp_492' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4804 [1/4] (6.43ns)   --->   "%tmp_497 = fadd i32 %tmp_496, i32 %mul_2_8_4" [src/conv1.cpp:54]   --->   Operation 4804 'fadd' 'tmp_497' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4805 [3/4] (6.43ns)   --->   "%tmp_106 = fadd i32 %tmp_405, i32 %mul_1_5_8" [src/conv1.cpp:54]   --->   Operation 4805 'fadd' 'tmp_106' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (1.53ns)   --->   Input mux for Operation 4806 '%tmp_109 = fadd i32 %tmp_485, i32 %mul_2_6_7'
ST_68 : Operation 4806 [4/4] (4.90ns)   --->   "%tmp_109 = fadd i32 %tmp_485, i32 %mul_2_6_7" [src/conv1.cpp:54]   --->   Operation 4806 'fadd' 'tmp_109' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4807 [3/4] (6.43ns)   --->   "%tmp_119 = fadd i32 %tmp_107, i32 %mul_2_5_8" [src/conv1.cpp:54]   --->   Operation 4807 'fadd' 'tmp_119' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : [1/1] (1.53ns)   --->   Input mux for Operation 4808 '%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_102'
ST_68 : Operation 4808 [4/4] (4.90ns)   --->   "%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_102" [src/conv1.cpp:57]   --->   Operation 4808 'fadd' 'add53_1_3' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_68 : Operation 4809 [3/4] (6.43ns)   --->   "%add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_117" [src/conv1.cpp:57]   --->   Operation 4809 'fadd' 'add53_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 68> <Delay = 6.43>
ST_69 : Operation 4810 [2/4] (6.43ns)   --->   "%add53_3 = fadd i32 %add53_9, i32 %tmp_157" [src/conv1.cpp:57]   --->   Operation 4810 'fadd' 'add53_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4811 [2/4] (6.43ns)   --->   "%tmp_175 = fadd i32 %tmp_174, i32 %mul_5_8" [src/conv1.cpp:54]   --->   Operation 4811 'fadd' 'tmp_175' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4812 [1/4] (6.43ns)   --->   "%tmp_268 = fadd i32 %tmp_266, i32 %mul_6_7" [src/conv1.cpp:54]   --->   Operation 4812 'fadd' 'tmp_268' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4813 [1/4] (6.43ns)   --->   "%tmp_285 = fadd i32 %tmp_283, i32 %mul_7_6" [src/conv1.cpp:54]   --->   Operation 4813 'fadd' 'tmp_285' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4814 [1/4] (6.43ns)   --->   "%tmp_301 = fadd i32 %tmp_299, i32 %mul_8_5" [src/conv1.cpp:54]   --->   Operation 4814 'fadd' 'tmp_301' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4815 [2/4] (6.43ns)   --->   "%tmp_420 = fadd i32 %tmp_419, i32 %mul_1_6_7" [src/conv1.cpp:54]   --->   Operation 4815 'fadd' 'tmp_420' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4816 [1/4] (6.43ns)   --->   "%tmp_427 = fadd i32 %tmp_426, i32 %mul_1_7_6" [src/conv1.cpp:54]   --->   Operation 4816 'fadd' 'tmp_427' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4817 [1/4] (6.43ns)   --->   "%tmp_434 = fadd i32 %tmp_433, i32 %mul_1_8_5" [src/conv1.cpp:54]   --->   Operation 4817 'fadd' 'tmp_434' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4818 [3/4] (6.43ns)   --->   "%tmp_492 = fadd i32 %tmp_491, i32 %mul_2_7_6" [src/conv1.cpp:54]   --->   Operation 4818 'fadd' 'tmp_492' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : [1/1] (1.53ns)   --->   Input mux for Operation 4819 '%tmp_498 = fadd i32 %tmp_497, i32 %mul_2_8_5'
ST_69 : Operation 4819 [4/4] (4.90ns)   --->   "%tmp_498 = fadd i32 %tmp_497, i32 %mul_2_8_5" [src/conv1.cpp:54]   --->   Operation 4819 'fadd' 'tmp_498' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4820 [2/4] (6.43ns)   --->   "%tmp_106 = fadd i32 %tmp_405, i32 %mul_1_5_8" [src/conv1.cpp:54]   --->   Operation 4820 'fadd' 'tmp_106' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4821 [3/4] (6.43ns)   --->   "%tmp_109 = fadd i32 %tmp_485, i32 %mul_2_6_7" [src/conv1.cpp:54]   --->   Operation 4821 'fadd' 'tmp_109' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4822 [2/4] (6.43ns)   --->   "%tmp_119 = fadd i32 %tmp_107, i32 %mul_2_5_8" [src/conv1.cpp:54]   --->   Operation 4822 'fadd' 'tmp_119' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4823 [3/4] (6.43ns)   --->   "%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_102" [src/conv1.cpp:57]   --->   Operation 4823 'fadd' 'add53_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 4824 [2/4] (6.43ns)   --->   "%add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_117" [src/conv1.cpp:57]   --->   Operation 4824 'fadd' 'add53_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 69> <Delay = 6.43>
ST_70 : Operation 4825 [1/4] (6.43ns)   --->   "%add53_3 = fadd i32 %add53_9, i32 %tmp_157" [src/conv1.cpp:57]   --->   Operation 4825 'fadd' 'add53_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4826 [1/4] (6.43ns)   --->   "%tmp_175 = fadd i32 %tmp_174, i32 %mul_5_8" [src/conv1.cpp:54]   --->   Operation 4826 'fadd' 'tmp_175' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : [1/1] (1.53ns)   --->   Input mux for Operation 4827 '%tmp_287 = fadd i32 %tmp_285, i32 %mul_7_7'
ST_70 : Operation 4827 [4/4] (4.90ns)   --->   "%tmp_287 = fadd i32 %tmp_285, i32 %mul_7_7" [src/conv1.cpp:54]   --->   Operation 4827 'fadd' 'tmp_287' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : [1/1] (1.53ns)   --->   Input mux for Operation 4828 '%tmp_303 = fadd i32 %tmp_301, i32 %mul_8_6'
ST_70 : Operation 4828 [4/4] (4.90ns)   --->   "%tmp_303 = fadd i32 %tmp_301, i32 %mul_8_6" [src/conv1.cpp:54]   --->   Operation 4828 'fadd' 'tmp_303' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4829 [1/4] (6.43ns)   --->   "%tmp_420 = fadd i32 %tmp_419, i32 %mul_1_6_7" [src/conv1.cpp:54]   --->   Operation 4829 'fadd' 'tmp_420' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : [1/1] (1.53ns)   --->   Input mux for Operation 4830 '%tmp_428 = fadd i32 %tmp_427, i32 %mul_1_7_7'
ST_70 : Operation 4830 [4/4] (4.90ns)   --->   "%tmp_428 = fadd i32 %tmp_427, i32 %mul_1_7_7" [src/conv1.cpp:54]   --->   Operation 4830 'fadd' 'tmp_428' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : [1/1] (1.53ns)   --->   Input mux for Operation 4831 '%tmp_435 = fadd i32 %tmp_434, i32 %mul_1_8_6'
ST_70 : Operation 4831 [4/4] (4.90ns)   --->   "%tmp_435 = fadd i32 %tmp_434, i32 %mul_1_8_6" [src/conv1.cpp:54]   --->   Operation 4831 'fadd' 'tmp_435' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4832 [2/4] (6.43ns)   --->   "%tmp_492 = fadd i32 %tmp_491, i32 %mul_2_7_6" [src/conv1.cpp:54]   --->   Operation 4832 'fadd' 'tmp_492' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4833 [3/4] (6.43ns)   --->   "%tmp_498 = fadd i32 %tmp_497, i32 %mul_2_8_5" [src/conv1.cpp:54]   --->   Operation 4833 'fadd' 'tmp_498' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4834 [1/4] (6.43ns)   --->   "%tmp_106 = fadd i32 %tmp_405, i32 %mul_1_5_8" [src/conv1.cpp:54]   --->   Operation 4834 'fadd' 'tmp_106' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4835 [2/4] (6.43ns)   --->   "%tmp_109 = fadd i32 %tmp_485, i32 %mul_2_6_7" [src/conv1.cpp:54]   --->   Operation 4835 'fadd' 'tmp_109' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4836 [1/4] (6.43ns)   --->   "%tmp_119 = fadd i32 %tmp_107, i32 %mul_2_5_8" [src/conv1.cpp:54]   --->   Operation 4836 'fadd' 'tmp_119' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4837 [2/4] (6.43ns)   --->   "%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_102" [src/conv1.cpp:57]   --->   Operation 4837 'fadd' 'add53_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 4838 [1/4] (6.43ns)   --->   "%add53_2_3 = fadd i32 %add53_2_2, i32 %tmp_117" [src/conv1.cpp:57]   --->   Operation 4838 'fadd' 'add53_2_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 70> <Delay = 6.43>
ST_71 : [1/1] (1.53ns)   --->   Input mux for Operation 4839 '%add53_4 = fadd i32 %add53_3, i32 %tmp_166'
ST_71 : Operation 4839 [4/4] (4.90ns)   --->   "%add53_4 = fadd i32 %add53_3, i32 %tmp_166" [src/conv1.cpp:57]   --->   Operation 4839 'fadd' 'add53_4' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : [1/1] (1.53ns)   --->   Input mux for Operation 4840 '%tmp_270 = fadd i32 %tmp_268, i32 %mul_6_8'
ST_71 : Operation 4840 [4/4] (4.90ns)   --->   "%tmp_270 = fadd i32 %tmp_268, i32 %mul_6_8" [src/conv1.cpp:54]   --->   Operation 4840 'fadd' 'tmp_270' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4841 [3/4] (6.43ns)   --->   "%tmp_287 = fadd i32 %tmp_285, i32 %mul_7_7" [src/conv1.cpp:54]   --->   Operation 4841 'fadd' 'tmp_287' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4842 [3/4] (6.43ns)   --->   "%tmp_303 = fadd i32 %tmp_301, i32 %mul_8_6" [src/conv1.cpp:54]   --->   Operation 4842 'fadd' 'tmp_303' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4843 [3/4] (6.43ns)   --->   "%tmp_428 = fadd i32 %tmp_427, i32 %mul_1_7_7" [src/conv1.cpp:54]   --->   Operation 4843 'fadd' 'tmp_428' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4844 [3/4] (6.43ns)   --->   "%tmp_435 = fadd i32 %tmp_434, i32 %mul_1_8_6" [src/conv1.cpp:54]   --->   Operation 4844 'fadd' 'tmp_435' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4845 [1/4] (6.43ns)   --->   "%tmp_492 = fadd i32 %tmp_491, i32 %mul_2_7_6" [src/conv1.cpp:54]   --->   Operation 4845 'fadd' 'tmp_492' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4846 [2/4] (6.43ns)   --->   "%tmp_498 = fadd i32 %tmp_497, i32 %mul_2_8_5" [src/conv1.cpp:54]   --->   Operation 4846 'fadd' 'tmp_498' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : [1/1] (1.53ns)   --->   Input mux for Operation 4847 '%tmp_108 = fadd i32 %tmp_420, i32 %mul_1_6_8'
ST_71 : Operation 4847 [4/4] (4.90ns)   --->   "%tmp_108 = fadd i32 %tmp_420, i32 %mul_1_6_8" [src/conv1.cpp:54]   --->   Operation 4847 'fadd' 'tmp_108' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4848 [1/4] (6.43ns)   --->   "%tmp_109 = fadd i32 %tmp_485, i32 %mul_2_6_7" [src/conv1.cpp:54]   --->   Operation 4848 'fadd' 'tmp_109' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 4849 [1/4] (6.43ns)   --->   "%add53_1_3 = fadd i32 %add53_1_2, i32 %tmp_102" [src/conv1.cpp:57]   --->   Operation 4849 'fadd' 'add53_1_3' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_71 : [1/1] (1.53ns)   --->   Input mux for Operation 4850 '%add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_118'
ST_71 : Operation 4850 [4/4] (4.90ns)   --->   "%add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_118" [src/conv1.cpp:57]   --->   Operation 4850 'fadd' 'add53_2_4' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 71> <Delay = 6.43>
ST_72 : Operation 4851 [3/4] (6.43ns)   --->   "%add53_4 = fadd i32 %add53_3, i32 %tmp_166" [src/conv1.cpp:57]   --->   Operation 4851 'fadd' 'add53_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4852 [3/4] (6.43ns)   --->   "%tmp_270 = fadd i32 %tmp_268, i32 %mul_6_8" [src/conv1.cpp:54]   --->   Operation 4852 'fadd' 'tmp_270' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4853 [2/4] (6.43ns)   --->   "%tmp_287 = fadd i32 %tmp_285, i32 %mul_7_7" [src/conv1.cpp:54]   --->   Operation 4853 'fadd' 'tmp_287' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4854 [2/4] (6.43ns)   --->   "%tmp_303 = fadd i32 %tmp_301, i32 %mul_8_6" [src/conv1.cpp:54]   --->   Operation 4854 'fadd' 'tmp_303' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4855 [2/4] (6.43ns)   --->   "%tmp_428 = fadd i32 %tmp_427, i32 %mul_1_7_7" [src/conv1.cpp:54]   --->   Operation 4855 'fadd' 'tmp_428' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4856 [2/4] (6.43ns)   --->   "%tmp_435 = fadd i32 %tmp_434, i32 %mul_1_8_6" [src/conv1.cpp:54]   --->   Operation 4856 'fadd' 'tmp_435' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4857 [1/4] (6.43ns)   --->   "%tmp_498 = fadd i32 %tmp_497, i32 %mul_2_8_5" [src/conv1.cpp:54]   --->   Operation 4857 'fadd' 'tmp_498' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4858 [3/4] (6.43ns)   --->   "%tmp_108 = fadd i32 %tmp_420, i32 %mul_1_6_8" [src/conv1.cpp:54]   --->   Operation 4858 'fadd' 'tmp_108' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : [1/1] (1.53ns)   --->   Input mux for Operation 4859 '%tmp_111 = fadd i32 %tmp_492, i32 %mul_2_7_7'
ST_72 : Operation 4859 [4/4] (4.90ns)   --->   "%tmp_111 = fadd i32 %tmp_492, i32 %mul_2_7_7" [src/conv1.cpp:54]   --->   Operation 4859 'fadd' 'tmp_111' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : [1/1] (1.53ns)   --->   Input mux for Operation 4860 '%tmp_120 = fadd i32 %tmp_109, i32 %mul_2_6_8'
ST_72 : Operation 4860 [4/4] (4.90ns)   --->   "%tmp_120 = fadd i32 %tmp_109, i32 %mul_2_6_8" [src/conv1.cpp:54]   --->   Operation 4860 'fadd' 'tmp_120' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : [1/1] (1.53ns)   --->   Input mux for Operation 4861 '%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_104'
ST_72 : Operation 4861 [4/4] (4.90ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_104" [src/conv1.cpp:57]   --->   Operation 4861 'fadd' 'add53_1_4' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 4862 [3/4] (6.43ns)   --->   "%add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_118" [src/conv1.cpp:57]   --->   Operation 4862 'fadd' 'add53_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 72> <Delay = 6.43>
ST_73 : Operation 4863 [2/4] (6.43ns)   --->   "%add53_4 = fadd i32 %add53_3, i32 %tmp_166" [src/conv1.cpp:57]   --->   Operation 4863 'fadd' 'add53_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4864 [2/4] (6.43ns)   --->   "%tmp_270 = fadd i32 %tmp_268, i32 %mul_6_8" [src/conv1.cpp:54]   --->   Operation 4864 'fadd' 'tmp_270' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4865 [1/4] (6.43ns)   --->   "%tmp_287 = fadd i32 %tmp_285, i32 %mul_7_7" [src/conv1.cpp:54]   --->   Operation 4865 'fadd' 'tmp_287' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4866 [1/4] (6.43ns)   --->   "%tmp_303 = fadd i32 %tmp_301, i32 %mul_8_6" [src/conv1.cpp:54]   --->   Operation 4866 'fadd' 'tmp_303' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4867 [1/4] (6.43ns)   --->   "%tmp_428 = fadd i32 %tmp_427, i32 %mul_1_7_7" [src/conv1.cpp:54]   --->   Operation 4867 'fadd' 'tmp_428' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4868 [1/4] (6.43ns)   --->   "%tmp_435 = fadd i32 %tmp_434, i32 %mul_1_8_6" [src/conv1.cpp:54]   --->   Operation 4868 'fadd' 'tmp_435' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : [1/1] (1.53ns)   --->   Input mux for Operation 4869 '%tmp_499 = fadd i32 %tmp_498, i32 %mul_2_8_6'
ST_73 : Operation 4869 [4/4] (4.90ns)   --->   "%tmp_499 = fadd i32 %tmp_498, i32 %mul_2_8_6" [src/conv1.cpp:54]   --->   Operation 4869 'fadd' 'tmp_499' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4870 [2/4] (6.43ns)   --->   "%tmp_108 = fadd i32 %tmp_420, i32 %mul_1_6_8" [src/conv1.cpp:54]   --->   Operation 4870 'fadd' 'tmp_108' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4871 [3/4] (6.43ns)   --->   "%tmp_111 = fadd i32 %tmp_492, i32 %mul_2_7_7" [src/conv1.cpp:54]   --->   Operation 4871 'fadd' 'tmp_111' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4872 [3/4] (6.43ns)   --->   "%tmp_120 = fadd i32 %tmp_109, i32 %mul_2_6_8" [src/conv1.cpp:54]   --->   Operation 4872 'fadd' 'tmp_120' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4873 [3/4] (6.43ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_104" [src/conv1.cpp:57]   --->   Operation 4873 'fadd' 'add53_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_73 : Operation 4874 [2/4] (6.43ns)   --->   "%add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_118" [src/conv1.cpp:57]   --->   Operation 4874 'fadd' 'add53_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 73> <Delay = 6.43>
ST_74 : Operation 4875 [1/4] (6.43ns)   --->   "%add53_4 = fadd i32 %add53_3, i32 %tmp_166" [src/conv1.cpp:57]   --->   Operation 4875 'fadd' 'add53_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4876 [1/4] (6.43ns)   --->   "%tmp_270 = fadd i32 %tmp_268, i32 %mul_6_8" [src/conv1.cpp:54]   --->   Operation 4876 'fadd' 'tmp_270' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : [1/1] (1.53ns)   --->   Input mux for Operation 4877 '%tmp_289 = fadd i32 %tmp_287, i32 %mul_7_8'
ST_74 : Operation 4877 [4/4] (4.90ns)   --->   "%tmp_289 = fadd i32 %tmp_287, i32 %mul_7_8" [src/conv1.cpp:54]   --->   Operation 4877 'fadd' 'tmp_289' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : [1/1] (1.53ns)   --->   Input mux for Operation 4878 '%tmp_305 = fadd i32 %tmp_303, i32 %mul_8_7'
ST_74 : Operation 4878 [4/4] (4.90ns)   --->   "%tmp_305 = fadd i32 %tmp_303, i32 %mul_8_7" [src/conv1.cpp:54]   --->   Operation 4878 'fadd' 'tmp_305' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : [1/1] (1.53ns)   --->   Input mux for Operation 4879 '%tmp_436 = fadd i32 %tmp_435, i32 %mul_1_8_7'
ST_74 : Operation 4879 [4/4] (4.90ns)   --->   "%tmp_436 = fadd i32 %tmp_435, i32 %mul_1_8_7" [src/conv1.cpp:54]   --->   Operation 4879 'fadd' 'tmp_436' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4880 [3/4] (6.43ns)   --->   "%tmp_499 = fadd i32 %tmp_498, i32 %mul_2_8_6" [src/conv1.cpp:54]   --->   Operation 4880 'fadd' 'tmp_499' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4881 [1/4] (6.43ns)   --->   "%tmp_108 = fadd i32 %tmp_420, i32 %mul_1_6_8" [src/conv1.cpp:54]   --->   Operation 4881 'fadd' 'tmp_108' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4882 [2/4] (6.43ns)   --->   "%tmp_111 = fadd i32 %tmp_492, i32 %mul_2_7_7" [src/conv1.cpp:54]   --->   Operation 4882 'fadd' 'tmp_111' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4883 [2/4] (6.43ns)   --->   "%tmp_120 = fadd i32 %tmp_109, i32 %mul_2_6_8" [src/conv1.cpp:54]   --->   Operation 4883 'fadd' 'tmp_120' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4884 [2/4] (6.43ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_104" [src/conv1.cpp:57]   --->   Operation 4884 'fadd' 'add53_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 4885 [1/4] (6.43ns)   --->   "%add53_2_4 = fadd i32 %add53_2_3, i32 %tmp_118" [src/conv1.cpp:57]   --->   Operation 4885 'fadd' 'add53_2_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 74> <Delay = 6.43>
ST_75 : [1/1] (1.53ns)   --->   Input mux for Operation 4886 '%add53_5 = fadd i32 %add53_4, i32 %tmp_175'
ST_75 : Operation 4886 [4/4] (4.90ns)   --->   "%add53_5 = fadd i32 %add53_4, i32 %tmp_175" [src/conv1.cpp:57]   --->   Operation 4886 'fadd' 'add53_5' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4887 [3/4] (6.43ns)   --->   "%tmp_289 = fadd i32 %tmp_287, i32 %mul_7_8" [src/conv1.cpp:54]   --->   Operation 4887 'fadd' 'tmp_289' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4888 [3/4] (6.43ns)   --->   "%tmp_305 = fadd i32 %tmp_303, i32 %mul_8_7" [src/conv1.cpp:54]   --->   Operation 4888 'fadd' 'tmp_305' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4889 [3/4] (6.43ns)   --->   "%tmp_436 = fadd i32 %tmp_435, i32 %mul_1_8_7" [src/conv1.cpp:54]   --->   Operation 4889 'fadd' 'tmp_436' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4890 [2/4] (6.43ns)   --->   "%tmp_499 = fadd i32 %tmp_498, i32 %mul_2_8_6" [src/conv1.cpp:54]   --->   Operation 4890 'fadd' 'tmp_499' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : [1/1] (1.53ns)   --->   Input mux for Operation 4891 '%tmp_110 = fadd i32 %tmp_428, i32 %mul_1_7_8'
ST_75 : Operation 4891 [4/4] (4.90ns)   --->   "%tmp_110 = fadd i32 %tmp_428, i32 %mul_1_7_8" [src/conv1.cpp:54]   --->   Operation 4891 'fadd' 'tmp_110' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4892 [1/4] (6.43ns)   --->   "%tmp_111 = fadd i32 %tmp_492, i32 %mul_2_7_7" [src/conv1.cpp:54]   --->   Operation 4892 'fadd' 'tmp_111' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4893 [1/4] (6.43ns)   --->   "%tmp_120 = fadd i32 %tmp_109, i32 %mul_2_6_8" [src/conv1.cpp:54]   --->   Operation 4893 'fadd' 'tmp_120' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 4894 [1/4] (6.43ns)   --->   "%add53_1_4 = fadd i32 %add53_1_3, i32 %tmp_104" [src/conv1.cpp:57]   --->   Operation 4894 'fadd' 'add53_1_4' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_75 : [1/1] (1.53ns)   --->   Input mux for Operation 4895 '%add53_2_5 = fadd i32 %add53_2_4, i32 %tmp_119'
ST_75 : Operation 4895 [4/4] (4.90ns)   --->   "%add53_2_5 = fadd i32 %add53_2_4, i32 %tmp_119" [src/conv1.cpp:57]   --->   Operation 4895 'fadd' 'add53_2_5' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 75> <Delay = 6.43>
ST_76 : Operation 4896 [3/4] (6.43ns)   --->   "%add53_5 = fadd i32 %add53_4, i32 %tmp_175" [src/conv1.cpp:57]   --->   Operation 4896 'fadd' 'add53_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4897 [2/4] (6.43ns)   --->   "%tmp_289 = fadd i32 %tmp_287, i32 %mul_7_8" [src/conv1.cpp:54]   --->   Operation 4897 'fadd' 'tmp_289' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4898 [2/4] (6.43ns)   --->   "%tmp_305 = fadd i32 %tmp_303, i32 %mul_8_7" [src/conv1.cpp:54]   --->   Operation 4898 'fadd' 'tmp_305' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4899 [2/4] (6.43ns)   --->   "%tmp_436 = fadd i32 %tmp_435, i32 %mul_1_8_7" [src/conv1.cpp:54]   --->   Operation 4899 'fadd' 'tmp_436' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4900 [1/4] (6.43ns)   --->   "%tmp_499 = fadd i32 %tmp_498, i32 %mul_2_8_6" [src/conv1.cpp:54]   --->   Operation 4900 'fadd' 'tmp_499' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4901 [3/4] (6.43ns)   --->   "%tmp_110 = fadd i32 %tmp_428, i32 %mul_1_7_8" [src/conv1.cpp:54]   --->   Operation 4901 'fadd' 'tmp_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : [1/1] (1.53ns)   --->   Input mux for Operation 4902 '%tmp_121 = fadd i32 %tmp_111, i32 %mul_2_7_8'
ST_76 : Operation 4902 [4/4] (4.90ns)   --->   "%tmp_121 = fadd i32 %tmp_111, i32 %mul_2_7_8" [src/conv1.cpp:54]   --->   Operation 4902 'fadd' 'tmp_121' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : [1/1] (1.53ns)   --->   Input mux for Operation 4903 '%add53_1_5 = fadd i32 %add53_1_4, i32 %tmp_106'
ST_76 : Operation 4903 [4/4] (4.90ns)   --->   "%add53_1_5 = fadd i32 %add53_1_4, i32 %tmp_106" [src/conv1.cpp:57]   --->   Operation 4903 'fadd' 'add53_1_5' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 4904 [3/4] (6.43ns)   --->   "%add53_2_5 = fadd i32 %add53_2_4, i32 %tmp_119" [src/conv1.cpp:57]   --->   Operation 4904 'fadd' 'add53_2_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 76> <Delay = 6.43>
ST_77 : Operation 4905 [2/4] (6.43ns)   --->   "%add53_5 = fadd i32 %add53_4, i32 %tmp_175" [src/conv1.cpp:57]   --->   Operation 4905 'fadd' 'add53_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4906 [1/4] (6.43ns)   --->   "%tmp_289 = fadd i32 %tmp_287, i32 %mul_7_8" [src/conv1.cpp:54]   --->   Operation 4906 'fadd' 'tmp_289' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4907 [1/4] (6.43ns)   --->   "%tmp_305 = fadd i32 %tmp_303, i32 %mul_8_7" [src/conv1.cpp:54]   --->   Operation 4907 'fadd' 'tmp_305' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4908 [1/4] (6.43ns)   --->   "%tmp_436 = fadd i32 %tmp_435, i32 %mul_1_8_7" [src/conv1.cpp:54]   --->   Operation 4908 'fadd' 'tmp_436' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4909 [2/4] (6.43ns)   --->   "%tmp_110 = fadd i32 %tmp_428, i32 %mul_1_7_8" [src/conv1.cpp:54]   --->   Operation 4909 'fadd' 'tmp_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : [1/1] (1.53ns)   --->   Input mux for Operation 4910 '%tmp_113 = fadd i32 %tmp_499, i32 %mul_2_8_7'
ST_77 : Operation 4910 [4/4] (4.90ns)   --->   "%tmp_113 = fadd i32 %tmp_499, i32 %mul_2_8_7" [src/conv1.cpp:54]   --->   Operation 4910 'fadd' 'tmp_113' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4911 [3/4] (6.43ns)   --->   "%tmp_121 = fadd i32 %tmp_111, i32 %mul_2_7_8" [src/conv1.cpp:54]   --->   Operation 4911 'fadd' 'tmp_121' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4912 [3/4] (6.43ns)   --->   "%add53_1_5 = fadd i32 %add53_1_4, i32 %tmp_106" [src/conv1.cpp:57]   --->   Operation 4912 'fadd' 'add53_1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_77 : Operation 4913 [2/4] (6.43ns)   --->   "%add53_2_5 = fadd i32 %add53_2_4, i32 %tmp_119" [src/conv1.cpp:57]   --->   Operation 4913 'fadd' 'add53_2_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 78 <SV = 77> <Delay = 6.43>
ST_78 : Operation 4914 [1/4] (6.43ns)   --->   "%add53_5 = fadd i32 %add53_4, i32 %tmp_175" [src/conv1.cpp:57]   --->   Operation 4914 'fadd' 'add53_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : [1/1] (1.53ns)   --->   Input mux for Operation 4915 '%tmp_307 = fadd i32 %tmp_305, i32 %mul_8_8'
ST_78 : Operation 4915 [4/4] (4.90ns)   --->   "%tmp_307 = fadd i32 %tmp_305, i32 %mul_8_8" [src/conv1.cpp:54]   --->   Operation 4915 'fadd' 'tmp_307' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4916 [1/4] (6.43ns)   --->   "%tmp_110 = fadd i32 %tmp_428, i32 %mul_1_7_8" [src/conv1.cpp:54]   --->   Operation 4916 'fadd' 'tmp_110' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : [1/1] (1.53ns)   --->   Input mux for Operation 4917 '%tmp_112 = fadd i32 %tmp_436, i32 %mul_1_8_8'
ST_78 : Operation 4917 [4/4] (4.90ns)   --->   "%tmp_112 = fadd i32 %tmp_436, i32 %mul_1_8_8" [src/conv1.cpp:54]   --->   Operation 4917 'fadd' 'tmp_112' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4918 [3/4] (6.43ns)   --->   "%tmp_113 = fadd i32 %tmp_499, i32 %mul_2_8_7" [src/conv1.cpp:54]   --->   Operation 4918 'fadd' 'tmp_113' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4919 [2/4] (6.43ns)   --->   "%tmp_121 = fadd i32 %tmp_111, i32 %mul_2_7_8" [src/conv1.cpp:54]   --->   Operation 4919 'fadd' 'tmp_121' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4920 [2/4] (6.43ns)   --->   "%add53_1_5 = fadd i32 %add53_1_4, i32 %tmp_106" [src/conv1.cpp:57]   --->   Operation 4920 'fadd' 'add53_1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_78 : Operation 4921 [1/4] (6.43ns)   --->   "%add53_2_5 = fadd i32 %add53_2_4, i32 %tmp_119" [src/conv1.cpp:57]   --->   Operation 4921 'fadd' 'add53_2_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 79 <SV = 78> <Delay = 6.43>
ST_79 : [1/1] (1.53ns)   --->   Input mux for Operation 4922 '%add53_6 = fadd i32 %add53_5, i32 %tmp_270'
ST_79 : Operation 4922 [4/4] (4.90ns)   --->   "%add53_6 = fadd i32 %add53_5, i32 %tmp_270" [src/conv1.cpp:57]   --->   Operation 4922 'fadd' 'add53_6' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 4923 [3/4] (6.43ns)   --->   "%tmp_307 = fadd i32 %tmp_305, i32 %mul_8_8" [src/conv1.cpp:54]   --->   Operation 4923 'fadd' 'tmp_307' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 4924 [3/4] (6.43ns)   --->   "%tmp_112 = fadd i32 %tmp_436, i32 %mul_1_8_8" [src/conv1.cpp:54]   --->   Operation 4924 'fadd' 'tmp_112' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 4925 [2/4] (6.43ns)   --->   "%tmp_113 = fadd i32 %tmp_499, i32 %mul_2_8_7" [src/conv1.cpp:54]   --->   Operation 4925 'fadd' 'tmp_113' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 4926 [1/4] (6.43ns)   --->   "%tmp_121 = fadd i32 %tmp_111, i32 %mul_2_7_8" [src/conv1.cpp:54]   --->   Operation 4926 'fadd' 'tmp_121' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 4927 [1/4] (6.43ns)   --->   "%add53_1_5 = fadd i32 %add53_1_4, i32 %tmp_106" [src/conv1.cpp:57]   --->   Operation 4927 'fadd' 'add53_1_5' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 80 <SV = 79> <Delay = 6.43>
ST_80 : Operation 4928 [3/4] (6.43ns)   --->   "%add53_6 = fadd i32 %add53_5, i32 %tmp_270" [src/conv1.cpp:57]   --->   Operation 4928 'fadd' 'add53_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 4929 [2/4] (6.43ns)   --->   "%tmp_307 = fadd i32 %tmp_305, i32 %mul_8_8" [src/conv1.cpp:54]   --->   Operation 4929 'fadd' 'tmp_307' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 4930 [2/4] (6.43ns)   --->   "%tmp_112 = fadd i32 %tmp_436, i32 %mul_1_8_8" [src/conv1.cpp:54]   --->   Operation 4930 'fadd' 'tmp_112' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 4931 [1/4] (6.43ns)   --->   "%tmp_113 = fadd i32 %tmp_499, i32 %mul_2_8_7" [src/conv1.cpp:54]   --->   Operation 4931 'fadd' 'tmp_113' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : [1/1] (1.53ns)   --->   Input mux for Operation 4932 '%add53_1_6 = fadd i32 %add53_1_5, i32 %tmp_108'
ST_80 : Operation 4932 [4/4] (4.90ns)   --->   "%add53_1_6 = fadd i32 %add53_1_5, i32 %tmp_108" [src/conv1.cpp:57]   --->   Operation 4932 'fadd' 'add53_1_6' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_80 : [1/1] (1.53ns)   --->   Input mux for Operation 4933 '%add53_2_6 = fadd i32 %add53_2_5, i32 %tmp_120'
ST_80 : Operation 4933 [4/4] (4.90ns)   --->   "%add53_2_6 = fadd i32 %add53_2_5, i32 %tmp_120" [src/conv1.cpp:57]   --->   Operation 4933 'fadd' 'add53_2_6' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 81 <SV = 80> <Delay = 6.43>
ST_81 : Operation 4934 [2/4] (6.43ns)   --->   "%add53_6 = fadd i32 %add53_5, i32 %tmp_270" [src/conv1.cpp:57]   --->   Operation 4934 'fadd' 'add53_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4935 [1/4] (6.43ns)   --->   "%tmp_307 = fadd i32 %tmp_305, i32 %mul_8_8" [src/conv1.cpp:54]   --->   Operation 4935 'fadd' 'tmp_307' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4936 [1/4] (6.43ns)   --->   "%tmp_112 = fadd i32 %tmp_436, i32 %mul_1_8_8" [src/conv1.cpp:54]   --->   Operation 4936 'fadd' 'tmp_112' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : [1/1] (1.53ns)   --->   Input mux for Operation 4937 '%tmp_500 = fadd i32 %tmp_113, i32 %mul_2_8_8'
ST_81 : Operation 4937 [4/4] (4.90ns)   --->   "%tmp_500 = fadd i32 %tmp_113, i32 %mul_2_8_8" [src/conv1.cpp:54]   --->   Operation 4937 'fadd' 'tmp_500' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4938 [3/4] (6.43ns)   --->   "%add53_1_6 = fadd i32 %add53_1_5, i32 %tmp_108" [src/conv1.cpp:57]   --->   Operation 4938 'fadd' 'add53_1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 4939 [3/4] (6.43ns)   --->   "%add53_2_6 = fadd i32 %add53_2_5, i32 %tmp_120" [src/conv1.cpp:57]   --->   Operation 4939 'fadd' 'add53_2_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 82 <SV = 81> <Delay = 6.43>
ST_82 : Operation 4940 [1/4] (6.43ns)   --->   "%add53_6 = fadd i32 %add53_5, i32 %tmp_270" [src/conv1.cpp:57]   --->   Operation 4940 'fadd' 'add53_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4941 [3/4] (6.43ns)   --->   "%tmp_500 = fadd i32 %tmp_113, i32 %mul_2_8_8" [src/conv1.cpp:54]   --->   Operation 4941 'fadd' 'tmp_500' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4942 [2/4] (6.43ns)   --->   "%add53_1_6 = fadd i32 %add53_1_5, i32 %tmp_108" [src/conv1.cpp:57]   --->   Operation 4942 'fadd' 'add53_1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_82 : Operation 4943 [2/4] (6.43ns)   --->   "%add53_2_6 = fadd i32 %add53_2_5, i32 %tmp_120" [src/conv1.cpp:57]   --->   Operation 4943 'fadd' 'add53_2_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 83 <SV = 82> <Delay = 6.43>
ST_83 : Operation 4944 [2/4] (6.43ns)   --->   "%tmp_500 = fadd i32 %tmp_113, i32 %mul_2_8_8" [src/conv1.cpp:54]   --->   Operation 4944 'fadd' 'tmp_500' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4945 [1/4] (6.43ns)   --->   "%add53_1_6 = fadd i32 %add53_1_5, i32 %tmp_108" [src/conv1.cpp:57]   --->   Operation 4945 'fadd' 'add53_1_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_83 : Operation 4946 [1/4] (6.43ns)   --->   "%add53_2_6 = fadd i32 %add53_2_5, i32 %tmp_120" [src/conv1.cpp:57]   --->   Operation 4946 'fadd' 'add53_2_6' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 84 <SV = 83> <Delay = 6.43>
ST_84 : [1/1] (1.53ns)   --->   Input mux for Operation 4947 '%add53_7 = fadd i32 %add53_6, i32 %tmp_289'
ST_84 : Operation 4947 [4/4] (4.90ns)   --->   "%add53_7 = fadd i32 %add53_6, i32 %tmp_289" [src/conv1.cpp:57]   --->   Operation 4947 'fadd' 'add53_7' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : Operation 4948 [1/4] (6.43ns)   --->   "%tmp_500 = fadd i32 %tmp_113, i32 %mul_2_8_8" [src/conv1.cpp:54]   --->   Operation 4948 'fadd' 'tmp_500' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_84 : [1/1] (1.53ns)   --->   Input mux for Operation 4949 '%add53_1_7 = fadd i32 %add53_1_6, i32 %tmp_110'
ST_84 : Operation 4949 [4/4] (4.90ns)   --->   "%add53_1_7 = fadd i32 %add53_1_6, i32 %tmp_110" [src/conv1.cpp:57]   --->   Operation 4949 'fadd' 'add53_1_7' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 85 <SV = 84> <Delay = 6.43>
ST_85 : Operation 4950 [3/4] (6.43ns)   --->   "%add53_7 = fadd i32 %add53_6, i32 %tmp_289" [src/conv1.cpp:57]   --->   Operation 4950 'fadd' 'add53_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : Operation 4951 [3/4] (6.43ns)   --->   "%add53_1_7 = fadd i32 %add53_1_6, i32 %tmp_110" [src/conv1.cpp:57]   --->   Operation 4951 'fadd' 'add53_1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_85 : [1/1] (1.53ns)   --->   Input mux for Operation 4952 '%add53_2_7 = fadd i32 %add53_2_6, i32 %tmp_121'
ST_85 : Operation 4952 [4/4] (4.90ns)   --->   "%add53_2_7 = fadd i32 %add53_2_6, i32 %tmp_121" [src/conv1.cpp:57]   --->   Operation 4952 'fadd' 'add53_2_7' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 86 <SV = 85> <Delay = 6.43>
ST_86 : Operation 4953 [2/4] (6.43ns)   --->   "%add53_7 = fadd i32 %add53_6, i32 %tmp_289" [src/conv1.cpp:57]   --->   Operation 4953 'fadd' 'add53_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4954 [2/4] (6.43ns)   --->   "%add53_1_7 = fadd i32 %add53_1_6, i32 %tmp_110" [src/conv1.cpp:57]   --->   Operation 4954 'fadd' 'add53_1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_86 : Operation 4955 [3/4] (6.43ns)   --->   "%add53_2_7 = fadd i32 %add53_2_6, i32 %tmp_121" [src/conv1.cpp:57]   --->   Operation 4955 'fadd' 'add53_2_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 87 <SV = 86> <Delay = 6.43>
ST_87 : Operation 4956 [1/4] (6.43ns)   --->   "%add53_7 = fadd i32 %add53_6, i32 %tmp_289" [src/conv1.cpp:57]   --->   Operation 4956 'fadd' 'add53_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4957 [1/4] (6.43ns)   --->   "%add53_1_7 = fadd i32 %add53_1_6, i32 %tmp_110" [src/conv1.cpp:57]   --->   Operation 4957 'fadd' 'add53_1_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_87 : Operation 4958 [2/4] (6.43ns)   --->   "%add53_2_7 = fadd i32 %add53_2_6, i32 %tmp_121" [src/conv1.cpp:57]   --->   Operation 4958 'fadd' 'add53_2_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 88 <SV = 87> <Delay = 6.43>
ST_88 : Operation 4959 [1/4] (6.43ns)   --->   "%add53_2_7 = fadd i32 %add53_2_6, i32 %tmp_121" [src/conv1.cpp:57]   --->   Operation 4959 'fadd' 'add53_2_7' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 89 <SV = 88> <Delay = 6.43>
ST_89 : [1/1] (1.53ns)   --->   Input mux for Operation 4960 '%add53_8 = fadd i32 %add53_7, i32 %tmp_307'
ST_89 : Operation 4960 [4/4] (4.90ns)   --->   "%add53_8 = fadd i32 %add53_7, i32 %tmp_307" [src/conv1.cpp:57]   --->   Operation 4960 'fadd' 'add53_8' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : [1/1] (1.53ns)   --->   Input mux for Operation 4961 '%add53_1_8 = fadd i32 %add53_1_7, i32 %tmp_112'
ST_89 : Operation 4961 [4/4] (4.90ns)   --->   "%add53_1_8 = fadd i32 %add53_1_7, i32 %tmp_112" [src/conv1.cpp:57]   --->   Operation 4961 'fadd' 'add53_1_8' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_89 : [1/1] (1.53ns)   --->   Input mux for Operation 4962 '%add53_2_8 = fadd i32 %add53_2_7, i32 %tmp_500'
ST_89 : Operation 4962 [4/4] (4.90ns)   --->   "%add53_2_8 = fadd i32 %add53_2_7, i32 %tmp_500" [src/conv1.cpp:57]   --->   Operation 4962 'fadd' 'add53_2_8' <Predicate = true> <Delay = 4.90> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 89> <Delay = 6.43>
ST_90 : Operation 4963 [3/4] (6.43ns)   --->   "%add53_8 = fadd i32 %add53_7, i32 %tmp_307" [src/conv1.cpp:57]   --->   Operation 4963 'fadd' 'add53_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4964 [3/4] (6.43ns)   --->   "%add53_1_8 = fadd i32 %add53_1_7, i32 %tmp_112" [src/conv1.cpp:57]   --->   Operation 4964 'fadd' 'add53_1_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_90 : Operation 4965 [3/4] (6.43ns)   --->   "%add53_2_8 = fadd i32 %add53_2_7, i32 %tmp_500" [src/conv1.cpp:57]   --->   Operation 4965 'fadd' 'add53_2_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 90> <Delay = 6.43>
ST_91 : Operation 4966 [2/4] (6.43ns)   --->   "%add53_8 = fadd i32 %add53_7, i32 %tmp_307" [src/conv1.cpp:57]   --->   Operation 4966 'fadd' 'add53_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4967 [2/4] (6.43ns)   --->   "%add53_1_8 = fadd i32 %add53_1_7, i32 %tmp_112" [src/conv1.cpp:57]   --->   Operation 4967 'fadd' 'add53_1_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 4968 [2/4] (6.43ns)   --->   "%add53_2_8 = fadd i32 %add53_2_7, i32 %tmp_500" [src/conv1.cpp:57]   --->   Operation 4968 'fadd' 'add53_2_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 92 <SV = 91> <Delay = 6.43>
ST_92 : Operation 4969 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @OUT_ROW_COL_str"   --->   Operation 4969 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4970 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10200, i64 10200, i64 10200"   --->   Operation 4970 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4971 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ROW_COL_str"   --->   Operation 4971 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4972 [1/1] (0.00ns)   --->   "%specpipeline_ln42 = specpipeline void @_ssdm_op_SpecPipeline, i32 51, i32 0, i32 0, i32 0, void @empty_40" [src/conv1.cpp:42]   --->   Operation 4972 'specpipeline' 'specpipeline_ln42' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4973 [1/1] (0.00ns)   --->   "%specloopname_ln40 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [src/conv1.cpp:40]   --->   Operation 4973 'specloopname' 'specloopname_ln40' <Predicate = true> <Delay = 0.00>
ST_92 : Operation 4974 [1/4] (6.43ns)   --->   "%add53_8 = fadd i32 %add53_7, i32 %tmp_307" [src/conv1.cpp:57]   --->   Operation 4974 'fadd' 'add53_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4975 [1/4] (6.43ns)   --->   "%add53_1_8 = fadd i32 %add53_1_7, i32 %tmp_112" [src/conv1.cpp:57]   --->   Operation 4975 'fadd' 'add53_1_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 4976 [1/4] (6.43ns)   --->   "%add53_2_8 = fadd i32 %add53_2_7, i32 %tmp_500" [src/conv1.cpp:57]   --->   Operation 4976 'fadd' 'add53_2_8' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 93 <SV = 92> <Delay = 1.23>
ST_93 : Operation 4977 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add53_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10" [src/conv1.cpp:57]   --->   Operation 4977 'store' 'store_ln57' <Predicate = (!tmp_522)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_93 : Operation 4978 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx522.exit" [src/conv1.cpp:57]   --->   Operation 4978 'br' 'br_ln57' <Predicate = (!tmp_522)> <Delay = 0.00>
ST_93 : Operation 4979 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add53_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_11" [src/conv1.cpp:57]   --->   Operation 4979 'store' 'store_ln57' <Predicate = (tmp_522)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_93 : Operation 4980 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx522.exit" [src/conv1.cpp:57]   --->   Operation 4980 'br' 'br_ln57' <Predicate = (tmp_522)> <Delay = 0.00>
ST_93 : Operation 4981 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add53_1_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_12" [src/conv1.cpp:57]   --->   Operation 4981 'store' 'store_ln57' <Predicate = (!tmp_524)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_93 : Operation 4982 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx522.1.exit" [src/conv1.cpp:57]   --->   Operation 4982 'br' 'br_ln57' <Predicate = (!tmp_524)> <Delay = 0.00>
ST_93 : Operation 4983 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add53_1_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_13" [src/conv1.cpp:57]   --->   Operation 4983 'store' 'store_ln57' <Predicate = (tmp_524)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_93 : Operation 4984 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx522.1.exit" [src/conv1.cpp:57]   --->   Operation 4984 'br' 'br_ln57' <Predicate = (tmp_524)> <Delay = 0.00>

State 94 <SV = 93> <Delay = 1.23>
ST_94 : Operation 4985 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add53_2_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_14" [src/conv1.cpp:57]   --->   Operation 4985 'store' 'store_ln57' <Predicate = (!tmp_526)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_94 : Operation 4986 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx522.2.exit" [src/conv1.cpp:57]   --->   Operation 4986 'br' 'br_ln57' <Predicate = (!tmp_526)> <Delay = 0.00>
ST_94 : Operation 4987 [1/1] (1.23ns)   --->   "%store_ln57 = store i32 %add53_2_8, i14 %conv1_float_255_255_float_1_9_9_float_float_255_255_ou_15" [src/conv1.cpp:57]   --->   Operation 4987 'store' 'store_ln57' <Predicate = (tmp_526)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 15360> <RAM>
ST_94 : Operation 4988 [1/1] (0.00ns)   --->   "%br_ln57 = br void %arrayidx522.2.exit" [src/conv1.cpp:57]   --->   Operation 4988 'br' 'br_ln57' <Predicate = (tmp_526)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 0.427ns
The critical path consists of the following:
	'alloca' operation ('indvar_flatten226') [12]  (0.000 ns)
	'store' operation ('store_ln0') of constant 0 on local variable 'indvar_flatten226' [15]  (0.427 ns)

 <State 2>: 4.520ns
The critical path consists of the following:
	'load' operation ('indvar_flatten_load', src/conv1.cpp:39) on local variable 'indvar_flatten' [23]  (0.000 ns)
	'icmp' operation ('icmp_ln39', src/conv1.cpp:39) [614]  (0.798 ns)
	'select' operation ('select_ln36', src/conv1.cpp:36) [615]  (0.391 ns)
	'add' operation ('indvars_iv_next264_dup', src/conv1.cpp:36) [1284]  (0.797 ns)
	'select' operation ('select_ln39_6', src/conv1.cpp:39) [1288]  (0.391 ns)
	'add' operation ('add_ln39_26', src/conv1.cpp:39) [1292]  (0.905 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_10', src/conv1.cpp:39) [1382]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_ou_16', src/conv1.cpp:57) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou_1' [1861]  (1.237 ns)

 <State 3>: 2.110ns
The critical path consists of the following:
	'mul' operation ('mul_ln40', src/conv1.cpp:40) [1378]  (2.110 ns)

 <State 4>: 2.140ns
The critical path consists of the following:
	'mul' operation ('mul_ln54_9', src/conv1.cpp:54) [1510]  (2.140 ns)

 <State 5>: 2.905ns
The critical path consists of the following:
	'add' operation ('add_ln54_7', src/conv1.cpp:54) [1518]  (0.765 ns)
	'mul' operation ('mul_ln54_10', src/conv1.cpp:54) [1568]  (2.140 ns)

 <State 6>: 2.905ns
The critical path consists of the following:
	'add' operation ('add_ln52_2', src/conv1.cpp:52) [1576]  (0.765 ns)
	'mul' operation ('mul_ln54_11', src/conv1.cpp:54) [1625]  (2.140 ns)

 <State 7>: 2.905ns
The critical path consists of the following:
	'add' operation ('add_ln52_3', src/conv1.cpp:52) [1633]  (0.765 ns)
	'mul' operation ('mul_ln54_12', src/conv1.cpp:54) [1682]  (2.140 ns)

 <State 8>: 2.905ns
The critical path consists of the following:
	'add' operation ('add_ln52_4', src/conv1.cpp:52) [1690]  (0.765 ns)
	'mul' operation ('mul_ln54_13', src/conv1.cpp:54) [1739]  (2.140 ns)

 <State 9>: 2.905ns
The critical path consists of the following:
	'add' operation ('add_ln52_5', src/conv1.cpp:52) [1747]  (0.765 ns)
	'mul' operation ('mul_ln54_14', src/conv1.cpp:54) [1796]  (2.140 ns)

 <State 10>: 2.905ns
The critical path consists of the following:
	'add' operation ('add_ln52_6', src/conv1.cpp:52) [1804]  (0.765 ns)
	'mul' operation ('mul_ln54_15', src/conv1.cpp:54) [1853]  (2.140 ns)

 <State 11>: 2.905ns
The critical path consists of the following:
	'add' operation ('add_ln52_7', src/conv1.cpp:52) [2321]  (0.765 ns)
	'mul' operation ('mul_ln54_16', src/conv1.cpp:54) [2370]  (2.140 ns)

 <State 12>: 2.905ns
The critical path consists of the following:
	'add' operation ('add_ln52_8', src/conv1.cpp:52) [2514]  (0.765 ns)
	'mul' operation ('mul_ln54_17', src/conv1.cpp:54) [2563]  (2.140 ns)

 <State 13>: 1.890ns
The critical path consists of the following:
	'urem' operation ('urem_ln40', src/conv1.cpp:40) [1330]  (1.890 ns)

 <State 14>: 3.925ns
The critical path consists of the following:
	'urem' operation ('urem_ln40', src/conv1.cpp:40) [1330]  (1.890 ns)
	'add' operation ('add_ln54_9', src/conv1.cpp:54) [1332]  (0.798 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_3', src/conv1.cpp:54) [1334]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_30', src/conv1.cpp:54) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_2' [1385]  (1.237 ns)

 <State 15>: 3.925ns
The critical path consists of the following:
	'urem' operation ('urem_ln54', src/conv1.cpp:54) [1398]  (1.890 ns)
	'add' operation ('add_ln54_18', src/conv1.cpp:54) [1400]  (0.798 ns)
	'getelementptr' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_33', src/conv1.cpp:54) [1402]  (0.000 ns)
	'load' operation ('conv1_float_255_255_float_1_9_9_float_float_255_255_in_60', src/conv1.cpp:54) on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_in_2' [1448]  (1.237 ns)

 <State 16>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.452 ns)
'fmul' operation ('mul', src/conv1.cpp:54) [1389]  (5.564 ns)

 <State 17>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:54) [1389]  (7.016 ns)

 <State 18>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul', src/conv1.cpp:54) [1389]  (7.016 ns)

 <State 19>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_s', src/conv1.cpp:54) [1452]  (7.016 ns)

 <State 20>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_15', src/conv1.cpp:54) [1574]  (7.016 ns)

 <State 21>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_15', src/conv1.cpp:54) [1574]  (7.016 ns)

 <State 22>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_16', src/conv1.cpp:54) [1631]  (7.016 ns)

 <State 23>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.452 ns)
'fmul' operation ('mul_17', src/conv1.cpp:54) [1688]  (5.564 ns)

 <State 24>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_17', src/conv1.cpp:54) [1688]  (7.016 ns)

 <State 25>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_17', src/conv1.cpp:54) [1688]  (7.016 ns)

 <State 26>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.452 ns)
'fmul' operation ('mul_18', src/conv1.cpp:54) [1745]  (5.564 ns)

 <State 27>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_18', src/conv1.cpp:54) [1745]  (7.016 ns)

 <State 28>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_18', src/conv1.cpp:54) [1745]  (7.016 ns)

 <State 29>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_130_5', src/conv1.cpp:54) [1899]  (7.016 ns)

 <State 30>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.452 ns)
'fmul' operation ('mul_19', src/conv1.cpp:54) [1802]  (5.564 ns)

 <State 31>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_19', src/conv1.cpp:54) [1802]  (7.016 ns)

 <State 32>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_19', src/conv1.cpp:54) [1802]  (7.016 ns)

 <State 33>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_130_6', src/conv1.cpp:54) [1905]  (7.016 ns)

 <State 34>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_252_5', src/conv1.cpp:54) [1954]  (7.016 ns)

 <State 35>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.452 ns)
'fmul' operation ('mul_20', src/conv1.cpp:54) [1859]  (5.564 ns)

 <State 36>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_20', src/conv1.cpp:54) [1859]  (7.016 ns)

 <State 37>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_20', src/conv1.cpp:54) [1859]  (7.016 ns)

 <State 38>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_130_7', src/conv1.cpp:54) [1911]  (7.016 ns)

 <State 39>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_252_6', src/conv1.cpp:54) [1960]  (7.016 ns)

 <State 40>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_4', src/conv1.cpp:54) [2058]  (7.016 ns)

 <State 41>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.452 ns)
'fmul' operation ('mul_130_8', src/conv1.cpp:54) [1917]  (5.564 ns)

 <State 42>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_130_8', src/conv1.cpp:54) [1917]  (7.016 ns)

 <State 43>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_130_8', src/conv1.cpp:54) [1917]  (7.016 ns)

 <State 44>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_252_7', src/conv1.cpp:54) [1966]  (7.016 ns)

 <State 45>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_5', src/conv1.cpp:54) [2064]  (7.016 ns)

 <State 46>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_7_2', src/conv1.cpp:54) [2211]  (7.016 ns)

 <State 47>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.452 ns)
'fmul' operation ('mul_252_8', src/conv1.cpp:54) [1972]  (5.564 ns)

 <State 48>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_252_8', src/conv1.cpp:54) [1972]  (7.016 ns)

 <State 49>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_252_8', src/conv1.cpp:54) [1972]  (7.016 ns)

 <State 50>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_5_5', src/conv1.cpp:54) [2119]  (7.016 ns)

 <State 51>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.452 ns)
'fmul' operation ('mul_3_8', src/conv1.cpp:54) [2027]  (5.564 ns)

 <State 52>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_8', src/conv1.cpp:54) [2027]  (7.016 ns)

 <State 53>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_3_8', src/conv1.cpp:54) [2027]  (7.016 ns)

 <State 54>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_7', src/conv1.cpp:54) [2076]  (7.016 ns)

 <State 55>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.452 ns)
'fmul' operation ('mul_4_8', src/conv1.cpp:54) [2082]  (5.564 ns)

 <State 56>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_8', src/conv1.cpp:54) [2082]  (7.016 ns)

 <State 57>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_4_8', src/conv1.cpp:54) [2082]  (7.016 ns)

 <State 58>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_5_7', src/conv1.cpp:54) [2131]  (7.016 ns)

 <State 59>: 7.016ns
The critical path consists of the following:
	multiplexor before operation 'fmul' with delay (1.452 ns)
'fmul' operation ('mul_5_8', src/conv1.cpp:54) [2137]  (5.564 ns)

 <State 60>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_5_8', src/conv1.cpp:54) [2137]  (7.016 ns)

 <State 61>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_5_8', src/conv1.cpp:54) [2137]  (7.016 ns)

 <State 62>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_6_8', src/conv1.cpp:54) [2192]  (7.016 ns)

 <State 63>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_6_8', src/conv1.cpp:54) [2192]  (7.016 ns)

 <State 64>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_7_7', src/conv1.cpp:54) [2241]  (7.016 ns)

 <State 65>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_7_8', src/conv1.cpp:54) [2247]  (7.016 ns)

 <State 66>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_8_7', src/conv1.cpp:54) [2296]  (7.016 ns)

 <State 67>: 7.016ns
The critical path consists of the following:
	'fmul' operation ('mul_8_8', src/conv1.cpp:54) [2302]  (7.016 ns)

 <State 68>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_3', src/conv1.cpp:57) [2029]  (6.437 ns)

 <State 69>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_3', src/conv1.cpp:57) [2029]  (6.437 ns)

 <State 70>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_3', src/conv1.cpp:57) [2029]  (6.437 ns)

 <State 71>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.535 ns)
'fadd' operation ('add53_4', src/conv1.cpp:57) [2084]  (4.902 ns)

 <State 72>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_4', src/conv1.cpp:57) [2084]  (6.437 ns)

 <State 73>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_4', src/conv1.cpp:57) [2084]  (6.437 ns)

 <State 74>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_4', src/conv1.cpp:57) [2084]  (6.437 ns)

 <State 75>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.535 ns)
'fadd' operation ('add53_5', src/conv1.cpp:57) [2139]  (4.902 ns)

 <State 76>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_5', src/conv1.cpp:57) [2139]  (6.437 ns)

 <State 77>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_5', src/conv1.cpp:57) [2139]  (6.437 ns)

 <State 78>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_5', src/conv1.cpp:57) [2139]  (6.437 ns)

 <State 79>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.535 ns)
'fadd' operation ('add53_6', src/conv1.cpp:57) [2194]  (4.902 ns)

 <State 80>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_6', src/conv1.cpp:57) [2194]  (6.437 ns)

 <State 81>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_6', src/conv1.cpp:57) [2194]  (6.437 ns)

 <State 82>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_6', src/conv1.cpp:57) [2194]  (6.437 ns)

 <State 83>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('tmp', src/conv1.cpp:54) [2802]  (6.437 ns)

 <State 84>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.535 ns)
'fadd' operation ('add53_7', src/conv1.cpp:57) [2249]  (4.902 ns)

 <State 85>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_7', src/conv1.cpp:57) [2249]  (6.437 ns)

 <State 86>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_7', src/conv1.cpp:57) [2249]  (6.437 ns)

 <State 87>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_7', src/conv1.cpp:57) [2249]  (6.437 ns)

 <State 88>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_2_7', src/conv1.cpp:57) [2825]  (6.437 ns)

 <State 89>: 6.437ns
The critical path consists of the following:
	multiplexor before operation 'fadd' with delay (1.535 ns)
'fadd' operation ('add53_8', src/conv1.cpp:57) [2304]  (4.902 ns)

 <State 90>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_8', src/conv1.cpp:57) [2304]  (6.437 ns)

 <State 91>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_8', src/conv1.cpp:57) [2304]  (6.437 ns)

 <State 92>: 6.437ns
The critical path consists of the following:
	'fadd' operation ('add53_8', src/conv1.cpp:57) [2304]  (6.437 ns)

 <State 93>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln57', src/conv1.cpp:57) of variable 'add53_1_8', src/conv1.cpp:57 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou' [2840]  (1.237 ns)

 <State 94>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln57', src/conv1.cpp:57) of variable 'add53_2_8', src/conv1.cpp:57 on array 'conv1_float_255_255_float_1_9_9_float_float_255_255_ou' [2848]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
