INFO-FLOW: Workspace D:/clu_2022/clu/solution1 opened at Fri Dec 16 14:06:48 +0100 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu5ev-sfvc784-2-i 
Execute       create_platform xczu5ev-sfvc784-2-i -board  
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
Command       create_platform done; 1.289 sec.
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.12 sec.
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.153 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.495 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.63 sec.
Execute   set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
Execute     create_platform xczu5ev-sfvc784-2-i -board  
Execute     source D:/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.127 sec.
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.211 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   source ./clu/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 10.052 seconds; current allocated memory: 120.758 MB.
INFO: [HLS 200-10] Analyzing design file 'uart.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling uart.c as C
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang uart.c -foptimization-record-file=D:/clu_2022/clu/solution1/.autopilot/db/uart.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/clu_2022/clu/solution1/.autopilot/db/uart.c.clang.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/uart.c.clang.err.log 
Command       ap_eval done; 0.266 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top clu -name=clu 
Execute       source D:/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source D:/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/clu_2022/clu/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/clu_2022/clu/solution1/.autopilot/db/clang.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.235 sec.
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (uart.c:132:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (uart.c:154:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c std=gnu99 -target fpga  -directive=D:/clu_2022/clu/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/clu_2022/clu/solution1/.autopilot/db/.systemc_flag -fix-errors D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.666 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c std=gnu99 -target fpga  -directive=D:/clu_2022/clu/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/clu_2022/clu/solution1/.autopilot/db/all.directive.json -fix-errors D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c.clang-tidy.loop-label.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c.clang-tidy.loop-label.err.log 
Execute         source D:/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c.xilinx-dataflow-lawyer.diag.yml D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c.xilinx-dataflow-lawyer.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c.xilinx-dataflow-lawyer.err.log 
Command       ap_eval done; 0.495 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/clu_2022/clu/solution1/.autopilot/db/uart.bc {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c.clang.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/uart.pp.0.c.clang.err.log 
Command       ap_eval done; 0.261 sec.
INFO: [HLS 200-10] Analyzing design file 'dlin.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling dlin.c as C
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang dlin.c -foptimization-record-file=D:/clu_2022/clu/solution1/.autopilot/db/dlin.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/clu_2022/clu/solution1/.autopilot/db/dlin.c.clang.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/dlin.c.clang.err.log 
Command       ap_eval done; 0.25 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top clu -name=clu 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/clu_2022/clu/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/clu_2022/clu/solution1/.autopilot/db/clang.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.237 sec.
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:98:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (dlin.c:120:11)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (dlin.c:121:5)
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:256:55)
INFO: [HLS 207-4414] passing argument to parameter 'linbase' here (dlin.c:209:38)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c std=gnu99 -target fpga  -directive=D:/clu_2022/clu/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/clu_2022/clu/solution1/.autopilot/db/.systemc_flag -fix-errors D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c std=gnu99 -target fpga  -directive=D:/clu_2022/clu/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/clu_2022/clu/solution1/.autopilot/db/all.directive.json -fix-errors D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c.clang-tidy.loop-label.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.102 sec.
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c.xilinx-dataflow-lawyer.diag.yml D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c.xilinx-dataflow-lawyer.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/clu_2022/clu/solution1/.autopilot/db/dlin.bc {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c.clang.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/dlin.pp.0.c.clang.err.log 
Command       ap_eval done; 0.25 sec.
WARNING: [HLS 207-4054] passing 'volatile int *' to parameter of type 'volatile unsigned int *' converts between pointers to integer types with different sign (dlin.c:256:73)
INFO: [HLS 200-10] Analyzing design file 'clu.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling clu.c as C
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang clu.c -foptimization-record-file=D:/clu_2022/clu/solution1/.autopilot/db/clu.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/clu_2022/clu/solution1/.autopilot/db/clu.c.clang.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/clu.c.clang.err.log 
Command       ap_eval done; 0.248 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top clu -name=clu 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/clu_2022/clu/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/clu_2022/clu/solution1/.autopilot/db/clang.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.237 sec.
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (clu.c:17:9)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-5546] '#pragma HLS INTERFACE port=return register' is obsoleted and replaced by '#pragma HLS LATENCY min=1 max=1' (clu.c:29:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c std=gnu99 -target fpga  -directive=D:/clu_2022/clu/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/clu_2022/clu/solution1/.autopilot/db/.systemc_flag -fix-errors D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c std=gnu99 -target fpga  -directive=D:/clu_2022/clu/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/clu_2022/clu/solution1/.autopilot/db/all.directive.json -fix-errors D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c.clang-tidy.loop-label.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c.xilinx-dataflow-lawyer.diag.yml D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c.xilinx-dataflow-lawyer.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/clu_2022/clu/solution1/.autopilot/db/clu.bc {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c.clang.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/clu.pp.0.c.clang.err.log 
Command       ap_eval done; 0.251 sec.
INFO: [HLS 200-10] Analyzing design file 'can.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling can.c as C
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang can.c -foptimization-record-file=D:/clu_2022/clu/solution1/.autopilot/db/can.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-mingw32 -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/clu_2022/clu/solution1/.autopilot/db/can.c.clang.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/can.c.clang.err.log 
Command       ap_eval done; 0.274 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
Execute       set_directive_top clu -name=clu 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/clu_2022/clu/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/clu_2022/clu/solution1/.autopilot/db/clang.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.235 sec.
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'const void *' discards qualifiers (can.c:103:34)
INFO: [HLS 207-4414] passing argument to parameter '_Src' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:95)
WARNING: [HLS 207-4051] passing 'volatile unsigned char *' to parameter of type 'void *' discards qualifiers (can.c:126:10)
INFO: [HLS 207-4414] passing argument to parameter '_Dst' here (D:/Vitis_HLS/2022.2/tps/mingw/8.3.0/win64.o/nt\x86_64-w64-mingw32\include\string.h:50:64)
WARNING: [HLS 207-4054] passing 'unsigned char *' to parameter of type 'char *' converts between pointers to integer types with different sign (can.c:232:18)
INFO: [HLS 207-4414] passing argument to parameter 'data' here (can.c:97:58)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c std=gnu99 -target fpga  -directive=D:/clu_2022/clu/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=D:/clu_2022/clu/solution1/.autopilot/db/.systemc_flag -fix-errors D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c std=gnu99 -target fpga  -directive=D:/clu_2022/clu/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=D:/clu_2022/clu/solution1/.autopilot/db/all.directive.json -fix-errors D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c.clang-tidy.loop-label.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c.clang-tidy.loop-label.err.log 
Command       clang_tidy done; 0.115 sec.
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c.xilinx-dataflow-lawyer.diag.yml D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c.xilinx-dataflow-lawyer.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I D:/Vitis_HLS/2022.2/common/technology/autopilot -I D:/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o D:/clu_2022/clu/solution1/.autopilot/db/can.bc {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c.clang.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/can.pp.0.c.clang.err.log 
Command       ap_eval done; 0.259 sec.
WARNING: [HLS 207-5292] unused parameter 'FifoNo' (can.c:141:7)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 6.299 seconds; current allocated memory: 121.875 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.0.bc -args  "D:/clu_2022/clu/solution1/.autopilot/db/uart.g.bc" "D:/clu_2022/clu/solution1/.autopilot/db/dlin.g.bc" "D:/clu_2022/clu/solution1/.autopilot/db/clu.g.bc" "D:/clu_2022/clu/solution1/.autopilot/db/can.g.bc"  
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/clu_2022/clu/solution1/.autopilot/db/uart.g.bc D:/clu_2022/clu/solution1/.autopilot/db/dlin.g.bc D:/clu_2022/clu/solution1/.autopilot/db/clu.g.bc D:/clu_2022/clu/solution1/.autopilot/db/can.g.bc -o D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.0.bc > D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
Command         ap_eval done; 0.167 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.169 sec.
Execute       run_link_or_opt -opt -out D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.1.lower.bc -args D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.1.lower.bc > D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
Command         ap_eval done; 0.712 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.715 sec.
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.2.m1.bc -args D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc D:/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed D:/Vitis_HLS/2022.2/win64/lib/libhlsm_39.bc D:/Vitis_HLS/2022.2/win64/lib/libhlsmc++_39.bc -o D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.2.m1.bc > D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 3.029 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 3.032 sec.
Execute       run_link_or_opt -opt -out D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=clu -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=clu -reflow-float-conversion -o D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.3.fpc.bc > D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 1.121 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 1.124 sec.
Execute       run_link_or_opt -out D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.4.m2.bc -args D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/llvm-link D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed D:/Vitis_HLS/2022.2/win64/lib/libfloatconversion_39.bc -o D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.4.m2.bc > D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Command       run_link_or_opt done; 0.101 sec.
Execute       run_link_or_opt -opt -out D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=clu 
Execute         ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=clu -o D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.5.gdce.bc > D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr D:/Vitis_HLS/2022.2/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=clu -mllvm -hls-db-dir -mllvm D:/clu_2022/clu/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=D:/clu_2022/clu/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=D:/clu_2022/clu/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o D:/clu_2022/clu/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=D:/Vitis_HLS/2022.2/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xczu5ev-sfvc784-2-i > D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> D:/clu_2022/clu/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.814 sec.
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_ddr' (can.c:97:0)
INFO: [HLS 214-178] Inlining function 'XCanFd_GetDlc2len' into 'recvFrame_logic' (can.c:145:0)
INFO: [HLS 214-178] Inlining function 'CanFd_Recv_Sequential' into 'can' (can.c:271:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'ddr_write' (uart.c:126:0)
INFO: [HLS 214-178] Inlining function 'update_write_index' into 'write_lin_ddr' (dlin.c:92:0)
INFO: [HLS 214-178] Inlining function 'read_lin_reg' into 'single_lin_process' (dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'write_lin_reg' into 'single_lin_process' (dlin.c:133:0)
INFO: [HLS 214-178] Inlining function 'dlin_FSM' into 'dlin' (dlin.c:253:0)
INFO: [HLS 214-178] Inlining function 'can' into 'clu' (clu.c:26:0)
INFO: [HLS 214-178] Inlining function 'uart' into 'clu' (clu.c:26:0)
INFO: [HLS 214-178] Inlining function 'dlin' into 'clu' (clu.c:26:0)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(can.c:103:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:103:2)
INFO: [HLS 214-115] Multiple burst writes of length 92 and bit width 8 in loop 'anonymous'(can.c:126:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (can.c:126:3)
INFO: [HLS 214-115] Multiple burst writes of length 4 and bit width 8 in loop 'anonymous'(clu.c:17:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (clu.c:17:2)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(uart.c:132:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (uart.c:132:2)
INFO: [HLS 214-115] Multiple burst writes of length 204 and bit width 8 in loop 'anonymous'(uart.c:154:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (uart.c:154:3)
INFO: [HLS 214-115] Multiple burst reads of length 28 and bit width 8 in loop 'anonymous'(dlin.c:98:2) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:98:2)
INFO: [HLS 214-115] Multiple burst writes of length 28 and bit width 8 in loop 'anonymous'(dlin.c:120:3) has been inferred on bundle 'ps_ddr'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (dlin.c:120:3)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: D:/clu_2022/clu/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.813 seconds; current allocated memory: 124.090 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.004 seconds; current allocated memory: 124.148 MB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top clu -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name D:/clu_2022/clu/solution1/.autopilot/db/a.g.0.bc -o D:/clu_2022/clu/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 131.551 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce D:/clu_2022/clu/solution1/.autopilot/db/a.g.1.bc -o D:/clu_2022/clu/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check D:/clu_2022/clu/solution1/.autopilot/db/a.g.2.prechk.bc -o D:/clu_2022/clu/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 134.051 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy D:/clu_2022/clu/solution1/.autopilot/db/a.g.1.bc to D:/clu_2022/clu/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp D:/clu_2022/clu/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name D:/clu_2022/clu/solution1/.autopilot/db/a.o.1.bc -o D:/clu_2022/clu/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'write_ddr.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-3' in function 'ddr_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-4' in function 'ddr_write.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_176_1' (dlin.c:79) in function 'single_lin_process.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_205_1' (can.c:146) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_219_2' (can.c:146) in function 'recvFrame_logic.1' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'write_index_array' (clu.c:12) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'write_index_array' (clu.c:12) in dimension 1 completely.
Command         transform done; 0.375 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name D:/clu_2022/clu/solution1/.autopilot/db/a.o.1.tmp.bc -o D:/clu_2022/clu/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (can.c:150:46) to (can.c:202:7) in function 'recvFrame_logic.1'... converting 4 basic blocks.
Command         transform done; 0.125 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.504 seconds; current allocated memory: 158.516 MB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build D:/clu_2022/clu/solution1/.autopilot/db/a.o.2.bc -o D:/clu_2022/clu/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_timestamp' (uart.c:186:40)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_time' (uart.c:187:35)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:188:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:189:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:190:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:191:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:192:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:193:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:194:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:195:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:196:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:197:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:203:39)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.fifo_index' (uart.c:204:34)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Header.pkt_len_bytes' (uart.c:205:39)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:206:29)
INFO: [HLS 200-472] Inferring partial write operation for 'uart_fifo' (uart.c:207:29)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:158:30)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:179:23)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:182:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:183:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:184:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:185:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:186:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:187:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:188:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:189:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:190:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:191:18)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:192:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:193:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:195:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:196:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:197:19)
INFO: [HLS 200-472] Inferring partial write operation for 'lin_frame' (dlin.c:198:19)
INFO: [HLS 200-472] Inferring partial write operation for 'PLIN_Ctrl.run_state' (dlin.c:203:29)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' 
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:153:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:158:20)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:165:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:166:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:167:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:168:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:185:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:186:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:187:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:188:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:189:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:190:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:191:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:192:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:193:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:194:16)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:195:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:196:17)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:198:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:200:21)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:209:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:210:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:211:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:212:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:222:28)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:223:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:224:32)
INFO: [HLS 200-472] Inferring partial write operation for 'can_frame' (can.c:225:32)
INFO: [HLS 200-472] Inferring partial write operation for 'ringbuffer_header_bytes' 
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.fifo_index' (uart.c:160:32)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Header.pkt_len_bytes' (uart.c:161:37)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_time' (uart.c:162:32)
INFO: [HLS 200-472] Inferring partial write operation for 'PL_Ctrl.first_timestamp' (uart.c:163:37)
Command         transform done; 0.998 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.002 seconds; current allocated memory: 278.953 MB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 1.697 sec.
Command     elaborate done; 14.826 sec.
Execute     ap_eval exec zip -j D:/clu_2022/clu/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command     ap_eval done; 0.153 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'clu' ...
Execute       ap_set_top_model clu 
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1_Pipeline_1' to 'ddr_write_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1_Pipeline_2' to 'ddr_write_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'ddr_write.1' to 'ddr_write_1'.
WARNING: [SYN 201-103] Legalizing function name 'uart_data_read.1' to 'uart_data_read_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1_Pipeline_VITIS_LOOP_176_1' to 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_lin_ddr.1' to 'write_lin_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'single_lin_process.1' to 'single_lin_process_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_1' to 'recvFrame_logic_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1' to 'recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_1' to 'write_ddr_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1_Pipeline_2' to 'write_ddr_1_Pipeline_2'.
WARNING: [SYN 201-103] Legalizing function name 'write_ddr.1' to 'write_ddr_1'.
WARNING: [SYN 201-103] Legalizing function name 'recvFrame_logic.1' to 'recvFrame_logic_1'.
Command       ap_set_top_model done; 0.156 sec.
Execute       get_model_list clu -filter all-wo-channel -topdown 
Execute       preproc_iomode -model clu 
Execute       preproc_iomode -model recvFrame_logic.1 
Execute       preproc_iomode -model write_ddr.1 
Execute       preproc_iomode -model write_ddr.1_Pipeline_2 
Execute       preproc_iomode -model write_ddr.1_Pipeline_1 
Execute       preproc_iomode -model recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 
Execute       preproc_iomode -model recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 
Execute       preproc_iomode -model recvFrame_logic.1_Pipeline_1 
Execute       preproc_iomode -model single_lin_process.1 
Execute       preproc_iomode -model write_lin_ddr.1 
Execute       preproc_iomode -model single_lin_process.1_Pipeline_VITIS_LOOP_176_1 
Execute       preproc_iomode -model uart_data_read.1 
Execute       preproc_iomode -model ddr_write.1 
Execute       preproc_iomode -model ddr_write.1_Pipeline_2 
Execute       preproc_iomode -model ddr_write.1_Pipeline_1 
Execute       get_model_list clu -filter all-wo-channel 
INFO-FLOW: Model list for configure: ddr_write.1_Pipeline_1 ddr_write.1_Pipeline_2 ddr_write.1 uart_data_read.1 single_lin_process.1_Pipeline_VITIS_LOOP_176_1 write_lin_ddr.1 single_lin_process.1 recvFrame_logic.1_Pipeline_1 recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 write_ddr.1_Pipeline_1 write_ddr.1_Pipeline_2 write_ddr.1 recvFrame_logic.1 clu
INFO-FLOW: Configuring Module : ddr_write.1_Pipeline_1 ...
Execute       set_default_model ddr_write.1_Pipeline_1 
Execute       apply_spec_resource_limit ddr_write.1_Pipeline_1 
INFO-FLOW: Configuring Module : ddr_write.1_Pipeline_2 ...
Execute       set_default_model ddr_write.1_Pipeline_2 
Execute       apply_spec_resource_limit ddr_write.1_Pipeline_2 
INFO-FLOW: Configuring Module : ddr_write.1 ...
Execute       set_default_model ddr_write.1 
Execute       apply_spec_resource_limit ddr_write.1 
INFO-FLOW: Configuring Module : uart_data_read.1 ...
Execute       set_default_model uart_data_read.1 
Execute       apply_spec_resource_limit uart_data_read.1 
INFO-FLOW: Configuring Module : single_lin_process.1_Pipeline_VITIS_LOOP_176_1 ...
Execute       set_default_model single_lin_process.1_Pipeline_VITIS_LOOP_176_1 
Execute       apply_spec_resource_limit single_lin_process.1_Pipeline_VITIS_LOOP_176_1 
INFO-FLOW: Configuring Module : write_lin_ddr.1 ...
Execute       set_default_model write_lin_ddr.1 
Execute       apply_spec_resource_limit write_lin_ddr.1 
INFO-FLOW: Configuring Module : single_lin_process.1 ...
Execute       set_default_model single_lin_process.1 
Execute       apply_spec_resource_limit single_lin_process.1 
INFO-FLOW: Configuring Module : recvFrame_logic.1_Pipeline_1 ...
Execute       set_default_model recvFrame_logic.1_Pipeline_1 
Execute       apply_spec_resource_limit recvFrame_logic.1_Pipeline_1 
INFO-FLOW: Configuring Module : recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 ...
Execute       set_default_model recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 
Execute       apply_spec_resource_limit recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 
INFO-FLOW: Configuring Module : recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 ...
Execute       set_default_model recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 
Execute       apply_spec_resource_limit recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 
INFO-FLOW: Configuring Module : write_ddr.1_Pipeline_1 ...
Execute       set_default_model write_ddr.1_Pipeline_1 
Execute       apply_spec_resource_limit write_ddr.1_Pipeline_1 
INFO-FLOW: Configuring Module : write_ddr.1_Pipeline_2 ...
Execute       set_default_model write_ddr.1_Pipeline_2 
Execute       apply_spec_resource_limit write_ddr.1_Pipeline_2 
INFO-FLOW: Configuring Module : write_ddr.1 ...
Execute       set_default_model write_ddr.1 
Execute       apply_spec_resource_limit write_ddr.1 
INFO-FLOW: Configuring Module : recvFrame_logic.1 ...
Execute       set_default_model recvFrame_logic.1 
Execute       apply_spec_resource_limit recvFrame_logic.1 
INFO-FLOW: Configuring Module : clu ...
Execute       set_default_model clu 
Execute       apply_spec_resource_limit clu 
INFO-FLOW: Model list for preprocess: ddr_write.1_Pipeline_1 ddr_write.1_Pipeline_2 ddr_write.1 uart_data_read.1 single_lin_process.1_Pipeline_VITIS_LOOP_176_1 write_lin_ddr.1 single_lin_process.1 recvFrame_logic.1_Pipeline_1 recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 write_ddr.1_Pipeline_1 write_ddr.1_Pipeline_2 write_ddr.1 recvFrame_logic.1 clu
INFO-FLOW: Preprocessing Module: ddr_write.1_Pipeline_1 ...
Execute       set_default_model ddr_write.1_Pipeline_1 
Execute       cdfg_preprocess -model ddr_write.1_Pipeline_1 
Execute       rtl_gen_preprocess ddr_write.1_Pipeline_1 
INFO-FLOW: Preprocessing Module: ddr_write.1_Pipeline_2 ...
Execute       set_default_model ddr_write.1_Pipeline_2 
Execute       cdfg_preprocess -model ddr_write.1_Pipeline_2 
Execute       rtl_gen_preprocess ddr_write.1_Pipeline_2 
INFO-FLOW: Preprocessing Module: ddr_write.1 ...
Execute       set_default_model ddr_write.1 
Execute       cdfg_preprocess -model ddr_write.1 
Execute       rtl_gen_preprocess ddr_write.1 
INFO-FLOW: Preprocessing Module: uart_data_read.1 ...
Execute       set_default_model uart_data_read.1 
Execute       cdfg_preprocess -model uart_data_read.1 
Execute       rtl_gen_preprocess uart_data_read.1 
INFO-FLOW: Preprocessing Module: single_lin_process.1_Pipeline_VITIS_LOOP_176_1 ...
Execute       set_default_model single_lin_process.1_Pipeline_VITIS_LOOP_176_1 
Execute       cdfg_preprocess -model single_lin_process.1_Pipeline_VITIS_LOOP_176_1 
Execute       rtl_gen_preprocess single_lin_process.1_Pipeline_VITIS_LOOP_176_1 
INFO-FLOW: Preprocessing Module: write_lin_ddr.1 ...
Execute       set_default_model write_lin_ddr.1 
Execute       cdfg_preprocess -model write_lin_ddr.1 
Execute       rtl_gen_preprocess write_lin_ddr.1 
INFO-FLOW: Preprocessing Module: single_lin_process.1 ...
Execute       set_default_model single_lin_process.1 
Execute       cdfg_preprocess -model single_lin_process.1 
Execute       rtl_gen_preprocess single_lin_process.1 
INFO-FLOW: Preprocessing Module: recvFrame_logic.1_Pipeline_1 ...
Execute       set_default_model recvFrame_logic.1_Pipeline_1 
Execute       cdfg_preprocess -model recvFrame_logic.1_Pipeline_1 
Execute       rtl_gen_preprocess recvFrame_logic.1_Pipeline_1 
INFO-FLOW: Preprocessing Module: recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 ...
Execute       set_default_model recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 
Execute       cdfg_preprocess -model recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 
Execute       rtl_gen_preprocess recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 
INFO-FLOW: Preprocessing Module: recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 ...
Execute       set_default_model recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 
Execute       cdfg_preprocess -model recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 
Execute       rtl_gen_preprocess recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 
INFO-FLOW: Preprocessing Module: write_ddr.1_Pipeline_1 ...
Execute       set_default_model write_ddr.1_Pipeline_1 
Execute       cdfg_preprocess -model write_ddr.1_Pipeline_1 
Execute       rtl_gen_preprocess write_ddr.1_Pipeline_1 
INFO-FLOW: Preprocessing Module: write_ddr.1_Pipeline_2 ...
Execute       set_default_model write_ddr.1_Pipeline_2 
Execute       cdfg_preprocess -model write_ddr.1_Pipeline_2 
Execute       rtl_gen_preprocess write_ddr.1_Pipeline_2 
INFO-FLOW: Preprocessing Module: write_ddr.1 ...
Execute       set_default_model write_ddr.1 
Execute       cdfg_preprocess -model write_ddr.1 
Execute       rtl_gen_preprocess write_ddr.1 
INFO-FLOW: Preprocessing Module: recvFrame_logic.1 ...
Execute       set_default_model recvFrame_logic.1 
Execute       cdfg_preprocess -model recvFrame_logic.1 
Execute       rtl_gen_preprocess recvFrame_logic.1 
INFO-FLOW: Preprocessing Module: clu ...
Execute       set_default_model clu 
Execute       cdfg_preprocess -model clu 
Execute       rtl_gen_preprocess clu 
INFO-FLOW: Model list for synthesis: ddr_write.1_Pipeline_1 ddr_write.1_Pipeline_2 ddr_write.1 uart_data_read.1 single_lin_process.1_Pipeline_VITIS_LOOP_176_1 write_lin_ddr.1 single_lin_process.1 recvFrame_logic.1_Pipeline_1 recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 write_ddr.1_Pipeline_1 write_ddr.1_Pipeline_2 write_ddr.1 recvFrame_logic.1 clu
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ddr_write.1_Pipeline_1 
Execute       schedule -model ddr_write.1_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.503 seconds; current allocated memory: 283.984 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling ddr_write.1_Pipeline_1.
Execute       set_default_model ddr_write.1_Pipeline_1 
Execute       bind -model ddr_write.1_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 285.160 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding ddr_write.1_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ddr_write.1_Pipeline_2 
Execute       schedule -model ddr_write.1_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.108 seconds; current allocated memory: 285.578 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling ddr_write.1_Pipeline_2.
Execute       set_default_model ddr_write.1_Pipeline_2 
Execute       bind -model ddr_write.1_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.085 seconds; current allocated memory: 285.613 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding ddr_write.1_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ddr_write_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model ddr_write.1 
Execute       schedule -model ddr_write.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.215 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 286.766 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.25 sec.
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1.sched.adb -f 
INFO-FLOW: Finish scheduling ddr_write.1.
Execute       set_default_model ddr_write.1 
Execute       bind -model ddr_write.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.168 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.438 seconds; current allocated memory: 287.000 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.129 sec.
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1.bind.adb -f 
INFO-FLOW: Finish binding ddr_write.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uart_data_read_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model uart_data_read.1 
Execute       schedule -model uart_data_read.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.176 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 288.027 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/uart_data_read_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.117 sec.
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/uart_data_read_1.sched.adb -f 
INFO-FLOW: Finish scheduling uart_data_read.1.
Execute       set_default_model uart_data_read.1 
Execute       bind -model uart_data_read.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.131 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.273 seconds; current allocated memory: 288.496 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/uart_data_read_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.182 sec.
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/uart_data_read_1.bind.adb -f 
INFO-FLOW: Finish binding uart_data_read.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model single_lin_process.1_Pipeline_VITIS_LOOP_176_1 
Execute       schedule -model single_lin_process.1_Pipeline_VITIS_LOOP_176_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_176_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 10, loop 'VITIS_LOOP_176_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.292 seconds; current allocated memory: 288.695 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1_Pipeline_VITIS_LOOP_176_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1_Pipeline_VITIS_LOOP_176_1.sched.adb -f 
INFO-FLOW: Finish scheduling single_lin_process.1_Pipeline_VITIS_LOOP_176_1.
Execute       set_default_model single_lin_process.1_Pipeline_VITIS_LOOP_176_1 
Execute       bind -model single_lin_process.1_Pipeline_VITIS_LOOP_176_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 288.719 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1_Pipeline_VITIS_LOOP_176_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1_Pipeline_VITIS_LOOP_176_1.bind.adb -f 
INFO-FLOW: Finish binding single_lin_process.1_Pipeline_VITIS_LOOP_176_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_lin_ddr.1 
Execute       schedule -model write_lin_ddr.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.236 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.291 seconds; current allocated memory: 289.984 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/write_lin_ddr_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.253 sec.
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/write_lin_ddr_1.sched.adb -f 
INFO-FLOW: Finish scheduling write_lin_ddr.1.
Execute       set_default_model write_lin_ddr.1 
Execute       bind -model write_lin_ddr.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.192 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.466 seconds; current allocated memory: 290.145 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/write_lin_ddr_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.133 sec.
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/write_lin_ddr_1.bind.adb -f 
INFO-FLOW: Finish binding write_lin_ddr.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model single_lin_process.1 
Execute       schedule -model single_lin_process.1 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (7.587ns) exceeds the target (target clock period: 10ns, clock uncertainty: 2.7ns, effective delay budget: 7.3ns).
WARNING: [HLS 200-1016] The critical path in module 'single_lin_process_1' consists of the following:	bus read operation ('clu_addr_addr_read', dlin.c:81) on port 'clu_addr' (dlin.c:81) [44]  (7.3 ns)
	blocking operation 0.287 ns on control path)

INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.206 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.389 seconds; current allocated memory: 291.191 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.148 sec.
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1.sched.adb -f 
INFO-FLOW: Finish scheduling single_lin_process.1.
Execute       set_default_model single_lin_process.1 
Execute       bind -model single_lin_process.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.144 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 291.328 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.14 sec.
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1.bind.adb -f 
INFO-FLOW: Finish binding single_lin_process.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model recvFrame_logic.1_Pipeline_1 
Execute       schedule -model recvFrame_logic.1_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.239 seconds; current allocated memory: 291.738 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling recvFrame_logic.1_Pipeline_1.
Execute       set_default_model recvFrame_logic.1_Pipeline_1 
Execute       bind -model recvFrame_logic.1_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.069 seconds; current allocated memory: 291.828 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding recvFrame_logic.1_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 
Execute       schedule -model recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_219_2'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2' (loop 'VITIS_LOOP_219_2'): Unable to schedule 'store' operation ('can_frame_addr_1_write_ln223', can.c:223) of variable 'trunc_ln18', can.c:223 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_219_2'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.112 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 292.195 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2.sched.adb -f 
INFO-FLOW: Finish scheduling recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2.
Execute       set_default_model recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 
Execute       bind -model recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 292.270 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2.bind.adb -f 
INFO-FLOW: Finish binding recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 
Execute       schedule -model recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_205_1'.
WARNING: [HLS 200-885] The II Violation in module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1' (loop 'VITIS_LOOP_205_1'): Unable to schedule 'store' operation ('can_frame_addr_4_write_ln210', can.c:210) of variable 'trunc_ln21', can.c:210 on array 'can_frame' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'can_frame'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 11, loop 'VITIS_LOOP_205_1'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.104 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.221 seconds; current allocated memory: 292.633 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1.sched.adb -f 
INFO-FLOW: Finish scheduling recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1.
Execute       set_default_model recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 
Execute       bind -model recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 292.633 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1.bind.adb -f 
INFO-FLOW: Finish binding recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_ddr.1_Pipeline_1 
Execute       schedule -model write_ddr.1_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.155 seconds; current allocated memory: 292.812 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling write_ddr.1_Pipeline_1.
Execute       set_default_model write_ddr.1_Pipeline_1 
Execute       bind -model write_ddr.1_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.079 seconds; current allocated memory: 292.820 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding write_ddr.1_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_ddr.1_Pipeline_2 
Execute       schedule -model write_ddr.1_Pipeline_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 293.027 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_2.sched.adb -f 
INFO-FLOW: Finish scheduling write_ddr.1_Pipeline_2.
Execute       set_default_model write_ddr.1_Pipeline_2 
Execute       bind -model write_ddr.1_Pipeline_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 293.211 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_2.bind.adb -f 
INFO-FLOW: Finish binding write_ddr.1_Pipeline_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model write_ddr.1 
Execute       schedule -model write_ddr.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.218 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.268 seconds; current allocated memory: 293.773 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.224 sec.
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1.sched.adb -f 
INFO-FLOW: Finish scheduling write_ddr.1.
Execute       set_default_model write_ddr.1 
Execute       bind -model write_ddr.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.215 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.455 seconds; current allocated memory: 294.012 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.13 sec.
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1.bind.adb -f 
INFO-FLOW: Finish binding write_ddr.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model recvFrame_logic.1 
Execute       schedule -model recvFrame_logic.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.188 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.368 seconds; current allocated memory: 295.188 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.126 sec.
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1.sched.adb -f 
INFO-FLOW: Finish scheduling recvFrame_logic.1.
Execute       set_default_model recvFrame_logic.1 
Execute       bind -model recvFrame_logic.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.181 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 295.645 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.332 sec.
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1.bind.adb -f 
INFO-FLOW: Finish binding recvFrame_logic.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model clu 
Execute       schedule -model clu 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.494 seconds; current allocated memory: 296.309 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/clu.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/clu.sched.adb -f 
INFO-FLOW: Finish scheduling clu.
Execute       set_default_model clu 
Execute       bind -model clu 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.259 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.339 seconds; current allocated memory: 296.883 MB.
Execute       syn_report -verbosereport -o D:/clu_2022/clu/solution1/.autopilot/db/clu.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.626 sec.
Execute       db_write -o D:/clu_2022/clu/solution1/.autopilot/db/clu.bind.adb -f 
INFO-FLOW: Finish binding clu.
Execute       get_model_list clu -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess ddr_write.1_Pipeline_1 
Execute       rtl_gen_preprocess ddr_write.1_Pipeline_2 
Execute       rtl_gen_preprocess ddr_write.1 
Execute       rtl_gen_preprocess uart_data_read.1 
Execute       rtl_gen_preprocess single_lin_process.1_Pipeline_VITIS_LOOP_176_1 
Execute       rtl_gen_preprocess write_lin_ddr.1 
Execute       rtl_gen_preprocess single_lin_process.1 
Execute       rtl_gen_preprocess recvFrame_logic.1_Pipeline_1 
Execute       rtl_gen_preprocess recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 
Execute       rtl_gen_preprocess recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 
Execute       rtl_gen_preprocess write_ddr.1_Pipeline_1 
Execute       rtl_gen_preprocess write_ddr.1_Pipeline_2 
Execute       rtl_gen_preprocess write_ddr.1 
Execute       rtl_gen_preprocess recvFrame_logic.1 
Execute       rtl_gen_preprocess clu 
INFO-FLOW: Model list for RTL generation: ddr_write.1_Pipeline_1 ddr_write.1_Pipeline_2 ddr_write.1 uart_data_read.1 single_lin_process.1_Pipeline_VITIS_LOOP_176_1 write_lin_ddr.1 single_lin_process.1 recvFrame_logic.1_Pipeline_1 recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 write_ddr.1_Pipeline_1 write_ddr.1_Pipeline_2 write_ddr.1 recvFrame_logic.1 clu
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ddr_write.1_Pipeline_1 -top_prefix clu_ -sub_prefix clu_ -mg_file D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ddr_write_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1_Pipeline_1'.
Command       create_rtl_model done; 0.203 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.901 seconds; current allocated memory: 298.988 MB.
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute       gen_rtl ddr_write.1_Pipeline_1 -style xilinx -f -lang vhdl -o D:/clu_2022/clu/solution1/syn/vhdl/clu_ddr_write_1_Pipeline_1 
Execute       gen_rtl ddr_write.1_Pipeline_1 -style xilinx -f -lang vlog -o D:/clu_2022/clu/solution1/syn/verilog/clu_ddr_write_1_Pipeline_1 
Execute       syn_report -csynth -model ddr_write.1_Pipeline_1 -o D:/clu_2022/clu/solution1/syn/report/ddr_write_1_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model ddr_write.1_Pipeline_1 -o D:/clu_2022/clu/solution1/syn/report/ddr_write_1_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model ddr_write.1_Pipeline_1 -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model ddr_write.1_Pipeline_1 -f -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_1.adb 
Execute       db_write -model ddr_write.1_Pipeline_1 -bindview -o D:/clu_2022/clu/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ddr_write.1_Pipeline_1 -p D:/clu_2022/clu/solution1/.autopilot/db -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ddr_write.1_Pipeline_2 -top_prefix clu_ -sub_prefix clu_ -mg_file D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ddr_write_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'ddr_write_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1_Pipeline_2'.
Command       create_rtl_model done; 0.289 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.498 seconds; current allocated memory: 300.480 MB.
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute       gen_rtl ddr_write.1_Pipeline_2 -style xilinx -f -lang vhdl -o D:/clu_2022/clu/solution1/syn/vhdl/clu_ddr_write_1_Pipeline_2 
Execute       gen_rtl ddr_write.1_Pipeline_2 -style xilinx -f -lang vlog -o D:/clu_2022/clu/solution1/syn/verilog/clu_ddr_write_1_Pipeline_2 
Execute       syn_report -csynth -model ddr_write.1_Pipeline_2 -o D:/clu_2022/clu/solution1/syn/report/ddr_write_1_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model ddr_write.1_Pipeline_2 -o D:/clu_2022/clu/solution1/syn/report/ddr_write_1_Pipeline_2_csynth.xml 
Execute       syn_report -verbosereport -model ddr_write.1_Pipeline_2 -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model ddr_write.1_Pipeline_2 -f -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_2.adb 
Execute       db_write -model ddr_write.1_Pipeline_2 -bindview -o D:/clu_2022/clu/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ddr_write.1_Pipeline_2 -p D:/clu_2022/clu/solution1/.autopilot/db -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ddr_write_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model ddr_write.1 -top_prefix clu_ -sub_prefix clu_ -mg_file D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'dropped_uart_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_9ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ddr_write_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.208 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.365 seconds; current allocated memory: 303.500 MB.
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute       gen_rtl ddr_write.1 -style xilinx -f -lang vhdl -o D:/clu_2022/clu/solution1/syn/vhdl/clu_ddr_write_1 
Execute       gen_rtl ddr_write.1 -style xilinx -f -lang vlog -o D:/clu_2022/clu/solution1/syn/verilog/clu_ddr_write_1 
Execute       syn_report -csynth -model ddr_write.1 -o D:/clu_2022/clu/solution1/syn/report/ddr_write_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model ddr_write.1 -o D:/clu_2022/clu/solution1/syn/report/ddr_write_1_csynth.xml 
Execute       syn_report -verbosereport -model ddr_write.1 -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.148 sec.
Execute       db_write -model ddr_write.1 -f -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1.adb 
Execute       db_write -model ddr_write.1 -bindview -o D:/clu_2022/clu/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info ddr_write.1 -p D:/clu_2022/clu/solution1/.autopilot/db -o D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uart_data_read_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model uart_data_read.1 -top_prefix clu_ -sub_prefix clu_ -mg_file D:/clu_2022/clu/solution1/.autopilot/db/uart_data_read_1.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'internal_uart_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_9ns_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uart_data_read_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.165 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.509 seconds; current allocated memory: 306.746 MB.
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute       gen_rtl uart_data_read.1 -style xilinx -f -lang vhdl -o D:/clu_2022/clu/solution1/syn/vhdl/clu_uart_data_read_1 
Execute       gen_rtl uart_data_read.1 -style xilinx -f -lang vlog -o D:/clu_2022/clu/solution1/syn/verilog/clu_uart_data_read_1 
Execute       syn_report -csynth -model uart_data_read.1 -o D:/clu_2022/clu/solution1/syn/report/uart_data_read_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.114 sec.
Execute       syn_report -rtlxml -model uart_data_read.1 -o D:/clu_2022/clu/solution1/syn/report/uart_data_read_1_csynth.xml 
Execute       syn_report -verbosereport -model uart_data_read.1 -o D:/clu_2022/clu/solution1/.autopilot/db/uart_data_read_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.225 sec.
Execute       db_write -model uart_data_read.1 -f -o D:/clu_2022/clu/solution1/.autopilot/db/uart_data_read_1.adb 
Execute       db_write -model uart_data_read.1 -bindview -o D:/clu_2022/clu/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info uart_data_read.1 -p D:/clu_2022/clu/solution1/.autopilot/db -o D:/clu_2022/clu/solution1/.autopilot/db/uart_data_read_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model single_lin_process.1_Pipeline_VITIS_LOOP_176_1 -top_prefix clu_ -sub_prefix clu_ -mg_file D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1_Pipeline_VITIS_LOOP_176_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1' pipeline 'VITIS_LOOP_176_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1_Pipeline_VITIS_LOOP_176_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.617 seconds; current allocated memory: 309.844 MB.
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute       gen_rtl single_lin_process.1_Pipeline_VITIS_LOOP_176_1 -style xilinx -f -lang vhdl -o D:/clu_2022/clu/solution1/syn/vhdl/clu_single_lin_process_1_Pipeline_VITIS_LOOP_176_1 
Execute       gen_rtl single_lin_process.1_Pipeline_VITIS_LOOP_176_1 -style xilinx -f -lang vlog -o D:/clu_2022/clu/solution1/syn/verilog/clu_single_lin_process_1_Pipeline_VITIS_LOOP_176_1 
Execute       syn_report -csynth -model single_lin_process.1_Pipeline_VITIS_LOOP_176_1 -o D:/clu_2022/clu/solution1/syn/report/single_lin_process_1_Pipeline_VITIS_LOOP_176_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model single_lin_process.1_Pipeline_VITIS_LOOP_176_1 -o D:/clu_2022/clu/solution1/syn/report/single_lin_process_1_Pipeline_VITIS_LOOP_176_1_csynth.xml 
Execute       syn_report -verbosereport -model single_lin_process.1_Pipeline_VITIS_LOOP_176_1 -o D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1_Pipeline_VITIS_LOOP_176_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model single_lin_process.1_Pipeline_VITIS_LOOP_176_1 -f -o D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1_Pipeline_VITIS_LOOP_176_1.adb 
Execute       db_write -model single_lin_process.1_Pipeline_VITIS_LOOP_176_1 -bindview -o D:/clu_2022/clu/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info single_lin_process.1_Pipeline_VITIS_LOOP_176_1 -p D:/clu_2022/clu/solution1/.autopilot/db -o D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1_Pipeline_VITIS_LOOP_176_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_lin_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_lin_ddr.1 -top_prefix clu_ -sub_prefix clu_ -mg_file D:/clu_2022/clu/solution1/.autopilot/db/write_lin_ddr_1.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'dropped_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_lin_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 312.555 MB.
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_lin_ddr.1 -style xilinx -f -lang vhdl -o D:/clu_2022/clu/solution1/syn/vhdl/clu_write_lin_ddr_1 
Execute       gen_rtl write_lin_ddr.1 -style xilinx -f -lang vlog -o D:/clu_2022/clu/solution1/syn/verilog/clu_write_lin_ddr_1 
Execute       syn_report -csynth -model write_lin_ddr.1 -o D:/clu_2022/clu/solution1/syn/report/write_lin_ddr_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model write_lin_ddr.1 -o D:/clu_2022/clu/solution1/syn/report/write_lin_ddr_1_csynth.xml 
Execute       syn_report -verbosereport -model write_lin_ddr.1 -o D:/clu_2022/clu/solution1/.autopilot/db/write_lin_ddr_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.151 sec.
Execute       db_write -model write_lin_ddr.1 -f -o D:/clu_2022/clu/solution1/.autopilot/db/write_lin_ddr_1.adb 
Execute       db_write -model write_lin_ddr.1 -bindview -o D:/clu_2022/clu/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_lin_ddr.1 -p D:/clu_2022/clu/solution1/.autopilot/db -o D:/clu_2022/clu/solution1/.autopilot/db/write_lin_ddr_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'single_lin_process_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model single_lin_process.1 -top_prefix clu_ -sub_prefix clu_ -mg_file D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'PL_Data' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'internal_lin_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'single_lin_process_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.111 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.489 seconds; current allocated memory: 316.219 MB.
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute       gen_rtl single_lin_process.1 -style xilinx -f -lang vhdl -o D:/clu_2022/clu/solution1/syn/vhdl/clu_single_lin_process_1 
Execute       gen_rtl single_lin_process.1 -style xilinx -f -lang vlog -o D:/clu_2022/clu/solution1/syn/verilog/clu_single_lin_process_1 
Execute       syn_report -csynth -model single_lin_process.1 -o D:/clu_2022/clu/solution1/syn/report/single_lin_process_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model single_lin_process.1 -o D:/clu_2022/clu/solution1/syn/report/single_lin_process_1_csynth.xml 
Execute       syn_report -verbosereport -model single_lin_process.1 -o D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.155 sec.
Execute       db_write -model single_lin_process.1 -f -o D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1.adb 
Execute       db_write -model single_lin_process.1 -bindview -o D:/clu_2022/clu/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info single_lin_process.1 -p D:/clu_2022/clu/solution1/.autopilot/db -o D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model recvFrame_logic.1_Pipeline_1 -top_prefix clu_ -sub_prefix clu_ -mg_file D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 318.699 MB.
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute       gen_rtl recvFrame_logic.1_Pipeline_1 -style xilinx -f -lang vhdl -o D:/clu_2022/clu/solution1/syn/vhdl/clu_recvFrame_logic_1_Pipeline_1 
Execute       gen_rtl recvFrame_logic.1_Pipeline_1 -style xilinx -f -lang vlog -o D:/clu_2022/clu/solution1/syn/verilog/clu_recvFrame_logic_1_Pipeline_1 
Execute       syn_report -csynth -model recvFrame_logic.1_Pipeline_1 -o D:/clu_2022/clu/solution1/syn/report/recvFrame_logic_1_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model recvFrame_logic.1_Pipeline_1 -o D:/clu_2022/clu/solution1/syn/report/recvFrame_logic_1_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model recvFrame_logic.1_Pipeline_1 -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model recvFrame_logic.1_Pipeline_1 -f -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_1.adb 
Execute       db_write -model recvFrame_logic.1_Pipeline_1 -bindview -o D:/clu_2022/clu/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info recvFrame_logic.1_Pipeline_1 -p D:/clu_2022/clu/solution1/.autopilot/db -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 -top_prefix clu_ -sub_prefix clu_ -mg_file D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2' pipeline 'VITIS_LOOP_219_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 319.465 MB.
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute       gen_rtl recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 -style xilinx -f -lang vhdl -o D:/clu_2022/clu/solution1/syn/vhdl/clu_recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2 
Execute       gen_rtl recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 -style xilinx -f -lang vlog -o D:/clu_2022/clu/solution1/syn/verilog/clu_recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2 
Execute       syn_report -csynth -model recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 -o D:/clu_2022/clu/solution1/syn/report/recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 -o D:/clu_2022/clu/solution1/syn/report/recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2_csynth.xml 
Execute       syn_report -verbosereport -model recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 -f -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2.adb 
Execute       db_write -model recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 -bindview -o D:/clu_2022/clu/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 -p D:/clu_2022/clu/solution1/.autopilot/db -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 -top_prefix clu_ -sub_prefix clu_ -mg_file D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1' pipeline 'VITIS_LOOP_205_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.302 seconds; current allocated memory: 321.609 MB.
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute       gen_rtl recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 -style xilinx -f -lang vhdl -o D:/clu_2022/clu/solution1/syn/vhdl/clu_recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1 
Execute       gen_rtl recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 -style xilinx -f -lang vlog -o D:/clu_2022/clu/solution1/syn/verilog/clu_recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1 
Execute       syn_report -csynth -model recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 -o D:/clu_2022/clu/solution1/syn/report/recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 -o D:/clu_2022/clu/solution1/syn/report/recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1_csynth.xml 
Execute       syn_report -verbosereport -model recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 -f -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1.adb 
Execute       db_write -model recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 -bindview -o D:/clu_2022/clu/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 -p D:/clu_2022/clu/solution1/.autopilot/db -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_ddr.1_Pipeline_1 -top_prefix clu_ -sub_prefix clu_ -mg_file D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_1' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_1/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_1'.
Command       create_rtl_model done; 0.24 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.473 seconds; current allocated memory: 323.027 MB.
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_ddr.1_Pipeline_1 -style xilinx -f -lang vhdl -o D:/clu_2022/clu/solution1/syn/vhdl/clu_write_ddr_1_Pipeline_1 
Execute       gen_rtl write_ddr.1_Pipeline_1 -style xilinx -f -lang vlog -o D:/clu_2022/clu/solution1/syn/verilog/clu_write_ddr_1_Pipeline_1 
Execute       syn_report -csynth -model write_ddr.1_Pipeline_1 -o D:/clu_2022/clu/solution1/syn/report/write_ddr_1_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model write_ddr.1_Pipeline_1 -o D:/clu_2022/clu/solution1/syn/report/write_ddr_1_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model write_ddr.1_Pipeline_1 -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model write_ddr.1_Pipeline_1 -f -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_1.adb 
Execute       db_write -model write_ddr.1_Pipeline_1 -bindview -o D:/clu_2022/clu/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_ddr.1_Pipeline_1 -p D:/clu_2022/clu/solution1/.autopilot/db -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1_Pipeline_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_ddr.1_Pipeline_2 -top_prefix clu_ -sub_prefix clu_ -mg_file D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'write_ddr_1_Pipeline_2' pipeline 'Loop 1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'write_ddr_1_Pipeline_2/m_axi_ps_ddr_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'mux_42_8_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1_Pipeline_2'.
Command       create_rtl_model done; 0.237 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.378 seconds; current allocated memory: 323.836 MB.
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_ddr.1_Pipeline_2 -style xilinx -f -lang vhdl -o D:/clu_2022/clu/solution1/syn/vhdl/clu_write_ddr_1_Pipeline_2 
Execute       gen_rtl write_ddr.1_Pipeline_2 -style xilinx -f -lang vlog -o D:/clu_2022/clu/solution1/syn/verilog/clu_write_ddr_1_Pipeline_2 
Execute       syn_report -csynth -model write_ddr.1_Pipeline_2 -o D:/clu_2022/clu/solution1/syn/report/write_ddr_1_Pipeline_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model write_ddr.1_Pipeline_2 -o D:/clu_2022/clu/solution1/syn/report/write_ddr_1_Pipeline_2_csynth.xml 
Execute       syn_report -verbosereport -model write_ddr.1_Pipeline_2 -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model write_ddr.1_Pipeline_2 -f -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_2.adb 
Execute       db_write -model write_ddr.1_Pipeline_2 -bindview -o D:/clu_2022/clu/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_ddr.1_Pipeline_2 -p D:/clu_2022/clu/solution1/.autopilot/db -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'write_ddr_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model write_ddr.1 -top_prefix clu_ -sub_prefix clu_ -mg_file D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'dropped_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mul_32s_8ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_32ns_32_36_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'write_ddr_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 326.461 MB.
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute       gen_rtl write_ddr.1 -style xilinx -f -lang vhdl -o D:/clu_2022/clu/solution1/syn/vhdl/clu_write_ddr_1 
Execute       gen_rtl write_ddr.1 -style xilinx -f -lang vlog -o D:/clu_2022/clu/solution1/syn/verilog/clu_write_ddr_1 
Execute       syn_report -csynth -model write_ddr.1 -o D:/clu_2022/clu/solution1/syn/report/write_ddr_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model write_ddr.1 -o D:/clu_2022/clu/solution1/syn/report/write_ddr_1_csynth.xml 
Execute       syn_report -verbosereport -model write_ddr.1 -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.142 sec.
Execute       db_write -model write_ddr.1 -f -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1.adb 
Execute       db_write -model write_ddr.1 -bindview -o D:/clu_2022/clu/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info write_ddr.1 -p D:/clu_2022/clu/solution1/.autopilot/db -o D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'recvFrame_logic_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model recvFrame_logic.1 -top_prefix clu_ -sub_prefix clu_ -mg_file D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1.compgen.tcl 
WARNING: [RTGEN 206-101] Register 'internal_can_counter' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'recvFrame_logic_1'.
INFO: [RTMG 210-278] Implementing memory 'clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.107 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.449 seconds; current allocated memory: 330.504 MB.
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute       gen_rtl recvFrame_logic.1 -style xilinx -f -lang vhdl -o D:/clu_2022/clu/solution1/syn/vhdl/clu_recvFrame_logic_1 
Execute       gen_rtl recvFrame_logic.1 -style xilinx -f -lang vlog -o D:/clu_2022/clu/solution1/syn/verilog/clu_recvFrame_logic_1 
Execute       syn_report -csynth -model recvFrame_logic.1 -o D:/clu_2022/clu/solution1/syn/report/recvFrame_logic_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.124 sec.
Execute       syn_report -rtlxml -model recvFrame_logic.1 -o D:/clu_2022/clu/solution1/syn/report/recvFrame_logic_1_csynth.xml 
Execute       syn_report -verbosereport -model recvFrame_logic.1 -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.425 sec.
Execute       db_write -model recvFrame_logic.1 -f -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1.adb 
Execute       db_write -model recvFrame_logic.1 -bindview -o D:/clu_2022/clu/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info recvFrame_logic.1 -p D:/clu_2022/clu/solution1/.autopilot/db -o D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model clu -top_prefix  -sub_prefix clu_ -mg_file D:/clu_2022/clu/solution1/.autopilot/db/clu.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/clu_addr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/ps_ddr' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ptr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_can' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_uart' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/received_lin' to 's_axilite & ap_vld'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_en' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/can_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/uart_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/lin_ddr' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clu/timestamp' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clu' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'mode_nr' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'can_ptr', 'uart_ptr', 'lin_ptr', 'received_can', 'received_uart', 'received_lin', 'can_en', 'uart_en', 'lin_en', 'can_ddr', 'uart_ddr', 'lin_ddr' and 'return' to AXI-Lite port EN.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clu'.
Command       create_rtl_model done; 0.386 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.232 seconds; current allocated memory: 336.344 MB.
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute       gen_rtl clu -istop -style xilinx -f -lang vhdl -o D:/clu_2022/clu/solution1/syn/vhdl/clu 
Execute       gen_rtl clu -istop -style xilinx -f -lang vlog -o D:/clu_2022/clu/solution1/syn/verilog/clu 
Execute       syn_report -csynth -model clu -o D:/clu_2022/clu/solution1/syn/report/clu_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model clu -o D:/clu_2022/clu/solution1/syn/report/clu_csynth.xml 
Execute       syn_report -verbosereport -model clu -o D:/clu_2022/clu/solution1/.autopilot/db/clu.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.618 sec.
Execute       db_write -model clu -f -o D:/clu_2022/clu/solution1/.autopilot/db/clu.adb 
Execute       db_write -model clu -bindview -o D:/clu_2022/clu/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info clu -p D:/clu_2022/clu/solution1/.autopilot/db -o D:/clu_2022/clu/solution1/.autopilot/db/clu 
Execute       export_constraint_db -f -tool general -o D:/clu_2022/clu/solution1/.autopilot/db/clu.constraint.tcl 
Execute       syn_report -designview -model clu -o D:/clu_2022/clu/solution1/.autopilot/db/clu.design.xml 
Command       syn_report done; 0.532 sec.
Execute       syn_report -csynthDesign -model clu -o D:/clu_2022/clu/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model clu -o D:/clu_2022/clu/solution1/.autopilot/db/clu_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model clu -o D:/clu_2022/clu/solution1/.autopilot/db/clu.protoinst 
Execute       sc_get_clocks clu 
Execute       sc_get_portdomain clu 
INFO-FLOW: Model list for RTL component generation: ddr_write.1_Pipeline_1 ddr_write.1_Pipeline_2 ddr_write.1 uart_data_read.1 single_lin_process.1_Pipeline_VITIS_LOOP_176_1 write_lin_ddr.1 single_lin_process.1 recvFrame_logic.1_Pipeline_1 recvFrame_logic.1_Pipeline_VITIS_LOOP_219_2 recvFrame_logic.1_Pipeline_VITIS_LOOP_205_1 write_ddr.1_Pipeline_1 write_ddr.1_Pipeline_2 write_ddr.1 recvFrame_logic.1 clu
INFO-FLOW: Handling components in module [ddr_write_1_Pipeline_1] ... 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component clu_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clu_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ddr_write_1_Pipeline_2] ... 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component clu_mux_42_8_1_1.
INFO-FLOW: Append model clu_mux_42_8_1_1
INFO-FLOW: Found component clu_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clu_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [ddr_write_1] ... 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1.compgen.tcl 
INFO-FLOW: Found component clu_urem_32ns_32ns_32_36_seq_1.
INFO-FLOW: Append model clu_urem_32ns_32ns_32_36_seq_1
INFO-FLOW: Found component clu_mul_32s_9ns_32_1_1.
INFO-FLOW: Append model clu_mul_32s_9ns_32_1_1
INFO-FLOW: Found component clu_mul_3ns_9ns_11_1_1.
INFO-FLOW: Append model clu_mul_3ns_9ns_11_1_1
INFO-FLOW: Found component clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W.
INFO-FLOW: Append model clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [uart_data_read_1] ... 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/uart_data_read_1.compgen.tcl 
INFO-FLOW: Found component clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W.
INFO-FLOW: Append model clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W
INFO-FLOW: Found component clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W.
INFO-FLOW: Append model clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W
INFO-FLOW: Found component clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W.
INFO-FLOW: Append model clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W
INFO-FLOW: Found component clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W.
INFO-FLOW: Append model clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W
INFO-FLOW: Found component clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W.
INFO-FLOW: Append model clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [single_lin_process_1_Pipeline_VITIS_LOOP_176_1] ... 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1_Pipeline_VITIS_LOOP_176_1.compgen.tcl 
INFO-FLOW: Found component clu_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clu_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_lin_ddr_1] ... 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/write_lin_ddr_1.compgen.tcl 
INFO-FLOW: Handling components in module [single_lin_process_1] ... 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1.compgen.tcl 
INFO-FLOW: Found component clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W.
INFO-FLOW: Append model clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W
INFO-FLOW: Found component clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W.
INFO-FLOW: Append model clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [recvFrame_logic_1_Pipeline_1] ... 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component clu_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clu_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2] ... 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2.compgen.tcl 
INFO-FLOW: Found component clu_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clu_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1] ... 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1.compgen.tcl 
INFO-FLOW: Found component clu_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clu_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_ddr_1_Pipeline_1] ... 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component clu_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clu_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_ddr_1_Pipeline_2] ... 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_2.compgen.tcl 
INFO-FLOW: Found component clu_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model clu_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [write_ddr_1] ... 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1.compgen.tcl 
INFO-FLOW: Found component clu_mul_32s_8ns_32_1_1.
INFO-FLOW: Append model clu_mul_32s_8ns_32_1_1
INFO-FLOW: Handling components in module [recvFrame_logic_1] ... 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1.compgen.tcl 
INFO-FLOW: Found component clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W.
INFO-FLOW: Append model clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [clu] ... 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.compgen.tcl 
INFO-FLOW: Found component clu_clu_addr_m_axi.
INFO-FLOW: Append model clu_clu_addr_m_axi
INFO-FLOW: Found component clu_ps_ddr_m_axi.
INFO-FLOW: Append model clu_ps_ddr_m_axi
INFO-FLOW: Found component clu_EN_s_axi.
INFO-FLOW: Append model clu_EN_s_axi
INFO-FLOW: Append model ddr_write_1_Pipeline_1
INFO-FLOW: Append model ddr_write_1_Pipeline_2
INFO-FLOW: Append model ddr_write_1
INFO-FLOW: Append model uart_data_read_1
INFO-FLOW: Append model single_lin_process_1_Pipeline_VITIS_LOOP_176_1
INFO-FLOW: Append model write_lin_ddr_1
INFO-FLOW: Append model single_lin_process_1
INFO-FLOW: Append model recvFrame_logic_1_Pipeline_1
INFO-FLOW: Append model recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2
INFO-FLOW: Append model recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1
INFO-FLOW: Append model write_ddr_1_Pipeline_1
INFO-FLOW: Append model write_ddr_1_Pipeline_2
INFO-FLOW: Append model write_ddr_1
INFO-FLOW: Append model recvFrame_logic_1
INFO-FLOW: Append model clu
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: clu_flow_control_loop_pipe_sequential_init clu_mux_42_8_1_1 clu_flow_control_loop_pipe_sequential_init clu_urem_32ns_32ns_32_36_seq_1 clu_mul_32s_9ns_32_1_1 clu_mul_3ns_9ns_11_1_1 clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W clu_flow_control_loop_pipe_sequential_init clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W clu_flow_control_loop_pipe_sequential_init clu_flow_control_loop_pipe_sequential_init clu_flow_control_loop_pipe_sequential_init clu_flow_control_loop_pipe_sequential_init clu_flow_control_loop_pipe_sequential_init clu_mul_32s_8ns_32_1_1 clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W clu_clu_addr_m_axi clu_ps_ddr_m_axi clu_EN_s_axi ddr_write_1_Pipeline_1 ddr_write_1_Pipeline_2 ddr_write_1 uart_data_read_1 single_lin_process_1_Pipeline_VITIS_LOOP_176_1 write_lin_ddr_1 single_lin_process_1 recvFrame_logic_1_Pipeline_1 recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2 recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1 write_ddr_1_Pipeline_1 write_ddr_1_Pipeline_2 write_ddr_1 recvFrame_logic_1 clu
INFO-FLOW: Generating D:/clu_2022/clu/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model clu_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clu_mux_42_8_1_1
INFO-FLOW: To file: write model clu_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clu_urem_32ns_32ns_32_36_seq_1
INFO-FLOW: To file: write model clu_mul_32s_9ns_32_1_1
INFO-FLOW: To file: write model clu_mul_3ns_9ns_11_1_1
INFO-FLOW: To file: write model clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clu_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clu_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clu_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clu_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clu_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clu_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model clu_mul_32s_8ns_32_1_1
INFO-FLOW: To file: write model clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W
INFO-FLOW: To file: write model clu_clu_addr_m_axi
INFO-FLOW: To file: write model clu_ps_ddr_m_axi
INFO-FLOW: To file: write model clu_EN_s_axi
INFO-FLOW: To file: write model ddr_write_1_Pipeline_1
INFO-FLOW: To file: write model ddr_write_1_Pipeline_2
INFO-FLOW: To file: write model ddr_write_1
INFO-FLOW: To file: write model uart_data_read_1
INFO-FLOW: To file: write model single_lin_process_1_Pipeline_VITIS_LOOP_176_1
INFO-FLOW: To file: write model write_lin_ddr_1
INFO-FLOW: To file: write model single_lin_process_1
INFO-FLOW: To file: write model recvFrame_logic_1_Pipeline_1
INFO-FLOW: To file: write model recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2
INFO-FLOW: To file: write model recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1
INFO-FLOW: To file: write model write_ddr_1_Pipeline_1
INFO-FLOW: To file: write model write_ddr_1_Pipeline_2
INFO-FLOW: To file: write model write_ddr_1
INFO-FLOW: To file: write model recvFrame_logic_1
INFO-FLOW: To file: write model clu
INFO-FLOW: Generating D:/clu_2022/clu/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl
Execute       source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Command         ap_source done; 0.107 sec.
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.137 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='D:/clu_2022/clu/solution1/.autopilot/db/vhdl' dstVlogDir='D:/clu_2022/clu/solution1/.autopilot/db/vlog' tclDir='D:/clu_2022/clu/solution1/.autopilot/db' modelList='clu_flow_control_loop_pipe_sequential_init
clu_mux_42_8_1_1
clu_flow_control_loop_pipe_sequential_init
clu_urem_32ns_32ns_32_36_seq_1
clu_mul_32s_9ns_32_1_1
clu_mul_3ns_9ns_11_1_1
clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W
clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W
clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W
clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W
clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W
clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W
clu_flow_control_loop_pipe_sequential_init
clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W
clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W
clu_flow_control_loop_pipe_sequential_init
clu_flow_control_loop_pipe_sequential_init
clu_flow_control_loop_pipe_sequential_init
clu_flow_control_loop_pipe_sequential_init
clu_flow_control_loop_pipe_sequential_init
clu_mul_32s_8ns_32_1_1
clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W
clu_clu_addr_m_axi
clu_ps_ddr_m_axi
clu_EN_s_axi
ddr_write_1_Pipeline_1
ddr_write_1_Pipeline_2
ddr_write_1
uart_data_read_1
single_lin_process_1_Pipeline_VITIS_LOOP_176_1
write_lin_ddr_1
single_lin_process_1
recvFrame_logic_1_Pipeline_1
recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2
recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1
write_ddr_1_Pipeline_1
write_ddr_1_Pipeline_2
write_ddr_1
recvFrame_logic_1
clu
' expOnly='0'
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_1.compgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_2.compgen.tcl 
Execute         ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute         ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1.compgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/uart_data_read_1.compgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1_Pipeline_VITIS_LOOP_176_1.compgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/write_lin_ddr_1.compgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1.compgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_1.compgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2.compgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1.compgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_1.compgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_2.compgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1.compgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1.compgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.compgen.tcl 
Execute         source ./EN.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.115 seconds; current allocated memory: 342.879 MB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='clu_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=D:/clu_2022/clu/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='clu_flow_control_loop_pipe_sequential_init
clu_mux_42_8_1_1
clu_flow_control_loop_pipe_sequential_init
clu_urem_32ns_32ns_32_36_seq_1
clu_mul_32s_9ns_32_1_1
clu_mul_3ns_9ns_11_1_1
clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W
clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W
clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W
clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W
clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W
clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W
clu_flow_control_loop_pipe_sequential_init
clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W
clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W
clu_flow_control_loop_pipe_sequential_init
clu_flow_control_loop_pipe_sequential_init
clu_flow_control_loop_pipe_sequential_init
clu_flow_control_loop_pipe_sequential_init
clu_flow_control_loop_pipe_sequential_init
clu_mul_32s_8ns_32_1_1
clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W
clu_clu_addr_m_axi
clu_ps_ddr_m_axi
clu_EN_s_axi
ddr_write_1_Pipeline_1
ddr_write_1_Pipeline_2
ddr_write_1
uart_data_read_1
single_lin_process_1_Pipeline_VITIS_LOOP_176_1
write_lin_ddr_1
single_lin_process_1
recvFrame_logic_1_Pipeline_1
recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2
recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1
write_ddr_1_Pipeline_1
write_ddr_1_Pipeline_2
write_ddr_1
recvFrame_logic_1
clu
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/top-io-be.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.tbgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.compgen.dataonly.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.compgen.dataonly.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.compgen.dataonly.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_1.tbgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_2.tbgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1.tbgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/uart_data_read_1.tbgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1_Pipeline_VITIS_LOOP_176_1.tbgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/write_lin_ddr_1.tbgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1.tbgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_1.tbgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2.tbgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1.tbgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_1.tbgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_2.tbgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1.tbgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1.tbgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.tbgen.tcl 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/clu.constraint.tcl 
Execute       sc_get_clocks clu 
Execute       source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME EN_s_axi_U SOURCE {} VARIABLE {} MODULE clu LOOP {} BUNDLEDNAME EN DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME clu_addr_m_axi_U SOURCE {} VARIABLE {} MODULE clu LOOP {} BUNDLEDNAME clu_addr DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME ps_ddr_m_axi_U SOURCE {} VARIABLE {} MODULE clu LOOP {} BUNDLEDNAME ps_ddr DSP 0 BRAM 0 URAM 0}} report_dict {TOPINST clu MODULE2INSTS {clu clu uart_data_read_1 grp_uart_data_read_1_fu_302 ddr_write_1 grp_ddr_write_1_fu_382 ddr_write_1_Pipeline_1 grp_ddr_write_1_Pipeline_1_fu_366 ddr_write_1_Pipeline_2 grp_ddr_write_1_Pipeline_2_fu_376 single_lin_process_1 grp_single_lin_process_1_fu_332 single_lin_process_1_Pipeline_VITIS_LOOP_176_1 grp_single_lin_process_1_Pipeline_VITIS_LOOP_176_1_fu_441 write_lin_ddr_1 grp_write_lin_ddr_1_fu_450 recvFrame_logic_1 grp_recvFrame_logic_1_fu_354 recvFrame_logic_1_Pipeline_1 grp_recvFrame_logic_1_Pipeline_1_fu_537 recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2 grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2_fu_543 recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1 grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1_fu_553 write_ddr_1 grp_write_ddr_1_fu_563 write_ddr_1_Pipeline_1 grp_write_ddr_1_Pipeline_1_fu_286 write_ddr_1_Pipeline_2 grp_write_ddr_1_Pipeline_2_fu_295} INST2MODULE {clu clu grp_uart_data_read_1_fu_302 uart_data_read_1 grp_ddr_write_1_fu_382 ddr_write_1 grp_ddr_write_1_Pipeline_1_fu_366 ddr_write_1_Pipeline_1 grp_ddr_write_1_Pipeline_2_fu_376 ddr_write_1_Pipeline_2 grp_single_lin_process_1_fu_332 single_lin_process_1 grp_single_lin_process_1_Pipeline_VITIS_LOOP_176_1_fu_441 single_lin_process_1_Pipeline_VITIS_LOOP_176_1 grp_write_lin_ddr_1_fu_450 write_lin_ddr_1 grp_recvFrame_logic_1_fu_354 recvFrame_logic_1 grp_recvFrame_logic_1_Pipeline_1_fu_537 recvFrame_logic_1_Pipeline_1 grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2_fu_543 recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2 grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1_fu_553 recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1 grp_write_ddr_1_fu_563 write_ddr_1 grp_write_ddr_1_Pipeline_1_fu_286 write_ddr_1_Pipeline_1 grp_write_ddr_1_Pipeline_2_fu_295 write_ddr_1_Pipeline_2} INSTDATA {clu {DEPTH 1 CHILDREN {grp_uart_data_read_1_fu_302 grp_single_lin_process_1_fu_332 grp_recvFrame_logic_1_fu_354}} grp_uart_data_read_1_fu_302 {DEPTH 2 CHILDREN grp_ddr_write_1_fu_382} grp_ddr_write_1_fu_382 {DEPTH 3 CHILDREN {grp_ddr_write_1_Pipeline_1_fu_366 grp_ddr_write_1_Pipeline_2_fu_376}} grp_ddr_write_1_Pipeline_1_fu_366 {DEPTH 4 CHILDREN {}} grp_ddr_write_1_Pipeline_2_fu_376 {DEPTH 4 CHILDREN {}} grp_single_lin_process_1_fu_332 {DEPTH 2 CHILDREN {grp_single_lin_process_1_Pipeline_VITIS_LOOP_176_1_fu_441 grp_write_lin_ddr_1_fu_450}} grp_single_lin_process_1_Pipeline_VITIS_LOOP_176_1_fu_441 {DEPTH 3 CHILDREN {}} grp_write_lin_ddr_1_fu_450 {DEPTH 3 CHILDREN {}} grp_recvFrame_logic_1_fu_354 {DEPTH 2 CHILDREN {grp_recvFrame_logic_1_Pipeline_1_fu_537 grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2_fu_543 grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1_fu_553 grp_write_ddr_1_fu_563}} grp_recvFrame_logic_1_Pipeline_1_fu_537 {DEPTH 3 CHILDREN {}} grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2_fu_543 {DEPTH 3 CHILDREN {}} grp_recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1_fu_553 {DEPTH 3 CHILDREN {}} grp_write_ddr_1_fu_563 {DEPTH 3 CHILDREN {grp_write_ddr_1_Pipeline_1_fu_286 grp_write_ddr_1_Pipeline_2_fu_295}} grp_write_ddr_1_Pipeline_1_fu_286 {DEPTH 4 CHILDREN {}} grp_write_ddr_1_Pipeline_2_fu_295 {DEPTH 4 CHILDREN {}}} MODULEDATA {ddr_write_1_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_74_fu_109_p2 SOURCE {} VARIABLE empty_74 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_75_fu_119_p2 SOURCE {} VARIABLE empty_75 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ddr_write_1_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_71_fu_118_p2 SOURCE {} VARIABLE empty_71 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} ddr_write_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME ringbuffer_header_bytes_U SOURCE uart.c:129 VARIABLE ringbuffer_header_bytes LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_77_fu_422_p2 SOURCE {} VARIABLE empty_77 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_459_p0 SOURCE uart.c:145 VARIABLE add_ln145 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_9ns_32_1_1_U14 SOURCE uart.c:154 VARIABLE mul_ln154 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_9ns_11_1_1_U15 SOURCE {} VARIABLE empty_78 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_fu_499_p2 SOURCE uart.c:154 VARIABLE add_ln154 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln154_1_fu_509_p2 SOURCE uart.c:154 VARIABLE add_ln154_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_541_p2 SOURCE clu.c:17 VARIABLE add_ln17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln148_fu_594_p2 SOURCE uart.c:148 VARIABLE add_ln148 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_1_fu_606_p2 SOURCE uart.c:149 VARIABLE add_ln149_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln149_fu_514_p2 SOURCE uart.c:149 VARIABLE add_ln149 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} uart_data_read_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_442_p2 SOURCE uart.c:176 VARIABLE add_ln176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_3ns_9ns_11_1_1_U28 SOURCE uart.c:188 VARIABLE mul_ln188 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln192_fu_546_p2 SOURCE uart.c:192 VARIABLE add_ln192 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_557_p2 SOURCE uart.c:193 VARIABLE add_ln193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln194_fu_568_p2 SOURCE uart.c:194 VARIABLE add_ln194 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln195_fu_579_p2 SOURCE uart.c:195 VARIABLE add_ln195 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_590_p2 SOURCE uart.c:196 VARIABLE add_ln196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln197_fu_601_p2 SOURCE uart.c:197 VARIABLE add_ln197 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln206_fu_612_p2 SOURCE uart.c:206 VARIABLE add_ln206 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_1_fu_623_p2 SOURCE uart.c:207 VARIABLE add_ln207_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_fu_717_p2 SOURCE uart.c:200 VARIABLE add_ln200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln203_fu_745_p2 SOURCE uart.c:203 VARIABLE add_ln203 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln204_fu_750_p2 SOURCE uart.c:204 VARIABLE add_ln204 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_fu_768_p2 SOURCE uart.c:205 VARIABLE add_ln205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_786_p2 SOURCE uart.c:207 VARIABLE add_ln207 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln209_fu_793_p2 SOURCE uart.c:209 VARIABLE sub_ln209 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME received_uart SOURCE uart.c:211 VARIABLE add_ln211 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME PL_Ctrl_fifo_index_U SOURCE {} VARIABLE PL_Ctrl_fifo_index LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME PL_Ctrl_first_time_U SOURCE {} VARIABLE PL_Ctrl_first_time LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME PL_Ctrl_first_timestamp_U SOURCE {} VARIABLE PL_Ctrl_first_timestamp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME uart_fifo_U SOURCE {} VARIABLE uart_fifo LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME PL_Header_pkt_len_bytes_U SOURCE {} VARIABLE PL_Header_pkt_len_bytes LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 1 BRAM 1 URAM 0}} single_lin_process_1_Pipeline_VITIS_LOOP_176_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_1_fu_115_p2 SOURCE dlin.c:176 VARIABLE add_ln176_1 LOOP VITIS_LOOP_176_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} write_lin_ddr_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME ringbuffer_header_bytes_U SOURCE dlin.c:93 VARIABLE ringbuffer_header_bytes LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_47_fu_376_p2 SOURCE {} VARIABLE empty_47 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_415_p0 SOURCE dlin.c:111 VARIABLE add_ln111 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln120_fu_471_p2 SOURCE dlin.c:120 VARIABLE sub_ln120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_481_p2 SOURCE dlin.c:120 VARIABLE add_ln120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_1_fu_491_p2 SOURCE dlin.c:120 VARIABLE add_ln120_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_50_fu_532_p2 SOURCE {} VARIABLE empty_50 LOOP {Loop 2} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_543_p2 SOURCE clu.c:17 VARIABLE add_ln17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_54_fu_598_p2 SOURCE {} VARIABLE empty_54 LOOP {Loop 3} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln114_fu_631_p2 SOURCE dlin.c:114 VARIABLE add_ln114 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_1_fu_643_p2 SOURCE dlin.c:115 VARIABLE add_ln115_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln115_fu_507_p2 SOURCE dlin.c:115 VARIABLE add_ln115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} single_lin_process_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME lin_frame_U SOURCE dlin.c:138 VARIABLE lin_frame LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_67_fu_498_p2 SOURCE {} VARIABLE empty_67 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_fu_509_p2 SOURCE dlin.c:81 VARIABLE add_ln81 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln81_1_fu_542_p2 SOURCE dlin.c:81 VARIABLE add_ln81_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_460_p2 SOURCE dlin.c:87 VARIABLE add_ln87 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_460_p2 SOURCE dlin.c:87 VARIABLE add_ln87_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln176_fu_665_p2 SOURCE dlin.c:176 VARIABLE add_ln176 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln193_fu_740_p2 SOURCE dlin.c:193 VARIABLE add_ln193 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME received_lin SOURCE dlin.c:200 VARIABLE add_ln200 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME PLIN_Ctrl_run_state_U SOURCE {} VARIABLE PLIN_Ctrl_run_state LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 0}} recvFrame_logic_1_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_69_fu_58_p2 SOURCE {} VARIABLE empty_69 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln221_fu_196_p2 SOURCE can.c:221 VARIABLE add_ln221 LOOP VITIS_LOOP_219_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln221_fu_210_p2 SOURCE can.c:221 VARIABLE sub_ln221 LOOP VITIS_LOOP_219_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln221_1_fu_230_p2 SOURCE can.c:221 VARIABLE sub_ln221_1 LOOP VITIS_LOOP_219_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln220_fu_270_p2 SOURCE can.c:220 VARIABLE add_ln220 LOOP VITIS_LOOP_219_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln222_fu_348_p2 SOURCE can.c:222 VARIABLE add_ln222 LOOP VITIS_LOOP_219_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln223_fu_359_p2 SOURCE can.c:223 VARIABLE add_ln223 LOOP VITIS_LOOP_219_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln224_fu_381_p2 SOURCE can.c:224 VARIABLE add_ln224 LOOP VITIS_LOOP_219_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln225_fu_391_p2 SOURCE can.c:225 VARIABLE add_ln225 LOOP VITIS_LOOP_219_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln226_fu_370_p2 SOURCE can.c:226 VARIABLE add_ln226 LOOP VITIS_LOOP_219_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Len_3_fu_296_p2 SOURCE can.c:219 VARIABLE Len_3 LOOP VITIS_LOOP_219_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME DwIndex_2_fu_190_p2 SOURCE can.c:214 VARIABLE DwIndex_2 LOOP VITIS_LOOP_205_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln208_fu_212_p2 SOURCE can.c:208 VARIABLE add_ln208 LOOP VITIS_LOOP_205_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln207_fu_222_p2 SOURCE can.c:207 VARIABLE add_ln207 LOOP VITIS_LOOP_205_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln209_fu_290_p2 SOURCE can.c:209 VARIABLE add_ln209 LOOP VITIS_LOOP_205_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln210_fu_301_p2 SOURCE can.c:210 VARIABLE add_ln210 LOOP VITIS_LOOP_205_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln211_fu_323_p2 SOURCE can.c:211 VARIABLE add_ln211 LOOP VITIS_LOOP_205_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_333_p2 SOURCE can.c:212 VARIABLE add_ln212 LOOP VITIS_LOOP_205_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln213_fu_312_p2 SOURCE can.c:213 VARIABLE add_ln213 LOOP VITIS_LOOP_205_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} write_ddr_1_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_59_fu_99_p2 SOURCE {} VARIABLE empty_59 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} write_ddr_1_Pipeline_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_57_fu_118_p2 SOURCE {} VARIABLE empty_57 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} write_ddr_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME ringbuffer_header_bytes_U SOURCE can.c:100 VARIABLE ringbuffer_header_bytes LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_61_fu_341_p2 SOURCE {} VARIABLE empty_61 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME grp_fu_378_p0 SOURCE can.c:116 VARIABLE add_ln116 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_32s_8ns_32_1_1_U82 SOURCE can.c:126 VARIABLE mul_ln126 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_fu_411_p2 SOURCE can.c:126 VARIABLE add_ln126 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln126_1_fu_421_p2 SOURCE can.c:126 VARIABLE add_ln126_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_443_p2 SOURCE clu.c:17 VARIABLE add_ln17 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln119_fu_496_p2 SOURCE can.c:119 VARIABLE add_ln119 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_2_fu_508_p2 SOURCE can.c:120 VARIABLE add_ln120_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln120_fu_426_p2 SOURCE can.c:120 VARIABLE add_ln120 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} recvFrame_logic_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME can_frame_U SOURCE can.c:148 VARIABLE can_frame LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_2_fu_597_p2 SOURCE can.c:150 VARIABLE add_ln150_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_603_p2 SOURCE can.c:150 VARIABLE add_ln150 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_1_fu_631_p2 SOURCE can.c:150 VARIABLE add_ln150_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_fu_733_p2 SOURCE can.c:173 VARIABLE add_ln173 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln173_1_fu_760_p2 SOURCE can.c:173 VARIABLE add_ln173_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME id_can_fu_789_p2 SOURCE can.c:179 VARIABLE id_can LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln196_fu_1234_p2 SOURCE can.c:196 VARIABLE add_ln196 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add115_fu_1245_p2 SOURCE can.c:150 VARIABLE add115 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_fu_1256_p2 SOURCE can.c:205 VARIABLE add_ln205 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln205_1_fu_1317_p2 SOURCE can.c:205 VARIABLE add_ln205_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME received_can SOURCE can.c:230 VARIABLE add_ln230 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln233_fu_1289_p2 SOURCE can.c:233 VARIABLE add_ln233 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 1 BRAM 0 URAM 0}} clu {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME uart_i_2_fu_409_p2 SOURCE uart.c:240 VARIABLE uart_i_2 LOOP VITIS_LOOP_240_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lin_nr_2_fu_441_p2 SOURCE dlin.c:256 VARIABLE lin_nr_2 LOOP VITIS_LOOP_256_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME linbase_mod_fu_480_p2 SOURCE dlin.c:217 VARIABLE linbase_mod LOOP VITIS_LOOP_256_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln275_fu_501_p2 SOURCE can.c:275 VARIABLE add_ln275 LOOP VITIS_LOOP_275_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME canaddr_mod_fu_540_p2 SOURCE can.c:247 VARIABLE canaddr_mod LOOP VITIS_LOOP_275_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln248_fu_555_p2 SOURCE can.c:248 VARIABLE add_ln248 LOOP VITIS_LOOP_275_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 2 BRAM 1 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.381 seconds; current allocated memory: 354.426 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for clu.
INFO: [VLOG 209-307] Generating Verilog RTL for clu.
Execute       syn_report -model clu -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 131.80 MHz
Command     autosyn done; 19.733 sec.
Command   csynth_design done; 34.723 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 18 seconds. CPU system time: 1 seconds. Elapsed time: 34.723 seconds; current allocated memory: 233.707 MB.
Command ap_source done; 46.697 sec.
Execute cleanup_all 
INFO-FLOW: Workspace D:/clu_2022/clu/solution1 opened at Fri Dec 16 14:07:44 +0100 2022
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xczu5ev-sfvc784-2-i 
Execute       create_platform xczu5ev-sfvc784-2-i -board  
DBG:HLSDevice: Trying to load device library: D:/Vitis_HLS/2022.2\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: D:/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xczu5ev-sfvc784-2-i'
Command       create_platform done; 1.271 sec.
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.127 sec.
Execute       ap_part_info -name xczu5ev-sfvc784-2-i -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.442 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command   open_solution done; 1.566 sec.
Execute   set_part xczu5ev-sfvc784-2-i 
INFO: [HLS 200-1510] Running: set_part xczu5ev-sfvc784-2-i 
Execute     create_platform xczu5ev-sfvc784-2-i -board  
Execute     source D:/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.125 sec.
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.213 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute   source ./clu/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./clu/solution1/directives.tcl
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.122 sec.
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=clu xml_exists=0
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to clu
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=40 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='clu_flow_control_loop_pipe_sequential_init
clu_mux_42_8_1_1
clu_flow_control_loop_pipe_sequential_init
clu_urem_32ns_32ns_32_36_seq_1
clu_mul_32s_9ns_32_1_1
clu_mul_3ns_9ns_11_1_1
clu_ddr_write_1_ringbuffer_header_bytes_RAM_AUTO_1R1W
clu_uart_data_read_1_PL_Ctrl_fifo_index_RAM_AUTO_1R1W
clu_uart_data_read_1_PL_Ctrl_first_time_RAM_AUTO_1R1W
clu_uart_data_read_1_PL_Ctrl_first_timestamp_RAM_AUTO_1R1W
clu_uart_data_read_1_uart_fifo_RAM_AUTO_1R1W
clu_uart_data_read_1_PL_Header_pkt_len_bytes_RAM_AUTO_1R1W
clu_flow_control_loop_pipe_sequential_init
clu_single_lin_process_1_PLIN_Ctrl_run_state_RAM_AUTO_1R1W
clu_single_lin_process_1_lin_frame_RAM_AUTO_1R1W
clu_flow_control_loop_pipe_sequential_init
clu_flow_control_loop_pipe_sequential_init
clu_flow_control_loop_pipe_sequential_init
clu_flow_control_loop_pipe_sequential_init
clu_flow_control_loop_pipe_sequential_init
clu_mul_32s_8ns_32_1_1
clu_recvFrame_logic_1_can_frame_RAM_AUTO_1R1W
clu_clu_addr_m_axi
clu_ps_ddr_m_axi
clu_EN_s_axi
ddr_write_1_Pipeline_1
ddr_write_1_Pipeline_2
ddr_write_1
uart_data_read_1
single_lin_process_1_Pipeline_VITIS_LOOP_176_1
write_lin_ddr_1
single_lin_process_1
recvFrame_logic_1_Pipeline_1
recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2
recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1
write_ddr_1_Pipeline_1
write_ddr_1_Pipeline_2
write_ddr_1
recvFrame_logic_1
clu
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source D:/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source D:/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/top-io-be.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.compgen.dataonly.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.compgen.dataonly.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.compgen.dataonly.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_1.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1_Pipeline_2.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/ddr_write_1.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/uart_data_read_1.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1_Pipeline_VITIS_LOOP_176_1.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/write_lin_ddr_1.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/single_lin_process_1.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_1.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_219_2.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1_Pipeline_VITIS_LOOP_205_1.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_1.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1_Pipeline_2.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/write_ddr_1.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/recvFrame_logic_1.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.constraint.tcl 
Execute     sc_get_clocks clu 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to clu
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 D:/clu_2022/clu/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.compgen.dataonly.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.compgen.dataonly.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=clu
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.rtl_wrap.cfg.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.tbgen.tcl 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.tbgen.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.constraint.tcl 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/clu.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data names -quiet 
Execute     ap_part_info -name xczu5ev-sfvc784-2-i -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl
Execute     source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute     source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute     source D:/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute     source D:/clu_2022/clu/solution1/.autopilot/db/global.setting.tcl 
Execute     source D:/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source D:/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.117 sec.
INFO-FLOW: DBG:PUTS:     IP package: exec D:/clu_2022/clu/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success D:/clu_2022/clu/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s clu/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file clu/solution1/impl/export.zip
Command   export_design done; 15.657 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 15.657 seconds; current allocated memory: 10.207 MB.
Command ap_source done; 27.549 sec.
Execute cleanup_all 
