(pcb "\\GARGOYLE\Batibat\Maciejdev\kicad-c128keyb\kicad-c128keyb.dsn"
  (parser
    (string_quote ")
    (space_in_quoted_tokens on)
    (host_cad "KiCad's Pcbnew")
    (host_version "(5.1.6)-1")
  )
  (resolution um 10)
  (unit um)
  (structure
    (layer F.Cu
      (type signal)
      (property
        (index 0)
      )
    )
    (layer B.Cu
      (type signal)
      (property
        (index 1)
      )
    )
    (boundary
      (path pcb 0  155000 -110000  95000 -110000  95000 -60000  155000 -60000
            155000 -110000)
    )
    (via "Via[0-1]_800:400_um")
    (rule
      (width 250)
      (clearance 200.1)
      (clearance 200.1 (type default_smd))
      (clearance 50 (type smd_smd))
    )
  )
  (placement
    (component Pin_Headers:Pin_Header_Straight_2x13_Pitch2.54mm
      (place J1 99060 -70104 front 0 (PN KBD))
    )
    (component promicro:ProMicro
      (place U3 134620 -83820 front 270 (PN ProMicro))
    )
    (component "Housings_DIP:DIP-28_W15.24mm_Socket"
      (place U2 106680 -68580 front 0 (PN MT8808))
    )
    (component Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (place R1 142240 -104140 front 180 (PN 10K))
    )
    (component "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (place Q1 127000 -104140 front 0 (PN 2N3904))
    )
    (component Pin_Headers:Pin_Header_Straight_1x06_Pitch2.54mm
      (place J3 149860 -71120 front 0 (PN "Mini-DIN-6"))
    )
    (component Pin_Headers:Pin_Header_Straight_1x04_Pitch2.54mm
      (place J2 149860 -91440 front 0 (PN SERIAL))
    )
  )
  (library
    (image Pin_Headers:Pin_Header_Straight_2x13_Pitch2.54mm
      (outline (path signal 100  0 1270  3810 1270))
      (outline (path signal 100  3810 1270  3810 -31750))
      (outline (path signal 100  3810 -31750  -1270 -31750))
      (outline (path signal 100  -1270 -31750  -1270 0))
      (outline (path signal 100  -1270 0  0 1270))
      (outline (path signal 120  -1330 -31810  3870 -31810))
      (outline (path signal 120  -1330 -1270  -1330 -31810))
      (outline (path signal 120  3870 1330  3870 -31810))
      (outline (path signal 120  -1330 -1270  1270 -1270))
      (outline (path signal 120  1270 -1270  1270 1330))
      (outline (path signal 120  1270 1330  3870 1330))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -32250))
      (outline (path signal 50  -1800 -32250  4350 -32250))
      (outline (path signal 50  4350 -32250  4350 1800))
      (outline (path signal 50  4350 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 14 2540 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 15 2540 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 16 2540 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 17 2540 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 18 2540 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
      (pin Oval[A]Pad_1700x1700_um 19 2540 -12700)
      (pin Oval[A]Pad_1700x1700_um 7 0 -15240)
      (pin Oval[A]Pad_1700x1700_um 20 2540 -15240)
      (pin Oval[A]Pad_1700x1700_um 8 0 -17780)
      (pin Oval[A]Pad_1700x1700_um 21 2540 -17780)
      (pin Oval[A]Pad_1700x1700_um 9 0 -20320)
      (pin Oval[A]Pad_1700x1700_um 22 2540 -20320)
      (pin Oval[A]Pad_1700x1700_um 10 0 -22860)
      (pin Oval[A]Pad_1700x1700_um 23 2540 -22860)
      (pin Oval[A]Pad_1700x1700_um 11 0 -25400)
      (pin Oval[A]Pad_1700x1700_um 24 2540 -25400)
      (pin Oval[A]Pad_1700x1700_um 12 0 -27940)
      (pin Oval[A]Pad_1700x1700_um 25 2540 -27940)
      (pin Oval[A]Pad_1700x1700_um 13 0 -30480)
      (pin Oval[A]Pad_1700x1700_um 26 2540 -30480)
    )
    (image promicro:ProMicro
      (outline (path signal 150  15240 8890  15240 -8890))
      (outline (path signal 150  -15240 8890  15240 8890))
      (outline (path signal 150  -15240 3810  -15240 8890))
      (outline (path signal 150  -17780 3810  -15240 3810))
      (outline (path signal 150  -17780 -3810  -17780 3810))
      (outline (path signal 150  -15240 -3810  -17780 -3810))
      (outline (path signal 150  -15240 -8890  -15240 -3810))
      (outline (path signal 150  -15240 -8890  15240 -8890))
      (outline (path signal 150  -15240 8890  15240 8890))
      (outline (path signal 150  -15240 3810  -15240 8890))
      (outline (path signal 150  -17780 3810  -15240 3810))
      (outline (path signal 150  -17780 -3810  -17780 3810))
      (outline (path signal 150  -15240 -3810  -17780 -3810))
      (outline (path signal 150  -15240 -8890  -15240 -3810))
      (outline (path signal 150  15240 -8890  -15240 -8890))
      (outline (path signal 150  15240 8890  15240 -8890))
      (pin Round[A]Pad_1600_um 24 -13970 7620)
      (pin Round[A]Pad_1600_um 23 -11430 7620)
      (pin Round[A]Pad_1600_um 22 -8890 7620)
      (pin Round[A]Pad_1600_um 21 -6350 7620)
      (pin Round[A]Pad_1600_um 20 -3810 7620)
      (pin Round[A]Pad_1600_um 19 -1270 7620)
      (pin Round[A]Pad_1600_um 18 1270 7620)
      (pin Round[A]Pad_1600_um 17 3810 7620)
      (pin Round[A]Pad_1600_um 16 6350 7620)
      (pin Round[A]Pad_1600_um 15 8890 7620)
      (pin Round[A]Pad_1600_um 14 11430 7620)
      (pin Round[A]Pad_1600_um 13 13970 7620)
      (pin Round[A]Pad_1600_um 12 13970 -7620)
      (pin Round[A]Pad_1600_um 11 11430 -7620)
      (pin Round[A]Pad_1600_um 10 8890 -7620)
      (pin Round[A]Pad_1600_um 9 6350 -7620)
      (pin Round[A]Pad_1600_um 8 3810 -7620)
      (pin Round[A]Pad_1600_um 7 1270 -7620)
      (pin Round[A]Pad_1600_um 6 -1270 -7620)
      (pin Round[A]Pad_1600_um 5 -3810 -7620)
      (pin Round[A]Pad_1600_um 4 -6350 -7620)
      (pin Round[A]Pad_1600_um 3 -8890 -7620)
      (pin Round[A]Pad_1600_um 2 -11430 -7620)
      (pin Rect[A]Pad_1600x1600_um 1 -13970 -7620)
    )
    (image "Housings_DIP:DIP-28_W15.24mm_Socket"
      (outline (path signal 100  1255 1270  14985 1270))
      (outline (path signal 100  14985 1270  14985 -34290))
      (outline (path signal 100  14985 -34290  255 -34290))
      (outline (path signal 100  255 -34290  255 270))
      (outline (path signal 100  255 270  1255 1270))
      (outline (path signal 100  -1270 1330  -1270 -34350))
      (outline (path signal 100  -1270 -34350  16510 -34350))
      (outline (path signal 100  16510 -34350  16510 1330))
      (outline (path signal 100  16510 1330  -1270 1330))
      (outline (path signal 120  6620 1330  1160 1330))
      (outline (path signal 120  1160 1330  1160 -34350))
      (outline (path signal 120  1160 -34350  14080 -34350))
      (outline (path signal 120  14080 -34350  14080 1330))
      (outline (path signal 120  14080 1330  8620 1330))
      (outline (path signal 120  -1330 1390  -1330 -34410))
      (outline (path signal 120  -1330 -34410  16570 -34410))
      (outline (path signal 120  16570 -34410  16570 1390))
      (outline (path signal 120  16570 1390  -1330 1390))
      (outline (path signal 50  -1550 1600  -1550 -34650))
      (outline (path signal 50  -1550 -34650  16800 -34650))
      (outline (path signal 50  16800 -34650  16800 1600))
      (outline (path signal 50  16800 1600  -1550 1600))
      (pin Rect[A]Pad_1600x1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 15 15240 -33020)
      (pin Oval[A]Pad_1600x1600_um 2 0 -2540)
      (pin Oval[A]Pad_1600x1600_um 16 15240 -30480)
      (pin Oval[A]Pad_1600x1600_um 3 0 -5080)
      (pin Oval[A]Pad_1600x1600_um 17 15240 -27940)
      (pin Oval[A]Pad_1600x1600_um 4 0 -7620)
      (pin Oval[A]Pad_1600x1600_um 18 15240 -25400)
      (pin Oval[A]Pad_1600x1600_um 5 0 -10160)
      (pin Oval[A]Pad_1600x1600_um 19 15240 -22860)
      (pin Oval[A]Pad_1600x1600_um 6 0 -12700)
      (pin Oval[A]Pad_1600x1600_um 20 15240 -20320)
      (pin Oval[A]Pad_1600x1600_um 7 0 -15240)
      (pin Oval[A]Pad_1600x1600_um 21 15240 -17780)
      (pin Oval[A]Pad_1600x1600_um 8 0 -17780)
      (pin Oval[A]Pad_1600x1600_um 22 15240 -15240)
      (pin Oval[A]Pad_1600x1600_um 9 0 -20320)
      (pin Oval[A]Pad_1600x1600_um 23 15240 -12700)
      (pin Oval[A]Pad_1600x1600_um 10 0 -22860)
      (pin Oval[A]Pad_1600x1600_um 24 15240 -10160)
      (pin Oval[A]Pad_1600x1600_um 11 0 -25400)
      (pin Oval[A]Pad_1600x1600_um 25 15240 -7620)
      (pin Oval[A]Pad_1600x1600_um 12 0 -27940)
      (pin Oval[A]Pad_1600x1600_um 26 15240 -5080)
      (pin Oval[A]Pad_1600x1600_um 13 0 -30480)
      (pin Oval[A]Pad_1600x1600_um 27 15240 -2540)
      (pin Oval[A]Pad_1600x1600_um 14 0 -33020)
      (pin Oval[A]Pad_1600x1600_um 28 15240 0)
    )
    (image Resistors_THT:R_Axial_DIN0207_L6.3mm_D2.5mm_P7.62mm_Horizontal
      (outline (path signal 100  660 1250  660 -1250))
      (outline (path signal 100  660 -1250  6960 -1250))
      (outline (path signal 100  6960 -1250  6960 1250))
      (outline (path signal 100  6960 1250  660 1250))
      (outline (path signal 100  0 0  660 0))
      (outline (path signal 100  7620 0  6960 0))
      (outline (path signal 120  600 980  600 1310))
      (outline (path signal 120  600 1310  7020 1310))
      (outline (path signal 120  7020 1310  7020 980))
      (outline (path signal 120  600 -980  600 -1310))
      (outline (path signal 120  600 -1310  7020 -1310))
      (outline (path signal 120  7020 -1310  7020 -980))
      (outline (path signal 50  -1050 1600  -1050 -1600))
      (outline (path signal 50  -1050 -1600  8700 -1600))
      (outline (path signal 50  8700 -1600  8700 1600))
      (outline (path signal 50  8700 1600  -1050 1600))
      (pin Round[A]Pad_1600_um 1 0 0)
      (pin Oval[A]Pad_1600x1600_um 2 7620 0)
    )
    (image "TO_SOT_Packages_THT:TO-92_Inline_Narrow_Oval"
      (outline (path signal 120  -530 -1850  3070 -1850))
      (outline (path signal 100  -500 -1750  3000 -1750))
      (outline (path signal 50  -1460 2730  4000 2730))
      (outline (path signal 50  -1460 2730  -1460 -2010))
      (outline (path signal 50  4000 -2010  4000 2730))
      (outline (path signal 50  4000 -2010  -1460 -2010))
      (pin Oval[A]Pad_900x1500_um (rotate 180) 2 1270 0)
      (pin Oval[A]Pad_900x1500_um (rotate 180) 3 2540 0)
      (pin Rect[A]Pad_900x1500_um (rotate 180) 1 0 0)
    )
    (image Pin_Headers:Pin_Header_Straight_1x06_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -13970))
      (outline (path signal 100  1270 -13970  -1270 -13970))
      (outline (path signal 100  -1270 -13970  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -14030  1330 -14030))
      (outline (path signal 120  -1330 -1270  -1330 -14030))
      (outline (path signal 120  1330 -1270  1330 -14030))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -14500))
      (outline (path signal 50  -1800 -14500  1800 -14500))
      (outline (path signal 50  1800 -14500  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
      (pin Oval[A]Pad_1700x1700_um 5 0 -10160)
      (pin Oval[A]Pad_1700x1700_um 6 0 -12700)
    )
    (image Pin_Headers:Pin_Header_Straight_1x04_Pitch2.54mm
      (outline (path signal 100  -635 1270  1270 1270))
      (outline (path signal 100  1270 1270  1270 -8890))
      (outline (path signal 100  1270 -8890  -1270 -8890))
      (outline (path signal 100  -1270 -8890  -1270 635))
      (outline (path signal 100  -1270 635  -635 1270))
      (outline (path signal 120  -1330 -8950  1330 -8950))
      (outline (path signal 120  -1330 -1270  -1330 -8950))
      (outline (path signal 120  1330 -1270  1330 -8950))
      (outline (path signal 120  -1330 -1270  1330 -1270))
      (outline (path signal 120  -1330 0  -1330 1330))
      (outline (path signal 120  -1330 1330  0 1330))
      (outline (path signal 50  -1800 1800  -1800 -9400))
      (outline (path signal 50  -1800 -9400  1800 -9400))
      (outline (path signal 50  1800 -9400  1800 1800))
      (outline (path signal 50  1800 1800  -1800 1800))
      (pin Rect[A]Pad_1700x1700_um 1 0 0)
      (pin Oval[A]Pad_1700x1700_um 2 0 -2540)
      (pin Oval[A]Pad_1700x1700_um 3 0 -5080)
      (pin Oval[A]Pad_1700x1700_um 4 0 -7620)
    )
    (padstack Round[A]Pad_1600_um
      (shape (circle F.Cu 1600))
      (shape (circle B.Cu 1600))
      (attach off)
    )
    (padstack Oval[A]Pad_1600x1600_um
      (shape (path F.Cu 1600  0 0  0 0))
      (shape (path B.Cu 1600  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_1700x1700_um
      (shape (path F.Cu 1700  0 0  0 0))
      (shape (path B.Cu 1700  0 0  0 0))
      (attach off)
    )
    (padstack Oval[A]Pad_900x1500_um
      (shape (path F.Cu 900  0 -300  0 300))
      (shape (path B.Cu 900  0 -300  0 300))
      (attach off)
    )
    (padstack Rect[A]Pad_900x1500_um
      (shape (rect F.Cu -450 -750 450 750))
      (shape (rect B.Cu -450 -750 450 750))
      (attach off)
    )
    (padstack Rect[A]Pad_1600x1600_um
      (shape (rect F.Cu -800 -800 800 800))
      (shape (rect B.Cu -800 -800 800 800))
      (attach off)
    )
    (padstack Rect[A]Pad_1700x1700_um
      (shape (rect F.Cu -850 -850 850 850))
      (shape (rect B.Cu -850 -850 850 850))
      (attach off)
    )
    (padstack "Via[0-1]_800:400_um"
      (shape (circle F.Cu 800))
      (shape (circle B.Cu 800))
      (attach off)
    )
  )
  (network
    (net VCC
      (pins J1-4 U3-21 U2-19 J3-4 J2-3)
    )
    (net GND
      (pins J1-1 U3-23 U3-4 U3-3 U2-3 U2-5 Q1-1 J3-3 J2-4)
    )
    (net "Net-(U2-Pad1)"
      (pins U3-15 U2-1)
    )
    (net "Net-(U2-Pad2)"
      (pins U3-11 U2-2)
    )
    (net "Net-(U2-Pad4)"
      (pins U3-12 U2-4)
    )
    (net "Net-(U2-Pad10)"
      (pins U3-13 U2-10)
    )
    (net "Net-(U2-Pad24)"
      (pins U3-10 U2-24)
    )
    (net "Net-(U2-Pad25)"
      (pins U3-9 U2-25)
    )
    (net "Net-(U2-Pad26)"
      (pins U3-8 U2-26)
    )
    (net "Net-(U2-Pad27)"
      (pins U3-7 U2-27)
    )
    (net "Net-(U2-Pad28)"
      (pins U3-6 U2-28)
    )
    (net "Net-(J1-Pad5)"
      (pins J1-5 U2-15)
    )
    (net "Net-(J1-Pad6)"
      (pins J1-6 U2-12)
    )
    (net "Net-(J1-Pad7)"
      (pins J1-7 U2-13)
    )
    (net "Net-(J1-Pad8)"
      (pins J1-8 U2-14)
    )
    (net "Net-(J1-Pad9)"
      (pins J1-9 U2-11)
    )
    (net "Net-(J1-Pad10)"
      (pins J1-10 U2-16)
    )
    (net "Net-(J1-Pad11)"
      (pins J1-11 U2-17)
    )
    (net "Net-(J1-Pad12)"
      (pins J1-12 U2-18)
    )
    (net "Net-(J1-Pad13)"
      (pins J1-13 U2-6)
    )
    (net "Net-(J1-Pad14)"
      (pins J1-14 U2-9)
    )
    (net "Net-(J1-Pad15)"
      (pins J1-15 U2-21)
    )
    (net "Net-(J1-Pad16)"
      (pins J1-16 U2-8)
    )
    (net "Net-(J1-Pad17)"
      (pins J1-17 U2-22)
    )
    (net "Net-(J1-Pad18)"
      (pins J1-18 U2-7)
    )
    (net "Net-(J1-Pad19)"
      (pins J1-19 U2-23)
    )
    (net "Net-(J1-Pad20)"
      (pins J1-20 U2-20)
    )
    (net /~NMI
      (pins J1-3 Q1-3)
    )
    (net /RX
      (pins U3-2 J2-1)
    )
    (net /TX
      (pins U3-1 J2-2)
    )
    (net /PS2DATA
      (pins U3-16 J3-1)
    )
    (net /PS2CLK
      (pins U3-5 J3-5)
    )
    (net "Net-(Q1-Pad2)"
      (pins R1-2 Q1-2)
    )
    (net "Net-(R1-Pad1)"
      (pins U3-14 R1-1)
    )
    (class kicad_default "" /PS2CLK /PS2DATA /RX /TX /~NMI GND "Net-(J1-Pad10)"
      "Net-(J1-Pad11)" "Net-(J1-Pad12)" "Net-(J1-Pad13)" "Net-(J1-Pad14)"
      "Net-(J1-Pad15)" "Net-(J1-Pad16)" "Net-(J1-Pad17)" "Net-(J1-Pad18)"
      "Net-(J1-Pad19)" "Net-(J1-Pad2)" "Net-(J1-Pad20)" "Net-(J1-Pad21)" "Net-(J1-Pad22)"
      "Net-(J1-Pad23)" "Net-(J1-Pad24)" "Net-(J1-Pad25)" "Net-(J1-Pad26)"
      "Net-(J1-Pad5)" "Net-(J1-Pad6)" "Net-(J1-Pad7)" "Net-(J1-Pad8)" "Net-(J1-Pad9)"
      "Net-(J3-Pad2)" "Net-(J3-Pad6)" "Net-(Q1-Pad2)" "Net-(R1-Pad1)" "Net-(U2-Pad1)"
      "Net-(U2-Pad10)" "Net-(U2-Pad2)" "Net-(U2-Pad24)" "Net-(U2-Pad25)" "Net-(U2-Pad26)"
      "Net-(U2-Pad27)" "Net-(U2-Pad28)" "Net-(U2-Pad4)" "Net-(U3-Pad17)" "Net-(U3-Pad18)"
      "Net-(U3-Pad19)" "Net-(U3-Pad20)" "Net-(U3-Pad22)" "Net-(U3-Pad24)"
      VCC
      (circuit
        (use_via Via[0-1]_800:400_um)
      )
      (rule
        (width 250)
        (clearance 200.1)
      )
    )
  )
  (wiring
  )
)
