-- Copyright (C) 2020  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.


-- Generated by Quartus Prime Version 20.1 (Build Build 720 11/11/2020)
-- Created on Sat Apr 08 16:21:51 2023

COMPONENT mem_bus_ctrl
	PORT
	(
		clk		:	 IN STD_LOGIC;
		reset		:	 IN STD_LOGIC;
		wr_ctrl_i		:	 IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		rd_ctrl_i		:	 IN STD_LOGIC_VECTOR(1 DOWNTO 0);
		wr_ena_i		:	 IN STD_LOGIC;
		rd_ena_i		:	 IN STD_LOGIC;
		dmem_read_i		:	 IN SIGNED(31 DOWNTO 0);
		cpu_db_o		:	 OUT SIGNED(31 DOWNTO 0);
		alu_i		:	 IN SIGNED(31 DOWNTO 0);
		dmem_wr_i		:	 IN SIGNED(31 DOWNTO 0);
		dmem_wr_o		:	 OUT SIGNED(31 DOWNTO 0);
		signext_i		:	 IN STD_LOGIC;
		dmem_addr_o		:	 OUT SIGNED(31 DOWNTO 0)
	);
END COMPONENT;