// Seed: 814622961
module module_0 (
    input id_2,
    input reg id_3,
    input id_4
    , id_5,
    input logic id_6,
    output logic id_7,
    input logic id_8,
    input id_9
);
  logic id_10;
  type_19(
      1, 1, id_5
  ); type_20(
      "", 1, SystemTFIdentifier
  );
  logic id_11;
  assign id_5 = 1;
  assign id_8[1'b0] = id_10;
  assign id_3 = id_4;
  assign id_6 = id_8;
  reg   id_12;
  logic id_13;
  rtran (id_1, id_12, id_4);
  initial begin
    id_3 <= id_3 * 1;
    id_2 = id_6;
  end
endmodule
`default_nettype wire
