// Seed: 385730431
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output id_16;
  output id_15;
  inout id_14;
  input id_13;
  input id_12;
  output id_11;
  inout id_10;
  input id_9;
  output id_8;
  output id_7;
  inout id_6;
  inout id_5;
  input id_4;
  output id_3;
  input id_2;
  input id_1;
  always @(posedge id_2[1] or posedge (id_6)) begin
    id_7 <= id_13 - id_6 * id_4;
    SystemTFIdentifier(1, 1);
  end
endmodule
