v {xschem version=3.0.0 file_version=1.2 }
G {}
K {}
V {}
S {}
E {}
N 2520 -2230 2520 -2170 {
lab=IL}
N 2520 -2290 2520 -2260 {
lab=VIN}
N 2430 -2260 2480 -2260 {
lab=V_P}
N 2520 -2360 2520 -2290 {
lab=VIN}
N 2300 -2360 2520 -2360 {
lab=VIN}
N 2520 -2110 2520 -2080 {
lab=VSS}
N 2520 -2200 2580 -2200 {
lab=IL}
N 2580 -2200 2620 -2200 {
lab=IL}
N 2740 -2200 2740 -2180 {
lab=out}
N 2680 -2200 2740 -2200 {
lab=out}
N 2740 -2120 2740 -2080 {
lab=#net1}
N 2740 -2200 2850 -2200 {
lab=out}
N 2840 -1910 2840 -1860 {
lab=VDD}
N 2810 -1910 2810 -1860 {
lab=VDD_2}
N 2840 -1750 2840 -1700 {
lab=VSS}
N 2810 -1750 2810 -1700 {
lab=IBIAS1}
N 2890 -1790 2940 -1790 {
lab=#net2}
N 2890 -1820 2940 -1820 {
lab=VREF}
N 2930 -2410 2930 -2360 {
lab=VIN}
N 3030 -2420 3030 -2360 {
lab=VDD_2}
N 3110 -2370 3110 -2360 {
lab=VDD}
N 3110 -2420 3110 -2370 {
lab=VDD}
N 3200 -2390 3200 -2370 {
lab=VSS}
N 3200 -2370 3200 -2360 {
lab=VSS}
N 3200 -2420 3200 -2390 {
lab=VSS}
N 3290 -2410 3290 -2350 {
lab=IBIAS1}
N 2440 -1910 2440 -1860 {
lab=VDD}
N 2440 -1740 2440 -1690 {
lab=VSS}
N 2830 -2390 2830 -2370 {
lab=VREF}
N 2830 -2370 2830 -2360 {
lab=VREF}
N 2830 -2420 2830 -2390 {
lab=VREF}
N 2940 -1790 2970 -1790 {
lab=#net2}
N 2420 -1910 2420 -1860 {
lab=IBIAS2}
N 3490 -2420 3490 -2360 {
lab=SAWTOOTH}
N 2240 -2260 2430 -2260 {
lab=V_P}
N 2850 -2200 3030 -2200 {
lab=out}
N 3040 -2200 3040 -2180 {
lab=out}
N 3040 -2120 3040 -2070 {
lab=#net2}
N 3040 -1980 3040 -1930 {
lab=VSS}
N 2820 -1950 2900 -1950 {
lab=#net3}
N 2670 -1950 2760 -1950 {
lab=#net4}
N 2670 -1950 2670 -1810 {
lab=#net4}
N 2980 -1950 2980 -1820 {
lab=#net2}
N 2960 -1950 2980 -1950 {
lab=#net2}
N 2670 -2060 2810 -2060 {
lab=#net4}
N 2870 -2060 2980 -2060 {
lab=#net2}
N 2980 -2020 2980 -1950 {
lab=#net2}
N 2670 -1810 2700 -1810 {
lab=#net4}
N 2980 -1820 2980 -1790 {
lab=#net2}
N 2970 -1790 2980 -1790 {
lab=#net2}
N 3040 -2200 3190 -2200 {
lab=out}
N 3190 -2200 3190 -2190 {
lab=out}
N 3190 -2130 3190 -2120 {
lab=#net5}
N 3030 -2200 3040 -2200 {
lab=out}
N 2980 -2080 2980 -2020 {
lab=#net2}
N 2980 -2080 3040 -2080 {
lab=#net2}
N 3040 -2070 3040 -2040 {
lab=#net2}
N 3310 -2200 3310 -2160 {
lab=out}
N 3190 -2200 3310 -2200 {
lab=out}
N 3310 -2100 3310 -2060 {
lab=VSS}
N 2500 -1790 2670 -1790 {
lab=#net4}
N 2670 -1810 2670 -1790 {
lab=#net4}
N 2430 -2140 2480 -2140 {
lab=V_N}
N 2520 -2140 2520 -2110 {
lab=VSS}
N 3310 -2200 3440 -2200 {
lab=out}
N 3440 -2050 3440 -2010 {
lab=VSS}
N 3440 -2140 3440 -2110 {
lab=#net6}
N 3480 -2170 3550 -2170 {
lab=DL}
N 2240 -1910 2240 -1860 {
lab=VDD}
N 2240 -1750 2240 -1700 {
lab=VSS}
N 2010 -2260 2140 -2260 {
lab=#net7}
N 2010 -2260 2010 -1820 {
lab=#net7}
N 2185 -2220 2185 -2192.5 {
lab=VSS}
N 2185 -2337.5 2185 -2302.5 {
lab=VDD}
N 2370 -2140 2430 -2140 {
lab=V_N}
N 2110 -2140 2270 -2140 {
lab=#net8}
N 2110 -2140 2110 -2050 {
lab=#net8}
N 2315 -2100 2315 -2062.5 {
lab=VSS}
N 2315 -2212.5 2315 -2182.5 {
lab=VDD}
N 2110 -1820 2170 -1820 {
lab=#net8}
N 2110 -2050 2110 -1820 {
lab=#net8}
N 2010 -1790 2170 -1790 {
lab=#net7}
N 2010 -1820 2010 -1790 {
lab=#net7}
N 2670 -2060 2670 -1950 {
lab=#net4}
N 3040 -2060 3090 -2060 {
lab=#net2}
N 3090 -2060 3190 -2060 {
lab=#net2}
N 2840 -1750 2840 -1700 {
lab=VSS}
N 3380 -2170 3440 -2170 {
lab=VDD}
N 3385 -2412.5 3385 -2362.5 {
lab=IBIAS2}
N 2320 -1800 2370 -1800 {
lab=#net9}
N 2500 -1810 2610 -1810 {
lab=SAWTOOTH}
N 2790 -1930 2790 -1910 {
lab=VSS}
N 3150 -2160 3170 -2160 {
lab=VSS}
N 3000 -2150 3020 -2150 {
lab=VSS}
N 3000 -2010 3020 -2010 {
lab=VSS}
N 2520 -2080 2650 -2080 {
lab=VSS}
N 2710 -2080 2740 -2080 {
lab=#net1}
N 2310 -1800 2320 -1800 {
lab=#net9}
N 3900 -2140 3950 -2140 {
lab=1}
N 3900 -2120 3950 -2120 {
lab=2}
N 3830 -2060 3830 -2010 {
lab=IBIAS4}
N 3810 -2060 3810 -2000 {
lab=IBIAS3}
N 3750 -2060 3750 -2000 {
lab=VSS}
N 3790 -2270 3790 -2210 {
lab=VDD}
N 3620 -2160 3680 -2160 {
lab=out}
N 3620 -2120 3680 -2120 {
lab=VH}
N 3620 -2100 3680 -2100 {
lab=VL}
N 3620 -2200 3620 -2160 {
lab=out}
N 2930 -2610 2930 -2550 {
lab=VH}
N 3010 -2610 3010 -2550 {
lab=VL}
N 3100 -2600 3100 -2540 {
lab=IBIAS3}
N 3190 -2600 3190 -2550 {
lab=IBIAS4}
N 3730 -2450 3870 -2450 {
lab=Enable}
N 3730 -2640 3870 -2640 {
lab=Enable}
N 3670 -2640 3730 -2640 {
lab=Enable}
N 3810 -2600 3870 -2600 {
lab=1}
N 3810 -2410 3870 -2410 {
lab=2}
N 4100 -2620 4160 -2620 {
lab=Q1}
N 4100 -2430 4160 -2430 {
lab=Q2}
N 4160 -2620 4170 -2620 {
lab=Q1}
N 2700 -2610 2700 -2550 {
lab=Enable}
N 3420 -2570 3420 -2550 {
lab=DL}
N 3420 -2590 3420 -2570 {
lab=DL}
N 3440 -2200 3620 -2200 {
lab=out}
N 3920 -2370 3920 -2350 {
lab=VSS}
N 3920 -2350 4060 -2350 {
lab=VSS}
N 4060 -2390 4060 -2350 {
lab=VSS}
N 3920 -2510 3920 -2490 {
lab=VDD}
N 3920 -2510 4060 -2510 {
lab=VDD}
N 4060 -2510 4060 -2470 {
lab=VDD}
N 3920 -2560 3920 -2540 {
lab=VSS}
N 3920 -2540 4060 -2540 {
lab=VSS}
N 4060 -2580 4060 -2540 {
lab=VSS}
N 3920 -2700 3920 -2680 {
lab=VDD}
N 3920 -2700 4060 -2700 {
lab=VDD}
N 4060 -2700 4060 -2660 {
lab=VDD}
N 3730 -2640 3730 -2450 {
lab=Enable}
N 4777.5 -1715 4777.5 -1685 {
lab=VDD}
N 4917.5 -1535 4957.5 -1535 {
lab=Q2}
N 4787.5 -1385 4787.5 -1355 {
lab=VSS}
N 4597.5 -1595 4647.5 -1595 {
lab=#net10}
N 4597.5 -1555 4647.5 -1555 {
lab=#net11}
N 4597.5 -1505 4647.5 -1505 {
lab=#net12}
N 4800 -2210 4800 -2180 {
lab=VDD}
N 4940 -2030 4980 -2030 {
lab=Q1}
N 4810 -1880 4810 -1850 {
lab=VSS}
N 4300 -2230 4350 -2230 {
lab=#net13}
N 4300 -2060 4350 -2060 {
lab=#net14}
N 4300 -1890 4350 -1890 {
lab=#net15}
N 4390 -2190 4390 -2150 {
lab=VSS}
N 4390 -2310 4390 -2270 {
lab=VDD}
N 4390 -2020 4390 -1980 {
lab=VSS}
N 4390 -2140 4390 -2100 {
lab=VDD}
N 4390 -1850 4390 -1810 {
lab=VSS}
N 4390 -1970 4390 -1930 {
lab=VDD}
N 4610 -2090 4670 -2090 {
lab=#net16}
N 4610 -2230 4610 -2090 {
lab=#net16}
N 4430 -2230 4610 -2230 {
lab=#net16}
N 4430 -2060 4530 -2060 {
lab=#net17}
N 4530 -2060 4530 -2050 {
lab=#net17}
N 4530 -2050 4670 -2050 {
lab=#net17}
N 4610 -2000 4670 -2000 {
lab=#net18}
N 4610 -2000 4610 -1890 {
lab=#net18}
N 4430 -1890 4610 -1890 {
lab=#net18}
N 3470 -1830 3470 -1790 {
lab=#net19}
N 3640 -1490 3690 -1490 {
lab=SL1_B}
N 3640 -1460 3690 -1460 {
lab=SL2_B}
N 3640 -1430 3690 -1430 {
lab=#net20}
N 3460 -1300 3460 -1260 {
lab=VSS}
N 3420 -1820 3420 -1790 {
lab=#net21}
N 3640 -1670 3690 -1670 {
lab=SL1}
N 3640 -1640 3690 -1640 {
lab=SL2}
N 3640 -1610 3690 -1610 {
lab=#net22}
N 3160 -1550 3240 -1550 {
lab=out}
N 4100 -2060 4200 -2060 {
lab=SL2}
N 4100 -1890 4200 -1890 {
lab=SL3}
N 4100 -2230 4200 -2230 {
lab=SL1}
N 4255 -2290 4255 -2272.5 {
lab=VDD}
N 4255 -2290 4390 -2290 {
lab=VDD}
N 4255 -2190 4255 -2175 {
lab=VSS}
N 4255 -2175 4390 -2175 {
lab=VSS}
N 4255 -2120 4255 -2102.5 {
lab=VDD}
N 4255 -2120 4390 -2120 {
lab=VDD}
N 4255 -2020 4255 -2005 {
lab=VSS}
N 4255 -2005 4390 -2005 {
lab=VSS}
N 4255 -1947.5 4255 -1932.5 {
lab=VDD}
N 4255 -1947.5 4390 -1947.5 {
lab=VDD}
N 4255 -1850 4255 -1835 {
lab=VSS}
N 4255 -1835 4390 -1835 {
lab=VSS}
N 4185 -1557.5 4285 -1557.5 {
lab=SL2_B}
N 4185 -1422.5 4285 -1422.5 {
lab=SL3_B}
N 4185 -1690 4285 -1690 {
lab=SL1_B}
N 4340 -1480 4340 -1465 {
lab=VDD}
N 4340 -1382.5 4340 -1367.5 {
lab=VSS}
N 4340 -1615 4340 -1600 {
lab=VDD}
N 4340 -1517.5 4340 -1502.5 {
lab=VSS}
N 4340 -1747.5 4340 -1732.5 {
lab=VDD}
N 4340 -1650 4340 -1635 {
lab=VSS}
N 4507.5 -1595 4597.5 -1595 {
lab=#net10}
N 4507.5 -1690 4507.5 -1595 {
lab=#net10}
N 4385 -1690 4507.5 -1690 {
lab=#net10}
N 4385 -1557.5 4557.5 -1557.5 {
lab=#net11}
N 4557.5 -1555 4597.5 -1555 {
lab=#net11}
N 4557.5 -1557.5 4557.5 -1555 {
lab=#net11}
N 4525 -1505 4597.5 -1505 {
lab=#net12}
N 4525 -1505 4525 -1430 {
lab=#net12}
N 4525 -1430 4525 -1427.5 {
lab=#net12}
N 4525 -1427.5 4525 -1425 {
lab=#net12}
N 4525 -1425 4525 -1422.5 {
lab=#net12}
N 4385 -1422.5 4525 -1422.5 {
lab=#net12}
N 3730 -1840 3730 -1830 {
lab=#net19}
N 3730 -1890 3730 -1840 {
lab=#net19}
N 3470 -1890 3730 -1890 {
lab=#net19}
N 3470 -1890 3470 -1830 {
lab=#net19}
N 3420 -1880 3470 -1880 {
lab=#net19}
N 3800 -1610 3800 -1600 {
lab=#net22}
N 3800 -1430 3800 -1420 {
lab=#net20}
N 3690 -1430 3800 -1430 {
lab=#net20}
N 3690 -1610 3800 -1610 {
lab=#net22}
C {sky130_fd_pr/pfet_01v8.sym} 2500 -2260 0 0 {name=M3
L=0.15
W=10
nf=1
mult=450
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {devices/ind.sym} 2650 -2200 3 0 {name=L1
m=1
value=100n
footprint=1206
device=inductor}
C {devices/capa.sym} 2740 -2150 0 0 {name=C1
m=1
value=3n
footprint=1206
device="ceramic capacitor"}
C {devices/code.sym} 1780 -2380 0 0 {name=TT_MODELS
only_toplevel=true
format="tcleval( @value )"
value="
** opencircuitdesign pdks install
.lib $::SKYWATER_MODELS/sky130.lib.spice tt

"
spice_ignore=false}
C {devices/lab_wire.sym} 2800 -2200 0 0 {name=l4 sig_type=std_logic lab=out}
C {devices/lab_wire.sym} 2600 -2200 0 0 {name=l6 sig_type=std_logic lab=IL}
C {devices/lab_wire.sym} 2420 -2360 0 0 {name=l5 sig_type=std_logic lab=VIN}
C {devices/vsource.sym} 2930 -2330 0 0 {name=V3 value=1.8}
C {devices/gnd.sym} 2930 -2300 0 0 {name=l7 lab=GND}
C {devices/lab_wire.sym} 2930 -2380 0 0 {name=l2 sig_type=std_logic lab=VIN}
C {devices/gnd.sym} 3290 -2300 0 0 {name=l19 lab=GND}
C {devices/lab_wire.sym} 3290 -2400 0 0 {name=l22 sig_type=std_logic lab=IBIAS1}
C {devices/isource.sym} 3290 -2330 0 0 {name=I0 value=50u}
C {devices/vsource.sym} 3030 -2330 0 0 {name=V9 value=0.9}
C {devices/gnd.sym} 3030 -2300 0 0 {name=l42 lab=GND}
C {devices/lab_wire.sym} 3030 -2380 0 0 {name=l8 sig_type=std_logic lab=VDD_2}
C {devices/vsource.sym} 3110 -2330 0 0 {name=V2 value=1.8}
C {devices/gnd.sym} 3110 -2300 0 0 {name=l18 lab=GND}
C {devices/vsource.sym} 3200 -2330 0 0 {name=V5 value=0}
C {devices/gnd.sym} 3200 -2300 0 0 {name=l26 lab=GND}
C {devices/lab_wire.sym} 3200 -2370 0 0 {name=l10 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 2840 -1880 0 1 {name=l13 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 2810 -1870 0 0 {name=l14 sig_type=std_logic lab=VDD_2}
C {devices/lab_wire.sym} 2620 -2080 0 0 {name=l1 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 2840 -1720 0 1 {name=l15 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 2810 -1720 0 0 {name=l16 sig_type=std_logic lab=IBIAS1}
C {devices/lab_wire.sym} 2440 -1880 0 1 {name=l11 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 2440 -1710 0 1 {name=l12 sig_type=std_logic lab=VSS}
C {devices/vsource.sym} 2830 -2330 0 0 {name=V4 value=0.9}
C {devices/gnd.sym} 2830 -2300 0 0 {name=l17 lab=GND}
C {devices/lab_wire.sym} 2830 -2370 0 0 {name=l20 sig_type=std_logic lab=VREF}
C {devices/isource.sym} 3385 -2332.5 0 1 {name=I1 value=50u}
C {devices/lab_wire.sym} 2420 -1880 0 0 {name=l27 sig_type=std_logic lab=IBIAS2}
C {devices/vsource.sym} 3490 -2330 0 0 {name=V6 value="pwl(0 0 9.99ns 1.8 10ns 0) r=0"}
C {devices/gnd.sym} 3490 -2300 0 0 {name=l28 lab=GND}
C {devices/gnd.sym} 3490 -2300 0 0 {name=l29 lab=GND}
C {devices/lab_wire.sym} 3490 -2390 0 0 {name=l30 sig_type=std_logic lab=SAWTOOTH}
C {devices/lab_wire.sym} 3040 -1950 0 0 {name=l31 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 2940 -1820 0 0 {name=l33 sig_type=std_logic lab=VREF}
C {devices/lab_wire.sym} 2600 -1810 0 0 {name=l32 sig_type=std_logic lab=SAWTOOTH}
C {devices/lab_wire.sym} 3310 -2080 0 0 {name=l21 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/pfet_01v8.sym} 3460 -2170 0 1 {name=M2
L=0.15
W=10
nf=1
mult=450
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=pfet_01v8
spiceprefix=X
}
C {devices/lab_wire.sym} 3440 -2030 0 0 {name=l23 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 2240 -1880 0 1 {name=l35 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 2240 -1720 0 1 {name=l37 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/BUFFER/BUFFER_PMOS/BUFFER_P.sym} 2120 -2210 0 0 {name=X101}
C {devices/lab_wire.sym} 2185 -2320 0 0 {name=l38 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 2185 -2197.5 0 0 {name=l40 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/BUFFER/BUFFER_NMOS/BUFFER_N.sym} 2180 -2060 0 0 {name=X2}
C {devices/lab_wire.sym} 2315 -2075 0 0 {name=l39 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 2315 -2195 0 0 {name=l41 sig_type=std_logic lab=VDD}
C {DC_DC_Converter/Non_Overlap_Clk/Non_over_clk.sym} 2440 -1540 0 1 {name=XM3}
C {devices/lab_wire.sym} 2380 -2260 0 0 {name=l3 sig_type=std_logic lab=V_P}
C {devices/lab_wire.sym} 2430 -2140 0 0 {name=l43 sig_type=std_logic lab=V_N}
C {DC_DC_Converter/Folded_OPAMP/Folded_OPAMP.sym} 2900 -1750 0 1 {name=XM4}
C {devices/lab_wire.sym} 3540 -2170 0 0 {name=l96 sig_type=std_logic lab=DL}
C {sky130_fd_pr/cap_mim_m3_1.sym} 2840 -2060 3 0 {name=C5 model=cap_mim_m3_1 W=3.4 L=4 MF=1 spiceprefix=X}
C {sky130_fd_pr/cap_mim_m3_1.sym} 2930 -1950 3 0 {name=C3 model=cap_mim_m3_1 W=22 L=22.5 MF=1 spiceprefix=X}
C {sky130_fd_pr/cap_mim_m3_1.sym} 3190 -2090 0 0 {name=C6 model=cap_mim_m3_1 W=9.8 L=9.9 MF=1 spiceprefix=X}
C {devices/lab_wire.sym} 3110 -2390 0 0 {name=l97 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 3420 -2170 0 0 {name=l98 sig_type=std_logic lab=VDD}
C {sky130_fd_pr/nfet_01v8.sym} 2500 -2140 0 0 {name=M10
L=0.15
W=10
nf=1 
mult=150
ad="'int((nf+1)/2) * W/nf * 0.29'" 
pd="'2*int((nf+1)/2) * (W/nf + 0.29)'"
as="'int((nf+2)/2) * W/nf * 0.29'" 
ps="'2*int((nf+2)/2) * (W/nf + 0.29)'"
nrd="'0.29 / W'" nrs="'0.29 / W'"
sa=0 sb=0 sd=0
model=nfet_01v8
spiceprefix=X
}
C {devices/lab_wire.sym} 3385 -2387.5 0 0 {name=l24 sig_type=std_logic lab=IBIAS2}
C {sky130_fd_pr/res_high_po_0p35.sym} 2790 -1950 3 0 {name=R4
W=0.35
L=113.8
model=res_high_po_0p35
spiceprefix=X
mult=1}
C {devices/lab_wire.sym} 2790 -1920 3 0 {name=l9 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/res_high_po_0p35.sym} 3190 -2160 0 0 {name=R5
W=0.35
L=1
model=res_high_po_0p35
spiceprefix=X
mult=1}
C {devices/lab_wire.sym} 3160 -2160 0 0 {name=l44 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/res_high_po_0p35.sym} 3040 -2150 0 0 {name=R2
W=0.35
L=287.06
model=res_high_po_0p35
spiceprefix=X
mult=1}
C {devices/lab_wire.sym} 3010 -2150 0 0 {name=l45 sig_type=std_logic lab=VSS}
C {sky130_fd_pr/res_high_po_0p35.sym} 3040 -2010 0 0 {name=R3
W=0.35
L=2583
model=res_high_po_0p35
spiceprefix=X
mult=1}
C {devices/lab_wire.sym} 3010 -2010 0 0 {name=l46 sig_type=std_logic lab=VSS}
C {devices/res.sym} 2680 -2080 1 0 {name=R7
value=40m
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 3310 -2130 0 0 {name=R1
value=40
footprint=1206
device=resistor
m=1}
C {devices/res.sym} 3440 -2080 0 0 {name=R6
value=4
footprint=1206
device=resistor
m=1}
C {DC_DC_Converter/Comparator/Comp_lvt.sym} 2520 -1730 0 1 {name=XM2}
C {devices/lab_wire.sym} 3830 -2030 0 1 {name=l48 sig_type=std_logic lab=IBIAS4}
C {devices/lab_wire.sym} 3810 -2030 0 0 {name=l49 sig_type=std_logic lab=IBIAS3}
C {devices/lab_pin.sym} 3750 -2030 0 0 {name=l50 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 3790 -2240 0 0 {name=l51 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 3650 -2120 1 0 {name=l53 sig_type=std_logic lab=VH}
C {devices/lab_pin.sym} 3650 -2100 3 0 {name=l54 sig_type=std_logic lab=VL}
C {DC_DC_Converter/Comparator_Pair/cmp_pair.sym} 3660 -2060 0 0 {name=XM1}
C {devices/lab_wire.sym} 3940 -2140 0 0 {name=l47 sig_type=std_logic lab=1}
C {devices/lab_wire.sym} 3940 -2120 0 0 {name=l87 sig_type=std_logic lab=2}
C {devices/vsource.sym} 2930 -2520 0 0 {name=V7 value=1.1}
C {devices/gnd.sym} 2930 -2490 0 0 {name=l52 lab=GND}
C {devices/lab_pin.sym} 2930 -2580 0 0 {name=l55 sig_type=std_logic lab=VH}
C {devices/vsource.sym} 3010 -2520 0 0 {name=V8 value=0.95}
C {devices/gnd.sym} 3010 -2490 0 0 {name=l56 lab=GND}
C {devices/lab_pin.sym} 3010 -2580 0 0 {name=l57 sig_type=std_logic lab=VL}
C {devices/gnd.sym} 3100 -2490 0 0 {name=l58 lab=GND}
C {devices/isource.sym} 3100 -2520 0 0 {name=I2 value=50u}
C {devices/isource.sym} 3190 -2520 0 0 {name=I3 value=50u}
C {devices/gnd.sym} 3190 -2490 0 0 {name=l60 lab=GND}
C {devices/lab_wire.sym} 3100 -2580 0 0 {name=l59 sig_type=std_logic lab=IBIAS3}
C {devices/lab_wire.sym} 3190 -2570 0 1 {name=l61 sig_type=std_logic lab=IBIAS4}
C {devices/noconn.sym} 3950 -2120 0 1 {name=l62}
C {devices/noconn.sym} 3950 -2140 0 1 {name=l63}
C {DC_DC_Converter/NAND_GATE/NAND.sym} 3850 -2550 0 0 {name=X_NAND1}
C {DC_DC_Converter/NAND_GATE/NAND.sym} 3850 -2360 0 0 {name=X_NAND2}
C {devices/lab_pin.sym} 3920 -2350 0 0 {name=l84 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Inverter/Inverter.sym} 3990 -2600 0 0 {name=X9}
C {DC_DC_Converter/Inverter/Inverter.sym} 3990 -2410 0 0 {name=X10}
C {devices/lab_wire.sym} 4140 -2430 0 0 {name=l86 sig_type=std_logic lab=Q2}
C {devices/lab_wire.sym} 3840 -2600 0 0 {name=l64 sig_type=std_logic lab=1}
C {devices/lab_wire.sym} 3840 -2410 0 0 {name=l88 sig_type=std_logic lab=2}
C {devices/lab_wire.sym} 3700 -2640 0 0 {name=l91 sig_type=std_logic lab=Enable}
C {devices/lab_pin.sym} 4060 -2500 0 0 {name=l94 sig_type=std_logic lab=VDD}
C {devices/lab_wire.sym} 4140 -2620 0 0 {name=l79 sig_type=std_logic lab=Q1}
C {devices/gnd.sym} 2700 -2490 0 0 {name=l89 lab=GND}
C {devices/lab_pin.sym} 2700 -2580 0 0 {name=l90 sig_type=std_logic lab=Enable}
C {devices/gnd.sym} 3385 -2302.5 0 0 {name=l25 lab=GND}
C {devices/gnd.sym} 3420 -2490 0 0 {name=l65 lab=GND}
C {devices/gnd.sym} 3420 -2490 0 0 {name=l66 lab=GND}
C {devices/lab_wire.sym} 3420 -2570 0 0 {name=l67 sig_type=std_logic lab=DL}
C {devices/lab_pin.sym} 3920 -2540 0 0 {name=l34 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 4060 -2690 0 0 {name=l36 sig_type=std_logic lab=VDD}
C {DC_DC_Converter/Delay_block_revised/Delay_block_final_symbol.sym} 5207.5 -1415 0 1 {name=x1}
C {devices/lab_pin.sym} 4777.5 -1705 0 0 {name=l68 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 4787.5 -1375 0 0 {name=l69 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 4947.5 -1535 0 0 {name=l70 sig_type=std_logic lab=Q2}
C {devices/lab_wire.sym} 4240 -1690 0 0 {name=l71 sig_type=std_logic lab=SL1_B}
C {devices/lab_wire.sym} 4240 -1557.5 0 0 {name=l72 sig_type=std_logic lab=SL2_B}
C {devices/lab_wire.sym} 4232.5 -1422.5 0 0 {name=l73 sig_type=std_logic lab=SL3_B}
C {DC_DC_Converter/Delay_block_revised/Delay_block_final_symbol.sym} 5230 -1910 0 1 {name=x2}
C {devices/lab_pin.sym} 4800 -2200 0 0 {name=l74 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 4810 -1870 0 0 {name=l75 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 4970 -2030 0 0 {name=l76 sig_type=std_logic lab=Q1}
C {devices/lab_wire.sym} 4150 -2230 0 0 {name=l77 sig_type=std_logic lab=SL1}
C {devices/lab_wire.sym} 4130 -2060 0 0 {name=l78 sig_type=std_logic lab=SL2}
C {devices/lab_wire.sym} 4150 -1890 0 0 {name=l80 sig_type=std_logic lab=SL3}
C {DC_DC_Converter/Inverter/Inverter.sym} 4460 -2210 0 1 {name=X3}
C {devices/lab_pin.sym} 4390 -2300 0 1 {name=l81 sig_type=std_logic lab=VDD}
C {DC_DC_Converter/Inverter/Inverter.sym} 4460 -2040 0 1 {name=X4}
C {devices/lab_pin.sym} 4390 -2130 0 1 {name=l83 sig_type=std_logic lab=VDD}
C {DC_DC_Converter/Inverter/Inverter.sym} 4460 -1870 0 1 {name=X5}
C {devices/lab_pin.sym} 4390 -1960 0 1 {name=l92 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 4390 -1830 0 1 {name=l93 sig_type=std_logic lab=VSS}
C {DC_DC_Converter/Current_pump_mirror/current_pump_mirror_three_brunch_symbol.sym} 2740 -1350 0 1 {name=x3}
C {devices/lab_pin.sym} 4390 -2000 0 1 {name=l82 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 4390 -2170 0 1 {name=l85 sig_type=std_logic lab=VSS}
C {devices/lab_wire.sym} 3670 -1490 0 1 {name=l99 sig_type=std_logic lab=SL1_B}
C {devices/lab_pin.sym} 3460 -1280 0 1 {name=l102 sig_type=std_logic lab=VSS}
C {devices/isource.sym} 3420 -1850 0 0 {name=I4 value=1m}
C {devices/lab_wire.sym} 3670 -1670 0 1 {name=l106 sig_type=std_logic lab=SL1}
C {devices/lab_wire.sym} 3200 -1550 0 0 {name=l109 sig_type=std_logic lab=out}
C {DC_DC_Converter/BUFFER/BUFFER_NMOS/BUFFER_N.sym} 4390 -1980 0 1 {name=X6}
C {DC_DC_Converter/BUFFER/BUFFER_NMOS/BUFFER_N.sym} 4390 -1810 0 1 {name=X7}
C {DC_DC_Converter/BUFFER/BUFFER_NMOS/BUFFER_N.sym} 4390 -2150 0 1 {name=X8}
C {DC_DC_Converter/BUFFER/BUFFER_NMOS/BUFFER_N.sym} 4475 -1477.5 0 1 {name=X11}
C {DC_DC_Converter/BUFFER/BUFFER_NMOS/BUFFER_N.sym} 4475 -1342.5 0 1 {name=X12}
C {DC_DC_Converter/BUFFER/BUFFER_NMOS/BUFFER_N.sym} 4475 -1610 0 1 {name=X13}
C {devices/lab_pin.sym} 4340 -1372.5 0 0 {name=l110 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 4340 -1475 0 0 {name=l111 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 4340 -1507.5 0 0 {name=l112 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 4340 -1610 0 0 {name=l113 sig_type=std_logic lab=VDD}
C {devices/lab_pin.sym} 4340 -1640 0 0 {name=l114 sig_type=std_logic lab=VSS}
C {devices/lab_pin.sym} 4340 -1742.5 0 0 {name=l115 sig_type=std_logic lab=VDD}
C {devices/vsource.sym} 3730 -1800 0 0 {name=V1 value=1.8}
C {devices/gnd.sym} 3730 -1770 0 0 {name=l116 lab=GND}
C {devices/code_shown.sym} 1790 -2180 0 0 {name=NGSPICE1
only_toplevel=true
value="

.control

.option gmin = 1e-27
.option rshunt = 1e12
.nodeset all =1.8
tran 500p 12u
*tran 1n 12u
plot V(out)
plot V(Q1)
plot V(Q2) 
plot V(Q_D)
plot V(QD)
.endc
" }
C {devices/vsource.sym} 3420 -2520 0 0 {name=V14 value="pulse(0 1.8 0 1ns 1ns 2.5us 5us)"}
C {devices/vsource.sym} 3800 -1570 0 0 {name=V11 value=1.8}
C {devices/gnd.sym} 3800 -1540 0 0 {name=l95 lab=GND}
C {devices/vsource.sym} 3800 -1390 0 0 {name=V12 value=0}
C {devices/gnd.sym} 3800 -1360 0 0 {name=l103 lab=GND}
C {devices/noconn.sym} 4185 -1422.5 0 0 {name=l100}
C {devices/noconn.sym} 4100 -1890 0 0 {name=l104}
C {devices/lab_wire.sym} 3670 -1640 0 1 {name=l107 sig_type=std_logic lab=SL2}
C {devices/lab_wire.sym} 3670 -1460 0 1 {name=l108 sig_type=std_logic lab=SL2_B}
C {devices/vsource.sym} 2700 -2520 0 0 {name=V13 value="pulse(0 1.8 0 1ns 1ns 3.5us 12us)"}
