Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Thu Feb 27 18:08:33 2020
| Host         : shillen-Inspiron-5547 running 64-bit Ubuntu 18.04.3 LTS
| Command      : report_timing_summary -file post_synth_timing_summary.rpt
| Design       : z1top
| Device       : 7z020-clg400
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.393        0.000                      0                  363        0.067        0.000                      0                  363        3.500        0.000                       0                   159  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.393        0.000                      0                  363        0.067        0.000                      0                  363        3.500        0.000                       0                   159  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.393ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.393ns  (required time - arrival time)
  Source:                 streamer/address_reg_rep[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            tg/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        5.026ns  (logic 1.633ns (32.491%)  route 3.393ns (67.509%))
  Logic Levels:           9  (CARRY4=3 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 10.286 - 8.000 ) 
    Source Clock Delay      (SCD):    2.533ns
    Clock Pessimism Removal (CPR):    0.102ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.299     1.299 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, unplaced)         0.571     1.870    CLK_125MHZ_FPGA_IBUF
                         BUFG (Prop_bufg_I_O)         0.079     1.949 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.584     2.533    streamer/CLK
                         FDRE                                         r  streamer/address_reg_rep[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.357     2.890 r  streamer/address_reg_rep[2]/Q
                         net (fo=78, unplaced)        0.612     3.502    streamer/memory/Q[2]
                         LUT4 (Prop_lut4_I1_O)        0.199     3.701 f  streamer/memory/counter0_carry_i_59/O
                         net (fo=1, unplaced)         0.511     4.212    streamer/memory/counter0_carry_i_59_n_0
                         LUT6 (Prop_lut6_I1_O)        0.097     4.309 f  streamer/memory/counter0_carry_i_28/O
                         net (fo=6, unplaced)         0.333     4.642    streamer/memory/address_reg_rep[3]_2
                         LUT5 (Prop_lut5_I4_O)        0.097     4.739 f  streamer/memory/counter0_carry_i_31/O
                         net (fo=1, unplaced)         0.285     5.024    streamer/memory_n_16
                         LUT6 (Prop_lut6_I0_O)        0.097     5.121 f  streamer/counter0_carry_i_14/O
                         net (fo=4, unplaced)         0.325     5.446    tg/counter0_carry_2
                         LUT4 (Prop_lut4_I2_O)        0.102     5.548 r  tg/counter0_carry_i_3/O
                         net (fo=1, unplaced)         0.000     5.548    tg/counter0_carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.403     5.951 r  tg/counter0_carry/CO[3]
                         net (fo=1, unplaced)         0.007     5.958    tg/counter0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.050 r  tg/counter0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     6.050    tg/counter0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     6.142 r  tg/counter0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.684     6.826    tg/counter0_carry__1_n_0
                         LUT2 (Prop_lut2_I0_O)        0.097     6.923 r  tg/counter[0]_i_1/O
                         net (fo=24, unplaced)        0.636     7.559    tg/counter[0]_i_1_n_0
                         FDRE                                         r  tg/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
    H16                                               0.000     8.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     8.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         1.232     9.232 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, unplaced)         0.543     9.775    CLK_125MHZ_FPGA_IBUF
                         BUFG (Prop_bufg_I_O)         0.072     9.847 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.439    10.286    tg/CLK
                         FDRE                                         r  tg/counter_reg[0]/C
                         clock pessimism              0.102    10.388    
                         clock uncertainty           -0.035    10.353    
                         FDRE (Setup_fdre_C_R)       -0.401     9.952    tg/counter_reg[0]
  -------------------------------------------------------------------
                         required time                          9.952    
                         arrival time                          -7.559    
  -------------------------------------------------------------------
                         slack                                  2.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 streamer/cycles_reg[14]/C
                            (rising edge-triggered cell FDSE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            streamer/cycles_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.239ns (73.460%)  route 0.086ns (26.540%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.045ns
    Source Clock Delay      (SCD):    0.692ns
    Clock Pessimism Removal (CPR):    0.208ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, unplaced)         0.333     0.552    CLK_125MHZ_FPGA_IBUF
                         BUFG (Prop_bufg_I_O)         0.026     0.578 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.114     0.692    streamer/CLK
                         FDSE                                         r  streamer/cycles_reg[14]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.839 r  streamer/cycles_reg[14]/Q
                         net (fo=4, unplaced)         0.086     0.925    bp/button_debouncer/cycles_reg[8]
                         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.092     1.017 r  bp/button_debouncer/cycles_reg[14]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     1.017    streamer/cycles_reg[17]_0[1]
                         FDRE                                         r  streamer/cycles_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    H16                                               0.000     0.000 r  CLK_125MHZ_FPGA (IN)
                         net (fo=0)                   0.000     0.000    CLK_125MHZ_FPGA
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  CLK_125MHZ_FPGA_IBUF_inst/O
                         net (fo=1, unplaced)         0.351     0.757    CLK_125MHZ_FPGA_IBUF
                         BUFG (Prop_bufg_I_O)         0.029     0.786 r  CLK_125MHZ_FPGA_IBUF_BUFG_inst/O
                         net (fo=158, unplaced)       0.259     1.045    streamer/CLK
                         FDRE                                         r  streamer/cycles_reg[15]/C
                         clock pessimism             -0.208     0.837    
                         FDRE (Hold_fdre_C_D)         0.113     0.950    streamer/cycles_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.950    
                         arrival time                           1.017    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_125MHZ_FPGA }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     BUFG/I   n/a            1.592         8.000       6.408                CLK_125MHZ_FPGA_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500                bp/button_debouncer/SATURATE_COUNTER[0].s_counters_reg[0][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500                bp/button_debouncer/SATURATE_COUNTER[0].s_counters_reg[0][0]/C



