# Constants
mshrType  = "full"
#mshrType  = "single"
#mshrType  = "none"

procsPerNode  = 4
cacheLineSize = 32

issue         = 4     # processor issue width
cpucore[0:$(procsPerNode)-1] = 'issueX' 

#<shared.conf> (contents below)

##############################
# SYSTEM                     #
##############################

NoMigration    = true
tech           = 0.10
pageSize       = 4096
fetchPolicy    = 'outorder'
issueWrongPath = true

technology = 'techParam'
thermal     = 'SescTherm'

###############################
# clock-panalyzer input       #
###############################
[techParam]
clockTreeStyle = 1	# 1 for Htree or 2 for balHtree
tech       = 70		# nm
frequency  = 1.07e9	# Hz
skewBudget = 20		# in ps
areaOfChip = 200	# in mm^2
loadInClockNode = 20	# in pF
optimalNumberOfBuffer = 3

[SescTherm]
model = 'model_config'
samples = 'sample_config'

[model_config]
num_threads = 1 #this is the number of threads that are allocated for SUPER_LU
matrix_library = 'SUPER_LU' #either SUPER_LU or MTL
CyclesPerSample = 2000
PowerSamplesPerThermSample = 2000
num_iterations_nonlinear_regression = 1000

[sample_config]
enable_periodic_sampling = false #this enables periodic sampling
sampleStartTime = 0              #the time when we begin sampling
sampleEndTime = 0                #the time when we end sampling
sampleDuration = .1              #this is the duration of each sample


##############################
# PROCESSORS' CONFIGURATION  #
##############################

[issueX]
frequency       = 1.07e9
areaFactor      = ($(issue)*$(issue)+0.1)/16	# Area compared to Alpha264 EV6
inorder         = false
fetchWidth      = $(issue)
instQueueSize   = 2*$(issue)
issueWidth      = $(issue)
retireWidth     = $(issue)+1
decodeDelay     = 6
renameDelay     = 3
wakeupDelay     = 6				# -> 6+3+6+1+1=17 branch mispred. penalty
maxBranches     = 16*$(issue)
bb4Cycle        = 1
maxIRequests    = 4
interClusterLat = 2
intraClusterLat = 1
cluster[0]      = 'FXClusterIssueX'
cluster[1]      = 'FPClusterIssueX'
stForwardDelay  = 2 
maxLoads        = 14*$(issue)+16
maxStores       = 10*$(issue)+16
regFileDelay    = 3
robSize         = 36*$(issue)+32
intRegs         = 32+36*$(issue)
fpRegs          = 32+36*$(issue)
bpred           = 'BPredIssueX'
enableICache    = true
dtlb            = 'FXDTLB'
itlb            = 'FXITLB'
dataSource      = "DMemory DL1"
instrSource     = "IMemory IL1"
OSType          = 'dummy'


# integer functional units

[FXClusterIssueX]
winSize    = 12*$(Issue)+32			# number of entries in window
recycleAt  = 'Execute'
schedNumPorts = 4
schedPortOccp = 1
wakeUpNumPorts= 4
wakeUpPortOccp= 1
wakeupDelay   = 3
schedDelay    = 1				# Minimum latency like a intraClusterLat
iStoreLat  = 1
iStoreUnit = 'LDSTIssueX'
iLoadLat   = 1
iLoadUnit  = 'LDSTIssueX'
iALULat    = 1
iALUUnit   = 'ALUIssueX'
iBJLat     = 1
iBJUnit    = 'ALUIssueX'
iDivLat    = 10
iDivUnit   = 'ALUIssueX'
iMultLat   = 4
iMultUnit  = 'ALUIssueX'

[LDSTIssueX]
Num = $(issue)/3+1
Occ = 1

[ALUIssueX]
Num = $(issue)/3+1
Occ = 1

# floating point functional units

[FPClusterIssueX]
winSize    = 8*$(issue)
recycleAt  = 'Execute'
schedNumPorts = 4
schedPortOccp = 1
wakeUpNumPorts= 4
wakeUpPortOccp= 1
wakeupDelay   = 3
schedDelay    = 1 # Minimum latency like a intraClusterLat
fpALULat   = 3
fpALUUnit  = 'FPIssueX'
fpMultLat  = 6
fpMultUnit = 'FPIssueX'
fpDivLat   = 24
fpDivUnit  = 'FPIssueX'

[FPIssueX]
Num = $(issue)/2+1
Occ = 1

# branch prediction mechanism

[BPredIssueX]
type          = "hybrid"
BTACDelay     = 0
l1size        = 1
l2size        = 16*1024
l2Bits        = 1
historySize   = 11
Metasize      = 16*1024
MetaBits      = 2
localSize     = 16*1024
localBits     = 2
btbSize       = 2048
btbBsize      = 1
btbAssoc      = 2
btbReplPolicy = 'LRU'
btbHistory    = 0
rasSize       = 32

# memory translation mechanism

[FXDTLB]
size       = 64*8
assoc      = 4
bsize      = 8
numPorts   = 2
replPolicy = 'LRU'
deviceType = 'cache'

[FXITLB]
size       = 64*8
assoc      = 4
bsize      = 8
numPorts   = 2
replPolicy = 'LRU'
deviceType = 'cache'

##############################
# MEMORY SUBSYSTEM           #
##############################

# instruction source
[IMemory]
deviceType    = 'icache'
size          = 32*1024
assoc         = 2
subBanks      = 2
bsize         = $(cacheLineSize)
writePolicy   = 'WT'
replPolicy    = 'LRU'
numPorts      = 2
portOccp      = 1
hitDelay      = 1 
missDelay     = 1                # this number is added to the hitDelay
MSHR          = "InstL1MSHR"
lowerLevel    = "L1L2Bus L1L2 shared"

[InstL1MSHR]
type  = "$(mshrType)"
size  = 32
bsize = $(cacheLineSize)

# data source
[DMemory]
deviceType    = 'smpcache'
size          = 32*1024
assoc         = 4
subBanks      = 4
bsize         = $(cacheLineSize)
writePolicy   = 'WB'
replPolicy    = 'LRU'
protocol      = 'MESI'
numPorts      = 2			# one for L1, one for snooping
portOccp      = 2
hitDelay      = 2
missDelay     = 2			# exclusive, i.e., not added to hitDelay
displNotify   = false
MSHR          = "DataL1MSHR"
lowerLevel    = "L1L2DBus L1L2D shared"

[DataL1MSHR]
type  = "$(mshrType)"
size  = 64
bsize = $(cacheLineSize)

# bus between L1s and L2
[L1L2DBus]
deviceType = 'systembus'
numPorts   = 1
portOccp   = 1				# assuming 256 bit bus
delay      = 1
lowerLevel = "L2Cache L2"
BusEnergy = 0.022			# nJ
#lowerLevel = "MemoryBus MemoryBus"

[L1L2Bus]
deviceType = 'bus'
numPorts   = 1
portOccp   = 1				# assuming 256 bit bus
delay      = 1
#lowerLevel = "MemoryBus MemoryBus"
lowerLevel = "L2Cache L2"

# shared L2
[L2Cache]
deviceType    = 'cache'
inclusive     = false
size          = 4*1024*1024
assoc         = 8
subBanks      = 8
bsize         = $(cacheLineSize)
writePolicy   = 'WB'
replPolicy    = 'LRU'
#protocol     = 'MESI'
numPorts      = 2			# one for L1, one for snooping
portOccp      = 2
hitDelay      = 13
missDelay     = 20			# exclusive, i.e., not added to hitDelay
displNotify   = false
MSHR          = 'L2MSHR'
lowerLevel    = "SystemBus SysBus"

[L2MSHR]
size =  64
type = 'single'
bsize = $(cacheLineSize)

[SystemBus]
deviceType    = 'bus'
numPorts      = 1
portOccp      = 1
delay         = 1
lowerLevel    = "MemoryBus MemoryBus"

[MemoryBus]
deviceType    = 'bus'
numPorts      = 1
portOccp      = $(cacheLineSize) / 4	# assuming 4 bytes/cycle bw 
delay         = 15
lowerLevel    = "Memory Memory"

[Memory]
deviceType    = 'niceCache'
size          = 1024
subBanks      = 256
assoc         = 1
bsize         = 64
writePolicy   = 'WB'
replPolicy    = 'LRU'
numPorts      = 1
portOccp      = 1
hitDelay      = 240 - 31		# 2.4GHz: 100ns is ~ 240 cycles RTT - 16 busData 
missDelay     = 240 - 31		# - 15 memory bus => 500 - 31
MSHR          = NoMSHR
lowerLevel    = 'voidDevice'

[NoMSHR]
type = 'none'
size = 128
bsize = 64

[voidDevice]
deviceType    = 'void'

<trans.conf>
