# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--trace -CFLAGS  -DVCD -DVCD_FILE_STR=_fpadd8.vcd_ -Irtl -Itb --clk clk --cc verilog_modules/fpadd8/fpadd8_ghdl.v tb/fpadd8/test_fpadd8.sv --exe tb/fpadd8/test_base.cpp -top-module top --Mdir sim/sim_fpadd8"
S  14080576  6688629  1749339484   976820581  1746498321           0 "/opt/oss-cad-suite/libexec/verilator_bin"
S      6525  6709045  1749339488   905751559  1746498320           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787  6709014  1749339488   903751594  1746498320           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
T      5076 12322767  1752089150   417561214  1752089150   417561214 "sim/sim_fpadd8/Vtop.cpp"
T      3604 12322766  1752089150   383560785  1752089150   383560785 "sim/sim_fpadd8/Vtop.h"
T      2027 12322779  1752089150   825566364  1752089150   825566364 "sim/sim_fpadd8/Vtop.mk"
T       799 12322764  1752089150   316559940  1752089150   316559940 "sim/sim_fpadd8/Vtop__Syms.cpp"
T      1092 12322765  1752089150   350560369  1752089150   350560369 "sim/sim_fpadd8/Vtop__Syms.h"
T       290 12322776  1752089150   724565090  1752089150   724565090 "sim/sim_fpadd8/Vtop__TraceDecls__0__Slow.cpp"
T      3255 12322777  1752089150   757565506  1752089150   757565506 "sim/sim_fpadd8/Vtop__Trace__0.cpp"
T      8977 12322775  1752089150   707564875  1752089150   707564875 "sim/sim_fpadd8/Vtop__Trace__0__Slow.cpp"
T      1403 12322769  1752089150   487562099  1752089150   487562099 "sim/sim_fpadd8/Vtop___024root.h"
T      1369 12322773  1752089150   623563815  1752089150   623563815 "sim/sim_fpadd8/Vtop___024root__DepSet_h84412442__0.cpp"
T       845 12322771  1752089150   554562944  1752089150   554562944 "sim/sim_fpadd8/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T     11687 12322774  1752089150   657564244  1752089150   657564244 "sim/sim_fpadd8/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      6856 12322772  1752089150   589563386  1752089150   589563386 "sim/sim_fpadd8/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       620 12322770  1752089150   520562515  1752089150   520562515 "sim/sim_fpadd8/Vtop___024root__Slow.cpp"
T       746 12322768  1752089150   454561682  1752089150   454561682 "sim/sim_fpadd8/Vtop__pch.h"
T       911 12322780  1752089150   859566793  1752089150   859566793 "sim/sim_fpadd8/Vtop__ver.d"
T         0        0  1752089150   875566995  1752089150   875566995 "sim/sim_fpadd8/Vtop__verFiles.dat"
T      1813 12322778  1752089150   792565948  1752089150   792565948 "sim/sim_fpadd8/Vtop_classes.mk"
S       206 12322527  1752088024   128344790  1752088024   128344790 "tb/fpadd8/test_fpadd8.sv"
S      1455 12322040  1752089148   216533440  1752089148   216533440 "verilog_modules/fpadd8/fpadd8_ghdl.v"
