==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_1.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_1.cpp:208:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_1.cpp:195:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 239973 ; free virtual = 250443
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 239973 ; free virtual = 250443
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1142.277 ; gain = 200.766 ; free physical = 239906 ; free virtual = 250387
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output57' (resnet50_1.cpp:173) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_1.cpp:234) automatically.
WARNING: [SYNCHK 200-23] resnet50_1.cpp:288: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1142.277 ; gain = 200.766 ; free physical = 239858 ; free virtual = 250343
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:280) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:296) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_1.cpp:341) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:227) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:163) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:134) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:77) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:92) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:284) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:298) in function 'resnet50_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_1.cpp:344) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:229) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:165) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:139) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_1.cpp:143) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_1.cpp:146) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_1.cpp:114) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:118) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:79) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:83) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:94) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_1.cpp:98) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_1.cpp:138) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_1.cpp:186) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_1.cpp:187) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_1.cpp:205) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_1.cpp:195)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight75'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 1152 for loop 'Convolution' (resnet50_1.cpp:199:1) in function 'dataflow_parent_loop_proc'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1152) < AVE (= 1153)) for loop 'Convolution' (resnet50_1.cpp:199:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:163:31) to (resnet50_1.cpp:163:25) in function 'store_output.1'... converting 449 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:227:34) to (resnet50_1.cpp:227:28) in function 'add'... converting 225 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_1.cpp:128)...1024 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:41 ; elapsed = 00:03:43 . Memory (MB): peak = 1699.504 ; gain = 757.992 ; free physical = 239396 ; free virtual = 249896
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:162:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:161:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:279:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_1.cpp:340:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_1.cpp:132:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:226:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_1.cpp:225:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_1.cpp:195:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_1.cpp:196:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_1.cpp:117:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:82:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:97:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:53 ; elapsed = 00:04:56 . Memory (MB): peak = 1911.539 ; gain = 970.027 ; free physical = 239094 ; free virtual = 249602
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_1' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:97) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 295.88 seconds; current allocated memory: 938.093 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 938.532 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.67 seconds; current allocated memory: 954.734 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11 seconds; current allocated memory: 976.378 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 8.82 seconds; current allocated memory: 991.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.11 seconds; current allocated memory: 1008.447 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.93 seconds; current allocated memory: 1011.398 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.19 seconds; current allocated memory: 1017.130 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 1018.387 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1018.923 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.73 seconds; current allocated memory: 1020.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1020.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln170', resnet50_1.cpp:170) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_1.cpp:169) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.3 seconds; current allocated memory: 1.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.92 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.7 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.41 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.33 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.16 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.24 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 5.5 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight75' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight75'.
INFO: [HLS 200-111]  Elapsed time: 63.01 seconds; current allocated memory: 3.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36070 from HDL expression: (1'b1 == ap_CS_fsm_state29)
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_12ns_4ns_11ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_15ns_2ns_3s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_17s_5ns_6ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_27s_8ns_35s_36_1_1': 480 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_27s_8ns_36ns_36_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_27s_8ns_36s_36_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_6ns_3s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_2ns_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_27s_8ns_35_1_1': 480 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_2ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_4ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_9ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_2ns_3_15_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_5ns_6_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 12.22 seconds; current allocated memory: 3.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 28.8 seconds; current allocated memory: 3.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 12.28 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.02 seconds; current allocated memory: 3.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8272 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_4ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 2.59 seconds; current allocated memory: 3.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 9.64 seconds; current allocated memory: 3.566 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_12ns_5ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_11ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 5.68 seconds; current allocated memory: 3.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_1'.
INFO: [HLS 200-111]  Elapsed time: 6.8 seconds; current allocated memory: 3.616 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_4ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_2ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_9ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_5ns_6_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_2ns_3_15_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_1.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_1.cpp:208:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_1.cpp:195:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 234716 ; free virtual = 247336
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 234716 ; free virtual = 247336
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1142.277 ; gain = 200.766 ; free physical = 234644 ; free virtual = 247278
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output57' (resnet50_1.cpp:173) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_1.cpp:234) automatically.
WARNING: [SYNCHK 200-23] resnet50_1.cpp:288: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1142.277 ; gain = 200.766 ; free physical = 234596 ; free virtual = 247234
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:280) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:296) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_1.cpp:341) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:227) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:163) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:134) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:77) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:92) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:284) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:298) in function 'resnet50_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_1.cpp:344) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:229) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:165) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:139) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_1.cpp:143) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_1.cpp:146) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_1.cpp:114) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:118) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:79) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:83) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:94) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_1.cpp:98) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_1.cpp:138) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_1.cpp:186) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_1.cpp:187) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_1.cpp:205) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_1.cpp:195)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight75'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 1152 for loop 'Convolution' (resnet50_1.cpp:199:1) in function 'dataflow_parent_loop_proc'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1152) < AVE (= 1153)) for loop 'Convolution' (resnet50_1.cpp:199:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:163:31) to (resnet50_1.cpp:163:25) in function 'store_output.1'... converting 449 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:227:34) to (resnet50_1.cpp:227:28) in function 'add'... converting 225 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_1.cpp:128)...1024 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:45 ; elapsed = 00:03:47 . Memory (MB): peak = 1699.504 ; gain = 757.992 ; free physical = 234175 ; free virtual = 246991
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:162:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:161:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:279:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_1.cpp:340:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_1.cpp:132:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:226:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_1.cpp:225:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_1.cpp:195:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_1.cpp:196:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_1.cpp:117:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:82:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:97:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:04:58 ; elapsed = 00:05:01 . Memory (MB): peak = 1911.539 ; gain = 970.027 ; free physical = 233285 ; free virtual = 246180
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_1' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:97) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 300.86 seconds; current allocated memory: 938.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 938.640 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.82 seconds; current allocated memory: 954.828 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.3 seconds; current allocated memory: 976.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.07 seconds; current allocated memory: 990.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 6.32 seconds; current allocated memory: 1008.260 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.14 seconds; current allocated memory: 1011.181 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.22 seconds; current allocated memory: 1016.662 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 1017.813 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.6 seconds; current allocated memory: 1018.314 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.72 seconds; current allocated memory: 1019.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.05 seconds; current allocated memory: 1019.695 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln170', resnet50_1.cpp:170) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_1.cpp:169) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.33 seconds; current allocated memory: 1.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.11 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.83 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.44 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.42 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.28 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.27 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 5.53 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight75' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight75'.
INFO: [HLS 200-111]  Elapsed time: 64.13 seconds; current allocated memory: 3.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36070 from HDL expression: (1'b1 == ap_CS_fsm_state29)
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_12ns_4ns_11ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_15ns_2ns_3s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_17s_5ns_6ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_27s_8ns_35s_36_1_1': 480 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_27s_8ns_36ns_36_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_27s_8ns_36s_36_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_6ns_3s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_2ns_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_27s_8ns_35_1_1': 480 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_2ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_4ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_9ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_2ns_3_15_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_5ns_6_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 12.71 seconds; current allocated memory: 3.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 29.73 seconds; current allocated memory: 3.452 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.07 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.08 seconds; current allocated memory: 3.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8272 from HDL expression: ((1'b1 == ap_CS_fsm_pp0_stage1) & (1'b0 == ap_block_pp0_stage1_11001))
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_4ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 3.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 10.21 seconds; current allocated memory: 3.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_12ns_5ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_11ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 5.87 seconds; current allocated memory: 3.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_1'.
INFO: [HLS 200-111]  Elapsed time: 7.33 seconds; current allocated memory: 3.616 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_4ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_2ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_9ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_5ns_6_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_2ns_3_15_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_1.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_1.cpp:216:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_1.cpp:203:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 226560 ; free virtual = 243469
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 226560 ; free virtual = 243469
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1142.402 ; gain = 200.891 ; free physical = 226506 ; free virtual = 243426
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output57' (resnet50_1.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_1.cpp:241) automatically.
WARNING: [SYNCHK 200-23] resnet50_1.cpp:297: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1142.402 ; gain = 200.891 ; free physical = 226454 ; free virtual = 243378
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:289) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:305) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_1.cpp:350) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:234) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:168) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:134) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:77) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:92) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:293) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:307) in function 'resnet50_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_1.cpp:353) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:236) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:170) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:139) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_1.cpp:143) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_1.cpp:146) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_1.cpp:149) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_1.cpp:114) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:118) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:79) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:83) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:94) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_1.cpp:98) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_1.cpp:138) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_1.cpp:194) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_1.cpp:195) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_1.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_1.cpp:203)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight75'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 1152 for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1152) < AVE (= 1153)) for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:168:31) to (resnet50_1.cpp:168:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:234:34) to (resnet50_1.cpp:234:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_1.cpp:128)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:44 ; elapsed = 00:03:47 . Memory (MB): peak = 1699.504 ; gain = 757.992 ; free physical = 226047 ; free virtual = 242986
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:167:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:166:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:288:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_1.cpp:349:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_1.cpp:132:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:233:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_1.cpp:232:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_1.cpp:203:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_1.cpp:204:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_1.cpp:117:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:82:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:97:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:04 ; elapsed = 00:05:07 . Memory (MB): peak = 1847.539 ; gain = 906.027 ; free physical = 225684 ; free virtual = 242627
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_1' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:97) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 307.12 seconds; current allocated memory: 952.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 953.029 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.8 seconds; current allocated memory: 969.236 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.37 seconds; current allocated memory: 991.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.46 seconds; current allocated memory: 1007.476 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.85 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.03 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.79 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln176', resnet50_1.cpp:176) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_1.cpp:175) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.39 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.76 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.09 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.7 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.35 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight75' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight75'.
INFO: [HLS 200-111]  Elapsed time: 64.28 seconds; current allocated memory: 3.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36070 from HDL expression: (1'b1 == ap_CS_fsm_state29)
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_15ns_3s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_6ns_3s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_11ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_5ns_17s_6ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_2ns_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_2ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_4ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_9ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_2ns_3_15_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_5ns_6_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 13.01 seconds; current allocated memory: 3.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 31.37 seconds; current allocated memory: 3.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 12.99 seconds; current allocated memory: 3.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.34 seconds; current allocated memory: 3.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8272 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_4ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.18 seconds; current allocated memory: 3.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 12.2 seconds; current allocated memory: 3.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_12ns_6ns_5ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_11ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.57 seconds; current allocated memory: 3.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_1'.
INFO: [HLS 200-111]  Elapsed time: 8.53 seconds; current allocated memory: 3.683 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_4ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_2ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_9ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_5ns_6_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_2ns_3_15_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_1.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_1.cpp:216:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_1.cpp:203:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 181420 ; free virtual = 207994
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 181420 ; free virtual = 207994
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.402 ; gain = 200.891 ; free physical = 181222 ; free virtual = 207806
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output57' (resnet50_1.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_1.cpp:241) automatically.
WARNING: [SYNCHK 200-23] resnet50_1.cpp:297: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.402 ; gain = 200.891 ; free physical = 181114 ; free virtual = 207704
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:289) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:305) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_1.cpp:350) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:234) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:168) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:134) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:77) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:92) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:293) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:307) in function 'resnet50_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_1.cpp:353) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:236) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:170) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:139) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_1.cpp:143) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_1.cpp:146) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_1.cpp:149) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_1.cpp:114) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:118) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:79) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:83) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:94) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_1.cpp:98) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_1.cpp:138) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_1.cpp:194) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_1.cpp:195) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_1.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_1.cpp:203)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight75'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 1152 for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1152) < AVE (= 1153)) for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:168:31) to (resnet50_1.cpp:168:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:234:34) to (resnet50_1.cpp:234:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_1.cpp:128)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:51 ; elapsed = 00:03:53 . Memory (MB): peak = 1699.504 ; gain = 757.992 ; free physical = 185332 ; free virtual = 212058
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:167:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:166:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:288:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_1.cpp:349:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_1.cpp:132:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:233:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_1.cpp:232:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_1.cpp:203:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_1.cpp:204:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_1.cpp:117:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:82:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:97:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:12 ; elapsed = 00:05:16 . Memory (MB): peak = 1847.539 ; gain = 906.027 ; free physical = 183556 ; free virtual = 211370
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_1' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:97) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 316.07 seconds; current allocated memory: 952.642 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 953.063 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.93 seconds; current allocated memory: 969.225 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.89 seconds; current allocated memory: 991.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.82 seconds; current allocated memory: 1007.496 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.15 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.34 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln176', resnet50_1.cpp:176) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_1.cpp:175) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.52 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.97 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.02 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.04 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.09 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.71 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.49 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight75' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight75'.
INFO: [HLS 200-111]  Elapsed time: 64.4 seconds; current allocated memory: 3.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36070 from HDL expression: (1'b1 == ap_CS_fsm_state29)
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_15ns_3s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_6ns_3s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_11ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_5ns_17s_6ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_2ns_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_2ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_4ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_9ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_2ns_3_15_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_5ns_6_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 13.52 seconds; current allocated memory: 3.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 32.28 seconds; current allocated memory: 3.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.09 seconds; current allocated memory: 3.537 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.34 seconds; current allocated memory: 3.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12384 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_4ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.2 seconds; current allocated memory: 3.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 12.35 seconds; current allocated memory: 3.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_12ns_6ns_5ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_11ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.76 seconds; current allocated memory: 3.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_1'.
INFO: [HLS 200-111]  Elapsed time: 8.61 seconds; current allocated memory: 3.683 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_4ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_2ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_9ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_5ns_6_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_2ns_3_15_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_1.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_1.cpp:216:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_1.cpp:203:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 191216 ; free virtual = 218097
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 191216 ; free virtual = 218097
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.402 ; gain = 200.891 ; free physical = 191147 ; free virtual = 218039
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output57' (resnet50_1.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_1.cpp:241) automatically.
WARNING: [SYNCHK 200-23] resnet50_1.cpp:297: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.402 ; gain = 200.891 ; free physical = 191081 ; free virtual = 217978
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:289) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:305) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_1.cpp:350) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:234) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:168) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:134) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:77) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:92) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:293) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:307) in function 'resnet50_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_1.cpp:353) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:236) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:170) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:139) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_1.cpp:143) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_1.cpp:146) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_1.cpp:149) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_1.cpp:114) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:118) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:79) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:83) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:94) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_1.cpp:98) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_1.cpp:138) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_1.cpp:194) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_1.cpp:195) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_1.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_1.cpp:203)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight75'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 1152 for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1152) < AVE (= 1153)) for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:168:31) to (resnet50_1.cpp:168:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:234:34) to (resnet50_1.cpp:234:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_1.cpp:128)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:50 ; elapsed = 00:03:53 . Memory (MB): peak = 1699.504 ; gain = 757.992 ; free physical = 190685 ; free virtual = 217592
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:167:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:166:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:288:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_1.cpp:349:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_1.cpp:132:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:233:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_1.cpp:232:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_1.cpp:203:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_1.cpp:204:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_1.cpp:117:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:82:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:97:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:12 ; elapsed = 00:05:15 . Memory (MB): peak = 1911.539 ; gain = 970.027 ; free physical = 190326 ; free virtual = 217237
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_1' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:97) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 315.66 seconds; current allocated memory: 952.666 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 953.087 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.94 seconds; current allocated memory: 969.279 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.61 seconds; current allocated memory: 991.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.62 seconds; current allocated memory: 1007.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.94 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.14 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.35 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.86 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.91 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.04 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln176', resnet50_1.cpp:176) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_1.cpp:175) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.44 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.78 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.99 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.02 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.77 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.11 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.73 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.44 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight75' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight75'.
INFO: [HLS 200-111]  Elapsed time: 64.06 seconds; current allocated memory: 3.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36070 from HDL expression: (1'b1 == ap_CS_fsm_state29)
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_15ns_3s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_6ns_3s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_11ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_5ns_17s_6ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_2ns_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_2ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_4ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_9ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_2ns_3_15_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_5ns_6_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 13.22 seconds; current allocated memory: 3.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 31.93 seconds; current allocated memory: 3.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.1 seconds; current allocated memory: 3.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 3.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8272 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_4ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 3.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 12.28 seconds; current allocated memory: 3.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_12ns_6ns_5ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_11ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.67 seconds; current allocated memory: 3.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_1'.
INFO: [HLS 200-111]  Elapsed time: 8.71 seconds; current allocated memory: 3.683 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_4ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_2ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_9ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_5ns_6_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_2ns_3_15_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_1.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_1.cpp:216:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_1.cpp:203:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 200070 ; free virtual = 227348
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 200070 ; free virtual = 227348
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1142.402 ; gain = 200.891 ; free physical = 200002 ; free virtual = 227290
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output57' (resnet50_1.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_1.cpp:241) automatically.
WARNING: [SYNCHK 200-23] resnet50_1.cpp:297: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1142.402 ; gain = 200.891 ; free physical = 199948 ; free virtual = 227242
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:289) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:305) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_1.cpp:350) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:234) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:168) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:134) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:77) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:92) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:293) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:307) in function 'resnet50_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_1.cpp:353) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:236) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:170) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:139) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_1.cpp:143) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_1.cpp:146) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_1.cpp:149) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_1.cpp:114) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:118) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:79) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:83) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:94) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_1.cpp:98) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_1.cpp:138) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_1.cpp:194) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_1.cpp:195) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_1.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_1.cpp:203)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight75'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 1152 for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1152) < AVE (= 1153)) for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:168:31) to (resnet50_1.cpp:168:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:234:34) to (resnet50_1.cpp:234:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_1.cpp:128)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:49 ; elapsed = 00:03:51 . Memory (MB): peak = 1699.504 ; gain = 757.992 ; free physical = 199684 ; free virtual = 226269
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:167:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:166:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:288:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_1.cpp:349:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_1.cpp:132:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:233:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_1.cpp:232:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_1.cpp:203:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_1.cpp:204:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_1.cpp:117:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:82:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:97:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:10 ; elapsed = 00:05:13 . Memory (MB): peak = 1911.539 ; gain = 970.027 ; free physical = 196736 ; free virtual = 223326
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_1' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:97) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 313.6 seconds; current allocated memory: 952.664 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 953.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.85 seconds; current allocated memory: 969.278 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.6 seconds; current allocated memory: 991.077 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.64 seconds; current allocated memory: 1007.532 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.94 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.14 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.37 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.96 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln176', resnet50_1.cpp:176) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_1.cpp:175) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.7 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.43 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.89 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.03 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.05 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.73 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.07 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.72 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.47 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight75' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight75'.
INFO: [HLS 200-111]  Elapsed time: 63.87 seconds; current allocated memory: 3.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36070 from HDL expression: (1'b1 == ap_CS_fsm_state29)
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_15ns_3s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_6ns_3s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_11ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_5ns_17s_6ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_2ns_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_2ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_4ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_9ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_2ns_3_15_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_5ns_6_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 13.21 seconds; current allocated memory: 3.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 31.98 seconds; current allocated memory: 3.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.01 seconds; current allocated memory: 3.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.32 seconds; current allocated memory: 3.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 8272 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_4ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.26 seconds; current allocated memory: 3.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 12.16 seconds; current allocated memory: 3.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_12ns_6ns_5ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_11ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.74 seconds; current allocated memory: 3.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_1'.
INFO: [HLS 200-111]  Elapsed time: 8.56 seconds; current allocated memory: 3.683 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_4ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_2ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_9ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_5ns_6_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_2ns_3_15_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_1.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_1.cpp:216:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_1.cpp:203:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 200714 ; free virtual = 227323
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 200714 ; free virtual = 227323
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1142.402 ; gain = 200.891 ; free physical = 200645 ; free virtual = 227264
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output57' (resnet50_1.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_1.cpp:241) automatically.
WARNING: [SYNCHK 200-23] resnet50_1.cpp:297: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.402 ; gain = 200.891 ; free physical = 200592 ; free virtual = 227217
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:289) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:305) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_1.cpp:350) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:234) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:168) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:134) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:77) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:92) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:293) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:307) in function 'resnet50_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_1.cpp:353) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:236) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:170) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:139) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_1.cpp:143) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_1.cpp:146) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_1.cpp:149) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_1.cpp:114) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:118) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:79) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:83) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:94) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_1.cpp:98) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_1.cpp:138) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_1.cpp:194) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_1.cpp:195) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_1.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_1.cpp:203)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight75'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 1152 for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1152) < AVE (= 1153)) for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:168:31) to (resnet50_1.cpp:168:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:234:34) to (resnet50_1.cpp:234:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_1.cpp:128)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:48 ; elapsed = 00:03:50 . Memory (MB): peak = 1699.504 ; gain = 757.992 ; free physical = 192208 ; free virtual = 218795
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:167:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:166:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:288:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_1.cpp:349:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_1.cpp:132:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:233:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_1.cpp:232:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_1.cpp:203:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_1.cpp:204:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_1.cpp:117:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:82:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:97:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:09 ; elapsed = 00:05:12 . Memory (MB): peak = 1911.539 ; gain = 970.027 ; free physical = 198127 ; free virtual = 224718
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_1' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:97) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 312.25 seconds; current allocated memory: 952.689 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 953.111 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.86 seconds; current allocated memory: 969.272 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.44 seconds; current allocated memory: 991.072 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.57 seconds; current allocated memory: 1007.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.9 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.12 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.38 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.88 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.87 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.1 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln176', resnet50_1.cpp:176) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_1.cpp:175) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 14.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.43 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.73 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.92 seconds; current allocated memory: 1.048 GB.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_1.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_1.cpp:216:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_1.cpp:203:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 192320 ; free virtual = 218928
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.496 ; gain = 197.984 ; free physical = 192320 ; free virtual = 218928
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1142.402 ; gain = 200.891 ; free physical = 200454 ; free virtual = 227073
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output57' (resnet50_1.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_1.cpp:241) automatically.
WARNING: [SYNCHK 200-23] resnet50_1.cpp:297: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.402 ; gain = 200.891 ; free physical = 200341 ; free virtual = 226967
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:289) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:305) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_1.cpp:350) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:234) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:168) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:134) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:77) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:92) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:293) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:307) in function 'resnet50_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_1.cpp:353) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:236) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:170) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:139) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_1.cpp:143) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_1.cpp:146) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_1.cpp:149) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_1.cpp:114) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:118) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:79) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:83) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:94) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_1.cpp:98) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_1.cpp:138) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_1.cpp:194) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_1.cpp:195) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_1.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_1.cpp:203)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight75'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 1152 for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1152) < AVE (= 1153)) for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:168:31) to (resnet50_1.cpp:168:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:234:34) to (resnet50_1.cpp:234:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_1.cpp:128)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:50 ; elapsed = 00:03:52 . Memory (MB): peak = 1699.504 ; gain = 757.992 ; free physical = 196082 ; free virtual = 222723
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:167:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:166:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:288:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_1.cpp:349:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_1.cpp:132:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:233:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_1.cpp:232:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_1.cpp:203:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_1.cpp:204:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_1.cpp:117:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:82:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:97:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:11 ; elapsed = 00:05:14 . Memory (MB): peak = 1911.539 ; gain = 970.027 ; free physical = 198620 ; free virtual = 225268
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_1' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:97) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 314.26 seconds; current allocated memory: 952.701 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 953.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.89 seconds; current allocated memory: 969.282 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.55 seconds; current allocated memory: 991.082 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.72 seconds; current allocated memory: 1007.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.91 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.12 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.39 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.84 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln176', resnet50_1.cpp:176) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_1.cpp:175) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.45 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.98 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.03 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.01 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.79 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.11 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.72 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.51 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight75' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight75'.
INFO: [HLS 200-111]  Elapsed time: 64.55 seconds; current allocated memory: 3.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36070 from HDL expression: (1'b1 == ap_CS_fsm_state29)
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_15ns_3s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_6ns_3s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_11ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_5ns_17s_6ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_2ns_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_2ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_4ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_9ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_2ns_3_15_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_5ns_6_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 13.28 seconds; current allocated memory: 3.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 32.19 seconds; current allocated memory: 3.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.28 seconds; current allocated memory: 3.537 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.35 seconds; current allocated memory: 3.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12384 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_4ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.28 seconds; current allocated memory: 3.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 12.43 seconds; current allocated memory: 3.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_12ns_6ns_5ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_11ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.71 seconds; current allocated memory: 3.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_1'.
INFO: [HLS 200-111]  Elapsed time: 8.7 seconds; current allocated memory: 3.683 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_4ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_2ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_9ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_5ns_6_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_2ns_3_15_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_1.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_1.cpp:216:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_1.cpp:203:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1138.516 ; gain = 196.996 ; free physical = 76715 ; free virtual = 209959
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1138.516 ; gain = 196.996 ; free physical = 76715 ; free virtual = 209959
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1138.516 ; gain = 196.996 ; free physical = 76659 ; free virtual = 209914
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output57' (resnet50_1.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_1.cpp:241) automatically.
WARNING: [SYNCHK 200-23] resnet50_1.cpp:298: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1141.008 ; gain = 199.488 ; free physical = 76605 ; free virtual = 209866
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:290) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (resnet50_1.cpp:308) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5.1' (resnet50_1.cpp:355) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:234) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:168) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:134) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:77) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:92) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:294) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (resnet50_1.cpp:310) in function 'resnet50_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (resnet50_1.cpp:358) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:236) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:170) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:139) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_1.cpp:143) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_1.cpp:146) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_1.cpp:149) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_1.cpp:114) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:118) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:79) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:83) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:94) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_1.cpp:98) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_1.cpp:138) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_1.cpp:194) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_1.cpp:195) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_1.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_1.cpp:203)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight75'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 1152 for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1152) < AVE (= 1153)) for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:168:31) to (resnet50_1.cpp:168:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:234:34) to (resnet50_1.cpp:234:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_1.cpp:128)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:51 ; elapsed = 00:03:54 . Memory (MB): peak = 1698.523 ; gain = 757.004 ; free physical = 72035 ; free virtual = 205083
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:167:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:166:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:289:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (resnet50_1.cpp:354:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_1.cpp:132:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:233:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_1.cpp:232:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_1.cpp:203:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_1.cpp:204:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_1.cpp:117:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:82:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:97:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:14 ; elapsed = 00:05:18 . Memory (MB): peak = 1911.547 ; gain = 970.027 ; free physical = 75135 ; free virtual = 207749
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_1' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_1/output' to 'resnet50_1/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:97) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 318.01 seconds; current allocated memory: 952.824 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.18 seconds; current allocated memory: 953.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.07 seconds; current allocated memory: 969.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.45 seconds; current allocated memory: 991.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.39 seconds; current allocated memory: 1007.692 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.63 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.69 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.95 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.66 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.94 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln176', resnet50_1.cpp:176) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_1.cpp:175) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.79 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.18 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.02 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.03 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.92 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.33 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.89 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.56 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight75' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight75'.
INFO: [HLS 200-111]  Elapsed time: 65.66 seconds; current allocated memory: 3.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36070 from HDL expression: (1'b1 == ap_CS_fsm_state29)
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_15ns_3s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_6ns_3s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_11ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_5ns_17s_6ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_2ns_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_2ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_4ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_9ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_2ns_3_15_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_5ns_6_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 14.03 seconds; current allocated memory: 3.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 33.05 seconds; current allocated memory: 3.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.33 seconds; current allocated memory: 3.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 3.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12384 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_4ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.31 seconds; current allocated memory: 3.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 12.78 seconds; current allocated memory: 3.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_12ns_6ns_5ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_11ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.81 seconds; current allocated memory: 3.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_1'.
INFO: [HLS 200-111]  Elapsed time: 9.01 seconds; current allocated memory: 3.684 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_4ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_2ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_9ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_5ns_6_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_2ns_3_15_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_1.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_1.cpp:216:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_1.cpp:203:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 76317 ; free virtual = 209251
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 76317 ; free virtual = 209251
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1142.410 ; gain = 200.891 ; free physical = 76230 ; free virtual = 209174
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output57' (resnet50_1.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_1.cpp:241) automatically.
WARNING: [SYNCHK 200-23] resnet50_1.cpp:298: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.410 ; gain = 200.891 ; free physical = 76190 ; free virtual = 209139
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:290) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (resnet50_1.cpp:308) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5.1' (resnet50_1.cpp:355) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:234) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:168) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:134) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:77) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:92) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:294) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (resnet50_1.cpp:310) in function 'resnet50_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (resnet50_1.cpp:358) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:236) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:170) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:139) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_1.cpp:143) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_1.cpp:146) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_1.cpp:149) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_1.cpp:114) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:118) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:79) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:83) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:94) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_1.cpp:98) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_1.cpp:138) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_1.cpp:194) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_1.cpp:195) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_1.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_1.cpp:203)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight75'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 1152 for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1152) < AVE (= 1153)) for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:168:31) to (resnet50_1.cpp:168:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:234:34) to (resnet50_1.cpp:234:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_1.cpp:128)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:49 ; elapsed = 00:03:52 . Memory (MB): peak = 1699.512 ; gain = 757.992 ; free physical = 73184 ; free virtual = 206146
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:167:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:166:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:289:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (resnet50_1.cpp:354:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_1.cpp:132:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:233:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_1.cpp:232:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_1.cpp:203:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_1.cpp:204:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_1.cpp:117:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:82:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:97:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:11 ; elapsed = 00:05:14 . Memory (MB): peak = 1911.547 ; gain = 970.027 ; free physical = 71712 ; free virtual = 204292
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_1' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_1/output' to 'resnet50_1/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:97) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 314.81 seconds; current allocated memory: 952.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 953.327 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.93 seconds; current allocated memory: 969.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.73 seconds; current allocated memory: 991.287 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.85 seconds; current allocated memory: 1007.725 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.06 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.32 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.45 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.92 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln176', resnet50_1.cpp:176) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_1.cpp:175) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.77 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.54 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.9 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.06 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.83 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.13 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.78 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.62 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight75' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight75'.
INFO: [HLS 200-111]  Elapsed time: 64.96 seconds; current allocated memory: 3.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36070 from HDL expression: (1'b1 == ap_CS_fsm_state29)
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_15ns_3s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_6ns_3s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_11ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_5ns_17s_6ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_2ns_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_2ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_4ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_9ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_2ns_3_15_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_5ns_6_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 13.34 seconds; current allocated memory: 3.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 32.06 seconds; current allocated memory: 3.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.34 seconds; current allocated memory: 3.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.38 seconds; current allocated memory: 3.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12384 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_4ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.2 seconds; current allocated memory: 3.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 12.44 seconds; current allocated memory: 3.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_12ns_6ns_5ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_11ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.82 seconds; current allocated memory: 3.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_1'.
INFO: [HLS 200-111]  Elapsed time: 8.87 seconds; current allocated memory: 3.684 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_4ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_2ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_9ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_5ns_6_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_2ns_3_15_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_1.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_1.cpp:216:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_1.cpp:203:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 70512 ; free virtual = 202167
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 70512 ; free virtual = 202167
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.410 ; gain = 200.891 ; free physical = 70410 ; free virtual = 202076
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output57' (resnet50_1.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_1.cpp:241) automatically.
WARNING: [SYNCHK 200-23] resnet50_1.cpp:299: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.410 ; gain = 200.891 ; free physical = 70371 ; free virtual = 202042
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:291) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (resnet50_1.cpp:309) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5.1' (resnet50_1.cpp:356) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:234) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:168) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:134) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:77) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:92) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:295) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (resnet50_1.cpp:311) in function 'resnet50_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (resnet50_1.cpp:359) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:236) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:170) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:139) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_1.cpp:143) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_1.cpp:146) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_1.cpp:149) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_1.cpp:114) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:118) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:79) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:83) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:94) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_1.cpp:98) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_1.cpp:138) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_1.cpp:194) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_1.cpp:195) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_1.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_1.cpp:203)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight75'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 1152 for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1152) < AVE (= 1153)) for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:168:31) to (resnet50_1.cpp:168:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:234:34) to (resnet50_1.cpp:234:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_1.cpp:128)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:51 ; elapsed = 00:03:54 . Memory (MB): peak = 1699.512 ; gain = 757.992 ; free physical = 68925 ; free virtual = 200408
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:167:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:166:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:290:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (resnet50_1.cpp:355:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_1.cpp:132:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:233:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_1.cpp:232:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_1.cpp:203:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_1.cpp:204:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_1.cpp:117:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:82:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:97:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:13 ; elapsed = 00:05:17 . Memory (MB): peak = 1911.547 ; gain = 970.027 ; free physical = 69169 ; free virtual = 200659
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_1' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_1/output' to 'resnet50_1/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:97) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 317.14 seconds; current allocated memory: 952.938 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.21 seconds; current allocated memory: 953.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.96 seconds; current allocated memory: 969.516 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.32 seconds; current allocated memory: 991.316 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.42 seconds; current allocated memory: 1007.754 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.53 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.68 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.47 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.98 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln176', resnet50_1.cpp:176) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_1.cpp:175) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.76 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.89 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.24 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.06 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.16 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.96 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.26 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.06 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.82 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight75' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight75'.
INFO: [HLS 200-111]  Elapsed time: 63.83 seconds; current allocated memory: 3.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36070 from HDL expression: (1'b1 == ap_CS_fsm_state29)
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_15ns_3s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_6ns_3s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_11ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_5ns_17s_6ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_2ns_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_2ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_4ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_9ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_2ns_3_15_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_5ns_6_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 13.99 seconds; current allocated memory: 3.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 32.68 seconds; current allocated memory: 3.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.53 seconds; current allocated memory: 3.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.41 seconds; current allocated memory: 3.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12384 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_4ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.22 seconds; current allocated memory: 3.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 12.76 seconds; current allocated memory: 3.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_12ns_6ns_5ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_11ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.86 seconds; current allocated memory: 3.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_1'.
INFO: [HLS 200-111]  Elapsed time: 9.01 seconds; current allocated memory: 3.684 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_4ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_2ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_9ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_5ns_6_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_2ns_3_15_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_1.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_1.cpp:216:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_1.cpp:203:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 75806 ; free virtual = 209646
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 75806 ; free virtual = 209646
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1142.410 ; gain = 200.891 ; free physical = 75737 ; free virtual = 209588
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output57' (resnet50_1.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_1.cpp:241) automatically.
WARNING: [SYNCHK 200-23] resnet50_1.cpp:299: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.410 ; gain = 200.891 ; free physical = 75683 ; free virtual = 209540
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:291) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (resnet50_1.cpp:309) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5.1' (resnet50_1.cpp:356) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:234) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:168) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:134) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:77) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:92) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:295) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (resnet50_1.cpp:311) in function 'resnet50_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (resnet50_1.cpp:359) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:236) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:170) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:139) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_1.cpp:143) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_1.cpp:146) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_1.cpp:149) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_1.cpp:114) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:118) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:79) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:83) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:94) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_1.cpp:98) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_1.cpp:138) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_1.cpp:194) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_1.cpp:195) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_1.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_1.cpp:203)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight75'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 1152 for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1152) < AVE (= 1153)) for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:168:31) to (resnet50_1.cpp:168:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:234:34) to (resnet50_1.cpp:234:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_1.cpp:128)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:46 ; elapsed = 00:03:49 . Memory (MB): peak = 1699.512 ; gain = 757.992 ; free physical = 75303 ; free virtual = 209170
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:167:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:166:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:290:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (resnet50_1.cpp:355:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_1.cpp:132:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:233:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_1.cpp:232:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_1.cpp:203:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_1.cpp:204:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_1.cpp:117:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:82:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:97:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:07 ; elapsed = 00:05:11 . Memory (MB): peak = 1911.547 ; gain = 970.027 ; free physical = 74935 ; free virtual = 208805
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_1' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_1/output' to 'resnet50_1/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:97) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 311.13 seconds; current allocated memory: 952.787 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 953.210 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.88 seconds; current allocated memory: 969.367 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12 seconds; current allocated memory: 991.167 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.99 seconds; current allocated memory: 1007.605 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.26 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.49 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.44 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.91 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.67 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.89 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln176', resnet50_1.cpp:176) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_1.cpp:175) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.71 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.6 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.97 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.94 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('buf0_V_addr_write_ln300', resnet50_1.cpp:300) of variable 'or_ln180_31', resnet50_1.cpp:300 on array 'buf0_V' and 'load' operation ('buf0_V_load_2', resnet50_1.cpp:300) on array 'buf0_V'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1)
   between 'store' operation ('buf0_V_addr_write_ln300', resnet50_1.cpp:300) of variable 'or_ln180_31', resnet50_1.cpp:300 on array 'buf0_V' and 'load' operation ('buf0_V_load_2', resnet50_1.cpp:300) on array 'buf0_V'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 3, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.19 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.75 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.48 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight75' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight75'.
INFO: [HLS 200-111]  Elapsed time: 65.01 seconds; current allocated memory: 3.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36070 from HDL expression: (1'b1 == ap_CS_fsm_state29)
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_15ns_3s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_6ns_3s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_11ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_5ns_17s_6ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_2ns_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_2ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_4ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_9ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_2ns_3_15_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_5ns_6_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 13.42 seconds; current allocated memory: 3.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 32.39 seconds; current allocated memory: 3.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.09 seconds; current allocated memory: 3.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.32 seconds; current allocated memory: 3.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12384 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_4ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.32 seconds; current allocated memory: 3.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 12.49 seconds; current allocated memory: 3.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_12ns_6ns_5ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_11ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.76 seconds; current allocated memory: 3.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_1'.
INFO: [HLS 200-111]  Elapsed time: 8.83 seconds; current allocated memory: 3.684 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_4ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_2ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_9ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_5ns_6_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_2ns_3_15_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_1.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_1.cpp:216:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_1.cpp:203:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 70043 ; free virtual = 201074
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 70043 ; free virtual = 201073
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.410 ; gain = 200.891 ; free physical = 70061 ; free virtual = 201103
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output57' (resnet50_1.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_1.cpp:241) automatically.
WARNING: [SYNCHK 200-23] resnet50_1.cpp:300: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.410 ; gain = 200.891 ; free physical = 69993 ; free virtual = 201040
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:291) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (resnet50_1.cpp:310) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5.1' (resnet50_1.cpp:357) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:234) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:168) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:134) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:77) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:92) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:296) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (resnet50_1.cpp:312) in function 'resnet50_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (resnet50_1.cpp:360) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:236) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:170) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:139) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_1.cpp:143) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_1.cpp:146) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_1.cpp:149) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_1.cpp:114) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:118) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:79) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:83) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:94) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_1.cpp:98) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_1.cpp:138) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_1.cpp:194) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_1.cpp:195) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_1.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_1.cpp:203)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight75'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 1152 for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1152) < AVE (= 1153)) for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:168:31) to (resnet50_1.cpp:168:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:234:34) to (resnet50_1.cpp:234:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_1.cpp:128)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:52 ; elapsed = 00:03:55 . Memory (MB): peak = 1699.512 ; gain = 757.992 ; free physical = 69514 ; free virtual = 200570
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:167:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:166:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:290:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (resnet50_1.cpp:356:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_1.cpp:132:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:233:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_1.cpp:232:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_1.cpp:203:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_1.cpp:204:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'buf0.V'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_1.cpp:117:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:82:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:97:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:13 ; elapsed = 00:05:17 . Memory (MB): peak = 1911.547 ; gain = 970.027 ; free physical = 68680 ; free virtual = 199741
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_1' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_1/output' to 'resnet50_1/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:97) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 316.88 seconds; current allocated memory: 952.784 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 953.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.9 seconds; current allocated memory: 969.368 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 12.04 seconds; current allocated memory: 991.171 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 10.14 seconds; current allocated memory: 1007.609 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.34 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.54 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.43 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.93 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.71 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln176', resnet50_1.cpp:176) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_1.cpp:175) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.78 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.71 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.04 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.04 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.04 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.1 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.65 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.52 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight75' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight75'.
INFO: [HLS 200-111]  Elapsed time: 65.18 seconds; current allocated memory: 3.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36070 from HDL expression: (1'b1 == ap_CS_fsm_state29)
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_15ns_3s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_6ns_3s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_11ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_5ns_17s_6ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_2ns_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_2ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_4ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_9ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_2ns_3_15_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_5ns_6_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 13.74 seconds; current allocated memory: 3.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 32.35 seconds; current allocated memory: 3.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.15 seconds; current allocated memory: 3.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.39 seconds; current allocated memory: 3.539 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12384 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_4ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.28 seconds; current allocated memory: 3.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 12.61 seconds; current allocated memory: 3.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_12ns_6ns_5ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_11ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.73 seconds; current allocated memory: 3.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_1'.
INFO: [HLS 200-111]  Elapsed time: 8.82 seconds; current allocated memory: 3.684 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_4ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_2ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_9ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_5ns_6_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_2ns_3_15_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_1.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_1.cpp:216:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_1.cpp:203:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 73651 ; free virtual = 210496
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 73651 ; free virtual = 210496
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1142.410 ; gain = 200.891 ; free physical = 73583 ; free virtual = 210439
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output57' (resnet50_1.cpp:179) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_1.cpp:241) automatically.
WARNING: [SYNCHK 200-23] resnet50_1.cpp:298: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:37 . Memory (MB): peak = 1142.410 ; gain = 200.891 ; free physical = 73529 ; free virtual = 210390
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:290) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3' (resnet50_1.cpp:308) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-5.1' (resnet50_1.cpp:355) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:234) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:168) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:134) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:77) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:92) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:292) in function 'resnet50_1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:296) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1' (resnet50_1.cpp:310) in function 'resnet50_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-5.1.1' (resnet50_1.cpp:358) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:236) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:170) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:139) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_1.cpp:143) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_1.cpp:146) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_1.cpp:149) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_1.cpp:114) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:118) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:79) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:83) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:94) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_1.cpp:98) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_1.cpp:138) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_1.cpp:194) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_1.cpp:195) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_1.cpp:213) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_1.cpp:203)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight75'
	 'compute'.
WARNING: [XFORM 203-561] Updating loop upper bound from 2304 to 1152 for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
WARNING: [XFORM 203-561] Ignored invalid trip count directive (MAX (= 1152) < AVE (= 1153)) for loop 'Convolution' (resnet50_1.cpp:207:1) in function 'dataflow_parent_loop_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:168:31) to (resnet50_1.cpp:168:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:234:34) to (resnet50_1.cpp:234:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_1.cpp:128)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:49 ; elapsed = 00:03:51 . Memory (MB): peak = 1699.512 ; gain = 757.992 ; free physical = 73145 ; free virtual = 210016
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:167:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:166:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-5' (resnet50_1.cpp:354:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_1.cpp:132:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:233:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_1.cpp:232:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_1.cpp:203:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_1.cpp:204:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:128).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_1.cpp:117:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:82:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:97:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:09 ; elapsed = 00:05:13 . Memory (MB): peak = 1911.547 ; gain = 970.027 ; free physical = 72762 ; free virtual = 209637
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_1' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
WARNING: [SYN 201-107] Renaming port name 'resnet50_1/output' to 'resnet50_1/output_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:82) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:97) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 313.02 seconds; current allocated memory: 951.473 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 951.897 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.9 seconds; current allocated memory: 968.067 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.81 seconds; current allocated memory: 989.868 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.83 seconds; current allocated memory: 1006.338 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.2 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.41 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.42 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.65 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.97 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.07 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln176', resnet50_1.cpp:176) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_1.cpp:175) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.73 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.52 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.92 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 3.98 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 4.91 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.81 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'sw0in_V' (resnet50_1.cpp:295) and axis read on port 'sw0in_V' (resnet50_1.cpp:295).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 5'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.88 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.32 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.09 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight75' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight75'.
INFO: [HLS 200-111]  Elapsed time: 64.3 seconds; current allocated memory: 3.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36070 from HDL expression: (1'b1 == ap_CS_fsm_state29)
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_15ns_3s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_6ns_3s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_11ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_5ns_17s_6ns_22_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_2ns_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_2ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_4ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_11ns_9ns_11_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_2ns_3_15_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_11ns_5ns_6_15_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 13.4 seconds; current allocated memory: 3.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 31.84 seconds; current allocated memory: 3.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.01 seconds; current allocated memory: 3.534 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.36 seconds; current allocated memory: 3.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12384 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_4ns_12ns_4ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_10ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_6ns_10ns_15_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.16 seconds; current allocated memory: 3.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 12.36 seconds; current allocated memory: 3.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_12ns_6ns_5ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_11ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.62 seconds; current allocated memory: 3.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/output_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' and 'output_r' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_1'.
INFO: [HLS 200-111]  Elapsed time: 8.58 seconds; current allocated memory: 3.678 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_4ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_2ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_11ns_9ns_11_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_5ns_6_15_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_11ns_2ns_3_15_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w11_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w4_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285]==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_1.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_1.cpp:219:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_1.cpp:206:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1138.516 ; gain = 196.996 ; free physical = 68332 ; free virtual = 208453
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1138.516 ; gain = 196.996 ; free physical = 68332 ; free virtual = 208453
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1138.516 ; gain = 196.996 ; free physical = 68262 ; free virtual = 208394
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output57' (resnet50_1.cpp:182) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_1.cpp:244) automatically.
WARNING: [SYNCHK 200-23] resnet50_1.cpp:299: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1141.008 ; gain = 199.488 ; free physical = 68210 ; free virtual = 208348
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:291) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:307) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_1.cpp:353) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:237) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:171) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:137) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:80) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:95) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:293) in function 'resnet50_1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:297) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:309) in function 'resnet50_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_1.cpp:356) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:239) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:173) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:142) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_1.cpp:146) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_1.cpp:149) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_1.cpp:152) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_1.cpp:117) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:121) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:82) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:86) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:97) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_1.cpp:101) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_1.cpp:141) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_1.cpp:197) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_1.cpp:198) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_1.cpp:216) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_1.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_1.cpp:219:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_1.cpp:206:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 68270 ; free virtual = 207978
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1139.504 ; gain = 197.984 ; free physical = 68270 ; free virtual = 207978
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1142.410 ; gain = 200.891 ; free physical = 68501 ; free virtual = 208221
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output57' (resnet50_1.cpp:182) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_1.cpp:244) automatically.
WARNING: [SYNCHK 200-23] resnet50_1.cpp:299: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.410 ; gain = 200.891 ; free physical = 68371 ; free virtual = 208096
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:291) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:307) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_1.cpp:353) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:237) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:171) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:137) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:80) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:95) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:293) in function 'resnet50_1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:297) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:309) in function 'resnet50_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_1.cpp:356) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:239) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:173) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:142) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_1.cpp:146) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_1.cpp:149) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_1.cpp:152) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_1.cpp:117) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:121) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:82) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:86) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:97) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_1.cpp:101) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_1.cpp:141) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_1.cpp:197) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_1.cpp:198) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_1.cpp:216) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_1.cpp:206)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight75'
	 'compute'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:171:31) to (resnet50_1.cpp:171:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:237:34) to (resnet50_1.cpp:237:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_1.cpp:131)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:51 ; elapsed = 00:03:54 . Memory (MB): peak = 1699.512 ; gain = 757.992 ; free physical = 67292 ; free virtual = 206538
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:170:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:169:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_1.cpp:352:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_1.cpp:135:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:236:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_1.cpp:235:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_1.cpp:206:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_1.cpp:207:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_1.cpp:120:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:85:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:100:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:12 ; elapsed = 00:05:15 . Memory (MB): peak = 1843.504 ; gain = 901.984 ; free physical = 66932 ; free virtual = 206186
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_1' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:85) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:100) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 315.7 seconds; current allocated memory: 952.381 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.17 seconds; current allocated memory: 952.805 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.9 seconds; current allocated memory: 969.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.81 seconds; current allocated memory: 990.810 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.75 seconds; current allocated memory: 1007.265 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 8.12 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 6.29 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.41 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.85 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.92 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln179', resnet50_1.cpp:179) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_1.cpp:178) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.72 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.54 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.87 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.07 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.8 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'sw0in_V' (resnet50_1.cpp:296) and axis read on port 'sw0in_V' (resnet50_1.cpp:296).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.98 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.34 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 5.99 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight75' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight75'.
INFO: [HLS 200-111]  Elapsed time: 64.94 seconds; current allocated memory: 3.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36075 from HDL expression: (1'b1 == ap_CS_fsm_state33)
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_15ns_3s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_6ns_3s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_5ns_12ns_13ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_17s_7ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_2ns_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_13ns_10ns_13_17_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_13ns_2ns_13_17_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_13ns_4ns_13_17_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_13ns_2ns_3_17_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_13ns_6ns_7_17_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 13.39 seconds; current allocated memory: 3.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 32.04 seconds; current allocated memory: 3.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.3 seconds; current allocated memory: 3.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 3.537 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12390 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_5ns_12ns_5ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_11ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_11ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_6ns_11ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.28 seconds; current allocated memory: 3.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 12.31 seconds; current allocated memory: 3.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_12ns_7ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_12ns_6ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.79 seconds; current allocated memory: 3.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_1'.
INFO: [HLS 200-111]  Elapsed time: 8.42 seconds; current allocated memory: 3.679 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_13ns_4ns_13_17_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_13ns_2ns_13_17_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_13ns_10ns_13_17_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_13ns_6ns_7_17_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_13ns_2ns_3_17_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w13_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffvc1760-2-i'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'resnet50_1.cpp' ... 
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body: resnet50_1.cpp:219:27
WARNING: [HLS 214-110] As the loop bound is not a constant or function argument, the compiler may not successfully process the dataflow loop: resnet50_1.cpp:206:32
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file resnet50_1.cpp
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1138.516 ; gain = 196.996 ; free physical = 66230 ; free virtual = 206649
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 1138.516 ; gain = 196.996 ; free physical = 66230 ; free virtual = 206649
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1138.516 ; gain = 196.996 ; free physical = 66175 ; free virtual = 206594
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'store_output57' (resnet50_1.cpp:182) automatically.
INFO: [XFORM 203-602] Inlining function 'roundf' into 'add' (resnet50_1.cpp:244) automatically.
WARNING: [SYNCHK 200-23] resnet50_1.cpp:298: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1141.008 ; gain = 199.488 ; free physical = 66599 ; free virtual = 206537
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:291) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:306) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-3.1' (resnet50_1.cpp:352) in function 'resnet50_1' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:237) in function 'add' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1.1' (resnet50_1.cpp:171) in function 'store_output' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1.1' (resnet50_1.cpp:137) in function 'compute' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-1' (resnet50_1.cpp:80) in function 'load_bias_scale' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'Loop-2' (resnet50_1.cpp:95) in function 'load_bias_scale' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:293) in function 'resnet50_1' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:296) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:308) in function 'resnet50_1' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-3.1.1' (resnet50_1.cpp:355) in function 'resnet50_1' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:239) in function 'add' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1.1' (resnet50_1.cpp:173) in function 'store_output' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:142) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2' (resnet50_1.cpp:146) in function 'compute' completely with a factor of 32.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1' (resnet50_1.cpp:149) in function 'compute' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.2.1.1' (resnet50_1.cpp:152) in function 'compute' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1' (resnet50_1.cpp:117) in function 'load_weight' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:121) in function 'load_weight' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1' (resnet50_1.cpp:82) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (resnet50_1.cpp:86) in function 'load_bias_scale' completely with a factor of 4.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1' (resnet50_1.cpp:97) in function 'load_bias_scale' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'Loop-2.1.1' (resnet50_1.cpp:101) in function 'load_bias_scale' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'inbuf.V' (resnet50_1.cpp:141) automatically.
INFO: [XFORM 203-131] Reshaping array 'buf0.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf1.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'buf2.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'outbuf.V'  in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'bias' (resnet50_1.cpp:197) in dimension 2 completely.
INFO: [XFORM 203-131] Reshaping array 'scale' (resnet50_1.cpp:198) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'weight.V' (resnet50_1.cpp:216) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'fp_struct<float>::to_float' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:348) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_float' into 'fp_struct<float>::to_ieee' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/src/hls/utils/x_hls_utils.h:369) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_copysign<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<float>' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:198) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::data' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:211) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'generic_round<float>' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_round.h:214) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<float>' into 'roundf' (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7) automatically.
INFO: [XFORM 203-721] Extract dataflow region from loop Convolution (resnet50_1.cpp:206)  of function 'conv_layer'.
WARNING: [XFORM 203-713] Reading dataflow channel 'input.V'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'input.V' has read operations in process function 'compute'.
WARNING: [XFORM 203-713] Reading dataflow channel 'outbuf.V.4'  in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'outbuf.V.4' has read and write operations in process function 'compute'.
WARNING: [XFORM 203-713] All the elements of global array 'outbuf.V.4'  should be updated in process function 'compute', otherwise it may not be synthesized correctly.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_Convolution', detected/extracted 2 process function(s): 
	 'load_weight75'
	 'compute'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:171:31) to (resnet50_1.cpp:171:25) in function 'store_output.1'... converting 641 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:6:22) to (/wrk/2019.sub/2019.1.3/continuous/2019_09_04_2644227/src/products/hls/hls_lib/hlsmath/src/c/roundfloat.cpp:7:12) in function 'roundf'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'compute'... converting 65 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (resnet50_1.cpp:237:34) to (resnet50_1.cpp:237:28) in function 'add'... converting 321 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'compute' (resnet50_1.cpp:131)...1920 expression(s) balanced.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:03:50 ; elapsed = 00:03:53 . Memory (MB): peak = 1698.523 ; gain = 757.004 ; free physical = 64653 ; free virtual = 204658
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:170:16) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (resnet50_1.cpp:169:15) in function 'store_output.1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-3' (resnet50_1.cpp:351:13) in function 'resnet50_1'.
INFO: [XFORM 203-541] Flattening a loop nest 'Compute' (resnet50_1.cpp:135:43) in function 'compute'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1.1' (resnet50_1.cpp:236:19) in function 'add'.
INFO: [XFORM 203-541] Flattening a loop nest 'Add' (resnet50_1.cpp:235:42) in function 'add'.
WARNING: [XFORM 203-631] Renaming function 'dataflow_parent_loop_proc' to 'dataflow_parent_loop.1' (resnet50_1.cpp:206:43)
WARNING: [XFORM 203-631] Renaming function 'dataflow_in_loop_Convolution' to 'dataflow_in_loop_Con' (resnet50_1.cpp:207:2)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'outbuf.V.6' (resnet50_1.cpp:131).
INFO: [XFORM 203-811] Inferring bus burst read of length 128 on port 'ddr.V' (resnet50_1.cpp:120:3).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:85:4).
INFO: [XFORM 203-811] Inferring bus burst read of length 16 on port 'ddr.V' (resnet50_1.cpp:100:4).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:05:10 ; elapsed = 00:05:14 . Memory (MB): peak = 1913.047 ; gain = 971.527 ; free physical = 63839 ; free virtual = 203852
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'resnet50_1' ...
WARNING: [SYN 201-103] Legalizing function name 'dataflow_parent_loop.1' to 'dataflow_parent_loop_1'.
WARNING: [SYN 201-103] Legalizing function name 'store_output.1' to 'store_output_1'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:85) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
WARNING: [SCHED 204-69] Unable to schedule bus read on port 'ddr_V' (resnet50_1.cpp:100) due to limited memory ports. Please consider using a memory core with more ports or partitioning the array.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 16, Depth = 25.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 313.91 seconds; current allocated memory: 952.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.16 seconds; current allocated memory: 952.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.9 seconds; current allocated memory: 968.937 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 11.4 seconds; current allocated memory: 990.737 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Compute_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 5.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.48 seconds; current allocated memory: 1007.237 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 7.9 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.98 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.35 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.82 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-434] Only 0 loops out of a total 1 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.68 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'roundf'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.9 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.08 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'store_output_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between 'store' operation ('outbuf_V_1_addr_write_ln179', resnet50_1.cpp:179) of constant 0 on array 'outbuf_V_2' and 'load' operation ('outbuf_V_1_load', resnet50_1.cpp:178) on array 'outbuf_V_2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 16.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.73 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 5.4 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.71 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.08 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Add_L'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 13.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 5.09 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.64 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
WARNING: [SCHED 204-68] The II Violation in module 'resnet50_1' (Loop: Loop 1): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)
   between axis read on port 'sw0in_V' (resnet50_1.cpp:295) and axis read on port 'sw0in_V' (resnet50_1.cpp:295).
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 2, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 2'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'Loop 3'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 3.88 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 4.29 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_bias_scale' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_bias_scale'.
INFO: [HLS 200-111]  Elapsed time: 6.06 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_weight75' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'load_weight75' is 27651 from HDL expression: (1'b1 == ap_CS_fsm_state137)
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_weight75'.
INFO: [HLS 200-111]  Elapsed time: 64.99 seconds; current allocated memory: 3.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'compute' is 36075 from HDL expression: (1'b1 == ap_CS_fsm_state33)
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_15ns_3s_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_2ns_6ns_3s_9_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_5ns_12ns_13ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_17s_7ns_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_6ns_2ns_3s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_8ns_27s_35s_36_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_8ns_27s_35_1_1': 512 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_13ns_10ns_13_17_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_13ns_2ns_13_17_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_udiv_13ns_4ns_13_17_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_13ns_2ns_3_17_seq_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_urem_13ns_6ns_7_17_seq_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute'.
INFO: [HLS 200-111]  Elapsed time: 13.17 seconds; current allocated memory: 3.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_Con' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_Con/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_Con'.
INFO: [HLS 200-111]  Elapsed time: 32.52 seconds; current allocated memory: 3.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_parent_loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_parent_loop_1/m_axi_ddr_V_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_parent_loop_1'.
INFO: [HLS 200-111]  Elapsed time: 13.44 seconds; current allocated memory: 3.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'roundf' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'roundf'.
INFO: [HLS 200-111]  Elapsed time: 3.37 seconds; current allocated memory: 3.537 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_output_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-104] Estimated max fanout for 'store_output_1' is 12390 from HDL expression: ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_5ns_12ns_5ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_11ns_6ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_11ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_6ns_11ns_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 32 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_output_1'.
INFO: [HLS 200-111]  Elapsed time: 3.28 seconds; current allocated memory: 3.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv_layer'.
INFO: [HLS 200-111]  Elapsed time: 12.46 seconds; current allocated memory: 3.623 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'add' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fadd_32ns_32ns_32_4_full_dsp_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fcmp_32ns_32ns_1_2_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_fmul_32ns_32ns_32_2_max_dsp_1': 64 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mac_muladd_12ns_7ns_6ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_mul_mul_12ns_6ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'resnet50_1_sitofp_32s_32_3_1': 64 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'add'.
INFO: [HLS 200-111]  Elapsed time: 6.97 seconds; current allocated memory: 3.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'resnet50_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0in_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/sw0out_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/ddr_V' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/startt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'resnet50_1/stopt_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on function 'resnet50_1' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'resnet50_1'.
INFO: [HLS 200-111]  Elapsed time: 8.55 seconds; current allocated memory: 3.679 GB.
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_13ns_4ns_13_17_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_13ns_2ns_13_17_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_udiv_13ns_10ns_13_17_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_13ns_6ns_7_17_seq_1_div'
INFO: [RTMG 210-282] Generating pipelined core: 'resnet50_1_urem_13ns_2ns_3_17_seq_1_div'
INFO: [RTMG 210-285] Implementing FIFO 'l_0_c_U(fifo_w13_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'OSIZE_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TO_c_U(fifo_w5_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'TI_c_U(fifo_w6_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'S_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'P_c_U(fifo_w1_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'K_c_U(fifo_w2_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_0_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_1_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_2_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_3_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_4_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_5_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_6_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_7_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_8_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_9_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_10_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_11_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_12_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_13_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_14_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_15_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_16_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_17_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_18_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_19_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_20_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_21_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_22_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_23_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_24_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_25_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_26_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_27_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_28_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_29_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_30_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_31_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_32_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_33_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_34_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_35_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_36_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_37_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_38_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_39_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_40_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_41_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_42_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_43_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_44_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_45_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_46_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_47_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_48_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_49_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_50_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_51_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_52_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_53_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_54_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_55_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_56_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_57_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_58_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_59_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_60_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_61_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_62_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_63_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_64_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_65_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_66_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_67_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_68_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_69_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_70_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_71_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_72_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_73_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_74_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_75_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_76_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_77_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_78_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_79_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_80_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_81_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_82_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_83_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_84_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_85_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_86_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_87_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_88_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_89_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_90_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_91_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_92_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_93_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_94_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_95_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_96_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_97_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_98_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_99_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_100_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_101_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_102_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_103_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_104_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_105_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_106_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_107_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_108_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_109_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_110_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_111_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_112_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_113_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_114_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_115_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_116_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_117_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_118_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_119_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_120_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_121_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_122_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_123_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_124_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_125_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_126_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_127_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_128_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_129_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_130_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_131_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_132_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_133_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_134_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_135_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_136_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_137_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_138_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_139_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_140_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_141_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_142_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_143_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_144_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_145_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_146_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_147_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_148_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_149_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_150_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_151_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_152_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_153_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_154_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_155_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_156_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_157_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_158_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_159_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_160_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_161_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_162_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_163_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_164_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_165_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_166_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_167_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_168_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_169_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_170_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_171_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_172_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_173_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_174_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_175_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_176_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_177_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_178_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_179_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_180_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_181_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_182_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_183_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_184_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_185_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_186_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_187_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_188_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_189_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_190_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_191_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_192_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_193_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_194_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_195_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_196_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_197_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_198_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_199_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_200_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_201_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_202_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_203_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_204_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_205_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_206_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_207_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_208_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_209_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_210_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_211_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_212_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_213_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_214_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_215_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_216_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_217_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_218_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_219_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_220_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_221_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_222_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_223_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_224_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_225_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_226_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_227_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_228_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_229_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_230_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_231_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_232_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_233_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_234_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_235_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_236_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_237_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_238_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_239_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_240_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_241_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_242_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_243_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_244_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_245_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_246_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_247_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_248_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_249_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_250_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_251_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_252_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_253_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_254_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_255_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_256_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_257_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_258_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_259_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_260_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_261_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_262_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_263_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_264_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_265_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_266_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_267_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_268_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_269_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_270_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_271_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_272_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_273_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_274_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_275_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_276_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_277_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_278_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_279_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_280_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_281_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_282_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_283_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_284_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_285_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_286_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_287_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_288_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_289_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_290_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_291_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_292_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_293_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_294_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_295_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_296_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_297_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_298_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_299_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_300_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_301_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_302_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_303_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_304_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_305_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_306_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_307_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_308_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_309_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_310_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_311_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_312_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_313_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_314_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_315_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_316_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_317_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_318_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_319_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_320_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_321_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_322_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_323_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_324_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_325_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_326_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_327_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_328_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_329_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_330_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_331_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_332_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_333_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_334_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_335_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_336_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_337_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_338_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_339_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_340_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_341_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_342_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_343_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_344_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_345_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_346_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_347_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_348_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_349_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_350_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_351_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_352_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_353_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_354_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_355_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_356_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_357_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_358_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_359_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_360_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_361_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_362_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_363_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_364_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_365_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_366_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_367_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_368_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_369_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_370_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_371_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_372_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_373_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_374_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_375_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_376_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_377_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_378_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_379_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_380_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_381_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_382_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_383_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_384_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_385_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_386_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_387_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_388_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_389_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_390_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_391_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_392_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_393_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_394_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_395_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_396_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_397_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_398_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_399_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_400_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_401_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_402_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_403_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_404_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_405_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_406_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_407_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_408_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_409_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_410_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_411_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_412_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_413_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_414_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_415_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_416_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_417_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_418_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_419_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_420_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_421_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_422_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_423_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_424_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_425_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_426_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_427_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_428_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_429_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_430_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_431_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_432_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_433_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_434_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_435_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_436_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_437_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_438_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_439_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_440_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_441_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_442_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_443_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_444_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_445_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_446_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_447_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_448_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_449_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_450_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_451_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_452_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_453_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_454_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_455_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_456_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_457_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_458_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_459_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_460_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_461_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_462_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_463_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_464_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_465_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_466_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_467_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_468_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_469_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_470_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_471_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_472_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_473_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_474_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_475_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_476_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_477_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_478_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_479_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_480_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_481_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_482_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_483_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_484_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_485_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_486_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_487_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_488_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_489_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_490_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_491_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_492_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_493_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_494_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_495_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_496_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_497_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_498_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_499_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_500_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_501_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_502_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_503_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_504_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_505_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_506_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_507_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_508_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_509_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_510_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_511_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_512_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_513_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_514_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_515_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_516_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_517_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_518_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_519_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_520_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_521_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_522_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_523_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_524_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_525_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_526_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_527_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_528_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_529_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_530_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_531_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_532_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_533_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_534_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_535_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_536_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_537_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_538_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_539_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_540_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_541_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_542_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_543_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_544_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_545_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_546_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_547_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_548_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_549_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_550_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_551_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_552_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_553_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_554_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_555_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_556_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_557_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_558_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_559_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_560_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_561_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_562_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_563_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_564_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_565_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_566_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_567_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_568_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_569_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_570_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_571_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_572_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_573_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_574_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_575_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_576_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_577_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_578_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_579_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_580_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_581_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_582_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_583_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_584_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_585_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_586_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_587_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_588_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_589_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_590_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_591_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_592_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_593_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_594_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_595_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_596_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_597_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_598_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_599_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_600_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_601_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_602_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_603_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_604_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_605_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_606_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_607_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_608_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_609_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_610_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_611_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_612_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_613_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_614_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_615_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_616_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_617_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_618_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_619_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_620_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_621_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_622_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_623_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_624_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_625_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_626_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_627_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_628_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_629_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_630_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_631_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_632_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_633_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_634_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_635_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_636_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_637_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_638_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_639_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_640_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_641_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_642_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_643_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_644_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_645_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_646_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_647_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_648_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_649_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_650_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_651_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_652_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_653_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_654_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_655_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_656_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_657_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_658_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_659_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_660_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_661_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_662_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_663_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_664_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_665_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_666_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_667_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_668_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_669_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_670_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_671_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_672_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_673_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_674_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_675_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_676_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_677_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_678_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_679_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_680_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_681_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_682_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_683_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_684_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_685_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_686_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_687_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_688_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_689_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_690_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_691_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_692_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_693_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_694_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_695_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_696_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_697_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_698_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_699_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_700_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_701_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_702_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_703_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_704_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_705_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_706_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_707_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_708_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_709_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_710_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_711_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_712_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_713_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_714_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_715_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_716_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_717_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_718_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_719_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_720_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_721_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_722_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_723_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_724_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_725_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_726_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_727_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_728_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_729_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_730_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_731_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_732_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_733_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_734_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_735_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_736_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_737_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_738_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_739_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_740_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_741_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_742_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_743_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_744_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_745_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_746_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_747_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_748_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_749_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_750_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_751_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_752_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_753_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_754_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_755_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_756_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_757_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_758_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_759_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_760_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_761_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_762_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_763_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_764_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_765_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_766_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_767_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_768_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_769_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_770_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_771_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_772_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_773_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_774_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_775_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_776_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_777_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_778_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_779_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_780_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_781_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_782_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_783_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_784_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_785_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_786_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_787_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_788_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_789_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_790_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_791_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_792_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_793_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_794_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_795_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_796_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_797_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_798_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_799_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_800_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_801_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_802_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_803_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_804_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_805_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_806_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_807_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_808_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_809_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_810_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_811_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_812_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_813_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_814_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_815_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_816_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_817_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_818_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_819_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_820_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_821_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_822_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_823_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_824_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_825_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_826_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_827_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_828_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_829_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_830_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_831_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_832_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_833_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_834_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_835_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_836_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_837_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_838_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_839_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_840_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_841_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_842_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_843_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_844_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_845_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_846_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_847_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_848_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_849_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_850_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_851_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_852_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_853_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_854_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_855_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_856_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_857_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_858_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_859_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_860_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_861_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_862_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_863_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_864_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_865_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_866_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_867_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_868_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_869_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_870_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_871_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_872_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_873_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_874_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_875_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_876_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_877_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_878_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_879_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_880_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_881_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_882_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_883_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_884_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_885_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_886_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_887_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_888_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_889_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_890_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_891_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_892_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_893_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_894_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_895_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_896_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_897_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_898_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_899_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_900_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_901_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_902_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_903_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_904_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_905_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_906_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_907_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_908_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_909_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_910_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_911_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_912_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_913_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_914_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_915_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_916_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_917_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_918_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_919_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_920_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_921_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_922_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_923_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_924_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_925_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_926_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_927_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_928_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_929_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_930_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_931_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_932_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_933_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_934_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_935_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_936_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_937_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_938_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_939_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_940_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_941_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_942_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_943_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_944_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_945_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_946_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_947_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_948_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_949_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_950_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_951_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_952_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_953_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_954_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_955_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_956_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_957_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_958_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_959_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_960_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_961_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_962_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_963_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_964_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_965_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_966_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_967_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_968_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_969_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_970_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_971_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_972_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_973_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_974_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_975_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_976_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_977_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_978_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_979_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_980_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_981_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_982_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_983_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_984_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_985_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_986_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_987_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_988_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_989_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_990_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_991_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_992_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_993_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_994_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_995_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_996_V_U(fifo_w27_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'weight_997_V_U(fifo_w27_d2_A)' using Shift Registers.
==============================================================
Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1.3 (64-bit)
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
==============================================================
