{"vcs1":{"timestamp_begin":1684272252.596389023, "rt":1.48, "ut":0.54, "st":0.23}}
{"vcselab":{"timestamp_begin":1684272254.164979926, "rt":1.29, "ut":0.49, "st":0.16}}
{"link":{"timestamp_begin":1684272255.532247562, "rt":0.49, "ut":0.24, "st":0.15}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684272251.911926009}
{"VCS_COMP_START_TIME": 1684272251.911926009}
{"VCS_COMP_END_TIME": 1684272257.559455092}
{"VCS_USER_OPTIONS": "testbench.v test_syn.v -v /home/m110/m110061576/process/CBDK_TSMC90GUTM_Arm_f1.0/orig_lib/aci/sc-x/verilog/tsmc090.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 332200}}
{"stitch_vcselab": {"peak_mem": 220992}}
