{
    "PrevCompiledModules": {
        "ShiftRegister": {
            "WB1J1_d": {
                "bytes": 7865,
                "mod": "ShiftRegister",
                "out": "WB1J1_d.o",
                "mode": 4,
                "archive": "archive.10/_prev_archive_1.a"
            }
        },
        "Multiplexer": {
            "UxyT3_d": {
                "bytes": 6470,
                "mod": "Multiplexer",
                "out": "UxyT3_d.o",
                "mode": 4,
                "archive": "archive.10/_prev_archive_1.a"
            }
        },
        "BarrelShiftRegister": {
            "ts568_d": {
                "bytes": 7861,
                "mod": "BarrelShiftRegister",
                "out": "ts568_d.o",
                "mode": 4,
                "archive": "archive.10/_prev_archive_1.a"
            }
        },
        "Mux2to1": {
            "wxUbx_d": {
                "bytes": 6924,
                "mod": "Mux2to1",
                "out": "wxUbx_d.o",
                "mode": 4,
                "archive": "archive.10/_prev_archive_1.a"
            }
        },
        "Register": {
            "kynWL_d": {
                "bytes": 7480,
                "mod": "Register",
                "out": "kynWL_d.o",
                "mode": 4,
                "archive": "archive.10/_prev_archive_1.a"
            }
        },
        "Memory": {
            "f0K8C_d": {
                "bytes": 9389,
                "mod": "Memory",
                "out": "f0K8C_d.o",
                "mode": 4,
                "archive": "archive.10/_prev_archive_1.a"
            }
        },
        "std": {
            "reYIK_d": {
                "bytes": 29004,
                "mod": "std",
                "out": "reYIK_d.o",
                "mode": 4,
                "archive": "archive.10/_prev_archive_1.a"
            }
        },
        "Adder": {
            "xUt1z_d": {
                "bytes": 8200,
                "mod": "Adder",
                "out": "xUt1z_d.o",
                "mode": 4,
                "archive": "archive.10/_prev_archive_1.a"
            }
        },
        "task2_tb": {
            "qn2Gx_d": {
                "bytes": 36684,
                "mod": "task2_tb",
                "mode": 4,
                "out": "qn2Gx_d.o",
                "archive": "archive.10/_15686_archive_1.a"
            }
        },
        "...MASTER...": {
            "amcQw_d": {
                "bytes": 10372,
                "mod": "...MASTER...",
                "mode": 4,
                "out": "amcQw_d.o",
                "archive": "archive.10/_15686_archive_1.a"
            }
        }
    },
    "MlibObjs": {},
    "LVLData": [
        "SIM"
    ],
    "stat": {
        "nMops": 2164
    },
    "NameTable": {
        "Memory": [
            "Memory",
            "f0K8C",
            "module"
        ],
        "std": [
            "std",
            "reYIK",
            "module"
        ],
        "task2_tb": [
            "task2_tb",
            "qn2Gx",
            "module"
        ],
        "ShiftRegister": [
            "ShiftRegister",
            "WB1J1",
            "module"
        ],
        "Multiplexer": [
            "Multiplexer",
            "UxyT3",
            "module"
        ],
        "Mux2to1": [
            "Mux2to1",
            "wxUbx",
            "module"
        ],
        "BarrelShiftRegister": [
            "BarrelShiftRegister",
            "ts568",
            "module"
        ],
        "Register": [
            "Register",
            "kynWL",
            "module"
        ],
        "Adder": [
            "Adder",
            "xUt1z",
            "module"
        ],
        "...MASTER...": [
            "SIM",
            "amcQw",
            "module"
        ]
    },
    "SIMBData": {
        "out": "amcQwB.o",
        "bytes": 60812
    },
    "CompileStrategy": "fullobj",
    "CompileProcesses": [
        "cgproc.15686.json"
    ],
    "PEModules": [],
    "CurCompileUdps": {},
    "CurCompileModules": [
        "...MASTER...",
        "task2_tb"
    ],
    "Misc": {
        "archive_dir": "archive.10",
        "default_output_dir": "csrc",
        "cwd": "/afs/andrew.cmu.edu/usr11/aqd/private/18240/Lab5",
        "daidir_abs": "/afs/andrew.cmu.edu/usr11/aqd/private/18240/Lab5/simv.daidir",
        "csrc_abs": "/afs/andrew.cmu.edu/usr11/aqd/private/18240/Lab5/csrc",
        "csrc": "csrc",
        "daidir": "simv.daidir"
    },
    "CompileStatus": "Successful"
}