# ğŸ‘‹ Hi, I'm Muhammad Zain  
### Digital Design & Verification Engineer 

I'm an **Electrical Engineer** passionate about **Digital IC Design, Verification, FPGA Design, and Physical Design**. I enjoy building efficient hardware systemsâ€”from RISC-V processors to verification environments and continuously improving my skills in semiconductor design.

Currently, I'm a **Trainee Digital Design & Verification Engineer at NUST Chip Design Centre (NCDC)**, working with SystemVerilog, UVM, and FPGA/ASIC design workflows.

---

## ğŸš€ Skills & Tools
- **HDLs:** SystemVerilog, Verilog  
- **Verification:** UVM, SV Testbenches  
- **Digital Design:** RISC-V CPUs, FSMs, RTL Design  
- **Physical Design:** Floorplanning, Placement, CTS, Routing  
- **FPGA Tools:** Xilinx Vivado, ISE  
- **EDA Tools:** Cadence Xcelium, Genus, Innovus  
- **Other:** MATLAB  

---

## ğŸ“‚ Featured Projects

### ğŸ”¹ Single-Cycle RISC-V Processor
Designed datapath & control logic with instruction-level verification.
- **Repository:** [View on GitHub](https://github.com/muhammadzain134/single-cycle-riscv)  

### ğŸ”¹ Pipelined RISC-V Processor
A 5-stage pipelined CPU implementing hazard detection, forwarding, and stalling. Fully simulated and tested.
- **Repository:** [View on GitHub](https://github.com/muhammadzain134/pipelined-riscv/tree/main)

### ğŸ”¹ RISC-V Core Physical Design
Implemented a complete RTL-to-GDSII flow including floorplanning, placement, CTS, and routing.
- **Repository:** [View on GitHub](https://github.com/muhammadzain134/single-cycle-processor-physical-design)

### ğŸ”¹ UART Transmitter/Receiver
Designed a UART Tx/Rx running at 9600 baud. Verified using simulations.
- **Repository:** [View on GitHub](https://github.com/yourusername/pipelined-riscv)  

---

## ğŸ“ Education
**BS Electrical Engineering**  
National University of Technology (NUTECH), Islamabad  

---

## ğŸ“« Contact Me
- **LinkedIn:** https://linkedin.com/in/muhammad-zain-f21603007  
- **Email:** muhammadzain134f19@gmail.com  

---

## ğŸŒ± Currently Learning
- UVM Concepts  

---

## ğŸ¯ Career Interests 
- Verification (UVM)    
- SoC Design  
- Physical Implementation  

---

â­ *Thanks for visiting my profile! Feel free to check out my repositories and connect with me.*  


<!--
**muhammadzain134/muhammadzain134** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ğŸ”­ Iâ€™m currently working on ...
- ğŸŒ± Iâ€™m currently learning ...
- ğŸ‘¯ Iâ€™m looking to collaborate on ...
- ğŸ¤” Iâ€™m looking for help with ...
- ğŸ’¬ Ask me about ...
- ğŸ“« How to reach me: ...
- ğŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
