{"vcs1":{"timestamp_begin":1739902927.080125748, "rt":0.95, "ut":0.23, "st":0.15}}
{"vcselab":{"timestamp_begin":1739902928.085368165, "rt":0.61, "ut":0.20, "st":0.08}}
{"link":{"timestamp_begin":1739902928.731864694, "rt":0.51, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1739902926.446728798}
{"VCS_COMP_START_TIME": 1739902926.446728798}
{"VCS_COMP_END_TIME": 1739902929.701549264}
{"VCS_USER_OPTIONS": "-sverilog +vc -Mupdate -line -full64 -kdb -lca -nc -debug_access+all+reverse +warn=noTFIPC +warn=noDEBUG_DEP +warn=noENUMASSIGN +define+CLOCK_PERIOD=10.0ps norm_tb.v norm.v -o simv"}
{"vcs1": {"peak_mem": 550824}}
{"vcselab": {"peak_mem": 246060}}
