strict digraph  {
"0 /nncf_model_input_0" [id=0, label="nncf_model_input_#0", style=filled, type=nncf_model_input];
"1 SSD_VGG/__getitem___0" [id=1, label="__getitem___#1", style=filled, type=__getitem__];
"2 SSD_VGG/clone_0" [id=2, label="clone_#2", style=filled, type=clone];
"3 SSD_VGG/unsqueeze_0" [id=3, label="unsqueeze_#3", style=filled, type=unsqueeze];
"4 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=4, label="conv2d_OW64_G0_#4", style=filled, type=conv2d];
"5 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[1]/batch_norm_0" [id=5, label="batch_norm_IW64_OW64_#5", style=filled, type=batch_norm];
"6 SSD_VGG/MultiOutputSequential[basenet]/ReLU[2]/relu__0" [id=6, label="relu__IW64_OW64_#6", style=filled, type=relu_];
"7 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[3]/conv2d_0" [color=lightblue, id=7, label="conv2d_IW64_OW64_G1_#7", style=filled, type=conv2d];
"8 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[4]/batch_norm_0" [id=8, label="batch_norm_IW64_OW64_#8", style=filled, type=batch_norm];
"9 SSD_VGG/MultiOutputSequential[basenet]/ReLU[5]/relu__0" [id=9, label="relu__IW64_OW64_#9", style=filled, type=relu_];
"10 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[6]/max_pool2d_0" [id=10, label="max_pool2d_IW64_OW64_#10", style=filled, type=max_pool2d];
"11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0" [color=lightblue, id=11, label="conv2d_IW64_OW128_G2_#11", style=filled, type=conv2d];
"12 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[8]/batch_norm_0" [id=12, label="batch_norm_IW128_OW128_#12", style=filled, type=batch_norm];
"13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[9]/relu__0" [id=13, label="relu__IW128_OW128_#13", style=filled, type=relu_];
"14 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0" [color=lightblue, id=14, label="conv2d_IW128_OW128_G3_#14", style=filled, type=conv2d];
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[11]/batch_norm_0" [id=15, label="batch_norm_IW128_OW128_#15", style=filled, type=batch_norm];
"16 SSD_VGG/MultiOutputSequential[basenet]/ReLU[12]/relu__0" [id=16, label="relu__IW128_OW128_#16", style=filled, type=relu_];
"17 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[13]/max_pool2d_0" [id=17, label="max_pool2d_IW128_OW128_#17", style=filled, type=max_pool2d];
"18 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0" [color=lightblue, id=18, label="conv2d_IW128_OW256_G4_#18", style=filled, type=conv2d];
"19 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[15]/batch_norm_0" [id=19, label="batch_norm_IW256_OW256_#19", style=filled, type=batch_norm];
"20 SSD_VGG/MultiOutputSequential[basenet]/ReLU[16]/relu__0" [id=20, label="relu__IW256_OW256_#20", style=filled, type=relu_];
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0" [color=lightblue, id=21, label="conv2d_IW256_OW256_G5_#21", style=filled, type=conv2d];
"22 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[18]/batch_norm_0" [id=22, label="batch_norm_IW256_OW256_#22", style=filled, type=batch_norm];
"23 SSD_VGG/MultiOutputSequential[basenet]/ReLU[19]/relu__0" [id=23, label="relu__IW256_OW256_#23", style=filled, type=relu_];
"24 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[20]/conv2d_0" [color=lightblue, id=24, label="conv2d_IW256_OW256_G6_#24", style=filled, type=conv2d];
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[21]/batch_norm_0" [id=25, label="batch_norm_IW256_OW256_#25", style=filled, type=batch_norm];
"26 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0" [id=26, label="relu__IW256_OW256_#26", style=filled, type=relu_];
"27 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0" [id=27, label="max_pool2d_IW256_OW256_#27", style=filled, type=max_pool2d];
"28 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0" [color=lightblue, id=28, label="conv2d_IW256_OW512_G7_#28", style=filled, type=conv2d];
"29 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[25]/batch_norm_0" [id=29, label="batch_norm_IW512_OW512_#29", style=filled, type=batch_norm];
"30 SSD_VGG/MultiOutputSequential[basenet]/ReLU[26]/relu__0" [id=30, label="relu__IW512_OW512_#30", style=filled, type=relu_];
"31 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[27]/conv2d_0" [color=lightblue, id=31, label="conv2d_IW512_OW512_G8_#31", style=filled, type=conv2d];
"32 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[28]/batch_norm_0" [id=32, label="batch_norm_IW512_OW512_#32", style=filled, type=batch_norm];
"33 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0" [id=33, label="relu__IW512_OW512_#33", style=filled, type=relu_];
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[30]/conv2d_0" [color=lightblue, id=34, label="conv2d_IW512_#34", style=filled, type=conv2d];
"35 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[31]/batch_norm_0" [id=35, label="batch_norm_#35", style=filled, type=batch_norm];
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" [id=36, label="relu__#36", style=filled, type=relu_];
"37 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[33]/max_pool2d_0" [id=37, label="max_pool2d_#37", style=filled, type=max_pool2d];
"38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[34]/conv2d_0" [color=lightblue, id=38, label="conv2d_OW512_G9_#38", style=filled, type=conv2d];
"39 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[35]/batch_norm_0" [id=39, label="batch_norm_IW512_OW512_#39", style=filled, type=batch_norm];
"40 SSD_VGG/MultiOutputSequential[basenet]/ReLU[36]/relu__0" [id=40, label="relu__IW512_OW512_#40", style=filled, type=relu_];
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[37]/conv2d_0" [color=lightblue, id=41, label="conv2d_IW512_OW512_G10_#41", style=filled, type=conv2d];
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[38]/batch_norm_0" [id=42, label="batch_norm_IW512_OW512_#42", style=filled, type=batch_norm];
"43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[39]/relu__0" [id=43, label="relu__IW512_OW512_#43", style=filled, type=relu_];
"44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[40]/conv2d_0" [color=lightblue, id=44, label="conv2d_IW512_OW512_G11_#44", style=filled, type=conv2d];
"45 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[41]/batch_norm_0" [id=45, label="batch_norm_IW512_OW512_#45", style=filled, type=batch_norm];
"46 SSD_VGG/MultiOutputSequential[basenet]/ReLU[42]/relu__0" [id=46, label="relu__IW512_OW512_#46", style=filled, type=relu_];
"47 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[43]/max_pool2d_0" [id=47, label="max_pool2d_IW512_OW512_#47", style=filled, type=max_pool2d];
"48 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[44]/conv2d_0" [color=lightblue, id=48, label="conv2d_IW512_OW1024_G12_#48", style=filled, type=conv2d];
"49 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[45]/batch_norm_0" [id=49, label="batch_norm_IW1024_OW1024_#49", style=filled, type=batch_norm];
"50 SSD_VGG/MultiOutputSequential[basenet]/ReLU[46]/relu__0" [id=50, label="relu__IW1024_OW1024_#50", style=filled, type=relu_];
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[47]/conv2d_0" [color=lightblue, id=51, label="conv2d_IW1024_OW1024_G13_#51", style=filled, type=conv2d];
"52 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[48]/batch_norm_0" [id=52, label="batch_norm_IW1024_OW1024_#52", style=filled, type=batch_norm];
"53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/relu__0" [id=53, label="relu__IW1024_OW1024_#53", style=filled, type=relu_];
"54 SSD_VGG/NNCFUserL2Norm[L2Norm]/pow_0" [id=54, label="pow_#54", style=filled, type=pow];
"55 SSD_VGG/NNCFUserL2Norm[L2Norm]/sum_0" [id=55, label="sum_#55", style=filled, type=sum];
"56 SSD_VGG/NNCFUserL2Norm[L2Norm]/sqrt_0" [id=56, label="sqrt_#56", style=filled, type=sqrt];
"57 SSD_VGG/NNCFUserL2Norm[L2Norm]/__add___0" [id=57, label="__add___#57", style=filled, type=__add__];
"58 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0" [id=58, label="div_#58", style=filled, type=div];
"59 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0" [id=59, label="__rmul___#59", style=filled, type=__rmul__];
"60 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0" [color=lightblue, id=60, label="conv2d_IW1024_OW256_G14_#60", style=filled, type=conv2d];
"61 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[1]/batch_norm_0" [id=61, label="batch_norm_IW256_OW256_#61", style=filled, type=batch_norm];
"62 SSD_VGG/MultiOutputSequential[extras]/ReLU[2]/relu__0" [id=62, label="relu__IW256_OW256_#62", style=filled, type=relu_];
"63 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[3]/conv2d_0" [color=lightblue, id=63, label="conv2d_IW256_OW512_G15_#63", style=filled, type=conv2d];
"64 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[4]/batch_norm_0" [id=64, label="batch_norm_IW512_OW512_#64", style=filled, type=batch_norm];
"65 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" [id=65, label="relu__IW512_OW512_#65", style=filled, type=relu_];
"66 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0" [color=lightblue, id=66, label="conv2d_IW512_OW128_G16_#66", style=filled, type=conv2d];
"67 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[7]/batch_norm_0" [id=67, label="batch_norm_IW128_OW128_#67", style=filled, type=batch_norm];
"68 SSD_VGG/MultiOutputSequential[extras]/ReLU[8]/relu__0" [id=68, label="relu__IW128_OW128_#68", style=filled, type=relu_];
"69 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[9]/conv2d_0" [color=lightblue, id=69, label="conv2d_IW128_OW256_G17_#69", style=filled, type=conv2d];
"70 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[10]/batch_norm_0" [id=70, label="batch_norm_IW256_OW256_#70", style=filled, type=batch_norm];
"71 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" [id=71, label="relu__IW256_OW256_#71", style=filled, type=relu_];
"72 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0" [color=lightblue, id=72, label="conv2d_IW256_OW128_G18_#72", style=filled, type=conv2d];
"73 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[13]/batch_norm_0" [id=73, label="batch_norm_IW128_OW128_#73", style=filled, type=batch_norm];
"74 SSD_VGG/MultiOutputSequential[extras]/ReLU[14]/relu__0" [id=74, label="relu__IW128_OW128_#74", style=filled, type=relu_];
"75 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[15]/conv2d_0" [color=lightblue, id=75, label="conv2d_IW128_OW256_G19_#75", style=filled, type=conv2d];
"76 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[16]/batch_norm_0" [id=76, label="batch_norm_IW256_OW256_#76", style=filled, type=batch_norm];
"77 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" [id=77, label="relu__IW256_OW256_#77", style=filled, type=relu_];
"78 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0" [color=lightblue, id=78, label="conv2d_IW256_OW128_G20_#78", style=filled, type=conv2d];
"79 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[19]/batch_norm_0" [id=79, label="batch_norm_IW128_OW128_#79", style=filled, type=batch_norm];
"80 SSD_VGG/MultiOutputSequential[extras]/ReLU[20]/relu__0" [id=80, label="relu__IW128_OW128_#80", style=filled, type=relu_];
"81 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[21]/conv2d_0" [color=lightblue, id=81, label="conv2d_IW128_OW256_G21_#81", style=filled, type=conv2d];
"82 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[22]/batch_norm_0" [id=82, label="batch_norm_IW256_OW256_#82", style=filled, type=batch_norm];
"83 SSD_VGG/MultiOutputSequential[extras]/ReLU[23]/relu__0" [id=83, label="relu__IW256_OW256_#83", style=filled, type=relu_];
"84 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=84, label="conv2d_#84", style=filled, type=conv2d];
"85 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=85, label="conv2d_#85", style=filled, type=conv2d];
"86 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0" [id=86, label="permute_#86", style=filled, type=permute];
"87 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_0" [id=87, label="contiguous_#87", style=filled, type=contiguous];
"88 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1" [id=88, label="permute_#88", style=filled, type=permute];
"89 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_1" [id=89, label="contiguous_#89", style=filled, type=contiguous];
"90 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=90, label="conv2d_IW1024_#90", style=filled, type=conv2d];
"91 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=91, label="conv2d_IW1024_#91", style=filled, type=conv2d];
"92 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0" [id=92, label="permute_#92", style=filled, type=permute];
"93 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_0" [id=93, label="contiguous_#93", style=filled, type=contiguous];
"94 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1" [id=94, label="permute_#94", style=filled, type=permute];
"95 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_1" [id=95, label="contiguous_#95", style=filled, type=contiguous];
"96 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=96, label="conv2d_IW512_#96", style=filled, type=conv2d];
"97 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=97, label="conv2d_IW512_#97", style=filled, type=conv2d];
"98 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0" [id=98, label="permute_#98", style=filled, type=permute];
"99 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_0" [id=99, label="contiguous_#99", style=filled, type=contiguous];
"100 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1" [id=100, label="permute_#100", style=filled, type=permute];
"101 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_1" [id=101, label="contiguous_#101", style=filled, type=contiguous];
"102 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=102, label="conv2d_IW256_#102", style=filled, type=conv2d];
"103 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=103, label="conv2d_IW256_#103", style=filled, type=conv2d];
"104 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0" [id=104, label="permute_#104", style=filled, type=permute];
"105 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_0" [id=105, label="contiguous_#105", style=filled, type=contiguous];
"106 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1" [id=106, label="permute_#106", style=filled, type=permute];
"107 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_1" [id=107, label="contiguous_#107", style=filled, type=contiguous];
"108 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=108, label="conv2d_IW256_#108", style=filled, type=conv2d];
"109 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=109, label="conv2d_IW256_#109", style=filled, type=conv2d];
"110 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0" [id=110, label="permute_#110", style=filled, type=permute];
"111 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_0" [id=111, label="contiguous_#111", style=filled, type=contiguous];
"112 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1" [id=112, label="permute_#112", style=filled, type=permute];
"113 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_1" [id=113, label="contiguous_#113", style=filled, type=contiguous];
"114 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0" [color=lightblue, id=114, label="conv2d_IW256_#114", style=filled, type=conv2d];
"115 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0" [color=lightblue, id=115, label="conv2d_IW256_#115", style=filled, type=conv2d];
"116 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0" [id=116, label="permute_#116", style=filled, type=permute];
"117 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_0" [id=117, label="contiguous_#117", style=filled, type=contiguous];
"118 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1" [id=118, label="permute_#118", style=filled, type=permute];
"119 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_1" [id=119, label="contiguous_#119", style=filled, type=contiguous];
"120 SSD_VGG/SSDDetectionOutput[detection_head]/view_0" [id=120, label="view_#120", style=filled, type=view];
"121 SSD_VGG/SSDDetectionOutput[detection_head]/view_1" [id=121, label="view_#121", style=filled, type=view];
"122 SSD_VGG/SSDDetectionOutput[detection_head]/view_2" [id=122, label="view_#122", style=filled, type=view];
"123 SSD_VGG/SSDDetectionOutput[detection_head]/view_3" [id=123, label="view_#123", style=filled, type=view];
"124 SSD_VGG/SSDDetectionOutput[detection_head]/view_4" [id=124, label="view_#124", style=filled, type=view];
"125 SSD_VGG/SSDDetectionOutput[detection_head]/view_5" [id=125, label="view_#125", style=filled, type=view];
"126 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0" [id=126, label="cat_#126", style=filled, type=cat];
"127 SSD_VGG/SSDDetectionOutput[detection_head]/view_6" [id=127, label="view_#127", style=filled, type=view];
"128 SSD_VGG/SSDDetectionOutput[detection_head]/view_7" [id=128, label="view_#128", style=filled, type=view];
"129 SSD_VGG/SSDDetectionOutput[detection_head]/view_8" [id=129, label="view_#129", style=filled, type=view];
"130 SSD_VGG/SSDDetectionOutput[detection_head]/view_9" [id=130, label="view_#130", style=filled, type=view];
"131 SSD_VGG/SSDDetectionOutput[detection_head]/view_10" [id=131, label="view_#131", style=filled, type=view];
"132 SSD_VGG/SSDDetectionOutput[detection_head]/view_11" [id=132, label="view_#132", style=filled, type=view];
"133 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" [id=133, label="cat_#133", style=filled, type=cat];
"134 SSD_VGG/SSDDetectionOutput[detection_head]/view_12" [id=134, label="view_#134", style=filled, type=view];
"135 SSD_VGG/SSDDetectionOutput[detection_head]/softmax_0" [id=135, label="softmax_#135", style=filled, type=softmax];
"0 /nncf_model_input_0" -> "1 SSD_VGG/__getitem___0"  [label="(2, 3, 300, 300)", style=solid];
"0 /nncf_model_input_0" -> "4 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0"  [label="(2, 3, 300, 300)", style=solid];
"1 SSD_VGG/__getitem___0" -> "2 SSD_VGG/clone_0"  [label="(3, 300, 300)", style=solid];
"2 SSD_VGG/clone_0" -> "3 SSD_VGG/unsqueeze_0"  [label="(3, 300, 300)", style=solid];
"4 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[0]/conv2d_0" -> "5 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(2, 64, 300, 300)", style=solid];
"5 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[1]/batch_norm_0" -> "6 SSD_VGG/MultiOutputSequential[basenet]/ReLU[2]/relu__0"  [label="(2, 64, 300, 300)", style=solid];
"6 SSD_VGG/MultiOutputSequential[basenet]/ReLU[2]/relu__0" -> "7 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[3]/conv2d_0"  [label="(2, 64, 300, 300)", style=solid];
"7 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[3]/conv2d_0" -> "8 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[4]/batch_norm_0"  [label="(2, 64, 300, 300)", style=solid];
"8 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[4]/batch_norm_0" -> "9 SSD_VGG/MultiOutputSequential[basenet]/ReLU[5]/relu__0"  [label="(2, 64, 300, 300)", style=solid];
"9 SSD_VGG/MultiOutputSequential[basenet]/ReLU[5]/relu__0" -> "10 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[6]/max_pool2d_0"  [label="(2, 64, 300, 300)", style=solid];
"10 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[6]/max_pool2d_0" -> "11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0"  [label="(2, 64, 150, 150)", style=solid];
"11 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[7]/conv2d_0" -> "12 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[8]/batch_norm_0"  [label="(2, 128, 150, 150)", style=solid];
"12 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[8]/batch_norm_0" -> "13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[9]/relu__0"  [label="(2, 128, 150, 150)", style=solid];
"13 SSD_VGG/MultiOutputSequential[basenet]/ReLU[9]/relu__0" -> "14 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0"  [label="(2, 128, 150, 150)", style=solid];
"14 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[10]/conv2d_0" -> "15 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[11]/batch_norm_0"  [label="(2, 128, 150, 150)", style=solid];
"15 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[11]/batch_norm_0" -> "16 SSD_VGG/MultiOutputSequential[basenet]/ReLU[12]/relu__0"  [label="(2, 128, 150, 150)", style=solid];
"16 SSD_VGG/MultiOutputSequential[basenet]/ReLU[12]/relu__0" -> "17 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[13]/max_pool2d_0"  [label="(2, 128, 150, 150)", style=solid];
"17 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[13]/max_pool2d_0" -> "18 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0"  [label="(2, 128, 75, 75)", style=solid];
"18 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[14]/conv2d_0" -> "19 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[15]/batch_norm_0"  [label="(2, 256, 75, 75)", style=solid];
"19 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[15]/batch_norm_0" -> "20 SSD_VGG/MultiOutputSequential[basenet]/ReLU[16]/relu__0"  [label="(2, 256, 75, 75)", style=solid];
"20 SSD_VGG/MultiOutputSequential[basenet]/ReLU[16]/relu__0" -> "21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0"  [label="(2, 256, 75, 75)", style=solid];
"21 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[17]/conv2d_0" -> "22 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[18]/batch_norm_0"  [label="(2, 256, 75, 75)", style=solid];
"22 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[18]/batch_norm_0" -> "23 SSD_VGG/MultiOutputSequential[basenet]/ReLU[19]/relu__0"  [label="(2, 256, 75, 75)", style=solid];
"23 SSD_VGG/MultiOutputSequential[basenet]/ReLU[19]/relu__0" -> "24 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[20]/conv2d_0"  [label="(2, 256, 75, 75)", style=solid];
"24 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[20]/conv2d_0" -> "25 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[21]/batch_norm_0"  [label="(2, 256, 75, 75)", style=solid];
"25 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[21]/batch_norm_0" -> "26 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0"  [label="(2, 256, 75, 75)", style=solid];
"26 SSD_VGG/MultiOutputSequential[basenet]/ReLU[22]/relu__0" -> "27 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0"  [label="(2, 256, 75, 75)", style=solid];
"27 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[23]/max_pool2d_0" -> "28 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0"  [label="(2, 256, 37, 37)", style=solid];
"28 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[24]/conv2d_0" -> "29 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[25]/batch_norm_0"  [label="(2, 512, 37, 37)", style=solid];
"29 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[25]/batch_norm_0" -> "30 SSD_VGG/MultiOutputSequential[basenet]/ReLU[26]/relu__0"  [label="(2, 512, 37, 37)", style=solid];
"30 SSD_VGG/MultiOutputSequential[basenet]/ReLU[26]/relu__0" -> "31 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[27]/conv2d_0"  [label="(2, 512, 37, 37)", style=solid];
"31 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[27]/conv2d_0" -> "32 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[28]/batch_norm_0"  [label="(2, 512, 37, 37)", style=solid];
"32 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[28]/batch_norm_0" -> "33 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0"  [label="(2, 512, 37, 37)", style=solid];
"33 SSD_VGG/MultiOutputSequential[basenet]/ReLU[29]/relu__0" -> "34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[30]/conv2d_0"  [label="(2, 512, 37, 37)", style=solid];
"34 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[30]/conv2d_0" -> "35 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[31]/batch_norm_0"  [label="(2, 512, 37, 37)", style=solid];
"35 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[31]/batch_norm_0" -> "36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0"  [label="(2, 512, 37, 37)", style=solid];
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" -> "37 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[33]/max_pool2d_0"  [label="(2, 512, 37, 37)", style=solid];
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" -> "54 SSD_VGG/NNCFUserL2Norm[L2Norm]/pow_0"  [label="(2, 512, 37, 37)", style=solid];
"36 SSD_VGG/MultiOutputSequential[basenet]/ReLU[32]/relu__0" -> "58 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0"  [label="(2, 512, 37, 37)", style=solid];
"37 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[33]/max_pool2d_0" -> "38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[34]/conv2d_0"  [label="(2, 512, 18, 18)", style=solid];
"38 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[34]/conv2d_0" -> "39 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[35]/batch_norm_0"  [label="(2, 512, 18, 18)", style=solid];
"39 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[35]/batch_norm_0" -> "40 SSD_VGG/MultiOutputSequential[basenet]/ReLU[36]/relu__0"  [label="(2, 512, 18, 18)", style=solid];
"40 SSD_VGG/MultiOutputSequential[basenet]/ReLU[36]/relu__0" -> "41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[37]/conv2d_0"  [label="(2, 512, 18, 18)", style=solid];
"41 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[37]/conv2d_0" -> "42 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[38]/batch_norm_0"  [label="(2, 512, 18, 18)", style=solid];
"42 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[38]/batch_norm_0" -> "43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[39]/relu__0"  [label="(2, 512, 18, 18)", style=solid];
"43 SSD_VGG/MultiOutputSequential[basenet]/ReLU[39]/relu__0" -> "44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[40]/conv2d_0"  [label="(2, 512, 18, 18)", style=solid];
"44 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[40]/conv2d_0" -> "45 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[41]/batch_norm_0"  [label="(2, 512, 18, 18)", style=solid];
"45 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[41]/batch_norm_0" -> "46 SSD_VGG/MultiOutputSequential[basenet]/ReLU[42]/relu__0"  [label="(2, 512, 18, 18)", style=solid];
"46 SSD_VGG/MultiOutputSequential[basenet]/ReLU[42]/relu__0" -> "47 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[43]/max_pool2d_0"  [label="(2, 512, 18, 18)", style=solid];
"47 SSD_VGG/MultiOutputSequential[basenet]/MaxPool2d[43]/max_pool2d_0" -> "48 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[44]/conv2d_0"  [label="(2, 512, 18, 18)", style=solid];
"48 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[44]/conv2d_0" -> "49 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[45]/batch_norm_0"  [label="(2, 1024, 8, 8)", style=solid];
"49 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[45]/batch_norm_0" -> "50 SSD_VGG/MultiOutputSequential[basenet]/ReLU[46]/relu__0"  [label="(2, 1024, 8, 8)", style=solid];
"50 SSD_VGG/MultiOutputSequential[basenet]/ReLU[46]/relu__0" -> "51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[47]/conv2d_0"  [label="(2, 1024, 8, 8)", style=solid];
"51 SSD_VGG/MultiOutputSequential[basenet]/NNCFConv2d[47]/conv2d_0" -> "52 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[48]/batch_norm_0"  [label="(2, 1024, 8, 8)", style=solid];
"52 SSD_VGG/MultiOutputSequential[basenet]/NNCFBatchNorm2d[48]/batch_norm_0" -> "53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/relu__0"  [label="(2, 1024, 8, 8)", style=solid];
"53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/relu__0" -> "60 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0"  [label="(2, 1024, 8, 8)", style=solid];
"53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/relu__0" -> "90 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0"  [label="(2, 1024, 8, 8)", style=solid];
"53 SSD_VGG/MultiOutputSequential[basenet]/ReLU[49]/relu__0" -> "91 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0"  [label="(2, 1024, 8, 8)", style=solid];
"54 SSD_VGG/NNCFUserL2Norm[L2Norm]/pow_0" -> "55 SSD_VGG/NNCFUserL2Norm[L2Norm]/sum_0"  [label="(2, 512, 37, 37)", style=solid];
"55 SSD_VGG/NNCFUserL2Norm[L2Norm]/sum_0" -> "56 SSD_VGG/NNCFUserL2Norm[L2Norm]/sqrt_0"  [label="(2, 1, 37, 37)", style=solid];
"56 SSD_VGG/NNCFUserL2Norm[L2Norm]/sqrt_0" -> "57 SSD_VGG/NNCFUserL2Norm[L2Norm]/__add___0"  [label="(2, 1, 37, 37)", style=solid];
"57 SSD_VGG/NNCFUserL2Norm[L2Norm]/__add___0" -> "58 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0"  [label="(2, 1, 37, 37)", style=solid];
"58 SSD_VGG/NNCFUserL2Norm[L2Norm]/div_0" -> "59 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0"  [label="(2, 512, 37, 37)", style=solid];
"59 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0" -> "84 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0"  [label="(2, 512, 37, 37)", style=solid];
"59 SSD_VGG/NNCFUserL2Norm[L2Norm]/__rmul___0" -> "85 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0"  [label="(2, 512, 37, 37)", style=solid];
"60 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[0]/conv2d_0" -> "61 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[1]/batch_norm_0"  [label="(2, 256, 8, 8)", style=solid];
"61 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[1]/batch_norm_0" -> "62 SSD_VGG/MultiOutputSequential[extras]/ReLU[2]/relu__0"  [label="(2, 256, 8, 8)", style=solid];
"62 SSD_VGG/MultiOutputSequential[extras]/ReLU[2]/relu__0" -> "63 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[3]/conv2d_0"  [label="(2, 256, 8, 8)", style=solid];
"63 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[3]/conv2d_0" -> "64 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[4]/batch_norm_0"  [label="(2, 512, 4, 4)", style=solid];
"64 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[4]/batch_norm_0" -> "65 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0"  [label="(2, 512, 4, 4)", style=solid];
"65 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" -> "66 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0"  [label="(2, 512, 4, 4)", style=solid];
"65 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" -> "96 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0"  [label="(2, 512, 4, 4)", style=solid];
"65 SSD_VGG/MultiOutputSequential[extras]/ReLU[5]/relu__0" -> "97 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0"  [label="(2, 512, 4, 4)", style=solid];
"66 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[6]/conv2d_0" -> "67 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[7]/batch_norm_0"  [label="(2, 128, 4, 4)", style=solid];
"67 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[7]/batch_norm_0" -> "68 SSD_VGG/MultiOutputSequential[extras]/ReLU[8]/relu__0"  [label="(2, 128, 4, 4)", style=solid];
"68 SSD_VGG/MultiOutputSequential[extras]/ReLU[8]/relu__0" -> "69 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[9]/conv2d_0"  [label="(2, 128, 4, 4)", style=solid];
"69 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[9]/conv2d_0" -> "70 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[10]/batch_norm_0"  [label="(2, 256, 2, 2)", style=solid];
"70 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[10]/batch_norm_0" -> "71 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0"  [label="(2, 256, 2, 2)", style=solid];
"71 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" -> "72 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0"  [label="(2, 256, 2, 2)", style=solid];
"71 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" -> "102 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0"  [label="(2, 256, 2, 2)", style=solid];
"71 SSD_VGG/MultiOutputSequential[extras]/ReLU[11]/relu__0" -> "103 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0"  [label="(2, 256, 2, 2)", style=solid];
"72 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[12]/conv2d_0" -> "73 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[13]/batch_norm_0"  [label="(2, 128, 2, 2)", style=solid];
"73 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[13]/batch_norm_0" -> "74 SSD_VGG/MultiOutputSequential[extras]/ReLU[14]/relu__0"  [label="(2, 128, 2, 2)", style=solid];
"74 SSD_VGG/MultiOutputSequential[extras]/ReLU[14]/relu__0" -> "75 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[15]/conv2d_0"  [label="(2, 128, 2, 2)", style=solid];
"75 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[15]/conv2d_0" -> "76 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[16]/batch_norm_0"  [label="(2, 256, 2, 2)", style=solid];
"76 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[16]/batch_norm_0" -> "77 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0"  [label="(2, 256, 2, 2)", style=solid];
"77 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" -> "78 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0"  [label="(2, 256, 2, 2)", style=solid];
"77 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" -> "108 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0"  [label="(2, 256, 2, 2)", style=solid];
"77 SSD_VGG/MultiOutputSequential[extras]/ReLU[17]/relu__0" -> "109 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0"  [label="(2, 256, 2, 2)", style=solid];
"78 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[18]/conv2d_0" -> "79 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[19]/batch_norm_0"  [label="(2, 128, 2, 2)", style=solid];
"79 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[19]/batch_norm_0" -> "80 SSD_VGG/MultiOutputSequential[extras]/ReLU[20]/relu__0"  [label="(2, 128, 2, 2)", style=solid];
"80 SSD_VGG/MultiOutputSequential[extras]/ReLU[20]/relu__0" -> "81 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[21]/conv2d_0"  [label="(2, 128, 2, 2)", style=solid];
"81 SSD_VGG/MultiOutputSequential[extras]/NNCFConv2d[21]/conv2d_0" -> "82 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[22]/batch_norm_0"  [label="(2, 256, 2, 2)", style=solid];
"82 SSD_VGG/MultiOutputSequential[extras]/NNCFBatchNorm2d[22]/batch_norm_0" -> "83 SSD_VGG/MultiOutputSequential[extras]/ReLU[23]/relu__0"  [label="(2, 256, 2, 2)", style=solid];
"83 SSD_VGG/MultiOutputSequential[extras]/ReLU[23]/relu__0" -> "114 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0"  [label="(2, 256, 2, 2)", style=solid];
"83 SSD_VGG/MultiOutputSequential[extras]/ReLU[23]/relu__0" -> "115 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0"  [label="(2, 256, 2, 2)", style=solid];
"84 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[loc]/conv2d_0" -> "86 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0"  [label="(2, 16, 37, 37)", style=solid];
"85 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/NNCFConv2d[conf]/conv2d_0" -> "88 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1"  [label="(2, 84, 37, 37)", style=solid];
"86 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_0" -> "87 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_0"  [label="(2, 37, 37, 16)", style=solid];
"87 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_0" -> "120 SSD_VGG/SSDDetectionOutput[detection_head]/view_0"  [label="(2, 37, 37, 16)", style=solid];
"88 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/permute_1" -> "89 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_1"  [label="(2, 37, 37, 84)", style=solid];
"89 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[0]/contiguous_1" -> "127 SSD_VGG/SSDDetectionOutput[detection_head]/view_6"  [label="(2, 37, 37, 84)", style=solid];
"90 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[loc]/conv2d_0" -> "92 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0"  [label="(2, 24, 8, 8)", style=solid];
"91 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/NNCFConv2d[conf]/conv2d_0" -> "94 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1"  [label="(2, 126, 8, 8)", style=solid];
"92 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_0" -> "93 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_0"  [label="(2, 8, 8, 24)", style=solid];
"93 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_0" -> "121 SSD_VGG/SSDDetectionOutput[detection_head]/view_1"  [label="(2, 8, 8, 24)", style=solid];
"94 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/permute_1" -> "95 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_1"  [label="(2, 8, 8, 126)", style=solid];
"95 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[1]/contiguous_1" -> "128 SSD_VGG/SSDDetectionOutput[detection_head]/view_7"  [label="(2, 8, 8, 126)", style=solid];
"96 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[loc]/conv2d_0" -> "98 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0"  [label="(2, 24, 4, 4)", style=solid];
"97 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/NNCFConv2d[conf]/conv2d_0" -> "100 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1"  [label="(2, 126, 4, 4)", style=solid];
"98 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_0" -> "99 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_0"  [label="(2, 4, 4, 24)", style=solid];
"99 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_0" -> "122 SSD_VGG/SSDDetectionOutput[detection_head]/view_2"  [label="(2, 4, 4, 24)", style=solid];
"100 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/permute_1" -> "101 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_1"  [label="(2, 4, 4, 126)", style=solid];
"101 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[2]/contiguous_1" -> "129 SSD_VGG/SSDDetectionOutput[detection_head]/view_8"  [label="(2, 4, 4, 126)", style=solid];
"102 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[loc]/conv2d_0" -> "104 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0"  [label="(2, 24, 2, 2)", style=solid];
"103 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/NNCFConv2d[conf]/conv2d_0" -> "106 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1"  [label="(2, 126, 2, 2)", style=solid];
"104 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_0" -> "105 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_0"  [label="(2, 2, 2, 24)", style=solid];
"105 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_0" -> "123 SSD_VGG/SSDDetectionOutput[detection_head]/view_3"  [label="(2, 2, 2, 24)", style=solid];
"106 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/permute_1" -> "107 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_1"  [label="(2, 2, 2, 126)", style=solid];
"107 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[3]/contiguous_1" -> "130 SSD_VGG/SSDDetectionOutput[detection_head]/view_9"  [label="(2, 2, 2, 126)", style=solid];
"108 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[loc]/conv2d_0" -> "110 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0"  [label="(2, 16, 2, 2)", style=solid];
"109 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/NNCFConv2d[conf]/conv2d_0" -> "112 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1"  [label="(2, 84, 2, 2)", style=solid];
"110 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_0" -> "111 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_0"  [label="(2, 2, 2, 16)", style=solid];
"111 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_0" -> "124 SSD_VGG/SSDDetectionOutput[detection_head]/view_4"  [label="(2, 2, 2, 16)", style=solid];
"112 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/permute_1" -> "113 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_1"  [label="(2, 2, 2, 84)", style=solid];
"113 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[4]/contiguous_1" -> "131 SSD_VGG/SSDDetectionOutput[detection_head]/view_10"  [label="(2, 2, 2, 84)", style=solid];
"114 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[loc]/conv2d_0" -> "116 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0"  [label="(2, 16, 2, 2)", style=solid];
"115 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/NNCFConv2d[conf]/conv2d_0" -> "118 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1"  [label="(2, 84, 2, 2)", style=solid];
"116 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_0" -> "117 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_0"  [label="(2, 2, 2, 16)", style=solid];
"117 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_0" -> "125 SSD_VGG/SSDDetectionOutput[detection_head]/view_5"  [label="(2, 2, 2, 16)", style=solid];
"118 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/permute_1" -> "119 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_1"  [label="(2, 2, 2, 84)", style=solid];
"119 SSD_VGG/SSDDetectionOutput[detection_head]/ModuleList[heads]/SSDHead[5]/contiguous_1" -> "132 SSD_VGG/SSDDetectionOutput[detection_head]/view_11"  [label="(2, 2, 2, 84)", style=solid];
"120 SSD_VGG/SSDDetectionOutput[detection_head]/view_0" -> "126 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0"  [label="(2, 21904)", style=solid];
"121 SSD_VGG/SSDDetectionOutput[detection_head]/view_1" -> "126 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0"  [label="(2, 1536)", style=solid];
"122 SSD_VGG/SSDDetectionOutput[detection_head]/view_2" -> "126 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0"  [label="(2, 384)", style=solid];
"123 SSD_VGG/SSDDetectionOutput[detection_head]/view_3" -> "126 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0"  [label="(2, 96)", style=solid];
"124 SSD_VGG/SSDDetectionOutput[detection_head]/view_4" -> "126 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0"  [label="(2, 64)", style=solid];
"125 SSD_VGG/SSDDetectionOutput[detection_head]/view_5" -> "126 SSD_VGG/SSDDetectionOutput[detection_head]/cat_0"  [label="(2, 64)", style=solid];
"127 SSD_VGG/SSDDetectionOutput[detection_head]/view_6" -> "133 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1"  [label="(2, 114996)", style=solid];
"128 SSD_VGG/SSDDetectionOutput[detection_head]/view_7" -> "133 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1"  [label="(2, 8064)", style=solid];
"129 SSD_VGG/SSDDetectionOutput[detection_head]/view_8" -> "133 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1"  [label="(2, 2016)", style=solid];
"130 SSD_VGG/SSDDetectionOutput[detection_head]/view_9" -> "133 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1"  [label="(2, 504)", style=solid];
"131 SSD_VGG/SSDDetectionOutput[detection_head]/view_10" -> "133 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1"  [label="(2, 336)", style=solid];
"132 SSD_VGG/SSDDetectionOutput[detection_head]/view_11" -> "133 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1"  [label="(2, 336)", style=solid];
"133 SSD_VGG/SSDDetectionOutput[detection_head]/cat_1" -> "134 SSD_VGG/SSDDetectionOutput[detection_head]/view_12"  [label="(2, 126252)", style=solid];
"134 SSD_VGG/SSDDetectionOutput[detection_head]/view_12" -> "135 SSD_VGG/SSDDetectionOutput[detection_head]/softmax_0"  [label="(2, 6012, 21)", style=solid];
}
