/home/houmaz/design_8bit_computer/output_ports/output_testbench.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/houmaz/design_8bit_computer/output_ports/output_testbench.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package NUMERIC_STD_UNSIGNED
-- Compiling entity tb_output_ports
-- Compiling architecture behavior of tb_output_ports

} {} {}} /home/houmaz/design_8bit_computer/output_ports/output_port.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/houmaz/design_8bit_computer/output_ports/output_port.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package NUMERIC_STD_UNSIGNED
-- Compiling entity output_ports
-- Compiling architecture behavior of output_ports

} {} {}}
