aag 831 18 75 1 738
2
4
6
8
10
12
14
16
18
20
22
24
26
28
30
32
34
36
38 1
40 310
42 398
44 432
46 441
48 469
50 503
52 511
54 575
56 671
58 689
60 729
62 745
64 752
66 804
68 825
70 828
72 738
74 12
76 10
78 1055
80 30
82 1
84 416
86 1077
88 822
90 32
92 1090
94 1098
96 562
98 1146
100 1141
102 34
104 1156
106 652
108 1164
110 1178
112 618
114 1186
116 1188
118 1218
120 492
122 1258
124 1290
126 1130
128 14
130 1298
132 1350
134 1367
136 16
138 1399
140 1402
142 1412
144 18
146 26
148 1426
150 1436
152 1390
154 1416
156 1446
158 1455
160 2
162 1457
164 1469
166 6
168 639
170 1504
172 1584
174 1630
176 1642
178 1650
180 1654
182 1661
184 1663
186 24
190
188 177 38
190 176 38
192 189 38
194 41 38
196 40 38
198 195 38
200 167 38
202 166 38
204 201 38
206 161 38
208 160 38
210 207 38
212 211 205
214 147 38
216 146 38
218 215 38
220 7 3
222 117 38
224 116 38
226 223 38
228 224 221
230 229 216
232 227 219
234 233 231
236 224 220
238 236 216
240 224 219
242 241 239
244 235 212
246 242 213
248 247 245
250 249 199
252 224 216
254 228 219
256 255 253
258 236 219
260 259 253
262 257 212
264 261 213
266 265 263
268 266 199
270 250 26
272 268 27
274 273 271
276 220 216
278 221 216
280 276 212
282 278 213
284 283 281
286 285 199
288 220 219
290 221 219
292 289 212
294 291 213
296 295 293
298 296 199
300 286 26
302 298 27
304 303 301
306 275 28
308 305 29
310 309 307
312 43 38
314 42 38
316 313 38
318 211 202
320 6 3
322 321 224
324 323 216
326 325 233
328 320 224
330 328 216
332 331 241
334 327 318
336 332 319
338 337 335
340 339 317
342 322 219
344 343 253
346 328 219
348 347 253
350 345 318
352 349 319
354 353 351
356 354 317
358 340 26
360 356 27
362 361 359
364 320 216
366 321 216
368 364 318
370 366 319
372 371 369
374 373 317
376 320 219
378 321 219
380 377 318
382 379 319
384 383 381
386 384 317
388 374 26
390 386 27
392 391 389
394 363 28
396 393 29
398 397 395
400 49 38
402 48 38
404 401 38
406 85 38
408 84 38
410 407 38
412 405 28
414 411 29
416 415 413
418 45 38
420 44 38
422 419 38
424 423 29
426 425 413
428 417 12
430 427 13
432 431 429
434 47 38
436 435 38
438 37 30
440 439 437
442 22 21
444 443 405
446 445 26
448 402 27
450 449 447
452 182 38
454 451 28
456 452 29
458 457 455
460 402 29
462 461 455
464 459 12
466 463 13
468 467 465
470 51 38
472 50 38
474 471 38
476 149 38
478 148 38
480 477 38
482 120 38
484 482 221
486 481 220
488 485 478
490 489 487
492 490 8
494 472 221
496 494 8
498 492 475
500 496 472
502 501 499
504 53 38
506 505 38
508 32 5
510 509 507
512 7 2
514 320 36
516 321 8
518 517 515
520 512 4
522 519 513
524 523 521
526 23 20
528 55 38
530 54 38
532 529 38
534 533 27
536 535 28
538 530 29
540 539 537
542 541 526
544 530 527
546 545 543
548 97 38
550 96 38
552 549 38
554 550 29
556 555 537
558 533 28
560 553 29
562 561 559
564 557 526
566 562 527
568 567 565
570 547 525
572 569 524
574 573 571
576 57 38
578 56 38
580 577 38
582 169 38
584 168 38
586 583 38
588 587 581
590 63 38
592 62 38
594 591 38
596 107 38
598 106 38
600 597 38
602 601 592
604 112 38
606 603 26
608 604 27
610 609 607
612 611 526
614 604 527
616 615 613
618 617 525
620 578 26
622 584 27
624 623 621
626 625 526
628 584 527
630 629 627
632 631 525
634 618 588
636 632 589
638 637 635
640 638 581
642 598 27
644 643 607
646 645 526
648 598 527
650 649 647
652 651 525
654 578 27
656 655 621
658 657 526
660 578 527
662 661 659
664 663 525
666 652 640
668 664 641
670 669 667
672 180 38
674 672 29
676 675 455
678 58 38
680 678 29
682 681 455
684 677 12
686 683 13
688 687 685
690 61 38
692 691 38
694 693 437
696 83 38
698 82 38
700 697 38
702 35 9
704 702 13
706 704 5
708 706 33
710 708 13
712 710 37
714 712 31
716 714 13
718 717 701
720 719 694
722 65 38
724 723 38
726 725 720
728 726 507
730 595 27
732 731 526
734 592 527
736 735 733
738 72 38
740 737 525
742 738 524
744 743 741
746 725 35
748 725 8
750 746 9
752 751 749
754 187 38
756 186 38
758 755 38
760 77 38
762 76 38
764 761 38
766 67 38
768 66 38
770 767 38
772 771 227
774 771 762
776 772 765
778 777 775
780 779 756
782 774 759
784 783 781
786 773 762
788 768 765
790 789 787
792 771 765
794 791 756
796 793 759
798 797 795
800 785 10
802 798 11
804 803 801
806 69 38
808 68 38
810 807 38
812 89 38
814 88 38
816 813 38
818 811 28
820 817 29
822 821 819
824 823 12
826 71 38
828 70 38
830 827 38
832 79 38
834 833 38
836 119 38
838 118 38
840 837 38
842 507 437
844 842 693
846 844 719
848 846 725
850 848 838
852 851 835
854 848 768
856 855 852
858 171 38
860 170 38
862 859 38
864 860 848
866 865 856
868 133 38
870 132 38
872 869 38
874 870 848
876 875 866
878 125 38
880 124 38
882 879 38
884 880 848
886 885 876
888 123 38
890 122 38
892 889 38
894 890 848
896 895 886
898 848 814
900 898 808
902 901 896
904 848 550
906 904 530
908 907 902
910 848 420
912 130 38
914 912 910
916 179 38
918 178 38
920 917 38
922 918 914
924 922 672
926 924 678
928 926 408
930 95 38
932 94 38
934 931 38
936 932 928
938 105 38
940 104 38
942 939 38
944 940 936
946 108 38
948 946 944
950 114 38
952 950 948
954 143 38
956 142 38
958 955 38
960 956 952
962 151 38
964 150 38
966 963 38
968 964 960
970 157 38
972 156 38
974 971 38
976 972 968
978 158 38
980 978 976
982 980 452
984 982 402
986 985 908
988 165 38
990 164 38
992 989 38
994 990 848
996 995 986
998 135 38
1000 134 38
1002 999 38
1004 1000 848
1006 1005 996
1008 87 38
1010 86 38
1012 1009 38
1014 1010 848
1016 1015 1006
1018 93 38
1020 92 38
1022 1019 38
1024 1020 848
1026 1025 1016
1028 848 196
1030 1029 1026
1032 173 38
1034 172 38
1036 1033 38
1038 1034 848
1040 1039 1030
1042 848 314
1044 1043 1040
1046 175 38
1048 174 38
1050 1047 38
1052 1048 848
1054 1053 1044
1056 145 38
1058 144 38
1060 1057 38
1062 74 38
1064 1062 227
1066 1064 321
1068 1064 320
1070 1067 1058
1072 1069 1061
1074 1073 1071
1076 1075 1013
1078 1064 765
1080 1079 1023
1082 1064 762
1084 1083 1023
1086 1080 26
1088 1084 27
1090 1089 1087
1092 935 29
1094 1093 413
1096 1095 13
1098 1097 429
1100 99 38
1102 98 38
1104 1101 38
1106 101 38
1108 100 38
1110 1107 38
1112 127 38
1114 126 38
1116 1113 38
1118 321 36
1120 163 38
1122 1121 38
1124 1123 1118
1126 1119 1114
1128 1125 1117
1130 1129 1127
1132 1119 1108
1134 1133 1110
1136 1130 1111
1138 1134 1108
1140 1139 1137
1142 1141 1105
1144 1102 502
1146 1145 1143
1148 943 29
1150 1149 413
1152 1095 12
1154 1151 13
1156 1155 1153
1158 946 29
1160 1159 455
1162 1160 13
1164 1163 429
1166 111 38
1168 110 38
1170 1167 38
1172 670 638
1174 1171 13
1176 1172 1168
1178 1177 1175
1180 950 29
1182 1181 455
1184 1182 13
1186 1185 1153
1188 698 224
1190 1061 224
1192 1191 841
1194 1058 841
1196 1192 756
1198 1194 759
1200 1199 1197
1202 1058 224
1204 1203 841
1206 1061 841
1208 1205 756
1210 1207 759
1212 1211 1209
1214 1201 18
1216 1212 19
1218 1217 1215
1220 137 38
1222 136 38
1224 1221 38
1226 893 227
1228 1222 893
1230 1226 1225
1232 1231 1229
1234 1227 1222
1236 1225 890
1238 1237 1235
1240 1233 16
1242 1238 17
1244 1243 1241
1246 1225 893
1248 1228 16
1250 1246 17
1252 1251 1249
1254 1245 756
1256 1253 759
1258 1257 1255
1260 129 38
1262 128 38
1264 1261 38
1266 1265 224
1268 1262 224
1270 1267 14
1272 1269 15
1274 1273 1271
1276 1275 883
1278 1262 14
1280 1265 15
1282 1281 1279
1284 1283 883
1286 1276 756
1288 1284 759
1290 1289 1287
1292 912 29
1294 1293 455
1296 1294 13
1298 1297 429
1300 81 38
1302 80 38
1304 1301 38
1306 1302 873
1308 873 227
1310 1308 1305
1312 1311 1307
1314 1306 756
1316 1313 759
1318 1317 1315
1320 1319 18
1322 1313 19
1324 1323 1321
1326 1305 873
1328 1309 1302
1330 1305 870
1332 1331 1329
1334 1327 756
1336 1333 759
1338 1337 1335
1340 1339 18
1342 1333 19
1344 1343 1341
1346 1325 10
1348 1344 11
1350 1349 1347
1352 1062 513
1354 1352 227
1356 1062 512
1358 1356 227
1360 1355 1222
1362 1359 1225
1364 1363 1361
1366 1365 1003
1368 139 38
1370 138 38
1372 1369 38
1374 185 38
1376 184 38
1378 1375 38
1380 513 4
1382 152 38
1384 1382 1380
1386 1381 1379
1388 1385 1376
1390 1389 1387
1392 1380 1370
1394 1390 1373
1396 1392 1370
1398 1397 1395
1400 141 38
1402 140 38
1404 1401 38
1406 959 29
1408 1407 413
1410 1409 13
1412 1411 429
1414 155 38
1416 154 38
1418 1415 38
1420 1419 220
1422 1420 8
1424 1419 9
1426 1425 1423
1428 967 29
1430 1429 413
1432 1409 12
1434 1431 13
1436 1435 1433
1438 975 29
1440 1439 413
1442 1431 12
1444 1441 13
1446 1445 1443
1448 978 29
1450 1449 455
1452 1451 13
1454 1453 685
1456 1119 831
1458 1064 221
1460 1064 220
1462 1459 1262
1464 1461 1265
1466 1465 1463
1468 1467 993
1470 91 38
1472 90 38
1474 1471 38
1476 227 17
1478 1476 863
1480 863 227
1482 1479 756
1484 1481 759
1486 1485 1483
1488 1472 863
1490 1486 1475
1492 1491 1489
1494 1487 1472
1496 1475 860
1498 1497 1495
1500 1493 10
1502 1498 11
1504 1503 1501
1506 208 205
1508 513 224
1510 1509 216
1512 1511 233
1514 512 224
1516 1514 216
1518 1517 241
1520 1513 1506
1522 1518 1507
1524 1523 1521
1526 1525 1037
1528 1508 219
1530 1529 253
1532 1514 219
1534 1533 253
1536 1531 1506
1538 1535 1507
1540 1539 1537
1542 1540 1037
1544 1526 26
1546 1542 27
1548 1547 1545
1550 512 216
1552 513 216
1554 1550 1506
1556 1552 1507
1558 1557 1555
1560 1559 1037
1562 512 219
1564 513 219
1566 1563 1506
1568 1565 1507
1570 1569 1567
1572 1570 1037
1574 1560 26
1576 1572 27
1578 1577 1575
1580 1549 28
1582 1579 29
1584 1583 1581
1586 103 38
1588 102 38
1590 1587 38
1592 1591 224
1594 1588 14
1596 1593 15
1598 1597 1595
1600 1599 1051
1602 1593 1051
1604 1600 756
1606 1602 759
1608 1607 1605
1610 1588 224
1612 1610 15
1614 1613 1595
1616 1614 1051
1618 1611 1051
1620 1617 756
1622 1619 759
1624 1623 1621
1626 1609 10
1628 1624 11
1630 1629 1627
1632 1105 835
1634 1632 1111
1636 693 12
1638 1636 1171
1640 1639 193
1642 1641 1635
1644 921 29
1646 1645 413
1648 1647 13
1650 1649 429
1652 676 13
1654 1653 429
1656 1451 12
1658 459 13
1660 1659 1657
1662 1405 1381
i0 controllable_hmaster_0_0
i1 i_hbusreq_1
i2 controllable_hmaster_0_1
i3 i_hbusreq_0
i4 controllable_locked
i5 i_hready
i6 controllable_hgrant_0
i7 controllable_hgrant_1
i8 controllable_hgrant_2
i9 i_hburst_0_1
i10 i_hburst_0_0
i11 controllable_decide
i12 controllable_hmastlock
i13 controllable_start
i14 i_hlock_2
i15 i_hlock_1
i16 i_hlock_0
i17 i_hbusreq_2
l0 n39
l1 N__det_statevar21_out
l2 N__det_statevar48_out
l3 N__det_statevar8_out
l4 N__det_statevar22_out
l5 N__det_statevar49_out
l6 ____det_statevar14_209_out
l7 N__det_statevar23_out
l8 N__det_statevar5_out
l9 ____det_statevar6_240_out
l10 N__det_statevar24_out
l11 N__Env_Safe250_out
l12 N__det_statevar4_out
l13 N__det_statevar25_out
l14 N__det_statevar26_out
l15 N__det_statevar3_out
l16 N__det_statevar27_out
l17 N__det_statevar2_out
l18 prev_hready_out
l19 prev_locked_out
l20 N__Sys_Safe273_out
l21 prev_hlock_2_out
l22 N__init006_out
l23 N__det_statevar28_out
l24 N__det_statevar30_out
l25 N__det_statevar1_out
l26 prev_hlock_1_out
l27 N__det_statevar29_out
l28 N__det_statevar31_out
l29 N__det_statevar0_out
l30 N__fair274_out
l31 ____det_statevar16_225_out
l32 prev_hlock_0_out
l33 N__det_statevar32_out
l34 __det_statevar6_out
l35 N__det_statevar33_out
l36 N__fair276_out
l37 __det_statevar7_out
l38 N__det_statevar34_out
l39 init_out
l40 N__det_statevar35_out
l41 __det_statevar14_out
l42 N__det_statevar36_out
l43 N__det_statevar37_out
l44 __det_statevar16_out
l45 prev_hgrant_0_out
l46 N__det_statevar10_out
l47 N__det_statevar38_out
l48 N__det_statevar40_out
l49 prev_hgrant_1_out
l50 ____det_statevar19_217_out
l51 N__det_statevar11_out
l52 N__det_statevar39_out
l53 prev_hgrant_2_out
l54 prev_hmastlock_out
l55 N__det_statevar12_out
l56 N__det_statevar41_out
l57 __det_statevar19_out
l58 N__det_statevar13_out
l59 N__det_statevar42_out
l60 N__det_statevar43_out
l61 prev_hmaster_0_0_out
l62 N__det_statevar15_out
l63 N__det_statevar44_out
l64 prev_hmaster_0_1_out
l65 ____det_statevar7_244_out
l66 N__det_statevar45_out
l67 N__det_statevar17_out
l68 N__det_statevar46_out
l69 __count_1_278_out
l70 N__det_statevar18_out
l71 N__det_statevar20_out
l72 N__det_statevar47_out
l73 N__det_statevar9_out
l74 prev_decide_out
o0 o_err
c
amba_3_ifm
This file was written by ABC on Fri Aug 23 09:12:52 2013
For information about AIGER format, refer to http://fmv.jku.at/aiger
-------------------------------
This AIGER file has been created by the following sequence of commands:
> vl2mv ifm_amba03_fixed.v   ---gives--> ifm_amba03_fixed.mv
> abc -c "read_blif_mv ifm_amba03_fixed.mv; write_aiger -s ifm_amba03_fixed.aig"   ---gives--> ifm_amba03_fixed.aig
> aigtoaig ifm_amba03_fixed.aig ifm_amba03_fixed.aag   ---gives--> ifm_amba03_fixed.aag (this file)
Content of ifm_amba03_fixed.v:
module amba_3_ifm(
        o_err,
        i_clk,
        i_hbusreq_0,
        i_hbusreq_1,
        i_hbusreq_2,
        i_hlock_0,
        i_hlock_1,
        i_hlock_2,
        i_hburst_0_0,
        i_hburst_0_1,
        i_hready,
        controllable_hmaster_0_0,
        controllable_hmaster_0_1,
        controllable_hmastlock,
        controllable_start,
        controllable_decide,
        controllable_locked,
        controllable_hgrant_0,
        controllable_hgrant_1,
        controllable_hgrant_2);

input i_clk;
input i_hbusreq_0;
input i_hbusreq_1;
input i_hbusreq_2;
input i_hlock_0;
input i_hlock_1;
input i_hlock_2;
input i_hburst_0_0;
input i_hburst_0_1;
input i_hready;
input controllable_hmaster_0_0;
input controllable_hmaster_0_1;
input controllable_hmastlock;
input controllable_start;
input controllable_decide;
input controllable_locked;
input controllable_hgrant_0;
input controllable_hgrant_1;
input controllable_hgrant_2;
output o_err;

reg  __count_1_278;
reg  N__Sys_Safe273;
reg  N__Env_Safe250;
reg  prev_hready;
reg  prev_hlock_0;
reg  prev_hlock_1;
reg  prev_hlock_2;
reg  prev_hmaster_0_0;
reg  prev_hmaster_0_1;
reg  prev_hmastlock;
reg  prev_decide;
reg  prev_locked;
reg  prev_hgrant_0;
reg  prev_hgrant_1;
reg  prev_hgrant_2;
reg  init;
reg  N__init006;
reg  N__det_statevar25;
reg  N__det_statevar23;
reg  N__det_statevar22;
reg  N__det_statevar1;
reg  N__det_statevar3;
reg  N__det_statevar0 ;
reg  N__det_statevar5 ;
reg  N__det_statevar8 ;
reg  N__det_statevar10 ;
reg  N__det_statevar18 ;
reg  N__det_statevar20;
reg  N__det_statevar24;
reg  N__det_statevar28;
reg  N__det_statevar31;
reg  N__det_statevar32;
reg  N__det_statevar33;
reg  N__det_statevar34;
reg  N__det_statevar39;
reg  N__det_statevar41;
reg  N__det_statevar42;
reg  N__det_statevar43;
reg  N__det_statevar47;
reg  N__det_statevar49;
reg  N__det_statevar44;
reg  N__det_statevar40;
reg  N__det_statevar30;
reg  N__det_statevar29;
reg  N__det_statevar21;
reg  N__det_statevar17;
reg  N__det_statevar48;
reg  N__det_statevar46;
reg  N__det_statevar45;
reg  N__det_statevar38;
reg  N__det_statevar37;
reg  N__det_statevar36;
reg  N__det_statevar35;
reg  N__det_statevar26;
reg  __det_statevar7;
reg  __det_statevar6;
reg  N__det_statevar2;
reg  N__det_statevar4;
reg  ____det_statevar7_244;
reg  ____det_statevar6_240;
reg  __det_statevar14;
reg  N__det_statevar13;
reg  N__det_statevar12;
reg  ____det_statevar14_209;
reg  N__det_statevar11;
reg  __det_statevar19;
reg  N__det_statevar9;
reg  ____det_statevar19_217;
reg  N__det_statevar27;
reg  __det_statevar16;
reg  N__det_statevar15;
reg  ____det_statevar16_225;
reg  N__fair274;
reg  N__fair276;


wire busreq;
wire __bit000;
wire __bit001;
wire __bit002;
wire __bit003;
wire __bit004;
wire __bit005;
wire __bit_invar000;
wire __bit_invar001;
wire __bit_invar002;
wire __bit_invar003;
wire __bit_invar004;
wire __bit_invar005;
wire __bit_invar006;
wire __bit_obs000;
wire __bit_obs001;
wire __bit_obs002;
wire __bit_obs003;
wire __bit_obs004;
wire __bit_obs005;
wire __bit_obs006;
wire __bit_obs007;
wire __bit_obs008;
wire __bit_obs009;
wire __bit_obs010;
wire __bit_obs011;
wire __bit_obs012;
wire __bit_obs013;
wire ___bdd_195;
wire ___bdd_196;
wire ___bdd_197;
wire ___bdd_198;
wire ___bdd_199;
wire ___bdd_200;
wire ___bdd_008;
wire ___bdd_009;
wire ___bdd_010;
wire ___bdd_011;
wire ___bdd_012;
wire ___bdd_013;
wire ___bdd_014;
wire ___bdd_015;
wire ___bdd_016;
wire ___bdd_017;
wire ___bdd_018;
wire ___bdd_019;
wire ___bdd_020;
wire ___bdd_021;
wire ___bdd_022;
wire ___bdd_023;
wire ___bdd_024;
wire ___bdd_025;
wire ___bdd_026;
wire ___bdd_027;
wire ___bdd_028;
wire ___bdd_029;
wire ___bdd_030;
wire ___bdd_031;
wire ___bdd_032;
wire ___bdd_033;
wire ___bdd_034;
wire ___bdd_035;
wire ___bdd_036;
wire ___bdd_037;
wire ___bdd_038;
wire ___bdd_039;
wire ___bdd_040;
wire ___bdd_041;
wire ___bdd_042;
wire ___bdd_043;
wire ___bdd_044;
wire ___bdd_045;
wire ___bdd_046;
wire ___bdd_047;
wire ___bdd_048;
wire ___bdd_049;
wire ___bdd_050;
wire ___bdd_051;
wire ___bdd_052;
wire ___bdd_053;
wire ___bdd_054;
wire ___bdd_055;
wire ___bdd_056;
wire ___bdd_057;
wire ___bdd_058;
wire ___bdd_059;
wire ___bdd_060;
wire ___bdd_061;
wire ___bdd_062;
wire ___bdd_063;
wire ___bdd_064;
wire ___bdd_065;
wire ___bdd_066;
wire ___bdd_067;
wire ___bdd_068;
wire ___bdd_069;
wire ___bdd_070;
wire ___bdd_071;
wire ___bdd_072;
wire ___bdd_073;
wire ___bdd_074;
wire ___bdd_075;
wire ___bdd_076;
wire ___bdd_077;
wire ___bdd_078;
wire ___bdd_079;
wire ___bdd_080;
wire ___bdd_081;
wire ___bdd_082;
wire ___bdd_083;
wire ___bdd_084;
wire ___bdd_085;
wire ___bdd_086;
wire ___bdd_087;
wire ___bdd_088;
wire ___bdd_089;
wire ___bdd_090;
wire ___bdd_091;
wire ___bdd_092;
wire ___bdd_093;
wire ___bdd_094;
wire ___bdd_095;
wire ___bdd_096;
wire ___bdd_097;
wire ___bdd_098;
wire ___bdd_099;
wire ___bdd_100;
wire ___bdd_101;
wire ___bdd_102;
wire ___bdd_103;
wire ___bdd_104;
wire ___bdd_105;
wire ___bdd_106;
wire ___bdd_107;
wire ___bdd_108;
wire ___bdd_109;
wire ___bdd_110;
wire ___bdd_111;
wire ___bdd_112;
wire ___bdd_113;
wire ___bdd_114;
wire ___bdd_115;
wire ___bdd_116;
wire ___bdd_117;
wire ___bdd_118;
wire ___bdd_119;
wire ___bdd_120;
wire ___bdd_121;
wire ___bdd_122;
wire ___bdd_123;
wire ___bdd_124;
wire ___bdd_125;
wire ___bdd_126;
wire ___bdd_127;
wire ___bdd_128;
wire ___bdd_129;
wire ___bdd_130;
wire ___bdd_131;
wire ___bdd_132;
wire ___bdd_133;
wire ___bdd_134;
wire ___bdd_135;
wire ___bdd_136;
wire ___bdd_137;
wire ___bdd_138;
wire ___bdd_139;
wire ___bdd_140;
wire ___bdd_141;
wire ___bdd_142;
wire ___bdd_143;
wire ___bdd_144;
wire ___bdd_145;
wire ___bdd_146;
wire ___bdd_147;
wire ___bdd_148;
wire ___bdd_149;
wire ___bdd_150;
wire ___bdd_151;
wire ___bdd_152;
wire ___bdd_153;
wire ___bdd_154;
wire ___bdd_155;
wire ___bdd_156;
wire ___bdd_157;
wire ___bdd_158;
wire ___bdd_159;
wire ___bdd_160;
wire ___bdd_161;
wire ___bdd_162;
wire ___bdd_163;
wire ___bdd_164;
wire ___bdd_165;
wire ___bdd_166;
wire ___bdd_167;
wire ___bdd_168;
wire ___bdd_169;
wire ___bdd_170;
wire ___bdd_171;
wire ___bdd_172;
wire ___bdd_173;
wire ___bdd_174;
wire ___bdd_175;
wire ___bdd_176;
wire ___bdd_177;
wire ___bdd_178;
wire ___bdd_179;
wire ___bdd_180;
wire ___bdd_181;
wire ___bdd_182;
wire ___bdd_183;
wire ___bdd_184;
wire ___bdd_185;
wire ___bdd_186;
wire ___bdd_187;
wire ___bdd_188;
wire ___bdd_189;
wire ___bdd_190;
wire ___bdd_191;
wire ___bdd_192;
wire ___bdd_193;
wire ___bdd_194;
wire ___bdd_226;
wire ___bdd_227;
wire ___bdd_228;
wire ___bdd_229;
wire ___bdd_230;
wire ___bdd_231;
wire ___bdd_232;
wire ___bdd_233;
wire ___bdd_234;
wire ___bdd_235;
wire _____bdd_226_236;
wire _____bdd_227_241;
wire _____bdd_228_242;
wire _____bdd_229_243;
wire _____bdd_230_237;
wire _____bdd_231_238;
wire _____bdd_232_239;
wire ___bdd_201;
wire ___bdd_202;
wire ___bdd_203;
wire ___bdd_204;
wire ___bdd_205;
wire _____bdd_201_206;
wire _____bdd_202_207;
wire _____bdd_203_208;
wire ___bdd_210;
wire ___bdd_211;
wire ___bdd_212;
wire ___bdd_213;
wire _____bdd_210_215;
wire _____bdd_211_214;
wire _____bdd_212_216;
wire ___bdd_218;
wire ___bdd_219;
wire ___bdd_220;
wire ___bdd_221;
wire _____bdd_218_223;
wire _____bdd_219_222;
wire _____bdd_220_224;
wire __A3_245;
wire __A4_246;
wire __A3_247;
wire __A3_248;
wire __A3_249;
wire __G4_251;
wire __G6_252;
wire __G7_253;
wire __G8_254;
wire __G9_255;
wire __G1_256;
wire __G2_257;
wire __G3_258;
wire __G4_259;
wire __G4_260;
wire __G4_261;
wire __G5_262;
wire __G6_263;
wire __G6_264;
wire __G6_265;
wire __G7_266;
wire __G7_267;
wire __G7_268;
wire __G8_269;
wire __G8_270;
wire __G8_271;
wire __G8_272;
wire o_err;

assign busreq = __bit002 ? i_hbusreq_1 : (__bit005 ? i_hbusreq_2 : i_hbusreq_0);
assign __bit000  =  !controllable_hmaster_0_1;
assign __bit001  =  controllable_hmaster_0_0;
assign __bit002  =  __bit000  &  __bit001;
assign __bit003  =  controllable_hmaster_0_1;
assign __bit004  =  !controllable_hmaster_0_0;
assign __bit005  =  __bit003  &  __bit004;
assign __bit_invar000  =  i_hburst_0_0;
assign __bit_invar001  =  i_hburst_0_1;
assign __bit_invar002  =  !__bit_invar000  |  !__bit_invar001;
assign __bit_invar003  =  !__bit001  |  !__bit003;
assign __bit_invar004  =  prev_hmaster_0_0;
assign __bit_invar005  =  prev_hmaster_0_1;
assign __bit_invar006  =  !__bit_invar004  |  !__bit_invar005;
assign __bit_obs000  =  i_hburst_0_1;
assign __bit_obs001  =  !i_hburst_0_0;
assign __bit_obs002  =  __bit_obs000  &  __bit_obs001;
assign __bit_obs003  =  !i_hburst_0_1;
assign __bit_obs004  =  i_hburst_0_0;
assign __bit_obs005  =  __bit_obs003  &  __bit_obs004;
assign __bit_obs006  =  __bit000  &  __bit004;
assign __bit_obs007  =  !prev_hmaster_0_1;
assign __bit_obs008  =  !prev_hmaster_0_0;
assign __bit_obs009  =  __bit_obs007  &  __bit_obs008;
assign __bit_obs010  =  prev_hmaster_0_0;
assign __bit_obs011  =  __bit_obs007  &  __bit_obs010;
assign __bit_obs012  =  prev_hmaster_0_1;
assign __bit_obs013  =  __bit_obs008  &  __bit_obs012;
assign ___bdd_195  =  i_hlock_0  |  N__det_statevar25;
assign ___bdd_196 = i_hbusreq_0  ?  !N__det_statevar25  :  !___bdd_195;
assign ___bdd_197 = i_hbusreq_1  |  !i_hlock_1;
assign ___bdd_198 = !N__det_statevar23  &  ___bdd_197;
assign ___bdd_199 = i_hbusreq_2  |  !i_hlock_2;
assign ___bdd_200 = !N__det_statevar22  &  ___bdd_199;
assign ___bdd_008 = controllable_start  ?  !N__det_statevar3  :  !N__det_statevar1;
assign ___bdd_009 = i_hready  &  ___bdd_008;
assign ___bdd_010 = controllable_start  ?  !N__det_statevar5   :  !N__det_statevar0 ;
assign ___bdd_011 = controllable_hmastlock  |  N__det_statevar5 ;
assign ___bdd_012 = controllable_start  ?  ___bdd_011  :  N__det_statevar5 ;
assign ___bdd_013 = __bit_obs002  ?  ___bdd_012  :  N__det_statevar5 ;
assign ___bdd_014 = controllable_start  ?  ___bdd_011  :  N__det_statevar0 ;
assign ___bdd_015 = __bit_obs002  ?  ___bdd_014  :  !___bdd_010;
assign ___bdd_016 = busreq  ?  ___bdd_013  :  ___bdd_015;
assign ___bdd_017 = controllable_start  ?  !N__det_statevar49  :  !N__det_statevar28;
assign ___bdd_018 = controllable_start  ?  !N__det_statevar49  :  !N__det_statevar8 ;
assign ___bdd_019 = i_hready  ?  ___bdd_017  :  ___bdd_018;
assign ___bdd_020 = __bit_obs005  |  N__det_statevar49;
assign ___bdd_021 = controllable_hmastlock  ?  ___bdd_020  :  N__det_statevar49;
assign ___bdd_022 = controllable_start  ?  ___bdd_021  :  N__det_statevar10 ;
assign ___bdd_023 = i_hready  ?  ___bdd_017  :  !___bdd_022;
assign ___bdd_024 = controllable_start  ?  !N__det_statevar49  :  !N__det_statevar18 ;
assign ___bdd_025 = i_hready  ?  ___bdd_017  :  ___bdd_024;
assign ___bdd_026 = controllable_start  ?  ___bdd_021  :  N__det_statevar20;
assign ___bdd_027 = i_hready  ?  ___bdd_017  :  !___bdd_026;
assign ___bdd_028 = controllable_start  ?  ___bdd_021  :  N__det_statevar24;
assign ___bdd_029 = i_hready  ?  ___bdd_026  :  ___bdd_028;
assign ___bdd_030 = controllable_start  ?  !N__det_statevar49  :  !N__det_statevar31;
assign ___bdd_031 = i_hready  ?  ___bdd_017  :  ___bdd_030;
assign ___bdd_032 = controllable_start  ?  !N__det_statevar49  :  !N__det_statevar32;
assign ___bdd_033 = i_hready  ?  ___bdd_030  :  ___bdd_032;
assign ___bdd_034 = controllable_start  ?  ___bdd_021  :  N__det_statevar33;
assign ___bdd_035 = i_hready  ?  ___bdd_017  :  !___bdd_034;
assign ___bdd_036 = controllable_start  ?  ___bdd_021  :  N__det_statevar34;
assign ___bdd_037 = i_hready  ?  ___bdd_030  :  !___bdd_036;
assign ___bdd_038 = controllable_start  ?  !N__det_statevar49  :  !N__det_statevar39;
assign ___bdd_039 = i_hready  ?  ___bdd_017  :  ___bdd_038;
assign ___bdd_040 = controllable_start  ?  !N__det_statevar49  :  !N__det_statevar41;
assign ___bdd_041 = i_hready  ?  ___bdd_038  :  ___bdd_040;
assign ___bdd_042 = controllable_start  ?  !N__det_statevar49  :  !N__det_statevar42;
assign ___bdd_043 = i_hready  ?  ___bdd_040  :  ___bdd_042;
assign ___bdd_044 = controllable_start  ?  ___bdd_021  :  N__det_statevar43;
assign ___bdd_045 = i_hready  ?  ___bdd_026  :  ___bdd_044;
assign ___bdd_046 = controllable_start  ?  ___bdd_021  :  N__det_statevar47;
assign ___bdd_047 = i_hready  ?  ___bdd_044  :  ___bdd_046;
assign ___bdd_048 = controllable_start  ?  ___bdd_021  :  N__det_statevar49;
assign ___bdd_049 = i_hready  ?  ___bdd_046  :  ___bdd_048;
assign ___bdd_050 = init  |  !prev_hready;
assign ___bdd_051 = __bit_obs006  |  ___bdd_050;
assign ___bdd_052 = ___bdd_050  |  !__bit_obs006;
assign ___bdd_053 = prev_hgrant_0  ?  ___bdd_051  :  ___bdd_052;
assign ___bdd_054 = !N__det_statevar44  &  ___bdd_053;
assign ___bdd_055 = __bit002  |  !prev_hready;
assign ___bdd_056 = init  |  ___bdd_055;
assign ___bdd_057 = prev_hready  &  __bit002;
assign ___bdd_058 = init  |  !___bdd_057;
assign ___bdd_059 = prev_hgrant_1  ?  ___bdd_056  :  ___bdd_058;
assign ___bdd_060 = !N__det_statevar40  &  ___bdd_059;
assign ___bdd_061 = init  |  !prev_hready;
assign ___bdd_062 = __bit005  |  ___bdd_061;
assign ___bdd_063 = ___bdd_061  |  !__bit005;
assign ___bdd_064 = prev_hgrant_2  ?  ___bdd_062  :  ___bdd_063;
assign ___bdd_065 = !N__det_statevar30  &  ___bdd_064;
assign ___bdd_066 = init  |  !prev_hready;
assign ___bdd_067 = prev_locked  |  ___bdd_066;
assign ___bdd_068 = !N__det_statevar29  &  ___bdd_067;
assign ___bdd_069 = ___bdd_066  |  !prev_locked;
assign ___bdd_070 = !N__det_statevar29  &  ___bdd_069;
assign ___bdd_071 = controllable_hmastlock  ?  ___bdd_068  :  ___bdd_070;
assign ___bdd_072 = __bit_obs006  |  !init;
assign ___bdd_073 = prev_hmastlock  ?  ___bdd_072  :  !init;
assign ___bdd_074 = init  &  __bit_obs006;
assign ___bdd_075 = prev_hmastlock  ?  ___bdd_074  :  init;
assign ___bdd_076 = __bit_obs009  ?  ___bdd_073  :  !___bdd_075;
assign ___bdd_077 = !N__det_statevar21  &  ___bdd_076;
assign ___bdd_078 = prev_hmastlock  ?  init  :  !___bdd_072;
assign ___bdd_079 = prev_hmastlock  ?  init  :  ___bdd_074;
assign ___bdd_080 = __bit_obs009  ?  ___bdd_078  :  ___bdd_079;
assign ___bdd_081 = ___bdd_080  |  N__det_statevar21;
assign ___bdd_082 = controllable_hmastlock  ?  ___bdd_077  :  !___bdd_081;
assign ___bdd_083 = prev_hmastlock  &  __bit_obs006;
assign ___bdd_084 = __bit_obs006  |  !prev_hmastlock;
assign ___bdd_085 = __bit_obs009  ?  ___bdd_083  :  !___bdd_084;
assign ___bdd_086 = !N__det_statevar21  &  ___bdd_085;
assign ___bdd_087 = prev_hmastlock  |  !__bit_obs006;
assign ___bdd_088 = prev_hmastlock  |  __bit_obs006;
assign ___bdd_089 = __bit_obs009  ?  ___bdd_087  :  ___bdd_088;
assign ___bdd_090 = ___bdd_089  |  N__det_statevar21;
assign ___bdd_091 = controllable_hmastlock  ?  ___bdd_086  :  !___bdd_090;
assign ___bdd_092 = controllable_start  ?  ___bdd_082  :  ___bdd_091;
assign ___bdd_093 = __bit002  |  !init;
assign ___bdd_094 = prev_hmastlock  ?  ___bdd_093  :  !init;
assign ___bdd_095 = init  &  __bit002;
assign ___bdd_096 = prev_hmastlock  ?  ___bdd_095  :  init;
assign ___bdd_097 = __bit_obs011  ?  ___bdd_094  :  !___bdd_096;
assign ___bdd_098 = !N__det_statevar17  &  ___bdd_097;
assign ___bdd_099 = prev_hmastlock  ?  init  :  !___bdd_093;
assign ___bdd_100 = prev_hmastlock  ?  init  :  ___bdd_095;
assign ___bdd_101 = __bit_obs011  ?  ___bdd_099  :  ___bdd_100;
assign ___bdd_102 = ___bdd_101  |  N__det_statevar17;
assign ___bdd_103 = controllable_hmastlock  ?  ___bdd_098  :  !___bdd_102;
assign ___bdd_104 = prev_hmastlock  &  __bit002;
assign ___bdd_105 = __bit002  |  !prev_hmastlock;
assign ___bdd_106 = __bit_obs011  ?  ___bdd_104  :  !___bdd_105;
assign ___bdd_107 = !N__det_statevar17  &  ___bdd_106;
assign ___bdd_108 = prev_hmastlock  |  !__bit002;
assign ___bdd_109 = prev_hmastlock  |  __bit002;
assign ___bdd_110 = __bit_obs011  ?  ___bdd_108  :  ___bdd_109;
assign ___bdd_111 = ___bdd_110  |  N__det_statevar17;
assign ___bdd_112 = controllable_hmastlock  ?  ___bdd_107  :  !___bdd_111;
assign ___bdd_113 = controllable_start  ?  ___bdd_103  :  ___bdd_112;
assign ___bdd_114 = __bit005  |  !init;
assign ___bdd_115 = prev_hmastlock  ?  ___bdd_114  :  !init;
assign ___bdd_116 = init  &  __bit005;
assign ___bdd_117 = prev_hmastlock  ?  ___bdd_116  :  init;
assign ___bdd_118 = __bit_obs013  ?  ___bdd_115  :  !___bdd_117;
assign ___bdd_119 = !N__det_statevar48  &  ___bdd_118;
assign ___bdd_120 = prev_hmastlock  ?  init  :  !___bdd_114;
assign ___bdd_121 = prev_hmastlock  ?  init  :  ___bdd_116;
assign ___bdd_122 = __bit_obs013  ?  ___bdd_120  :  ___bdd_121;
assign ___bdd_123 = ___bdd_122  |  N__det_statevar48;
assign ___bdd_124 = controllable_hmastlock  ?  ___bdd_119  :  !___bdd_123;
assign ___bdd_125 = prev_hmastlock  &  __bit005;
assign ___bdd_126 = __bit005  |  !prev_hmastlock;
assign ___bdd_127 = __bit_obs013  ?  ___bdd_125  :  !___bdd_126;
assign ___bdd_128 = !N__det_statevar48  &  ___bdd_127;
assign ___bdd_129 = prev_hmastlock  |  !__bit005;
assign ___bdd_130 = prev_hmastlock  |  __bit005;
assign ___bdd_131 = __bit_obs013  ?  ___bdd_129  :  ___bdd_130;
assign ___bdd_132 = ___bdd_131  |  N__det_statevar48;
assign ___bdd_133 = controllable_hmastlock  ?  ___bdd_128  :  !___bdd_132;
assign ___bdd_134 = controllable_start  ?  ___bdd_124  :  ___bdd_133;
assign ___bdd_135 = prev_hlock_0  |  !init;
assign ___bdd_136 = controllable_hgrant_0  ?  prev_hlock_0  :  ___bdd_135;
assign ___bdd_137 = !N__det_statevar46  &  ___bdd_136;
assign ___bdd_138 = !N__det_statevar46  &  ___bdd_135;
assign ___bdd_139 = prev_decide  ?  ___bdd_137  :  ___bdd_138;
assign ___bdd_140 = init  &  prev_hlock_0;
assign ___bdd_141 = controllable_hgrant_0  ?  prev_hlock_0  :  ___bdd_140;
assign ___bdd_142 = ___bdd_141  |  N__det_statevar46;
assign ___bdd_143 = ___bdd_140  |  N__det_statevar46;
assign ___bdd_144 = prev_decide  ?  ___bdd_142  :  ___bdd_143;
assign ___bdd_145 = controllable_locked  ?  ___bdd_139  :  !___bdd_144;
assign ___bdd_146 = init  |  controllable_hgrant_1;
assign ___bdd_147 = ___bdd_146  |  N__det_statevar45;
assign ___bdd_148 = init  |  N__det_statevar45;
assign ___bdd_149 = prev_decide  ?  ___bdd_147  :  ___bdd_148;
assign ___bdd_150 = prev_hlock_1  ?  !N__det_statevar45  :  !___bdd_149;
assign ___bdd_151 = prev_hlock_1  ?  ___bdd_149  :  N__det_statevar45;
assign ___bdd_152 = controllable_locked  ?  ___bdd_150  :  !___bdd_151;
assign ___bdd_153 = !N__det_statevar38  &  prev_hlock_2;
assign ___bdd_154 = init  |  N__det_statevar38;
assign ___bdd_155 = prev_hlock_2  ?  !N__det_statevar38  :  !___bdd_154;
assign ___bdd_156 = prev_decide  ?  ___bdd_153  :  ___bdd_155;
assign ___bdd_157 = controllable_hgrant_2  ?  ___bdd_156  :  ___bdd_155;
assign ___bdd_158 = prev_hlock_2  |  N__det_statevar38;
assign ___bdd_159 = prev_hlock_2  ?  ___bdd_154  :  N__det_statevar38;
assign ___bdd_160 = prev_decide  ?  ___bdd_158  :  ___bdd_159;
assign ___bdd_161 = controllable_hgrant_2  ?  ___bdd_160  :  ___bdd_159;
assign ___bdd_162 = controllable_locked  ?  ___bdd_157  :  !___bdd_161;
assign ___bdd_163 = prev_hgrant_0  |  !init;
assign ___bdd_164 = init  &  prev_hgrant_0;
assign ___bdd_165 = controllable_hgrant_0  ?  ___bdd_163  :  !___bdd_164;
assign ___bdd_166 = !N__det_statevar37  &  ___bdd_165;
assign ___bdd_167 = controllable_hgrant_0  ?  prev_hgrant_0  :  !prev_hgrant_0;
assign ___bdd_168 = !N__det_statevar37  &  ___bdd_167;
assign ___bdd_169 = prev_decide  ?  ___bdd_166  :  ___bdd_168;
assign ___bdd_170 = init  |  N__det_statevar36;
assign ___bdd_171 = prev_hgrant_1  ?  !N__det_statevar36  :  !___bdd_170;
assign ___bdd_172 = prev_hgrant_1  ?  ___bdd_170  :  N__det_statevar36;
assign ___bdd_173 = controllable_hgrant_1  ?  ___bdd_171  :  !___bdd_172;
assign ___bdd_174 = !N__det_statevar36  &  prev_hgrant_1;
assign ___bdd_175 = prev_hgrant_1  |  N__det_statevar36;
assign ___bdd_176 = controllable_hgrant_1  ?  ___bdd_174  :  !___bdd_175;
assign ___bdd_177 = prev_decide  ?  ___bdd_173  :  ___bdd_176;
assign ___bdd_178 = prev_hgrant_2  |  !init;
assign ___bdd_179 = !N__det_statevar35  &  ___bdd_178;
assign ___bdd_180 = !N__det_statevar35  &  prev_hgrant_2;
assign ___bdd_181 = prev_decide  ?  ___bdd_179  :  ___bdd_180;
assign ___bdd_182 = init  &  prev_hgrant_2;
assign ___bdd_183 = ___bdd_182  |  N__det_statevar35;
assign ___bdd_184 = prev_hgrant_2  |  N__det_statevar35;
assign ___bdd_185 = prev_decide  ?  ___bdd_183  :  ___bdd_184;
assign ___bdd_186 = controllable_hgrant_2  ?  ___bdd_181  :  !___bdd_185;
assign ___bdd_187 = init  |  N__det_statevar26;
assign ___bdd_188 = prev_locked  ?  !N__det_statevar26  :  !___bdd_187;
assign ___bdd_189 = prev_locked  &  !N__det_statevar26;
assign ___bdd_190 = prev_decide  ?  ___bdd_188  :  ___bdd_189;
assign ___bdd_191 = prev_locked  ?  ___bdd_187  :  N__det_statevar26;
assign ___bdd_192 = prev_locked  |  N__det_statevar26;
assign ___bdd_193 = prev_decide  ?  ___bdd_191  :  ___bdd_192;
assign ___bdd_194 = controllable_locked  ?  ___bdd_190  :  !___bdd_193;
assign ___bdd_226 = !N__det_statevar4  |  __det_statevar6;
assign ___bdd_227 = controllable_hmastlock  ?  ___bdd_226  :  __det_statevar7;
assign ___bdd_228 = __bit_obs002  ?  ___bdd_227  :  __det_statevar7;
assign ___bdd_229 = busreq  &  ___bdd_228;
assign ___bdd_230 = controllable_hmastlock  ?  ___bdd_226  :  __det_statevar6;
assign ___bdd_231 = __bit_obs002  ?  ___bdd_230  :  __det_statevar6;
assign ___bdd_232 = busreq  &  ___bdd_231;
assign ___bdd_233 = controllable_hmastlock  |  N__det_statevar4;
assign ___bdd_234 = __bit_obs002  ?  ___bdd_233  :  N__det_statevar4;
assign ___bdd_235 = busreq  ?  ___bdd_234  :  N__det_statevar2;
assign _____bdd_226_236 = ____det_statevar6_240;
assign _____bdd_227_241 = controllable_hmastlock  ?  _____bdd_226_236  :  ____det_statevar7_244;
assign _____bdd_228_242 = __bit_obs002  ?  _____bdd_227_241  :  ____det_statevar7_244;
assign _____bdd_229_243 = busreq  &  _____bdd_228_242;
assign _____bdd_230_237 = controllable_hmastlock  ?  _____bdd_226_236  :  ____det_statevar6_240;
assign _____bdd_231_238 = __bit_obs002  ?  _____bdd_230_237  :  ____det_statevar6_240;
assign _____bdd_232_239 = busreq  &  _____bdd_231_238;
assign ___bdd_201 = __bit_obs006  |  !__det_statevar14;
assign ___bdd_202 = !N__det_statevar12  ?  __bit_obs006  :  ___bdd_201;
assign ___bdd_203 = ___bdd_202  |  !i_hbusreq_0;
assign ___bdd_204 = __bit_obs006  &  !N__det_statevar13;
assign ___bdd_205 = i_hbusreq_0  ?  ___bdd_204  :  !N__det_statevar13;
assign _____bdd_201_206 = __bit_obs006  |  !____det_statevar14_209;
assign _____bdd_202_207 = _____bdd_201_206;
assign _____bdd_203_208 = _____bdd_202_207  |  !i_hbusreq_0;
assign ___bdd_210 = __bit002  |  !i_hbusreq_1;
assign ___bdd_211 = ___bdd_210  |  !__det_statevar19;
assign ___bdd_212 = !N__det_statevar9  ?  ___bdd_210  :  ___bdd_211;
assign ___bdd_213 = !N__det_statevar11  &  ___bdd_210;
assign _____bdd_210_215 = __bit002  |  !i_hbusreq_1;
assign _____bdd_211_214 = _____bdd_210_215  |  !____det_statevar19_217;
assign _____bdd_212_216 = _____bdd_211_214;
assign ___bdd_218 = __bit005  |  !i_hbusreq_2;
assign ___bdd_219 = ___bdd_218  |  N__det_statevar15;
assign ___bdd_220 = __det_statevar16  ?  ___bdd_218  :  ___bdd_219;
assign ___bdd_221 = !N__det_statevar27  &  ___bdd_218;
assign _____bdd_218_223 = __bit005  |  !i_hbusreq_2;
assign _____bdd_219_222 = 1;
assign _____bdd_220_224 = ____det_statevar16_225  ?  _____bdd_218_223  :  _____bdd_219_222;
assign __A3_245 = 1;
assign __A4_246 = (N__init006) | (!i_hbusreq_0  &  !i_hlock_0  &  !i_hready  &  !i_hbusreq_1  &  !i_hlock_1  &  !i_hready  &  !i_hbusreq_2  &  !i_hlock_2  &  !i_hready);
assign __A3_247 = !N__det_statevar25;
assign __A3_248 = !N__det_statevar23;
assign __A3_249 = !N__det_statevar22;
assign __G4_251 = 1;
assign __G6_252 = 1;
assign __G7_253 = 1;
assign __G8_254 = 1;
assign __G9_255 = 1;
assign __G1_256 = !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247)  |  !N__det_statevar1  |  !N__det_statevar3;
assign __G2_257 = !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247)  |  !N__det_statevar0   |  !N__det_statevar5 ;
assign __G3_258 = !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247)  |  !N__det_statevar8   |  !N__det_statevar10   |  !N__det_statevar18   |  !N__det_statevar20  |  !N__det_statevar24  |  !N__det_statevar28  |  !N__det_statevar31  |  !N__det_statevar32  |  !N__det_statevar33  |  !N__det_statevar34  |  !N__det_statevar39  |  !N__det_statevar41  |  !N__det_statevar42  |  !N__det_statevar43  |  !N__det_statevar47  |  !N__det_statevar49;
assign __G4_259 = !N__det_statevar44  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G4_260 = !N__det_statevar40  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G4_261 = !N__det_statevar30  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G5_262 = !N__det_statevar29  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G6_263 = !N__det_statevar21  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G6_264 = !N__det_statevar17  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G6_265 = !N__det_statevar48  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G7_266 = !N__det_statevar46  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G7_267 = !N__det_statevar45  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G7_268 = !N__det_statevar38  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G8_269 = !N__det_statevar37  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G8_270 = !N__det_statevar36  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G8_271 = !N__det_statevar35  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);
assign __G8_272 = !N__det_statevar26  |  !(__A3_248  &  __A3_249  &  __A3_245  &  !N__Env_Safe250  &  __A4_246  &  __A3_247);


assign o_err = __count_1_278;

initial
 begin
  __count_1_278 = 0;
  N__Sys_Safe273 = 0;
  N__Env_Safe250 = 0;
  prev_hready = 0;
  prev_hlock_0 = 0;
  prev_hlock_1 = 0;
  prev_hlock_2 = 0;
  prev_hmaster_0_0 = 0;
  prev_hmaster_0_1 = 0;
  prev_hmastlock = 0;
  prev_decide = 0;
  prev_locked = 0;
  prev_hgrant_0 = 0;
  prev_hgrant_1 = 0;
  prev_hgrant_2 = 0;
  init = 0;
  N__init006 = 0;
  N__det_statevar25 = 0;
  N__det_statevar23 = 0;
  N__det_statevar22 = 0;
  N__det_statevar1 = 0;
  N__det_statevar3 = 0;
  N__det_statevar0  = 0;
  N__det_statevar5  = 0;
  N__det_statevar8  = 0;
  N__det_statevar10  = 0;
  N__det_statevar18  = 0;
  N__det_statevar20 = 0;
  N__det_statevar24 = 0;
  N__det_statevar28 = 0;
  N__det_statevar31 = 0;
  N__det_statevar32 = 0;
  N__det_statevar33 = 0;
  N__det_statevar34 = 0;
  N__det_statevar39 = 0;
  N__det_statevar41 = 0;
  N__det_statevar42 = 0;
  N__det_statevar43 = 0;
  N__det_statevar47 = 0;
  N__det_statevar49 = 0;
  N__det_statevar44 = 0;
  N__det_statevar40 = 0;
  N__det_statevar30 = 0;
  N__det_statevar29 = 0;
  N__det_statevar21 = 0;
  N__det_statevar17 = 0;
  N__det_statevar48 = 0;
  N__det_statevar46 = 0;
  N__det_statevar45 = 0;
  N__det_statevar38 = 0;
  N__det_statevar37 = 0;
  N__det_statevar36 = 0;
  N__det_statevar35 = 0;
  N__det_statevar26 = 0;
  __det_statevar7 = 0;
  __det_statevar6 = 0;
  N__det_statevar2 = 0;
  N__det_statevar4 = 0;
  ____det_statevar7_244 = 0;
  ____det_statevar6_240 = 0;
  __det_statevar14 = 0;
  N__det_statevar13 = 0;
  N__det_statevar12 = 0;
  ____det_statevar14_209 = 0;
  N__det_statevar11 = 0;
  __det_statevar19 = 0;
  N__det_statevar9 = 0;
  ____det_statevar19_217 = 0;
  N__det_statevar27 = 0;
  __det_statevar16 = 0;
  N__det_statevar15 = 0;
  ____det_statevar16_225 = 0;
  N__fair274 = 0;
  N__fair276 = 0;
 end

always @(posedge i_clk)
 begin
  __count_1_278 = !(!N__Sys_Safe273 & !N__fair274 & !____det_statevar16_225) & (__count_1_278 | !N__Env_Safe250 & i_hready & !N__fair276);
  N__Sys_Safe273 = !(!N__Sys_Safe273 & __G8_271 & __G8_272 & __G7_267 & __G7_268 & __G8_269 & __G8_270 & __G4_251 & __G6_252 & __G7_253 & __G8_254 & __G9_255 & __G1_256 & __G2_257 & __G3_258 & __G4_259 & __G4_260 & __G4_261 & __G5_262 & __G6_263 & __G6_264 & __G6_265 & __G7_266);
  N__Env_Safe250 = !(!N__Env_Safe250 & __A3_249 & __A3_245 & __A4_246 & __A3_247 & __A3_248);
  prev_hready = i_hready;
  prev_hlock_0 = i_hlock_0;
  prev_hlock_1 = i_hlock_1;
  prev_hlock_2 = i_hlock_2;
  prev_hmaster_0_0 = controllable_hmaster_0_0;
  prev_hmaster_0_1 = controllable_hmaster_0_1;
  prev_hmastlock = controllable_hmastlock;
  prev_decide = controllable_decide;
  prev_locked = controllable_locked;
  prev_hgrant_0 = controllable_hgrant_0;
  prev_hgrant_1 = controllable_hgrant_1;
  prev_hgrant_2 = controllable_hgrant_2;
  init = init & N__init006;
  N__init006 = 1;
  N__det_statevar25 = !___bdd_196;
  N__det_statevar23 = !___bdd_198;
  N__det_statevar22 = !___bdd_200;
  N__det_statevar1 = !___bdd_008;
  N__det_statevar3 = !___bdd_009;
  N__det_statevar0  = !___bdd_010;
  N__det_statevar5  = ___bdd_016;
  N__det_statevar8  = !___bdd_019;
  N__det_statevar10  = !___bdd_023;
  N__det_statevar18  = !___bdd_025;
  N__det_statevar20 = !___bdd_027;
  N__det_statevar24 = ___bdd_029;
  N__det_statevar28 = !___bdd_017;
  N__det_statevar31 = !___bdd_031;
  N__det_statevar32 = !___bdd_033;
  N__det_statevar33 = !___bdd_035;
  N__det_statevar34 = !___bdd_037;
  N__det_statevar39 = !___bdd_039;
  N__det_statevar41 = !___bdd_041;
  N__det_statevar42 = !___bdd_043;
  N__det_statevar43 = ___bdd_045;
  N__det_statevar47 = ___bdd_047;
  N__det_statevar49 = ___bdd_049;
  N__det_statevar44 = !___bdd_054;
  N__det_statevar40 = !___bdd_060;
  N__det_statevar30 = !___bdd_065;
  N__det_statevar29 = !___bdd_071;
  N__det_statevar21 = !___bdd_092;
  N__det_statevar17 = !___bdd_113;
  N__det_statevar48 = !___bdd_134;
  N__det_statevar46 = !___bdd_145;
  N__det_statevar45 = !___bdd_152;
  N__det_statevar38 = !___bdd_162;
  N__det_statevar37 = !___bdd_169;
  N__det_statevar36 = !___bdd_177;
  N__det_statevar35 = !___bdd_186;
  N__det_statevar26 = !___bdd_194;
  __det_statevar7 = ___bdd_229;
  __det_statevar6 = ___bdd_232;
  N__det_statevar2 = N__det_statevar2;
  N__det_statevar4 = ___bdd_235;
  ____det_statevar7_244 = !(____det_statevar6_240 | ____det_statevar7_244) ? ___bdd_229 : _____bdd_229_243;
  ____det_statevar6_240 = !(____det_statevar6_240 | ____det_statevar7_244) ? ___bdd_232 : _____bdd_232_239;
  __det_statevar14 = !___bdd_203;
  N__det_statevar13 = N__det_statevar13;
  N__det_statevar12 = !___bdd_205;
  ____det_statevar14_209 = !____det_statevar14_209 ? !___bdd_203 : !_____bdd_203_208;
  N__det_statevar11 = N__det_statevar11;
  __det_statevar19 = !___bdd_212;
  N__det_statevar9 = !___bdd_213;
  ____det_statevar19_217 = !____det_statevar19_217 ? !___bdd_212 : !_____bdd_212_216;
  N__det_statevar27 = N__det_statevar27;
  __det_statevar16 = !___bdd_220;
  N__det_statevar15 = !___bdd_221;
  ____det_statevar16_225 = !____det_statevar16_225 ? !___bdd_220 : !_____bdd_220_224;
  N__fair274 = !(!N__fair274 ? ____det_statevar16_225 : !____det_statevar14_209);
  N__fair276 = !(!N__fair276 ? !i_hready : !____det_statevar6_240 & !____det_statevar7_244);
 end
 

endmodule
-------------------------------
