{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697799426709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697799426709 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 12:57:06 2023 " "Processing started: Fri Oct 20 12:57:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697799426709 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697799426709 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off enchip -c enchip " "Command: quartus_map --read_settings_files=on --write_settings_files=off enchip -c enchip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697799426709 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697799427050 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697799427050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Counter-RTL " "Found design unit 1: Counter-RTL" {  } { { "Counter.vhd" "" { Text "D:/VHDLQ/Counter.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433036 ""} { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.vhd" "" { Text "D:/VHDLQ/Counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697799433036 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-RTL " "Found design unit 1: rom-RTL" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433037 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697799433037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-RTL " "Found design unit 1: RegisterFile-RTL" {  } { { "Register.vhd" "" { Text "D:/VHDLQ/Register.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433038 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "Register.vhd" "" { Text "D:/VHDLQ/Register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697799433038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-RTL " "Found design unit 1: ram-RTL" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433038 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697799433038 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_buffert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file out_buffert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OutBuffert-RTL " "Found design unit 1: OutBuffert-RTL" {  } { { "Out_Buffert.vhd" "" { Text "D:/VHDLQ/Out_Buffert.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433039 ""} { "Info" "ISGN_ENTITY_NAME" "1 OutBuffert " "Found entity 1: OutBuffert" {  } { { "Out_Buffert.vhd" "" { Text "D:/VHDLQ/Out_Buffert.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697799433039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexer-RTL " "Found design unit 1: Multiplexer-RTL" {  } { { "Mux.vhd" "" { Text "D:/VHDLQ/Mux.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433040 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer " "Found entity 1: Multiplexer" {  } { { "Mux.vhd" "" { Text "D:/VHDLQ/Mux.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697799433040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "in_buffert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file in_buffert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataInBuffert-RTL " "Found design unit 1: DataInBuffert-RTL" {  } { { "In_Buffert.vhd" "" { Text "D:/VHDLQ/In_Buffert.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433041 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataInBuffert " "Found entity 1: DataInBuffert" {  } { { "In_Buffert.vhd" "" { Text "D:/VHDLQ/In_Buffert.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697799433041 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "enchip.vhd 2 1 " "Found 2 design units, including 1 entities, in source file enchip.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Enchip-RTL " "Found design unit 1: Enchip-RTL" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433042 ""} { "Info" "ISGN_ENTITY_NAME" "1 Enchip " "Found entity 1: Enchip" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697799433042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu_package.vhd 2 0 " "Found 2 design units, including 0 entities, in source file cpu_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_Package " "Found design unit 1: CPU_Package" {  } { { "CPU_Package.vhd" "" { Text "D:/VHDLQ/CPU_Package.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433043 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CPU_Package-body " "Found design unit 2: CPU_Package-body" {  } { { "CPU_Package.vhd" "" { Text "D:/VHDLQ/CPU_Package.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697799433043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cpu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU-RTL " "Found design unit 1: CPU-RTL" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433044 ""} { "Info" "ISGN_ENTITY_NAME" "1 CPU " "Found entity 1: CPU" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697799433044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controller-RTL " "Found design unit 1: Controller-RTL" {  } { { "Controller.vhd" "" { Text "D:/VHDLQ/Controller.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433045 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controller " "Found entity 1: Controller" {  } { { "Controller.vhd" "" { Text "D:/VHDLQ/Controller.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697799433045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockDivider-Behavioral " "Found design unit 1: ClockDivider-Behavioral" {  } { { "Clk_Div.vhd" "" { Text "D:/VHDLQ/Clk_Div.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433045 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "Clk_Div.vhd" "" { Text "D:/VHDLQ/Clk_Div.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697799433045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffert.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffert.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DataBuffert-RTL " "Found design unit 1: DataBuffert-RTL" {  } { { "Buffert.vhd" "" { Text "D:/VHDLQ/Buffert.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433046 ""} { "Info" "ISGN_ENTITY_NAME" "1 DataBuffert " "Found entity 1: DataBuffert" {  } { { "Buffert.vhd" "" { Text "D:/VHDLQ/Buffert.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697799433046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-RTL " "Found design unit 1: ALU-RTL" {  } { { "ALU.vhd" "" { Text "D:/VHDLQ/ALU.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433047 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/VHDLQ/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697799433047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697799433047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "enchip " "Elaborating entity \"enchip\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697799433079 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:C1 " "Elaborating entity \"rom\" for hierarchy \"rom:C1\"" {  } { { "Enchip.vhd" "C1" { Text "D:/VHDLQ/Enchip.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697799433103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:C2 " "Elaborating entity \"ram\" for hierarchy \"ram:C2\"" {  } { { "Enchip.vhd" "C2" { Text "D:/VHDLQ/Enchip.vhd" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697799433110 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CPU CPU:C3 " "Elaborating entity \"CPU\" for hierarchy \"CPU:C3\"" {  } { { "Enchip.vhd" "C3" { Text "D:/VHDLQ/Enchip.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697799433119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Controller CPU:C3\|Controller:Controller_comp " "Elaborating entity \"Controller\" for hierarchy \"CPU:C3\|Controller:Controller_comp\"" {  } { { "CPU.vhd" "Controller_comp" { Text "D:/VHDLQ/CPU.vhd" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697799433125 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataBuffert CPU:C3\|DataBuffert:Buffert_comp " "Elaborating entity \"DataBuffert\" for hierarchy \"CPU:C3\|DataBuffert:Buffert_comp\"" {  } { { "CPU.vhd" "Buffert_comp" { Text "D:/VHDLQ/CPU.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697799433135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer CPU:C3\|Multiplexer:Mux_comp " "Elaborating entity \"Multiplexer\" for hierarchy \"CPU:C3\|Multiplexer:Mux_comp\"" {  } { { "CPU.vhd" "Mux_comp" { Text "D:/VHDLQ/CPU.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697799433142 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU CPU:C3\|ALU:ALU_comp " "Elaborating entity \"ALU\" for hierarchy \"CPU:C3\|ALU:ALU_comp\"" {  } { { "CPU.vhd" "ALU_comp" { Text "D:/VHDLQ/CPU.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697799433149 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile CPU:C3\|RegisterFile:Register_comp " "Elaborating entity \"RegisterFile\" for hierarchy \"CPU:C3\|RegisterFile:Register_comp\"" {  } { { "CPU.vhd" "Register_comp" { Text "D:/VHDLQ/CPU.vhd" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697799433156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutBuffert OutBuffert:C4 " "Elaborating entity \"OutBuffert\" for hierarchy \"OutBuffert:C4\"" {  } { { "Enchip.vhd" "C4" { Text "D:/VHDLQ/Enchip.vhd" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697799433164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:C5 " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:C5\"" {  } { { "Enchip.vhd" "C5" { Text "D:/VHDLQ/Enchip.vhd" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697799433170 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataInBuffert DataInBuffert:C6 " "Elaborating entity \"DataInBuffert\" for hierarchy \"DataInBuffert:C6\"" {  } { { "Enchip.vhd" "C6" { Text "D:/VHDLQ/Enchip.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697799433174 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter Counter:C7 " "Elaborating entity \"Counter\" for hierarchy \"Counter:C7\"" {  } { { "Enchip.vhd" "C7" { Text "D:/VHDLQ/Enchip.vhd" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697799433183 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "one Counter.vhd(35) " "VHDL Signal Declaration warning at Counter.vhd(35): used explicit default value for signal \"one\" because signal was never assigned a value" {  } { { "Counter.vhd" "" { Text "D:/VHDLQ/Counter.vhd" 35 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1697799433189 "|enchip|Counter:C7"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "CPU:C3\|RegisterFile:Register_comp\|registerAddr " "RAM logic \"CPU:C3\|RegisterFile:Register_comp\|registerAddr\" is uninferred due to inappropriate RAM size" {  } { { "Register.vhd" "registerAddr" { Text "D:/VHDLQ/Register.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1697799433414 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "ram:C2\|ram_data " "RAM logic \"ram:C2\|ram_data\" is uninferred due to asynchronous read logic" {  } { { "Ram.vhd" "ram_data" { Text "D:/VHDLQ/Ram.vhd" 18 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1697799433414 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1697799433414 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[0\] " "Converted tri-state buffer \"rom:C1\|instr\[0\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697799433416 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[1\] " "Converted tri-state buffer \"rom:C1\|instr\[1\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697799433416 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[2\] " "Converted tri-state buffer \"rom:C1\|instr\[2\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697799433416 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[3\] " "Converted tri-state buffer \"rom:C1\|instr\[3\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697799433416 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[4\] " "Converted tri-state buffer \"rom:C1\|instr\[4\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697799433416 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[5\] " "Converted tri-state buffer \"rom:C1\|instr\[5\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697799433416 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[6\] " "Converted tri-state buffer \"rom:C1\|instr\[6\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697799433416 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[7\] " "Converted tri-state buffer \"rom:C1\|instr\[7\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697799433416 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[8\] " "Converted tri-state buffer \"rom:C1\|instr\[8\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697799433416 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "rom:C1\|instr\[9\] " "Converted tri-state buffer \"rom:C1\|instr\[9\]\" feeding internal logic into a wire" {  } { { "Rom.vhd" "" { Text "D:/VHDLQ/Rom.vhd" 9 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1697799433416 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1697799433416 ""}
{ "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS_HDR" "" "Removed fan-outs from the following always-disabled I/O buffers" { { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ram:C2\|data\[0\] DATA_CPU\[0\] " "Removed fan-out from the always-disabled I/O buffer \"ram:C2\|data\[0\]\" to the node \"DATA_CPU\[0\]\"" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 25 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1697799433638 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ram:C2\|data\[1\] DATA_CPU\[1\] " "Removed fan-out from the always-disabled I/O buffer \"ram:C2\|data\[1\]\" to the node \"DATA_CPU\[1\]\"" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 25 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1697799433638 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ram:C2\|data\[2\] DATA_CPU\[2\] " "Removed fan-out from the always-disabled I/O buffer \"ram:C2\|data\[2\]\" to the node \"DATA_CPU\[2\]\"" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 25 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1697799433638 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ram:C2\|data\[3\] DATA_CPU\[3\] " "Removed fan-out from the always-disabled I/O buffer \"ram:C2\|data\[3\]\" to the node \"DATA_CPU\[3\]\"" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 25 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1697799433638 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ram:C2\|data\[4\] DATA_CPU\[4\] " "Removed fan-out from the always-disabled I/O buffer \"ram:C2\|data\[4\]\" to the node \"DATA_CPU\[4\]\"" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 25 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1697799433638 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ram:C2\|data\[5\] DATA_CPU\[5\] " "Removed fan-out from the always-disabled I/O buffer \"ram:C2\|data\[5\]\" to the node \"DATA_CPU\[5\]\"" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 25 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1697799433638 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ram:C2\|data\[6\] DATA_CPU\[6\] " "Removed fan-out from the always-disabled I/O buffer \"ram:C2\|data\[6\]\" to the node \"DATA_CPU\[6\]\"" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 25 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1697799433638 ""} { "Warning" "WMLS_OPT_REMOVED_FANIN_FROM_ALWAYS_DISABLED_IO_BUF_TO_TRI_BUS" "ram:C2\|data\[7\] DATA_CPU\[7\] " "Removed fan-out from the always-disabled I/O buffer \"ram:C2\|data\[7\]\" to the node \"DATA_CPU\[7\]\"" {  } { { "Ram.vhd" "" { Text "D:/VHDLQ/Ram.vhd" 25 -1 0 } }  } 0 13028 "Removed fan-out from the always-disabled I/O buffer \"%1!s!\" to the node \"%2!s!\"" 0 0 "Design Software" 0 -1 1697799433638 ""}  } {  } 0 13027 "Removed fan-outs from the following always-disabled I/O buffers" 0 0 "Analysis & Synthesis" 0 -1 1697799433638 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_IN_OB\[0\] OutBuffert:C4\|buf_register\[0\] " "Converted the fan-out from the tri-state buffer \"DATA_IN_OB\[0\]\" to the node \"OutBuffert:C4\|buf_register\[0\]\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_IN_OB\[1\] OutBuffert:C4\|buf_register\[1\] " "Converted the fan-out from the tri-state buffer \"DATA_IN_OB\[1\]\" to the node \"OutBuffert:C4\|buf_register\[1\]\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_IN_OB\[2\] OutBuffert:C4\|buf_register\[2\] " "Converted the fan-out from the tri-state buffer \"DATA_IN_OB\[2\]\" to the node \"OutBuffert:C4\|buf_register\[2\]\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_IN_OB\[3\] OutBuffert:C4\|buf_register\[3\] " "Converted the fan-out from the tri-state buffer \"DATA_IN_OB\[3\]\" to the node \"OutBuffert:C4\|buf_register\[3\]\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_IN_OB\[4\] OutBuffert:C4\|buf_register\[4\] " "Converted the fan-out from the tri-state buffer \"DATA_IN_OB\[4\]\" to the node \"OutBuffert:C4\|buf_register\[4\]\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_IN_OB\[5\] OutBuffert:C4\|buf_register\[5\] " "Converted the fan-out from the tri-state buffer \"DATA_IN_OB\[5\]\" to the node \"OutBuffert:C4\|buf_register\[5\]\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_IN_OB\[6\] OutBuffert:C4\|buf_register\[6\] " "Converted the fan-out from the tri-state buffer \"DATA_IN_OB\[6\]\" to the node \"OutBuffert:C4\|buf_register\[6\]\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_IN_OB\[7\] OutBuffert:C4\|buf_register\[7\] " "Converted the fan-out from the tri-state buffer \"DATA_IN_OB\[7\]\" to the node \"OutBuffert:C4\|buf_register\[7\]\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 46 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:C3\|DATA_IN_1_MUX\[0\] CPU:C3\|Multiplexer:Mux_comp\|Mux7 " "Converted the fan-out from the tri-state buffer \"CPU:C3\|DATA_IN_1_MUX\[0\]\" to the node \"CPU:C3\|Multiplexer:Mux_comp\|Mux7\" into an OR gate" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 139 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:C3\|DATA_IN_1_MUX\[1\] CPU:C3\|Multiplexer:Mux_comp\|Mux6 " "Converted the fan-out from the tri-state buffer \"CPU:C3\|DATA_IN_1_MUX\[1\]\" to the node \"CPU:C3\|Multiplexer:Mux_comp\|Mux6\" into an OR gate" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 139 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:C3\|DATA_IN_1_MUX\[2\] CPU:C3\|Multiplexer:Mux_comp\|Mux5 " "Converted the fan-out from the tri-state buffer \"CPU:C3\|DATA_IN_1_MUX\[2\]\" to the node \"CPU:C3\|Multiplexer:Mux_comp\|Mux5\" into an OR gate" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 139 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:C3\|DATA_IN_1_MUX\[3\] CPU:C3\|Multiplexer:Mux_comp\|Mux4 " "Converted the fan-out from the tri-state buffer \"CPU:C3\|DATA_IN_1_MUX\[3\]\" to the node \"CPU:C3\|Multiplexer:Mux_comp\|Mux4\" into an OR gate" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 139 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:C3\|DATA_IN_1_MUX\[4\] CPU:C3\|Multiplexer:Mux_comp\|Mux3 " "Converted the fan-out from the tri-state buffer \"CPU:C3\|DATA_IN_1_MUX\[4\]\" to the node \"CPU:C3\|Multiplexer:Mux_comp\|Mux3\" into an OR gate" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 139 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:C3\|DATA_IN_1_MUX\[5\] CPU:C3\|Multiplexer:Mux_comp\|Mux2 " "Converted the fan-out from the tri-state buffer \"CPU:C3\|DATA_IN_1_MUX\[5\]\" to the node \"CPU:C3\|Multiplexer:Mux_comp\|Mux2\" into an OR gate" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 139 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:C3\|DATA_IN_1_MUX\[6\] CPU:C3\|Multiplexer:Mux_comp\|Mux1 " "Converted the fan-out from the tri-state buffer \"CPU:C3\|DATA_IN_1_MUX\[6\]\" to the node \"CPU:C3\|Multiplexer:Mux_comp\|Mux1\" into an OR gate" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 139 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "CPU:C3\|DATA_IN_1_MUX\[7\] CPU:C3\|Multiplexer:Mux_comp\|Mux0 " "Converted the fan-out from the tri-state buffer \"CPU:C3\|DATA_IN_1_MUX\[7\]\" to the node \"CPU:C3\|Multiplexer:Mux_comp\|Mux0\" into an OR gate" {  } { { "CPU.vhd" "" { Text "D:/VHDLQ/CPU.vhd" 139 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1697799433639 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_CPU\[0\] peek_LEDs " "Converted the fan-out from the tri-state buffer \"DATA_CPU\[0\]\" to the node \"peek_LEDs\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 97 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_CPU\[1\] peek_LEDs " "Converted the fan-out from the tri-state buffer \"DATA_CPU\[1\]\" to the node \"peek_LEDs\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 97 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_CPU\[2\] peek_LEDs " "Converted the fan-out from the tri-state buffer \"DATA_CPU\[2\]\" to the node \"peek_LEDs\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 97 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_CPU\[3\] peek_LEDs " "Converted the fan-out from the tri-state buffer \"DATA_CPU\[3\]\" to the node \"peek_LEDs\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 97 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_CPU\[4\] peek_LEDs " "Converted the fan-out from the tri-state buffer \"DATA_CPU\[4\]\" to the node \"peek_LEDs\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 97 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_CPU\[5\] peek_LEDs " "Converted the fan-out from the tri-state buffer \"DATA_CPU\[5\]\" to the node \"peek_LEDs\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 97 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_CPU\[6\] peek_LEDs " "Converted the fan-out from the tri-state buffer \"DATA_CPU\[6\]\" to the node \"peek_LEDs\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 97 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_CPU\[7\] peek_LEDs " "Converted the fan-out from the tri-state buffer \"DATA_CPU\[7\]\" to the node \"peek_LEDs\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 97 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_RAM\[0\] ram:C2\|ram_data " "Converted the fan-out from the tri-state buffer \"DATA_RAM\[0\]\" to the node \"ram:C2\|ram_data\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 74 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_RAM\[1\] ram:C2\|ram_data " "Converted the fan-out from the tri-state buffer \"DATA_RAM\[1\]\" to the node \"ram:C2\|ram_data\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 74 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_RAM\[2\] ram:C2\|ram_data " "Converted the fan-out from the tri-state buffer \"DATA_RAM\[2\]\" to the node \"ram:C2\|ram_data\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 74 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_RAM\[3\] ram:C2\|ram_data " "Converted the fan-out from the tri-state buffer \"DATA_RAM\[3\]\" to the node \"ram:C2\|ram_data\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 74 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_RAM\[4\] ram:C2\|ram_data " "Converted the fan-out from the tri-state buffer \"DATA_RAM\[4\]\" to the node \"ram:C2\|ram_data\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 74 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_RAM\[5\] ram:C2\|ram_data " "Converted the fan-out from the tri-state buffer \"DATA_RAM\[5\]\" to the node \"ram:C2\|ram_data\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 74 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_RAM\[6\] ram:C2\|ram_data " "Converted the fan-out from the tri-state buffer \"DATA_RAM\[6\]\" to the node \"ram:C2\|ram_data\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 74 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "DATA_RAM\[7\] ram:C2\|ram_data " "Converted the fan-out from the tri-state buffer \"DATA_RAM\[7\]\" to the node \"ram:C2\|ram_data\" into an OR gate" {  } { { "Enchip.vhd" "" { Text "D:/VHDLQ/Enchip.vhd" 74 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1697799433639 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1697799433639 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697799433771 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1697799433969 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697799434125 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697799434125 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "489 " "Implemented 489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697799434201 ""} { "Info" "ICUT_CUT_TM_OPINS" "23 " "Implemented 23 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697799434201 ""} { "Info" "ICUT_CUT_TM_LCELLS" "454 " "Implemented 454 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697799434201 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697799434201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 56 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 56 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4951 " "Peak virtual memory: 4951 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697799434215 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 12:57:14 2023 " "Processing ended: Fri Oct 20 12:57:14 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697799434215 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697799434215 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697799434215 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697799434215 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1697799435278 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697799435278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 12:57:15 2023 " "Processing started: Fri Oct 20 12:57:15 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697799435278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1697799435278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off enchip -c enchip " "Command: quartus_fit --read_settings_files=off --write_settings_files=off enchip -c enchip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1697799435278 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1697799435372 ""}
{ "Info" "0" "" "Project  = enchip" {  } {  } 0 0 "Project  = enchip" 0 0 "Fitter" 0 0 1697799435373 ""}
{ "Info" "0" "" "Revision = enchip" {  } {  } 0 0 "Revision = enchip" 0 0 "Fitter" 0 0 1697799435373 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1697799435446 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1697799435446 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "enchip 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"enchip\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1697799435455 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697799435487 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1697799435487 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1697799435670 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1697799435731 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1697799435865 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1697799439285 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 43 global CLKCTRL_G6 " "clk~inputCLKENA0 with 43 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Design Software" 0 -1 1697799439339 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1697799439339 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697799439340 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1697799439353 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697799439354 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1697799439355 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1697799439356 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1697799439357 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1697799439357 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "enchip.sdc " "Synopsys Design Constraints File file not found: 'enchip.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1697799439771 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1697799439771 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1697799439775 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1697799439775 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1697799439776 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1697799439800 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1697799439801 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1697799439801 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:04 " "Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697799439868 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1697799442116 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1697799442270 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:33 " "Fitter placement preparation operations ending: elapsed time is 00:00:33" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697799474814 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1697799500558 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1697799501553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697799501553 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1697799502249 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X34_Y0 X45_Y11 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11" {  } { { "loc" "" { Generic "D:/VHDLQ/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X34_Y0 to location X45_Y11"} { { 12 { 0 ""} 34 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1697799503890 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1697799503890 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1697799505861 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1697799505861 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:03 " "Fitter routing operations ending: elapsed time is 00:00:03" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697799505864 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.80 " "Total time spent on timing analysis during the Fitter is 0.80 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1697799507104 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697799507130 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697799507405 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1697799507405 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1697799507662 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1697799509428 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/VHDLQ/output_files/enchip.fit.smsg " "Generated suppressed messages file D:/VHDLQ/output_files/enchip.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1697799509656 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7531 " "Peak virtual memory: 7531 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697799510053 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 12:58:30 2023 " "Processing ended: Fri Oct 20 12:58:30 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697799510053 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697799510053 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:07:13 " "Total CPU time (on all processors): 00:07:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697799510053 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1697799510053 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1697799510994 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697799510995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 12:58:30 2023 " "Processing started: Fri Oct 20 12:58:30 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697799510995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1697799510995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off enchip -c enchip " "Command: quartus_asm --read_settings_files=off --write_settings_files=off enchip -c enchip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1697799510995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1697799511453 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1697799513443 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697799513664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 12:58:33 2023 " "Processing ended: Fri Oct 20 12:58:33 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697799513664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697799513664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697799513664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1697799513664 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1697799514308 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1697799514697 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697799514698 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 20 12:58:34 2023 " "Processing started: Fri Oct 20 12:58:34 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697799514698 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1697799514698 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta enchip -c enchip " "Command: quartus_sta enchip -c enchip" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1697799514698 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1697799514772 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1697799515142 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1697799515142 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697799515167 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697799515167 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "enchip.sdc " "Synopsys Design Constraints File file not found: 'enchip.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1697799515414 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1697799515414 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockDivider:C5\|clk_divided ClockDivider:C5\|clk_divided " "create_clock -period 1.000 -name ClockDivider:C5\|clk_divided ClockDivider:C5\|clk_divided" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697799515414 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1697799515414 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697799515414 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Timing Analyzer" 0 -1 1697799515417 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697799515532 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1697799515533 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697799515542 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697799515581 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697799515581 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.992 " "Worst-case setup slack is -4.992" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799515585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799515585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.992            -138.570 clk  " "   -4.992            -138.570 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799515585 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.934            -861.382 ClockDivider:C5\|clk_divided  " "   -4.934            -861.382 ClockDivider:C5\|clk_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799515585 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697799515585 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.302 " "Worst-case hold slack is 0.302" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799515588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799515588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.302               0.000 ClockDivider:C5\|clk_divided  " "    0.302               0.000 ClockDivider:C5\|clk_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799515588 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.372               0.000 clk  " "    0.372               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799515588 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697799515588 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697799515595 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697799515597 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.432 " "Worst-case minimum pulse width slack is -0.432" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799515602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799515602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.432             -30.522 clk  " "   -0.432             -30.522 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799515602 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.403            -149.902 ClockDivider:C5\|clk_divided  " "   -0.403            -149.902 ClockDivider:C5\|clk_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799515602 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697799515602 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697799515611 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697799515636 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697799516235 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697799516398 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697799516405 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697799516405 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.108 " "Worst-case setup slack is -5.108" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799516410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799516410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.108            -136.349 clk  " "   -5.108            -136.349 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799516410 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.885            -839.407 ClockDivider:C5\|clk_divided  " "   -4.885            -839.407 ClockDivider:C5\|clk_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799516410 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697799516410 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.180 " "Worst-case hold slack is 0.180" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799516414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799516414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.180               0.000 clk  " "    0.180               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799516414 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.301               0.000 ClockDivider:C5\|clk_divided  " "    0.301               0.000 ClockDivider:C5\|clk_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799516414 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697799516414 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697799516420 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697799516421 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.430 " "Worst-case minimum pulse width slack is -0.430" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799516428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799516428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.430             -33.707 clk  " "   -0.430             -33.707 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799516428 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394            -145.920 ClockDivider:C5\|clk_divided  " "   -0.394            -145.920 ClockDivider:C5\|clk_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799516428 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697799516428 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Timing Analyzer" 0 0 1697799516438 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1697799516551 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1697799517051 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697799517211 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697799517213 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697799517213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.703 " "Worst-case setup slack is -2.703" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.703             -60.946 clk  " "   -2.703             -60.946 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517215 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.682            -466.807 ClockDivider:C5\|clk_divided  " "   -2.682            -466.807 ClockDivider:C5\|clk_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517215 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697799517215 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.133 " "Worst-case hold slack is 0.133" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.133               0.000 ClockDivider:C5\|clk_divided  " "    0.133               0.000 ClockDivider:C5\|clk_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517221 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clk  " "    0.182               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517221 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697799517221 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697799517223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697799517227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.474 " "Worst-case minimum pulse width slack is -0.474" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.474              -6.847 clk  " "   -0.474              -6.847 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.137              -5.902 ClockDivider:C5\|clk_divided  " "   -0.137              -5.902 ClockDivider:C5\|clk_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697799517228 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Timing Analyzer" 0 0 1697799517237 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1697799517464 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1697799517467 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1697799517467 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.471 " "Worst-case setup slack is -2.471" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.471             -52.364 clk  " "   -2.471             -52.364 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.393            -409.156 ClockDivider:C5\|clk_divided  " "   -2.393            -409.156 ClockDivider:C5\|clk_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697799517468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.119 " "Worst-case hold slack is 0.119" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.119               0.000 ClockDivider:C5\|clk_divided  " "    0.119               0.000 ClockDivider:C5\|clk_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517474 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.172               0.000 clk  " "    0.172               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517474 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697799517474 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697799517477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1697799517480 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -0.441 " "Worst-case minimum pulse width slack is -0.441" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.441              -6.742 clk  " "   -0.441              -6.742 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517482 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.077              -1.006 ClockDivider:C5\|clk_divided  " "   -0.077              -1.006 ClockDivider:C5\|clk_divided " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1697799517482 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1697799517482 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697799518464 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1697799518465 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5267 " "Peak virtual memory: 5267 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697799518510 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 20 12:58:38 2023 " "Processing ended: Fri Oct 20 12:58:38 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697799518510 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697799518510 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697799518510 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697799518510 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 67 s " "Quartus Prime Full Compilation was successful. 0 errors, 67 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1697799519174 ""}
