rd_("AjIP TX FIFO Data Register 00AcTimer Flag Register0CiTest Fail, Long Run. If TFLR=1, the Long Run Test has \xe2\x80\xa6CiTest Fail, Mono Bit. If TFMB=1, the Mono Bit Test has \xe2\x80\xa6CmTest Fail, Sparse Bit. If TFSB=1, the Sparse Bit Test has \xe2\x80\xa6ChTICK (rw) register accessor: Controls the tick generatorCnGeneral Purpose Timer #0 Interrupt Enable When this bit is \xe2\x80\xa6CnGeneral Purpose Timer #1 Interrupt Enable When this bit is \xe2\x80\xa6DkTIFS (rw) register accessor: an alias for <code>Reg&lt;TIFS_SPEC&gt;</code>i28 - TIM2i29 - TIM3i30 - TIM4i50 - TIM5i55 - TIM7dTOUTCdTrace Port Interface Unit. Not available on Armv6-M.AiTrace Port Interface Unit1010AjDMA Channel Trigger Enablei53 - TRNG0dTRNGdTWI0BcI2C compatible Two-Wire Interface 0dTWI1BcI2C compatible Two-Wire Interface 1CeSPDIF Tx FIFO empty, can\xe2\x80\x99t be cleared with reg. \xe2\x80\xa6DkTXEN (rw) register accessor: an alias for <code>Reg&lt;TXEN_SPEC&gt;</code>AdTransmit FIFO EnableB`Transmitter Buffer Overflow FlagBbStall status for EasyDMA RAM readsDaField <code>TX</code> reader - Stall status for EasyDMA RAM readsDaField <code>TX</code> writer - Stall status for EasyDMA RAM readsBhStream for the <code>take</code> method.BmFDCAN Transmitter Delay Compensation RegisterAcFDCAN Test RegisterBhFuture for the <code>then</code> method.BhStream for the <code>then</code> method.BcThe unit of time used by this timerBlFDCAN Timeout Counter Configuration RegisterBdFDCAN Timeout Counter Value RegisterBnFDCAN Timestamp Counter Configuration RegisterBfFDCAN Timestamp Counter Value RegisterAgTimestamp date registerAgTimestamp time registerBbFDCAN TT Interrupt Enable RegisterAkFDCAN TT Interrupt RegisterB`FDCAN TT Trigger Select RegisterBbTotal Width Configuration RegisterBfFDCAN Tx Buffer Configuration RegisterAeCEC Tx data register.AfTransmit data registerCmA generic type parameter: <code>T: Into&lt;String&gt;</code>.CdA type predicate in a <code>where</code> clause: \xe2\x80\xa6AaA type alias: \xe2\x80\xa6DgA foreign type in an <code>extern</code> block: <code>type void</code>.CdAn associated type within the definition of a trait.BhAn associated type within an impl block.CaA type ascription pattern: <code>foo: f64</code>.A`A type argument.AnA particular type is returned.C`The possible types that a Rust value could have.Aa<code>type</code>CkUSB Host Asynchronous Interrupt Enable When this bit is \xe2\x80\xa6Bf2: Connect to matching UART peripheraldUICRBhUser information configuration registersClUSB Host Periodic Interrupt Enable When this bit is one, \xe2\x80\xa6BoWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for UP eventBnWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for UP eventBhEnable or disable interrupt for UP event21DiField <code>UP</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>UP</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for UP \xe2\x80\xa6DgField <code>UP</code> reader - Enable or disable interrupt for UP event21DiField <code>UP</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>UP</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for UP \xe2\x80\xa6DgField <code>UP</code> writer - Enable or disable interrupt for UP event21dUSBDi39 - USBDAkUniversal serial bus deviceDaA unary operator: <code>*</code>, <code>!</code>, <code>-</code>.CfUnit struct or unit variant such as <code>None</code>.AgSYSCFG user register 10AgSYSCFG user register 11AgSYSCFG user register 12AgSYSCFG user register 13AgSYSCFG user register 14AgSYSCFG user register 15AgSYSCFG user register 16AgSYSCFG user register 17AgSYSCFG user register 18A`Value Register 0A`Value Register 1A`Value Register 2A`Value Register 3A`Value Register 4A`Value Register 5AhVersion ID Register (MS)0AhVersion ID Register (LS)0CnVREG (rw) register accessor: Voltage regulator control and \xe2\x80\xa6CjVTOR (rw) register accessor: The VTOR holds the vector \xe2\x80\xa6CnThis count value specifies time interval between auto read \xe2\x80\xa6kWait EnableAmReceiver Wakeup Method SelectAnField <code>WA</code> reader -0AnField <code>WA</code> writer -0AnWord Complete Interrupt EnabledWDBGAgWord Flag Configuration0BcWatchdog Interrupt Control Register0dWICTBnWake on Connect Enable (WKCNNT_E) - Read/WriteCcWake on Disconnect Enable (WKDSCNNT_E) - Read/WriteCaWake on Over-current Enable (WKOC_E) - Read/WriteBgWatchdog Miscellaneous Control Register0AiBit reversal done by wordAnWatchdog Reset Status Register0AkWord Start Interrupt Enable0dWTISAf0.5 Seconds (Default).l1.0 Seconds.l1.5 Seconds.l2.0 Seconds.h0 - WWDGAnwrite alternate bytes registerBgAsynchronously wait for GPIO pin state.CbOCTOSPI write communication configuration registerCaA pattern that matches any value: <code>_</code>.oWindow registerAiwrap instruction registerAiMDIOS write flag registerBcwrite timing configuration registerAeWakeup timer registeroWindow watchdogDjField <code>X4</code> reader - Multiplies the startup_delay by 4. This \xe2\x80\xa6DjField <code>X4</code> writer - Multiplies the startup_delay by 4. This \xe2\x80\xa6dXOSCAoControls the crystal oscillatorBc1: 64 MHz crystal oscillator (HFXO)Bg1: 32.768 kHz crystal oscillator (LFXO)00n<code>0</code>Aa0: <code>0</code>Ae3: 16-bit instructionAb16-bit instructionh0: 1.8 VBg1: Set voltage to 1.8V (DVDD &lt;= 1V8)0e1.8 VBdSet voltage to 1.8V (DVDD &lt;= 1V8)0n<code>1</code>Aa1: <code>1</code>h1: 2.1 Vh2: 2.4 Vh3: 2.7 Ve2.1 Ve2.4 Ve2.7 VAb0: LRCK = MCK / 32oLRCK = MCK / 32g0: 3 ush4: 3.0 Vh5: 3.3 VBg0: Set voltage to 3.3V (DVDD &gt;= 2V5)0d3 use3.0 Ve3.3 VBdSet voltage to 3.3V (DVDD &gt;= 2V5)0Ab1: LRCK = MCK / 48oLRCK = MCK / 48Bh0: Erase 4 kB block (flash command 0x20)d4.0V000d4.1V000d4.2V000d4.3V000n4.4V (default)000d4.5V000d4.6V000d4.7V000BeErase 4 kB block (flash command 0x20)o<code>10</code>Ab2: <code>10</code>g1: 5 usd5 usAb2: LRCK = MCK / 64oLRCK = MCK / 64Ab3: LRCK = MCK / 96oLRCK = MCK / 96AdAuto baud rate errorAcAuto baud rate flagC`ACK response received/transmitted interrupt maskAlAsynchronous Clock PrescalerBo7-bit Address Detection/4-bit Address DetectionClDescription cluster[n]: Configure the word-aligned start \xe2\x80\xa6Cm0x00 - Description cluster[n]: Configure the word-aligned \xe2\x80\xa6ClBits 0:31 - Valid word-aligned start address of region n \xe2\x80\xa60AmBits 0:6 - Device USB addressBgBits 8:31 - Base address of the region.0AlAddress matched (slave mode)kI2C AddressfenableCkSelection of source for alternate function of output ports.CjAuxiliary Fault Status (not present on Cortex-M0 variants)CnAccumulated Horizontal back porch (in units of pixel clock \xe2\x80\xa6lAlarm enablejAlarm flagBcAccept Non-matching Frames ExtendedBcAccept Non-matching Frames StandardCnAutomatic status-polling mode stop. This bit determines if \xe2\x80\xa6BaAccess to Reserved Address EnableAoAccess to Reserved Address LineBjVREF = AREF (VDD &gt;= VREF &gt;= AREFMIN)BbExternal analog reference selectedCeThe SDMMC_ARGR register contains a 32-bit command \xe2\x80\xa6A`Arbitration lostAjAuto-reload preload enable00CfAutoreload match ARRM is set by hardware to inform \xe2\x80\xa6eBit 1BiBit 0 - Indicates the platform is an ASICCkAccumulated Vertical back porch (in units of horizontal \xe2\x80\xa6CnAnalog voltage detector output on VDDA This bit is set and \xe2\x80\xa6BcActive Width Configuration RegisterAfanalog watchdog 1 flagAfanalog watchdog 2 flagAfanalog watchdog 3 flagClProvides a reference to the back element, or None if the \xe2\x80\xa6CeCluster BANK%s, containing KEYR?, CR?, SR?, CCR?, \xe2\x80\xa6jCPUID baseBgBackground Color Configuration RegisterjByte countBmSRAM/NOR-Flash chip-select control register 1BbRCC Backup Domain Control RegisterAlbreak and dead-time register00BdBit Error Corrected Interrupt EnableBbBit Error Corrected Interrupt LineCnBit 9 - Break error interrupt clear. Clears the UARTBEINTR \xe2\x80\xa60CjBit 9 - Break error interrupt mask. A read returns the \xe2\x80\xa60iBus errorAkBest effort service latencyBfBit Error Uncorrected Interrupt EnableBdBit Error Uncorrected Interrupt LineCdBusFault Address (not present on Cortex-M0 variants)BnLayerx Blending Factors Configuration RegisterB`DMA2D background offset registerlBuffer IndexC`Returns the contents of the register as raw bitsAmReads raw bits from register.B`Writes raw bits to the register.AjReads raw bits from field.AlWrites raw bits to the field022222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222231002222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222oBackup registerCnPuts the processor in Debug state. Debuggers can pick this \xe2\x80\xa6lBlock LengthjBlue valueCnBlue value. These bits define the blue value for the A4 or \xe2\x80\xa6CnBlue Value. These bits define the blue value for the A4 or \xe2\x80\xa6CiFMC bank mapping These bits allows different to remap \xe2\x80\xa6BfBOR_LVL Brownout Reset Threshold LevelBaBack Porch Configuration RegisterCjBackup regulator enable When set, the Backup regulator \xe2\x80\xa6B`GPIO port bit set/reset registero<code>10</code>0AeBit 0 - SSI busy flagCkBit 3 - UART busy. If this bit is set to 1, the UART is \xe2\x80\xa6CnBit 24 - This flag goes high when the channel starts a new \xe2\x80\xa6000iBusy flaghBus busyCmBusy. This bit is set when an operation is ongoing. It is \xe2\x80\xa6Bechannel busy writing sample time flagBiSRAM/NOR-Flash write timing registers 1-4lData byte 0.AdClause 45 PHY EnableBlLayerx Constant Alpha Configuration RegisterhBits 5:80CjCalls the given parser function to parse a syntax tree \xe2\x80\xa6AaCalibration minusBfIncrease frequency of RTC by 488.5 ppmAdCalibration registerCmCapture/compare 1 clear flag Writing 1 to this bit clears \xe2\x80\xa6AiFDCAN CC Control RegisterBfSYSCFG compensation cell code registerBjCapture/Compare x (x=1) DMA request enable0BlCapture/Compare x (x=1-4) DMA request enable0AmCapture/compare DMA selection000Aocapture/compare enable register000000BhCapture/Compare x (x=1) interrupt enable0BjCapture/Compare x (x=1-2) interrupt enable1BjCapture/Compare x (x=1-4) interrupt enable0BcCapture/compare 1 interrupt enable.BfCapture/compare x (x=1) interrupt flag0BhCapture/compare x (x=1-2) interrupt flagBhCapture/compare x (x=1,2) interrupt flagBhCapture/compare x (x=1-4) interrupt flag0CnCompare 1 interrupt flag The CC1IF flag is set by hardware \xe2\x80\xa6BdClear COMP channel 1 Interrupt Flag.CcCapture/Compare x (x=1) complementary output enable0CeCapture/Compare x (x=1-3) complementary output enableBgCapture/Compare x (x=1) output Polarity0BiCapture/Compare x (x=1-2) output Polarity0BiCapture/Compare x (x=1-4) output Polarity0BhCapture/Compare x (x=1) overcapture flag0BjCapture/Compare x (x=1-2) overcapture flagBjCapture/Compare x (x=1,2) overcapture flagBjCapture/Compare x (x=1-4) overcapture flag0BaCapture/compare preloaded control00Ajcapture/compare register 5Ajcapture/compare register 6BhCapture/compare control update selection00BgSYSCFG compensation cell value registerAoContext Descriptor Error EnableCgADC x common regular data register for 32-bit dual modeAoCurrent Display Status RegisterAjClock error current statusCmConfiguration error interrupt enable. This bit is set and \xe2\x80\xa6ClConfiguration error interrupt flag. This bit is set when \xe2\x80\xa6AlClock error interrupt statusBdConfiguration Error Interrupt EnableBbConfiguration Error Interrupt LineBaColor Frame Buffer Pitch in bytesAhconfiguration register 1Ahconfiguration register 2AmLPTIM configuration register.CcThis register is used to configure the HDMI-CEC \xe2\x80\xa6Afconfiguration register4B`RCC Clock Configuration RegisterCgConfigurable Fault Status (not present on Cortex-M0 \xe2\x80\xa6BeBit 10 - Enable or disable channel 100ClBit 10 - Channel 10 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 10 - Channel 10 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 10 - Include or exclude channel 100BeBit 11 - Enable or disable channel 110ClBit 11 - Channel 11 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 11 - Channel 11 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 11 - Include or exclude channel 110BeBit 12 - Enable or disable channel 120ClBit 12 - Channel 12 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 12 - Channel 12 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 12 - Include or exclude channel 120BeBit 13 - Enable or disable channel 130ClBit 13 - Channel 13 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 13 - Channel 13 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 13 - Include or exclude channel 130BeBit 14 - Enable or disable channel 140ClBit 14 - Channel 14 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 14 - Channel 14 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 14 - Include or exclude channel 140BeBit 15 - Enable or disable channel 150ClBit 15 - Channel 15 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 15 - Channel 15 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 15 - Include or exclude channel 150BeBit 16 - Enable or disable channel 160ClBit 16 - Channel 16 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 16 - Channel 16 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 16 - Include or exclude channel 160BeBit 17 - Enable or disable channel 170ClBit 17 - Channel 17 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 17 - Channel 17 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 17 - Include or exclude channel 170BeBit 18 - Enable or disable channel 180ClBit 18 - Channel 18 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 18 - Channel 18 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 18 - Include or exclude channel 180BeBit 19 - Enable or disable channel 190ClBit 19 - Channel 19 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 19 - Channel 19 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 19 - Include or exclude channel 190BeBit 20 - Enable or disable channel 200ClBit 20 - Channel 20 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 20 - Channel 20 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 20 - Include or exclude channel 200BeBit 21 - Enable or disable channel 210ClBit 21 - Channel 21 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 21 - Channel 21 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 21 - Include or exclude channel 210BeBit 22 - Enable or disable channel 220ClBit 22 - Channel 22 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 22 - Channel 22 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 22 - Include or exclude channel 220BeBit 23 - Enable or disable channel 230ClBit 23 - Channel 23 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 23 - Channel 23 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 23 - Include or exclude channel 230BeBit 24 - Enable or disable channel 240ClBit 24 - Channel 24 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 24 - Channel 24 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 24 - Include or exclude channel 240BeBit 25 - Enable or disable channel 250ClBit 25 - Channel 25 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 25 - Channel 25 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 25 - Include or exclude channel 250BeBit 26 - Enable or disable channel 260ClBit 26 - Channel 26 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 26 - Channel 26 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 26 - Include or exclude channel 260BeBit 27 - Enable or disable channel 270ClBit 27 - Channel 27 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 27 - Channel 27 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 27 - Include or exclude channel 270BeBit 28 - Enable or disable channel 280ClBit 28 - Channel 28 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 28 - Channel 28 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 28 - Include or exclude channel 280BeBit 29 - Enable or disable channel 290ClBit 29 - Channel 29 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 29 - Channel 29 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 29 - Include or exclude channel 290BeBit 30 - Enable or disable channel 300ClBit 30 - Channel 30 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 30 - Channel 30 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 30 - Include or exclude channel 300BeBit 31 - Enable or disable channel 310ClBit 31 - Channel 31 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60CnBit 31 - Channel 31 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 \xe2\x80\xa60BfBit 31 - Include or exclude channel 310AgChannel enable registerAo0x500 - Channel enable registerAcChannel halted maskBiRCC Clock Source Interrupt Clear RegisterBjRCC Clock Source Interrupt Enable RegisterBhRCC Clock Source Interrupt Flag RegisterAeCircular mode enabled0BjLayerx Color Keying Configuration RegisterBhClock enable of bitstream clock number 1AnClears the Line Interrupt FlagCjThe SDMMC_CMDR register contains the command index and \xe2\x80\xa6B`Character match interrupt enableAiCurrent mode of operationdCNAK0BiCapture/Compare control update generation00AfSPI Communication ModejComparator00CfCompanding mode. These bits are set and cleared by \xe2\x80\xa6AeContinuous conversionB`Bit 1 - Serial clock (SCK) phase00000kClock phase0BcBit 2 - Serial clock (SCK) polarity00000nClock polarity0B`Current Position Status RegisterBgCurrent QTD (transfer descriptor) indexiCRC ErrorAcClear the read flagAkFDCAN Core Release RegisterlCrop featureCmChip-select high time CSHT + 1 defines the minimum number \xe2\x80\xa6BoChange of Synchronization Mode Interrupt EnableClClear status match flag Writing 1 clears the SMF flag in \xe2\x80\xa6BmChange of Synchronization Mode Interrupt LineAmPWR control status register 1CmClear D1 domain CPU1 Standby, Stop and HOLD flags (always \xe2\x80\xa6A`C-VLAN or S-VLAN0AeCommand target bank 1AeCommand target bank 2CnClear transfer complete flag Writing 1 clears the TCF flag \xe2\x80\xa6CnClear transfer error flag Writing 1 clears the TEF flag in \xe2\x80\xa6AjCalibration timer intervalBb0x538 - Calibration timer intervalCmBits 0:6 - Calibration timer interval in multiple of 0.25 \xe2\x80\xa60CnClear timeout flag Writing 1 clears the TOF flag in the SR \xe2\x80\xa6gControl00mCache controlAd0x00 - Cache controlAjCrystal Oscillator ControlBa0x00 - Crystal Oscillator ControlClWatchdog control The rst_wdsel register determines which \xe2\x80\xa6Cm0x00 - Watchdog control The rst_wdsel register determines \xe2\x80\xa6AfRTC Control and statusAm0x0c - RTC Control and statusAgRing Oscillator controlAn0x00 - Ring Oscillator controlAdPIO control registerAk0x00 - PIO control registerjCTS enableChBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CTTO event0CiBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CTTO event0BaCOMP channel 1 output status bit.AdClear the write flagCmDisconnect \xe2\x80\x980\xe2\x80\x99, high drive \xe2\x80\x981\xe2\x80\x99 (normally used for \xe2\x80\xa6CjDisconnect \xe2\x80\x980\xe2\x80\x99 standard \xe2\x80\x981\xe2\x80\x99 (normally used for \xe2\x80\xa6CnThis register allows controlling D3 domain power.Following \xe2\x80\xa6AdDA Inverse FilteringCnBits 0:7 - Receive (read) data character. Transmit (write) \xe2\x80\xa60CiBits 0:15 - Transmit/Receive FIFO: Read Receive FIFO. \xe2\x80\xa60CmData A write to this register loads the FIFO provided the \xe2\x80\xa6dDataCn31: 0]: Data Data to be sent/received to/from the external \xe2\x80\xa6AhLong/short debounce timeBoBit 1 - Pause when processor 0 is in debug mode0BoBit 2 - Pause when processor 1 is in debug mode0AgData BIt Rate PrescalerBlFDCAN Data Bit Timing and Prescaler RegisterCgBit 12 - Enables duty cycle correction for odd divisors0000000BkLayerx Default Color Configuration RegisterAmDevice configuration registerAlBit 6 - Data collision errorAodevice configuration register 1Aodevice configuration register 2Aodevice configuration register 3Aodevice configuration register 4BiDisable Carrier Sense During TransmissionAgDevice control registerCnNumber of dummy cycles. This field defines the duration of \xe2\x80\xa600AnDMA Disable on Reception ErrorCmData double transfer rate. This bit sets the DTR mode for \xe2\x80\xa6Cmdata double transfer rate. This bit sets the DTR mode for \xe2\x80\xa61AlDriver Enable assertion timeAnDriver Enable deassertion timeCfDebug Fault Status (not present on Cortex-M0 variants)AhDelay hold quarter cycleCnDelay hold quarter cycle. Add a quarter cycle delay on the \xe2\x80\xa6BgBit 28 - Test clock stopped during testAmDMA/Interrupt enable register000000000lDifferentialAaDifferential modeAlMDIOS input data register %sAbPrescaler for PLL1AdData Last Error CodeAoDMA register for burst accessesAmDMA address for full transfer0000AcDMA enable receiverAfDMA enable transmitterCeBank 1 PCROP protected erase enable option status bitClBank 1 PCROP protected erase enable option configuration \xe2\x80\xa6CfBank 1 secure protected erase enable option status bitCmBank 1 secure protected erase enable option configuration \xe2\x80\xa6B`Drop Non-TCP/UDP over IP PacketsChBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DONE event0CiBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DONE event0ChBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DONE event0CiBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DONE event0CbBit 2 - Enable or disable interrupt for DONE event0AeBit 4 - Test completeCkIndicates the peripheral\xe2\x80\x99s registers are ready to access.Cn0x0c - Indicates the peripheral\xe2\x80\x99s registers are ready to \xe2\x80\xa6CnBits 24:26 - Day of the week: 1-Monday\xe2\x80\xa60-Sunday ISO 8601 \xe2\x80\xa60AlBits 24:26 - Day of the week00CbOutput data sent to MDIO Master during read framesChBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for DOWN event0CiBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for DOWN event0CbBit 1 - Enable or disable interrupt for DOWN event02211BlGenerate ANADETECT on downward crossing onlyCmCounter direction change up to down In Encoder mode, DOWN \xe2\x80\xa6hData PID0ChDQS enable. This bit enables the data strobe management.00AoData register - half-word sizedmData registerjData readyCfDrops the future represented by the given fat pointer.00BlMessage stored to Dedicated Rx Buffer EnableCdMessage stored to Dedicated Rx Buffer Interrupt LineAjSynchronization Jump WidthlDevice speedAfDevice status registerClData transfer enable bit This bit can only be written by \xe2\x80\xa6CdDual-SPI frame format; two bits per SCK, half-duplexAgDual ADC mode selectionAiDisable Zero-Quanta PauseAcECC result registerCkBit 1 - Defines on which PDM_CLK edge Left (or mono) is \xe2\x80\xa60BeEnable External Clock SynchronizationmErratic errorAlEvent FIFO Acknowledge IndexBeEdge Filtering during Bus IntegrationAeEvent FIFO Fill LevelAdEvent FIFO Get IndexAdEvent FIFO put indexAhEvent FIFO Start AddressAdEvent FIFO WatermarkAlEnable Global Time FilteringAfEvent Generator Unit 0AfEvent Generator Unit 1AfEvent Generator Unit 2AfEvent Generator Unit 3AfEvent Generator Unit 4AfEvent Generator Unit 5AdEmbedded host enableAlEnable Hardware Flow ControlA`Extended ID MaskAiExtended Inter-Packet GapBcChange Error Level Interrupt EnableBaChange Error Level Interrupt LineAmError Logging Overflow EnableBeError Logging Overflow Interrupt LineCjDisplay the diagnostic while not aborting macro execution.CkBit 0 - Enable or disable device address matching using \xe2\x80\xa60CkBit 1 - Enable or disable device address matching using \xe2\x80\xa60CkBit 2 - Enable or disable device address matching using \xe2\x80\xa60CkBit 3 - Enable or disable device address matching using \xe2\x80\xa60CkBit 4 - Enable or disable device address matching using \xe2\x80\xa60CkBit 5 - Enable or disable device address matching using \xe2\x80\xa60CkBit 6 - Enable or disable device address matching using \xe2\x80\xa60CkBit 7 - Enable or disable device address matching using \xe2\x80\xa60AkFDCAN Core Release RegisterAnExpected Number of Tx TriggersClVoltage reference buffer mode enable This bit is used to \xe2\x80\xa6AgEnd of block clear flagAaEnd of block flagAoEnd of periodic frame interruptAjEnd Of Transfer flag clearB`Endpoint disabled interrupt mask0CmDescription collection[n]: IN endpoint halted status. Can \xe2\x80\xa6Cn0x00..0x20 - Description collection[n]: IN endpoint halted \xe2\x80\xa6AcCluster UnspecifiedAnEarly Receive Interrupt EnableA`Error clear flagjError flagB`External Synchronization ControlBfembedded synchronization code registerBhembedded synchronization unmask registermEnable S-VLANAoEarly Transmit Interrupt EnableAfEnable Timeout CounterAjExternal trigger prescalerCdXOR reduction over all data. == 1 if the total 1 \xe2\x80\xa6BdEnable VLAN Tag Stripping on ReceiveAfEvent Trigger PolarityAkEarly wakeup interrupt flagiExit DPM.CjBits 16:31 - Duration needed by external flash to exit \xe2\x80\xa60BaEXTI x configuration (x = 4 to 7)AdBit 16 - Test failedCiCounter advances with each falling edge of the PWM B pin.CkFast ramp-up (tRXEN,FAST), see electrical specification \xe2\x80\xa6CmBit 24 - Test clock faster than expected, only valid when \xe2\x80\xa6BcFast or Fast Plus mode of operationAfFatal Bus Error EnableAjFrame capture rate controlAcFD Operation EnableCeBit 7 - Framing error interrupt clear. Clears the \xe2\x80\xa60AkFIFO error interrupt enableBkStream x FIFO error interrupt flag (x=3..0)ClBit 7 - Framing error interrupt mask. A read returns the \xe2\x80\xa60mFraming errorAkFormatter and Flush ControlB`DMA2D foreground offset registerBkFactory information configuration registerslFilter IndexAfConversion result FIFOAm0x0c - Conversion result FIFOClBit 0 - Triggered when the sample FIFO reaches a certain \xe2\x80\xa600000BlDevice endpoint / host channel FIFO registerCiReturns a reference to an entry in the table with the \xe2\x80\xa6CkBit 2 - invert the phase-shifted output this is ignored \xe2\x80\xa60CiFlash low-power mode in DStop mode This bit allows to \xe2\x80\xa6kFilter ListCiFIFO level threshold. This bit is read only. The FIFO \xe2\x80\xa6CjEngineering value of the frequency measured at T0 for. \xe2\x80\xa6CkExecute an accumulating asynchronous computation over a \xe2\x80\xa60Ac0x910..0x990 - ForklCluster ForkCmForks a parse stream so that parsing tokens out of either \xe2\x80\xa6CbWhether context floating-point is currently activeeBit 0BiBit 1 - Indicates the platform is an FPGABnBits 0:7 - Fractional component of the divisor00000000000hBits 0:4ClBits 0:7 - Fractional part of clock divisor. First-order \xe2\x80\xa60hBits 0:30BlBits 8:15 - Fractional part of clock divisor0BnBit 12 - Force a resus, for test purposes only0ClFree running clock. This bit configures the free running \xe2\x80\xa6ChThis register has no meaning in AC97 and SPDIF audio \xe2\x80\xa6BmReleases the system timer (SysTick) resource.ClExecute closure <code>f</code> in an interrupt-free context.AmBits 0:31 - PDM_CLK frequency0ClFIFO request. This bit is read only. The request depends \xe2\x80\xa6AoReturns the argument unchanged.0000000000000000000000000000000000000000CiConverts a <code>byte</code> into <code>VectActive</code>1111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111hExamples222222222222222022222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222222CmConverts a <code>bool</code> into an <code>AtomicBool</code>.3333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333333CiFlash select. This bit selects the Flash memory to be \xe2\x80\xa6CnFIFO threshold interrupt enable. This bit enables the FIFO \xe2\x80\xa6BbFalling Trigger selection registerAnFIFO Underrun Interrupt EnableAlFIFO Underrun Interrupt flageBit 9hFunctioniFunction.DhFuse a future such that <code>poll</code> will never again be called \xe2\x80\xa60DfFuse a stream such that <code>poll_next</code> will never again be \xe2\x80\xa60jGap EnableAhBits 8:10 - Gain control0BeGroup channel 5 and channel x (x=1-3)AcGeneral call enableAeGlobal interrupt maskClNo trace signals routed to pins. All pins can be used as \xe2\x80\xa6Cn0x00..0xf0 - Cluster GPIO%s, containing GPIO*_STATUS, GPIO*\xe2\x80\xa6AdPad control registerBa0x04..0x7c - Pad control registerCkCluster Cluster GPIO%s, containing GPIO*_STATUS, GPIO*_CTRLCnDMA request generator trigger event type selection Defines \xe2\x80\xa6AgGiant Packet Size LimitBjGlobal Time Discontinuity Interrupt EnableBhGlobal Time Discontinuity Interrupt LineBbGlobal Time Error Interrupt EnableB`Global Time Error Interrupt LineBaGuard time and prescaler registerBaGlobal Time Wrap Interrupt EnableAoGlobal Time Wrap Interrupt LineCmHigh drive \xe2\x80\x980\xe2\x80\x99, disconnect \xe2\x80\x981\xe2\x80\x99 (normally used for \xe2\x80\xa6BlHigh drive \xe2\x80\x980\xe2\x80\x99, high \xe2\x80\x99drive \xe2\x80\x981\xe2\x80\x99\xe2\x80\x99BdHigh drive \xe2\x80\x980\xe2\x80\x99, standard \xe2\x80\x981\xe2\x80\x99CjBit 3 - Configure the watchdog to either be paused, or \xe2\x80\xa60AkHost configuration registerAlHost channels interrupt maskBeHorizontal Data Enable display StatusBnAttach a \xe2\x80\x9chelp\xe2\x80\x9d note to your main message.AlHost frame interval registerCdHardFault Status (not present on Cortex-M0 variants)AlActive high (idle state low)CmTask mode: Initial value of pin before task triggering is \xe2\x80\xa6AmBits 16:31 - High level limit0oHigh-speed modeAbPin driver is high0000000000000000000000000000000AdSense for high levelAadrive output highAedrive peri input highAddrive interrupt high210AlHigh Speed mode of operationAi<code>111110100111</code>C`Re-export of the <code>core::hint</code> module.B`Bits 0:31 - Number of cache hits0BoOCTOSPI HyperBus latency configuration registerAbBits 16:20 - Hours0000AlHigh Priority Message EnableBdHigh Priority Message Interrupt LineBkFDCAN High Priority Message Status RegisterAgD1 domain AHB prescalerBeHost port control and status registerAiHigh-speed at low-voltageAnHalf transfer interrupt enableAnHalf Transfer interrupt enableBnStream x half transfer interrupt flag (x=3..0)BeChannel 1 Half Transfer Complete flagBdanalog watchdog 2 threshold registerAoanalog watchdog 2 threshold lowBdwatchdog higher threshold register 2BbAnalog watchdog 2 higher thresholdBdwatchdog higher threshold register 3BbAnalog watchdog 3 higher thresholdAmBit 0 - Hardware flow control000AlComparator hysteresis enableBd0x538 - Comparator hysteresis enableAmBit 0 - Comparator hysteresis021BdBit 0 - Comparator hysteresis enable0BiCOMP channel 1 hysteresis selection bits.0AhDW_apb_i2c address blockeBit 300001eBit 40000BeI2C1 SMBUS timeout stop in debug modeBeI2C2 SMBUS timeout stop in debug modeBeI2C3 SMBUS timeout stop in debug modeBeI2C4 SMBUS timeout stop in debug modeChInterrupt Active Bit (not present on Cortex-M0 variants)AfInterrupt Clear-EnableBiComparator interrupt clear flag register.AgInterrupt Clear-PendingAkInterrupt Control and StateCmUse the Interrupt Control State Register to set a pending \xe2\x80\xa6Cn0xed04 - Use the Interrupt Control State Register to set a \xe2\x80\xa6BbInterrupt Controller Type RegisterAmIdle line detected clear flagAbIdle line detectedCkInstruction double transfer rate. This bit sets the DTR \xe2\x80\xa600AiIN EP interrupt mask bitsBeInterrupt/Status Flags Clear RegisterAmInterrupt Flag Clear registerBalow interrupt flag clear registerBcDMA2D interrupt flag clear registerBlDMA interrupt flag clear register (DMA_IFCR)BkInterrupt falling edge detection enable bitAiI-code cache hit counter.Ba0x548 - I-code cache hit counter.BiInterrupt high-level detection enable bitAj0x100..0x120 - Device infoAcCluster Device infoAaInitial CRC valuenInitializationAiEnter Initialization modeA`Interrupt EnableAg0xbc - Interrupt Enable1Ag0x18 - Interrupt Enable2Ag0xa8 - Interrupt Enable3Ag0x38 - Interrupt Enable4Ag0x24 - Interrupt Enable5Ag0x90 - Interrupt EnableoInterrupt ForceAf0xc0 - Interrupt Force1Af0x1c - Interrupt Force2Af0xac - Interrupt Force3Af0x3c - Interrupt Force4Af0x28 - Interrupt Force5Af0x94 - Interrupt ForcenInterrupt ModeBaCalls <code>U::from(self)</code>.00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000nRaw InterruptsAe0xb8 - Raw Interrupts1Al0xf0..0x100 - Raw Interrupts2Ae0x30 - Raw Interrupts3Ae0x14 - Raw Interrupts4Ae0xa4 - Raw Interrupts5Ae0x34 - Raw Interrupts6Ae0x20 - Raw InterruptsAfInterrupt Status (raw)An0x400 - Interrupt Status (raw)ClBits 0:15 - Raw interrupt status for DMA Channels 0..15. \xe2\x80\xa60:Ae0x8c - Raw Interrupts;Af0x128 - Raw InterruptsBlInterrupt status after masking &amp; forcingCc0xc4 - Interrupt status after masking &amp; forcing1Cc0x20 - Interrupt status after masking &amp; forcing2Cc0xb0 - Interrupt status after masking &amp; forcing3Cc0x40 - Interrupt status after masking &amp; forcing4Cc0x2c - Interrupt status after masking &amp; forcing5Cc0x98 - Interrupt status after masking &amp; forcingBbBits 6:7 - Priority of interrupt 00BdBits 14:15 - Priority of interrupt 10BdBits 22:23 - Priority of interrupt 20BdBits 30:31 - Priority of interrupt 30BbBits 6:7 - Priority of interrupt 40BdBits 14:15 - Priority of interrupt 50BdBits 22:23 - Priority of interrupt 60BdBits 30:31 - Priority of interrupt 70BbBits 6:7 - Priority of interrupt 80BdBits 14:15 - Priority of interrupt 90BaLayer 3 and Layer 4 Filter EnableA`IrDA mode enableBjInterrupt rising edge detection enable bitnIrDA low-powerCeReturns the IRQ number of this <code>Exception</code>ClInterrupt number. This number is always within half open \xe2\x80\xa6B`Initial Reference Trigger OffsetCbChecks if the value of the field is <code>J</code>aJCbChecks if the value of the field is <code>K</code>aKCgInstruction Set Attribute (not present on Cortex-M0 \xe2\x80\xa6AdInterrupt Set-EnableAeInterrupt Set-PendingChInterrupt flag for end of measurement on temperature \xe2\x80\xa6B`COMP channel 1 interrupt enable.0EfConverts an <code>Iterator</code> into a <code>Stream</code> which is always ready \xe2\x80\xa6CiAn iterator visiting all key-value pairs in arbitrary \xe2\x80\xa6CmAn iterator visiting all elements in arbitrary order. The \xe2\x80\xa60CmReturns an iterator visiting all values in the underlying \xe2\x80\xa6BcReturns an iterator over the deque.CnReturn an iterator over the key-value pairs of the map, in \xe2\x80\xa6CeReturn an iterator over the values of the set, in \xe2\x80\xa65BeGet an iterator over the sorted list.CaIterates from the front of the queue to the back.CjReturn an iterator over the key-value pairs of the map \xe2\x80\xa64CdReturn an iterator over the values of the set slice.CkReturn an iterator over the values of the set, in their \xe2\x80\xa6DfGet an iterator over the borrowed <code>Field</code> items in this \xe2\x80\xa6CjReturns an iterator over borrowed syntax tree nodes of \xe2\x80\xa6CnInterrupt flag for high threshold on temperature sensor 1, \xe2\x80\xa6CmInterrupt flag for low threshold on temperature sensor 1, \xe2\x80\xa6CbTemperature sensor interrupt threshold register 1.BbTimestamp on internal event enableAhInternal time-stamp flagAlInitialization Watch TriggerBmgroup injected end of unitary conversion flagBogroup injected end of sequence conversions flagCmJoins the result of two futures, waiting for them both to \xe2\x80\xa6DhCreate a new span encompassing <code>self</code> and <code>other</code>.CcReturns a span covering the entire delimited group.kJPEG formatBagroup injected sequencer registereBit 70000AjConnect to JTAG peripheralh100 kbps0h125 kbps0h250 kbps000Bc400 kbps (actual rate 410.256 kbps)h400 kbpsh500 kbps0ChUse device root key K_DR from CRYPTOCELL AO power domainAmFLASH key register for bank 1CiAn iterator visiting all keys in arbitrary order. The \xe2\x80\xa6CmReturn an iterator over the keys of the map, in insertion \xe2\x80\xa6CaAn iterator visiting all keys in arbitrary order.CbReturn an iterator over the keys of the map slice.CkReturn an iterator over the keys of the map, in their orderCaBit 10 - Asynchronously kills the clock generator000000000000000BeConvert error to a generic error kindBjConvert error to a generic I2C error kind.BfConvert error to a generic error kind.BjConvert error to a generic SPI error kind.20AkGet the last key-value pairAbGet the last valueAlGet the last key-value pair.2AcGet the last value.2BjBorrows the last element in this sequence.CkCreates a new future that allows delayed execution of a \xe2\x80\xa6nLoop Back modeAdLast bit clock pulseAkLine break detection lengthCnRx-Long Bit Period Error LBPE is set by hardware in case a \xe2\x80\xa6BdTT Operation Control Register LockedBbPort configuration lock key activeAlTT Time Mark Register LockedBeGPIO port configuration lock registernLate CollisionmLeft-aligned.jLeft only.CkBit 16 - Enable long frame mode. When enabled, a custom \xe2\x80\xa60iEXTI lineCgBit 12 - Level of the IO2 pin (if connected) during \xe2\x80\xa60CgBit 13 - Level of the IO3 pin (if connected) during \xe2\x80\xa60AaEasyDMA list typeAh0x0c - EasyDMA list typeAdBits 0:1 - List type0210021AdBits 0:2 - List type03200ClBits 0:1 - How a sequence is read from RAM and spread to \xe2\x80\xa60AlLoads a value from the bool.AoLoads a value from the pointer.BfLoads a value from the atomic integer.00000000000ClLoad the watchdog timer. The maximum setting is 0xffffff \xe2\x80\xa6Cj0x04 - Load the watchdog timer. The maximum setting is \xe2\x80\xa6iBits 0:23A`Bit 4 - Load RTC0AfBit 31 - PLL is lockedCmCreates a critical section and grants temporary access to \xe2\x80\xa60000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AbLock configuration0AmBank 1 configuration lock bitiLock bit.0CnLow-power Deepsleep with SVOS3 (SVOS4 and SVOS5 always use \xe2\x80\xa6Ajlow-power timeout registerAkPin select for LRCK signal.Bb0x08 - Pin select for LRCK signal.CdListen mode LSTN bit is set and cleared by software.Bdanalog watchdog 1 threshold registerAoanalog watchdog 1 threshold lowBcwatchdog lower threshold register 2BaAnalog watchdog 2 lower thresholdBcwatchdog lower threshold register 3BaAnalog watchdog 3 lower thresholdBbstream x memory 0 address registerBbstream x memory 1 address registerAlBit 8 - Main operation modes0Aochannel mask/amplitude selectorAoDisables <code>interrupt</code>oComparator Mask11BfMask for bits of width <code>WI</code>CfStatus mask Mask to be applied to the status bytes \xe2\x80\xa6kMulti countjMulticountCmFacility for interpreting structured content inside of an \xe2\x80\xa6BbOverflow status of the MFC CounterAjMaster Inter-Data IdlenessAmMemory increment mode enabled0AjPin select for MISO signalBa0x08 - Pin select for MISO signal101Ba0x04 - Pin select for MISO signalChMemory Model Feature (not present on Cortex-M0 variants)AgMode mismatch interruptCkMute mode request. Puts the USART in mute mode and sets \xe2\x80\xa6AgMaster mode selection 2AeBit 0 - Set LFRC mode0AhData rate and modulationB`0x510 - Data rate and modulationCjBits 0:3 - Radio data rate and modulation setting. The \xe2\x80\xa60CbBit 0 - Enables/disables auto collision resolution0oBits 0:1 - Mode0BaBit 20 - Enable differential mode0BlBit 12 - Select mode for sample rate control0AdTimer mode selectionAl0x504 - Timer mode selectionAeBits 0:1 - Timer mode0nOperation modeAf0x504 - Operation modeCmBit 0 - The mode of operation to be used. The settings in \xe2\x80\xa60AbMode configurationAj0x534 - Mode configuration7655BjSelects operating mode of the wave counterCb0x504 - Selects operating mode of the wave counterChBit 8 - Selects source for advancing the active sequence0CkDefines the routing of the connected PDM microphones\xe2\x80\x99 \xe2\x80\xa6Cd0x508 - Defines the routing of the connected PDM \xe2\x80\xa6iI2S mode.A`0x00 - I2S mode.AaBit 0 - I2S mode.0BfBits 24:25 - Extended addressing mode.0A`DAC channel modeBaSAIx audio block mode immediatelyCjDMA2D mode This bit is set and cleared by software. It \xe2\x80\xa6lCommand modejMode FaultCnSample and store two successive Left samples (16 bit each) \xe2\x80\xa6CmMono mode. This bit is set and cleared by software. It is \xe2\x80\xa6AjPin select for MOSI signalBa0x04 - Pin select for MOSI signal101Ba0x08 - Pin select for MOSI signalCiA fixed capacity multiple-producer, multiple-consumer \xe2\x80\xa6AjMessage RAM Access FailureAbAlarm seconds maskAbAlarm minutes maskA`Alarm hours maskoAlarm date maskAbMaster SS IdlenesskMemory type0ClMemory type. This bit indicates the type of memory to be \xe2\x80\xa6ChMute. This bit is set and cleared by software. It is \xe2\x80\xa6AdMedia and FP FeatureAaMicrowire ControlAh0x0c - Microwire ControlAeMemory data bus width00CkBit 0 - Generate NACK. This NACK generation only occurs \xe2\x80\xa60AeSmartcard NACK enableAlNACK generation (slave mode)BdNAK response received interrupt maskAbBit Rate PrescalerBoFDCAN Nominal Bit Timing and Prescaler RegisterCeMaximum allowed re-tries during synchronization phaseChBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for NCTS event0CiBit 1 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for NCTS event01100CbBit 1 - Enable or disable interrupt for NCTS event0BdNumber of Dedicated Transmit BuffersB`stream x number of data registerBeDMA channel 1 number of data registerDiCreates a <code>TokenBuffer</code> containing all the tokens from the \xe2\x80\xa6CjCreates a future that resolves to the next item in the \xe2\x80\xa60AfNFC-A compatible radionNumber of IRKsAf0x504 - Number of IRKsClBits 0:4 - Number of Identity root keys available in the \xe2\x80\xa60AaNon ISO OperationCmTask mode: No effect on pin from OUT[n] task. Event mode: \xe2\x80\xa6nNo instructionBbAttach a note to your main messageBhNumber of results in the RDATA register.AfNumber of Auto-refreshBmNSJW: Nominal (Re)Synchronization Jump Width.CoNTD descriptor list length for isochronuous &amp; interrupt \xe2\x80\xa6n<code>0</code>AbConnect to nothingAb<code>11111</code>BbNested Vector Interrupt ControllerAnNon Volatile Memory ControllerB`Response received interrupt maskAfOwn address register 1AfOwn address register 2BeOutput compare x (x=5,6) clear enableAmOutput compare y clear enableBdOutput compare x (x=5,6) fast enableAlOutput compare y fast enable00BgOutput compare x (x=5,6) preload enableAoOutput compare y preload enable00CfBit 10 - Overrun error interrupt clear. Clears the \xe2\x80\xa60CmBit 10 - Overrun error interrupt mask. A read returns the \xe2\x80\xa60AjOUT EP interrupt mask bitsAiOutput Idle state x (x=1)0AoOutput Idle state x N x (x=1-4)BdDMA2D output memory address registerBeCreates a stream of a single element.CkReturns a span for the opening punctuation of the group \xe2\x80\xa6A`Output selectionBaOff-state selection for Idle mode0B`Off-state selection for Run mode0AmBit 0 - Enable OUT endpoint 00AmBit 1 - Enable OUT endpoint 10ChBit 12 - This bit is the complement of the UART Out1 \xe2\x80\xa60AmBit 2 - Enable OUT endpoint 20ChBit 13 - This bit is the complement of the UART Out2 \xe2\x80\xa60AmBit 3 - Enable OUT endpoint 30AmBit 4 - Enable OUT endpoint 40AmBit 5 - Enable OUT endpoint 50AmBit 6 - Enable OUT endpoint 60AmBit 7 - Enable OUT endpoint 70CjBit 11 - 1 if the FIFO has been overflowed. Write 1 to \xe2\x80\xa60AcOverflow error flagAbOverrun flag clearAbOversampling ratioAboversampling shiftC`OctoSPI IO Manager Port 1 Configuration RegisterC`OctoSPI IO Manager Port 2 Configuration RegisterCdBits 0:7 - Enable or disable access port protection.0iPart codeA`0x00 - Part codeAeBits 0:31 - Part codejBits 12:27AcBit 0 - Test passedAi<code>101010100000</code>Am<code>1001011010010110</code>0CjReturns the path that identifies the interpretation of \xe2\x80\xa6CgReturns the path that begins this structured meta item.FdThe <code>Foo&lt;&amp;&#39;a T&gt;</code> in <code>for&lt;&#39;a&gt; Foo&lt;&amp;&#39;a T&gt;</code>BfAttribute memory space timing registerAdIndicator complementAfProgram Counter SampleBbPrimary detection (PD) mode enableAiPrimary detection enable.AmPrimary detection (PD) statusBjProtocol Error in Arbitration Phase EnableBhProtocol Error in Arbitration Phase LinelPEC registerBcProtocol Error in Data Phase EnableBaProtocol Error in Data Phase LineCmProduces a future which retrieves a reference to the next \xe2\x80\xa6CoReturns the <em>top</em> (greatest if max-heap, smallest if \xe2\x80\xa6AjPeek at the first element.CmReturns a reference to the item in the front of the queue \xe2\x80\xa6CfReturns the item in the front of the queue without \xe2\x80\xa6CmReturns whether the next token in the parse stream is one \xe2\x80\xa6ClLooks at the next token in the parse stream to determine \xe2\x80\xa60CdBit 8 - Parity error interrupt clear. Clears the \xe2\x80\xa60AcPE interrupt enableCkBit 8 - Parity error interrupt mask. A read returns the \xe2\x80\xa60AaPort enable (W1C)C`Forces <code>interrupt</code> into pending state00C`Sets the given <code>interrupt</code> as pendingAcPreamble error flagCnDescription cluster[n]: Access permissions for region n as \xe2\x80\xa6Ci0x08 - Description cluster[n]: Access permissions for \xe2\x80\xa6lParity errorBjLayerx Pixel Format Configuration RegistermBit 0 - Pin 000000000AkBit 0 - Set as output pin 00AjBit 0 - Set as input pin 00CjBit 0 - Status on whether PIN0 has met criteria set in \xe2\x80\xa60mBit 1 - Pin 100000000AkBit 1 - Set as output pin 10AjBit 1 - Set as input pin 10CjBit 1 - Status on whether PIN1 has met criteria set in \xe2\x80\xa60mBit 2 - Pin 200000000AkBit 2 - Set as output pin 20AjBit 2 - Set as input pin 20CjBit 2 - Status on whether PIN2 has met criteria set in \xe2\x80\xa60mBit 3 - Pin 300000000AkBit 3 - Set as output pin 30AjBit 3 - Set as input pin 30CjBit 3 - Status on whether PIN3 has met criteria set in \xe2\x80\xa60mBit 4 - Pin 400000000AkBit 4 - Set as output pin 40AjBit 4 - Set as input pin 40CjBit 4 - Status on whether PIN4 has met criteria set in \xe2\x80\xa60mBit 5 - Pin 500000000AkBit 5 - Set as output pin 50AjBit 5 - Set as input pin 50CjBit 5 - Status on whether PIN5 has met criteria set in \xe2\x80\xa60mBit 6 - Pin 600000000AkBit 6 - Set as output pin 60AjBit 6 - Set as input pin 60CjBit 6 - Status on whether PIN6 has met criteria set in \xe2\x80\xa60mBit 7 - Pin 700000000AkBit 7 - Set as output pin 70AjBit 7 - Set as input pin 70CjBit 7 - Status on whether PIN7 has met criteria set in \xe2\x80\xa60mBit 8 - Pin 800000000AkBit 8 - Set as output pin 80AjBit 8 - Set as input pin 80CjBit 8 - Status on whether PIN8 has met criteria set in \xe2\x80\xa60mBit 9 - Pin 900000000AkBit 9 - Set as output pin 90AjBit 9 - Set as input pin 90CjBit 9 - Status on whether PIN9 has met criteria set in \xe2\x80\xa60BaPeripheral increment mode enabled0AeProgrammable IO blockfBit 100000AjConnect to PIO0 peripheral2fBit 110000AjConnect to PIO1 peripheralAgSYSCFG package registerCkBits 24:25 - Length of preamble on air. Decision point: \xe2\x80\xa60BbMultiplication factor for PLL1 VCOAhPLL DIVP division factorAhPLL DIVQ division factorAhPLL DIVR division factorBfperipheral mode configuration registerBcCommon memory space timing registerAeMask Parity error bitAgPort overcurrent activeC`Bit 5 - Port number onto which nRESET is exposed0AcBit 5 - Port number000000000000000000000000000000000000000000000000000CiBit 31 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for PORT event0CjBit 31 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for PORT event0AdBit 13 - Port number03333333333333333333333333333333333BgDual data line SPI. PP2O (opcode 0xA2).BgQuad data line SPI. PP4O (opcode 0x32).jPort powerAbPrescaler registerkPort resumeCiControls the PLL post dividers for the primary output \xe2\x80\xa6Ci0x0c - Controls the PLL post dividers for the primary \xe2\x80\xa6jPort resetBbNumber of Packets in Receive QueueAj0x508..0x518 - Unspecified0Aj0x508..0x514 - Unspecified11Aj0x508..0x510 - Unspecified00CnBits 8:12 - GPIO number associated with SET[n], CLR[n] and \xe2\x80\xa60Aj0x51c..0x528 - UnspecifiedjPin selectAb0x504 - Pin selectAlBits 0:2 - Analog pin select0A`Input pin selectAh0x504 - Input pin select22Aj0x560..0x570 - UnspecifiedAj0x540..0x548 - UnspecifiedAj0x560..0x574 - UnspecifiedAj0x524..0x540 - UnspecifiedAcCluster Unspecified000000000000jPort speedAfIndicator pass throughBgNumber of Packets in the Transmit QueueAmBits 2:3 - Pull configuration0CjAppends an <code>item</code> to the back of the collectionBdPushes an item onto the binary heap.DkAppends the given <code>char</code> to the end of this <code>String</code>.CjPushes an element to the linked list and sorts it into \xe2\x80\xa6BhPut an element at the back of the queue.CnAppends a syntax tree node onto the end of this punctuated \xe2\x80\xa6BdProgrammable voltage detector enableCjProgrammable voltage detect output This bit is set and \xe2\x80\xa6nData bus widthAmPulse width modulation unit 0AmPulse width modulation unit 1AmPulse width modulation unit 2AmPulse width modulation unit 3BcProtocol Exception Handling DisableAfQueue interrupt statusAbQuadrature DecoderAlQuality of Global Time PhaseAhExternal flash interfaceCeQuad-SPI frame format; four bits per SCK, half-duplexAj0x900..0x90c - UnspecifiedAj0x910..0x91c - UnspecifiedAj0x920..0x92c - UnspecifiedAj0x930..0x93c - UnspecifiedAj0x940..0x94c - UnspecifiedAj0x950..0x95c - UnspecifiedAj0x960..0x96c - UnspecifiedAj0x970..0x97c - UnspecifiedAj0x980..0x98c - UnspecifiedAiRegion Attribute and SizeAcRegion Base AddressAiRx Buffer Data Field SizeBgBRS flag of last received FDCAN MessageAgRx Buffer Start AddressAcReceive Buffer sizeBaReceive Buffer Unavailable EnableAhMDIOS read flag registerAnRegister Read Interrupt EnableAnReceive Descriptor Ring LengthEcReads enough bytes from slave with <code>address</code> to fill <code>buffer</code>BmReads a single word from the serial interfaceBkReads the word stored in the shift registerAfReads the CPU register00000EbReads enough bytes from slave with <code>address</code> to fill <code>read</code>.BgRead <code>words</code> from the slave.AoDo a read within a transaction.EdReads enough bytes from slave with <code>address</code> to fill <code>buffer</code>.21B`Reads the value of the register.0CgReads the contents of a <code>Readable</code> register.CiBit 26 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for READ event0CjBit 26 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for READ event0CcBit 26 - Enable or disable interrupt for READ event0CnBit 2 - Configure read permissions for region n. Write \xe2\x80\x980\xe2\x80\xa60Aj0x504..0x510 - UnspecifiedAcCluster Unspecified77776AcMaster Read CommandAoReads the value of the register0CkReceives a value, waiting if the queue is empty. If all \xe2\x80\xa6AfReceived FDCAN MessageAdRES Interrupt EnableBgESI flag of last received FDCAN MessageBlBits 4:5 - Negative channel resistor control0BlBits 0:1 - Positive channel resistor control0AeRx FIFO X Full EnableAmRx FIFO X Full Interrupt LineAmRx FIFO X Message Lost EnableBeRx FIFO X Message Lost Interrupt LineAnBit 3 - Receive FIFO not emptyClBit 3 - Receive FIFO Not Empty. This bit is set when the \xe2\x80\xa6AlRx FIFO X New Message EnableBdRx FIFO X New Message Interrupt LineBlBit 5 - Reserved for future use. Shall be 0.0BlBit 7 - Reserved for future use. Shall be 0.0BbRx FIFO X Watermark Reached EnableBjRx FIFO X Watermark Reached Interrupt LineCiDMAMux - DMA request generator channel x control registerBnDMAMux - DMA request generator status registerAeEnable read interruptChCounter advances with each rising edge of the PWM B pin.AdRaw interrupt statusAk0x34 - Raw interrupt statusB`Reference Message Payload SelectAaRemove reset flag0dROSCeBit 0000000BaDMA Channel Receive Process StateAbResult ready flag.BlEnable register for reload request registersCd0x508 - Enable register for reload request registersAmReject Remote Frames ExtendedAmReject Remote Frames StandardB`Register Reload interrupt enableAnRegister Reload Interrupt FlagAaUser option bit 1AoUser option configuration bit 1AoUser option configuration bit 2AcReal time counter 0AcReal time counter 1AcReal time counter 2CgBit 6 - Receive timeout interrupt clear. Clears the \xe2\x80\xa60BfBit 1 - Clears the SSPRTINTR interrupt0CkReal-Time Interrupt-driven Concurrency (RTIC) framework \xe2\x80\xa6BiRegister Time Mark Interrupt Pulse EnableCnBit 6 - Receive timeout interrupt mask. A read returns the \xe2\x80\xa60CnBit 1 - Receive timeout interrupt mask: 0 Receive FIFO not \xe2\x80\xa60AgProbe Period (TADP_PRD)AlRegister Time Mark InterruptAkReceiver timeout clear flagA`Receiver timeoutAiReceiver timeout registerjRTS enableBaRising Trigger selection registerAoReceive Watchdog Timeout EnableBfFDCAN Rx Buffer Configuration RegisterCnRx-Byte Received The RXBR bit is set by hardware to inform \xe2\x80\xa6AeReceive data registerAeCEC Rx Data Register.AfReception (RX) enable.Am0x04 - Reception (RX) enable.AnBit 0 - Reception (RX) enable.0BbCAN Rx FIFO X Acknowledge RegisterBfFDCAN Rx FIFO X Configuration RegisterlRxFIFO depthCgBit 4 - Receive FIFO empty. The meaning of this bit \xe2\x80\xa6CnBit 6 - Receive FIFO full. The meaning of this bit depends \xe2\x80\xa6kRXFIFO FullAoFDCAN Rx FIFO X Status RegisterAeRXFIFO threshold flagCjBit 4 - Receive interrupt clear. Clears the UARTRXINTR \xe2\x80\xa60AcRX Interrupt enableCnBit 4 - Receive interrupt mask. A read returns the current \xe2\x80\xa60ClBit 2 - Receive FIFO interrupt mask: 0 Receive FIFO half \xe2\x80\xa60AlRead data register not empty0BkReceive data register not empty (receivers)CiBit 17 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for RXTO event0CjBit 17 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for RXTO event01100CcBit 17 - Enable or disable interrupt for RXTO event0CkStandard \xe2\x80\x980\xe2\x80\x99. disconnect \xe2\x80\x981\xe2\x80\x99 (normally used for \xe2\x80\xa6BdStandard \xe2\x80\x980\xe2\x80\x99, high drive \xe2\x80\x981\xe2\x80\x99BbStandard \xe2\x80\x980\xe2\x80\x99, standard \xe2\x80\x981\xe2\x80\x99BcIEEE 802.3as Support for 2K PacketsAoSlave address bit (master mode)AdSA Inverse FilteringBoSource Address Insertion or Replacement ControlBeStart of Basic Cycle Interrupt EnableBcStart of Basic Cycle Interrupt LineAkSystem break interrupt flagoSend break flagCmRx-Short Bit Period Error SBPE is set by hardware in case \xe2\x80\xa6DjCombinator similar to <code>StreamExt::fold</code> that holds internal \xe2\x80\xa60AeSmartcard mode enableAmSCL high period (master mode)AlSCL low period (master mode)AjBit 6 - Serial clock phase0AjSDRAM Control Register 1-2BdSecondary detection (SD) mode enableAkSecondary detection enable.AcSD converter EnableAoSecondary detection (SD) statusAkPin select for SDIN signal.Bb0x0c - Pin select for SDIN signal.oSoft disconnectAeSecured DTCM RAM SizeAeSDRAM Status registerAiSDRAM Timing register 1-2BcScheduling Error 1 Interrupt EnableBaScheduling Error 1 Interrupt LineBcScheduling Error 2 Interrupt EnableBaScheduling Error 2 Interrupt LineCkShorthand for creating a duration which represents seconds.000000000AiSeed error current statusAkSeed error interrupt statusAiSends a word to the slaveCmSend a value. If there is no place left in the queue this \xe2\x80\xa6Aj0x520..0x530 - UnspecifiedAj0x540..0x550 - UnspecifiedA`Start error flagAeSynchronization errorBbsample and hold hold time registerAgShift operation pendingCnSystem Handler Priority (word accessible only on Cortex-M0 \xe2\x80\xa6Besample and hold refresh time registerBdsample and hold sample time registerCkSend instruction only once mode. This bit has no effect \xe2\x80\xa6CnDescription cluster[n]: Size of region to protect counting \xe2\x80\xa6Cl0x04 - Description cluster[n]: Size of region to protect \xe2\x80\xa6CjBits 0:31 - Size of flash region n in bytes. Must be a \xe2\x80\xa60Aj0x4a0..0x4c4 - UnspecifiedClBits 0:9 - Number of bytes received last on this ISO OUT \xe2\x80\xa6CnBits 0:6 - Number of bytes received last in the data stage \xe2\x80\xa60AcCluster UnspecifiedCnBits 1:5 - Indicates the region size. Region size in bytes \xe2\x80\xa60AcSkip Address PacketCmBit 30 - If reads as 1, the calibration value for 10ms is \xe2\x80\xa6DkCreates a new stream which skips <code>n</code> items of the underlying \xe2\x80\xa60CkCRC calculation does not include address field. The CRC \xe2\x80\xa6CmBit 20 - Test clock slower than expected, only valid when \xe2\x80\xa6BfStart of Matrix Cycle Interrupt EnableBdStart of Matrix Cycle Interrupt LineAkslave mode control register0000CnStatus match interrupt enable. This bit enables the status \xe2\x80\xa6Ajsampling time register 1-2dSNAK0dSNPM0BcSoF symbol is expected in RX framesA`SoF symbol addedAcStart of frame maskAmStart of Gap Interrupt EnableAkStart of Gap Interrupt LineCaInterrupt enable at synchronization event overrunCbSort the set\xe2\x80\x99s values by their default ordering.DfReturns the span of this tree, delegating to the <code>span</code> \xe2\x80\xa6CmReturns the span for the delimiters of this token stream, \xe2\x80\xa6C`Returns the span for this punctuation character.BlReturns the span of this <code>Ident</code>.BkReturns the span encompassing this literal.CeSpan associated with this <code>IdentFragment</code>.0BaThe source location of the error.3EhReturns the <code>Span</code> of the current token, or <code>Span::call_site()</code>\xe2\x80\xa6DkReturns the <code>Span</code> of the next token in the parse stream, or \xe2\x80\xa6DfReturns a <code>Span</code> covering the complete contents of this \xe2\x80\xa6AnSlow Protocol Detection EnableAmSerial Peripheral Interface 0dSPI0fBit 160000AfSource Port Identity 0AmSerial Peripheral Interface 1dSPI1fBit 170000AfSource Port Identity 1AmSerial Peripheral Interface 2AfSource Port Identity 2CcSynchronization event type selector Defines the \xe2\x80\xa6AdSelected Pin ControlClA fixed capacity single-producer, single-consumer (SPSC) \xe2\x80\xa6Bhgroup regular sequencer ranks register 1Bhgroup regular sequencer ranks register 2Bhgroup regular sequencer ranks register 3Bhgroup regular sequencer ranks register 4CjBit 10 - Subregion 10 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 10 - Include or exclude subregion 10 in region0CjBit 11 - Subregion 11 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 11 - Include or exclude subregion 11 in region0CjBit 12 - Subregion 12 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 12 - Include or exclude subregion 12 in region0CjBit 13 - Subregion 13 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 13 - Include or exclude subregion 13 in region0CjBit 14 - Subregion 14 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 14 - Include or exclude subregion 14 in region0CjBit 15 - Subregion 15 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 15 - Include or exclude subregion 15 in region0CjBit 16 - Subregion 16 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 16 - Include or exclude subregion 16 in region0CjBit 17 - Subregion 17 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 17 - Include or exclude subregion 17 in region0CjBit 18 - Subregion 18 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 18 - Include or exclude subregion 18 in region0CjBit 19 - Subregion 19 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 19 - Include or exclude subregion 19 in region0CjBit 20 - Subregion 20 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 20 - Include or exclude subregion 20 in region0CjBit 21 - Subregion 21 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 21 - Include or exclude subregion 21 in region0CjBit 22 - Subregion 22 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 22 - Include or exclude subregion 22 in region0CjBit 23 - Subregion 23 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 23 - Include or exclude subregion 23 in region0CjBit 24 - Subregion 24 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 24 - Include or exclude subregion 24 in region0CjBit 25 - Subregion 25 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 25 - Include or exclude subregion 25 in region0CjBit 26 - Subregion 26 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 26 - Include or exclude subregion 26 in region0CjBit 27 - Subregion 27 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 27 - Include or exclude subregion 27 in region0CjBit 28 - Subregion 28 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 28 - Include or exclude subregion 28 in region0CjBit 29 - Subregion 29 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 29 - Include or exclude subregion 29 in region0CjBit 30 - Subregion 30 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 30 - Include or exclude subregion 30 in region0CjBit 31 - Subregion 31 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)000CbBit 31 - Include or exclude subregion 31 in region0BdShadow Reload Configuration RegisterCfBits 24:31 - Value of external flash device Status \xe2\x80\xa6BfBit 2 - Reset from soft reset detected0BkSynchronization Size Configuration RegisterA`SS output enableBcSS output management in master modeBcBit 24 - Slave select toggle enable0CgThe SDMMC_STAR register is a read-only register. It \xe2\x80\xa6lCache StatusAc0x08 - Cache StatusAdStep of Core releaseCgSpeculatively parses tokens from this parse stream, \xe2\x80\xa6mStimulus PortAjSoftware Trigger InterruptAaBit 4 - Stop bits0dStopClBit 9 - This bit controls whether a STOP is issued after \xe2\x80\xa60iSTOP bitsAmStop generation (master mode)CnBit 3 - Two stop bits select. If this bit is set to 1, two \xe2\x80\xa60dSTUPBnDescription cluster[n]: Subregions of region nCe0x08 - Description cluster[n]: Subregions of region ngSUSPendChSuspend. This bit can be used to suspend the current \xe2\x80\xa6CiSystem Stop mode voltage scaling selection These bits \xe2\x80\xa6ClSwaps elements at indices <code>i</code> and <code>j</code>.CkStores a value into the bool, returning the previous value.CkStores a value into the pointer, returning the previous \xe2\x80\xa6CiStores a value into the atomic integer, returning the \xe2\x80\xa600000000000oSwap TX/RX pinsBaStop Watch Event Interrupt EnableAoStop Watch Event Interrupt LineAdSoftware interrupt 0AdSoftware interrupt 1AdSoftware interrupt 2AdSoftware interrupt 3AdSoftware interrupt 4AdSoftware interrupt 5AeSysTick: System TimerCn7: 0]: Access time. Device access time expressed in number \xe2\x80\xa6CmBits 16:18 - Acquisition time, the time the SAADC uses to \xe2\x80\xa60BnReturns all the core peripherals <em>once</em>CcBorrow the data and call <code>RefCell::take</code>EdReturns the last <code>Waker</code> passed to <code>register</code>, so that the \xe2\x80\xa6DjCreates a new stream of at most <code>n</code> items of the underlying \xe2\x80\xa60CmRemoves and returns the value in the set, if any, that is \xe2\x80\xa604BiReturns all the peripherals <em>once</em>5AbTask notification.AmTools for working with tasks.iTask modeBcRate is controlled from SAMPLE taskAiTx Buffer Data Field SizeAhTx Buffers Start AddressBbTransmit Buffer Unavailable EnableCkTimeout counter enable. This bit is valid only when the \xe2\x80\xa6BiTransmission Cancellation Finished EnableCaTransmission Cancellation Finished Interrupt LineBfTransmission complete interrupt enableBbTransfer Complete interrupt enableBbTransfer complete interrupt enableCkTransfer complete interrupt enable. This bit is set and \xe2\x80\xa6ClTransfer complete interrupt enable. This bit enables the \xe2\x80\xa62CdStream x transfer complete interrupt flag (x = 3..0)ClTransfer complete interrupt flag. This bit is set when a \xe2\x80\xa6B`Channel 1 Transfer Complete flagoCLE to RE delaylTest controlCcTransmitter Delay Compensation Filter Window LengthBeTransmitter Delay Compensation OffsetBmFDCAN Transmitter Delay Compensation RegisterBdTransmitter Delay Compensation ValueAoTransmit Descriptor Ring LengthAdTx FIFO Empty EnableAbTx Event FIFO FullAlTx FIFO Empty Interrupt LineAjTx Event FIFO Element Lost0AgTx Event FIFO New EntryAoTx Event FIFO Watermark ReachedAoTransfer error interrupt enableChTransfer error interrupt enable. This bit is set and \xe2\x80\xa6CiTransfer error interrupt enable. This bit enables the \xe2\x80\xa62BoStream x transfer error interrupt flag (x=3..0)CjTransfer error interrupt flag. This bit is set when an \xe2\x80\xa6AmChannel 1 Transfer Error flagAbTemperature SensorCh0x404..0x448 - Registers storing factory TEMP module \xe2\x80\xa6BcTemperature in degC (0.25deg steps)Bk0x508 - Temperature in degC (0.25deg steps)BoBits 0:31 - Temperature in degC (0.25deg steps)CaCluster Registers storing factory TEMP module \xe2\x80\xa6AeTurnaround error flagnTime-out errorAcFDCAN Test RegisterA`Test Mode EnableAbTx FIFO Free LeveldTFGIAnBit 1 - Transmit FIFO not fullCnBit 1 - Transmit FIFO Not Full. Set when the transmit FIFO \xe2\x80\xa6AbTx FIFO/Queue FullAbTx FIFO/Queue ModeAhTransmit FIFO/Queue SizeCnChain on a computation for when a future finished, passing \xe2\x80\xa60CfComputes from this stream\xe2\x80\x99s items new items of a \xe2\x80\xa60BbBits 8:13 - VUP = (THUP+1)/64*VREF0mTI1 selection000AdTime Mark Cycle CodeChBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for TICK event0CiBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for TICK event0CfBit 0 - Enable or disable event routing for TICK event0CjBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable event routing for TICK \xe2\x80\xa60CkBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable event routing for TICK \xe2\x80\xa60AkControls the tick generatorBb0x2c - Controls the tick generatorAhInterframe spacing in usB`0x544 - Interframe spacing in usBcBits 0:9 - Interframe spacing in us0AgTIM1 stop in debug modeAgTIM2 stop in debug modeAgTIM3 stop in debug modeAgTIM4 stop in debug modeAgTIM5 stop in debug modeAgTIM6 stop in debug modeAgTIM7 stop in debug modeAgTIM8 stop in debug modeCmBits 0:23 - Indicates the number of ticks / 2 (see errata \xe2\x80\xa6AhBits 8:9 - Transfer mode0AlLoad Mode Register to ActiveAlTrigger Memory Start AddressBlFDCAN Timeout Counter Configuration RegisterBdFDCAN Timeout Counter Value RegisterCjTimeout interrupt enable. This bit enables the timeout \xe2\x80\xa6AgTimeout Occurred EnableAoTimeout Occurred Interrupt LineAjTrace Port Interface Unit;BbDMA Channel Transmit Process StateAaSelf refresh timeAcRow to column delayAcUSB turnaround timeB`HSI48 oscillator smooth trimmingChTrimming code The TRIM code is a 6-bit unsigned data \xe2\x80\xa6CiTristate management on data line. This bit is set and \xe2\x80\xa6ClRead write recovery time Device read write recovery time \xe2\x80\xa6AiTimestamp Addend RegisterBnFDCAN Timestamp Counter Configuration RegisterBfFDCAN Timestamp Counter Value RegisterAgTimestamp date registerAkTimestamp Egress CorrectionAichannel trigger selectionCmNumber of data transfer extension to be reload into TSIZE \xe2\x80\xa6AlTimestamp Ingress CorrectionAjTimestamp Interrupt EnableAjTimestamp interrupt enableAjTimestamp Interrupt StatusAeTimestamp Sub-seconds0AgTimestamp time registerAkTimestamp Wraparound EnableBcTimestamp Wraparound Interrupt LineBbFDCAN TT Interrupt Enable RegisterBhTrigger Time Mark Interrupt Pulse EnableAkFDCAN TT Interrupt RegisterB`Trigger Time Mark Event InternalB`FDCAN TT Trigger Select RegisterBbTotal Width Configuration RegisterBcI2C compatible Two-Wire Interface 0BcI2C compatible Two-Wire Interface 1ClTransfer watermark interrupt enable. This bit is set and \xe2\x80\xa6CkTransfer watermark interrupt flag. This bit is set when \xe2\x80\xa6BfFDCAN Tx Buffer Configuration RegisterCeTx-Byte Request TXBR is set by hardware to inform \xe2\x80\xa6AfTransmit data registerAeCEC Tx data register.AiTransmission (TX) enable.B`0x08 - Transmission (TX) enable.BaBit 0 - Transmission (TX) enable.0A`Tx Enable WindowChBit 7 - Transmit FIFO empty. The meaning of this bit \xe2\x80\xa6lTXFIFO EmptydTXFECgBit 5 - Transmit FIFO full. The meaning of this bit \xe2\x80\xa6AeTXFIFO threshold flagCkBit 5 - Transmit interrupt clear. Clears the UARTTXINTR \xe2\x80\xa60AcTX Interrupt enableCgBit 5 - Transmit interrupt mask. A read returns the \xe2\x80\xa60CnBit 3 - Transmit FIFO interrupt mask: 0 Transmit FIFO half \xe2\x80\xa60BhTransmit interrupt status (transmitters)BbTx Count Overflow Interrupt EnableB`Tx Count Overflow Interrupt LineAaTransmit priorityAgTransmit Stopped EnableAgExit self-refresh delayAlTransmission Transfer FilledBcTx Count Underflow Interrupt EnableBaTx Count Underflow Interrupt LineBcConnect to matching UART peripheralBfBits 16:23 - Unique identifier byte 10BfBits 24:31 - Unique identifier byte 11BdBits 0:7 - Unique identifier byte 12BeBits 8:15 - Unique identifier byte 13BfBits 16:23 - Unique identifier byte 14BfBits 24:31 - Unique identifier byte 15nUpdate disable00AcUnderrun flag clearAiUSART enable in Stop modeBhUser information configuration registersAdUnderflow error flagCkDirection change to UP clear flag Writing 1 to this bit \xe2\x80\xa6CnDirection change to UP Interrupt Enable Note: If the LPTIM \xe2\x80\xa6AgSYSCFG user register 10AgSYSCFG user register 11AgSYSCFG user register 12AgSYSCFG user register 13AgSYSCFG user register 14AgSYSCFG user register 15AgSYSCFG user register 16AgSYSCFG user register 17AgSYSCFG user register 18AkUniversal serial bus deviceBbUtilities shared by all bus types.B`VBAT charging resistor selectionCnBit 20 - Reset due to wake up from System OFF mode by VBUS \xe2\x80\xa60BcVertical Data Enable display StatusoVLAN Hash TablenVLAN Tag Input0AdMask of Validity bitCkBits 0:2 - Output voltage from of REG0 regulator stage. \xe2\x80\xa60BdVoltage regulator control and statusBk0x00 - Voltage regulator control and statusChBits 4:7 - Output voltage select for on-chip voltage \xe2\x80\xa60CkBits 4:7 - threshold select 0000 - 0.473V 0001 - 0.516V \xe2\x80\xa60AfVLAN Tag Filter EnableB`VLAN Tag Hash Table Match EnableAmVLAN Tag Inverse Match EnableCgVector Table Offset (not present on Cortex-M0 variants)BoThe VTOR holds the vector table offset address.Ch0xed08 - The VTOR holds the vector table offset address.Anwrite alternate bytes registerChNon-blockingly \xe2\x80\x9cwaits\xe2\x80\x9d until the count down finishesBoWait for a new value to be written and read it.EgCalls <code>wake</code> on the last <code>Waker</code> passed to <code>register</code>.oWake the waker.AfReceiver wakeup methodCfWaveform shape The WAVE bit controls the output shape.Bmchannel noise/triangle wave generation enableBbBank 1 write buffer not empty flagBjwrite communication configuration registerCcActivation bit (true is enabled, false is disabled)AiWatchdog Interrupt EnableAgWatchdog Interrupt LineBgWait for External Clock SynchronizationBbWait for Global Time DiscontinuityAfEnable write interruptoWindow registerCeExecute closure <code>f</code> in a critical section.CmBits 5:6 - Word length. These bits indicate the number of \xe2\x80\xa60Aiwrap instruction registerChBit 27 - Send WREN (write enable opcode 0x06) before \xe2\x80\xa60ChBit 15 - Send WREN (write enable opcode 0x06) before \xe2\x80\xa60A`Write enable bit0AiMDIOS write flag registerAoRegister write interrupt enableBcwrite timing configuration registerBlResume/remote wakeup detected interrupt maskAcWakeup timer enableAaWakeup timer flagAeWakeup timer registerdXFRC0AbTransfer completedAoControls the crystal oscillatoreBit 1000000Bd32.768 kHz crystal oscillator (LFXO)AaBits 12:23 - Year0000nTimestamp YearBiBit 16 - Zero-length data packet receivedC`Argument multiplied by 1, result multiplied by 1Ch1: Input voltage is above the threshold (VIN+ &gt; VIN-)D`1: Input voltage is above the reference threshold (VIN+ &gt; \xe2\x80\xa6DkField <code>ACC</code> reader - Register accumulating all valid samples \xe2\x80\xa6BdCompare Function Greater Than EnableAmCompare Function Range EnableAaConversion ActiveAoField <code>adc</code> reader -00AoField <code>adc</code> writer -0oAddress 0 ValueoAddress 1 ValueCgAddress Comparator Registers - Indicates the memory \xe2\x80\xa6AhBypass the fetched data.CkPerform the CTR-AES128 mode decryption on the fetched data.AhHigh Speed ConfigurationAgLow-Power ConfigurationB`Defines the sample time durationAiConversion Trigger SelectAhAHB Bus Control Register0CeAIRCR (rw) register accessor: Use the Application \xe2\x80\xa6AoMaster has not lost arbitrationAkMaster has lost arbitrationDmALIGN (rw) register accessor: an alias for <code>Reg&lt;ALIGN_SPEC&gt;</code>B`Address Match 0 Interrupt EnableB`Address Match 1 Interrupt EnableAaAM/PM hour formatBaReceived Address (RADDR) is validBeReceived Address (RADDR) is not validCaField <code>AP0</code> reader - Address prefix 0.CaField <code>AP0</code> writer - Address prefix 0.CaField <code>AP1</code> reader - Address prefix 1.CaField <code>AP1</code> writer - Address prefix 1.CaField <code>AP2</code> reader - Address prefix 2.CaField <code>AP2</code> writer - Address prefix 2.CaField <code>AP3</code> reader - Address prefix 3.CaField <code>AP3</code> writer - Address prefix 3.CaField <code>AP4</code> reader - Address prefix 4.CaField <code>AP4</code> writer - Address prefix 4.CaField <code>AP5</code> reader - Address prefix 5.CaField <code>AP5</code> writer - Address prefix 5.CaField <code>AP6</code> reader - Address prefix 6.CaField <code>AP6</code> writer - Address prefix 6.CaField <code>AP7</code> reader - Address prefix 7.CaField <code>AP7</code> writer - Address prefix 7.CnARMED (rw) register accessor: Indicates the armed/disarmed \xe2\x80\xa6BiDo not process the Asynchronous Schedule.CmUse the ASYNCLISTADDR register to access the Asynchronous \xe2\x80\xa6BbEWM_in\xe2\x80\x99s Assertion State Select.BmA Session Valid Interrupt Enable - Read/WriteCfA Session Valid Interrupt Status - Read/Write to ClearAmAdd dTD TripWire - Read/WriteBdAddress Status Register is not validB`Address Status Register is validClA VBus Valid Interrupt Enable - Read/Write. Setting this \xe2\x80\xa6CcA VBus Valid Interrupt Status - Read/Write to ClearBdAsynchronous wakeup interrupt statusFgE.g. <code>+</code> is <code>Alone</code> in <code>+ =</code>, <code>+ident</code> or <code>+()</code>.nAlarm registerBmDMA2D AXI master timer configuration registerAc<code>&amp;=</code>CfA slice literal expression: <code>[a, b, c, d]</code>.BmA fixed size array type: <code>[T; n]</code>.BkAn async block: <code>async { ... }</code>.Ab<code>async</code>BlAn await expression: <code>fut.await</code>.Ab<code>await</code>DmBASE0 (rw) register accessor: an alias for <code>Reg&lt;BASE0_SPEC&gt;</code>DmBASE1 (rw) register accessor: an alias for <code>Reg&lt;BASE1_SPEC&gt;</code>BgBAUDR (rw) register accessor: Baud rateoI2C Bus is idle0oI2C Bus is busy0BoWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for BB eventBnWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for BB eventCcField <code>BCC</code> reader - Bit counter compareCcField <code>BCC</code> writer - Bit counter compareC`Bit clock is generated externally in Slave mode.0CaBit clock is generated internally in Master mode.0AoTransmit bit clock is disabled.AnReceive bit clock is disabled.AnTransmit bit clock is enabled.AmReceive bit clock is enabled.jNo effect.0ClInternal logic is clocked as if bit clock was externally \xe2\x80\xa60CnBit clock is active high with drive outputs on rising edge \xe2\x80\xa6CnBit Clock is active high with drive outputs on rising edge \xe2\x80\xa6CnBit clock is active low with drive outputs on falling edge \xe2\x80\xa6CnBit Clock is active low with drive outputs on falling edge \xe2\x80\xa6B`Use the normal bit clock source.0AjSwap the bit clock source.0BbSlave has not detected a bit errorAnSlave has detected a bit errorCh0: Input voltage is below the threshold (VIN+ &lt; VIN-)D`0: Input voltage is below the reference threshold (VIN+ &lt; \xe2\x80\xa6Af10-bit break detectionAf10-bit addressing modeg10 bitsAf11-bit break detectiong16 bitsf16-bitg20 bitsg24 bitsg32 bitsf32-bitAnStarting Major Iteration CountlByte (8-bit)A`8-bit resolutionAlMemory data bus width 8 bitsf8 bitsBcExternal memory device width 8 bitsj8-bit sizef9 bitsBaBreak Character Generation LengthDjField <code>BRK</code> reader - Send break. If this bit is set to 1, a \xe2\x80\xa6DjField <code>BRK</code> writer - Send break. If this bit is set to 1, a \xe2\x80\xa6CmB Session End Interrupt Enable - Read/Write. Setting this \xe2\x80\xa6CdB Session End Interrupt Status - Read/Write to ClearBmB Session Valid Interrupt Enable - Read/WriteCfB Session Valid Interrupt Status - Read/Write to ClearDiField <code>BSY</code> reader - PrimeCell SSP busy flag, RO: 0 SSP is \xe2\x80\xa6BmAHB RX BUF ID for suspended command sequence.AnAHB RX Buffer Size in 64 bits.000AfNo eDMA engine stalls.BoeDMA engine stalls for 4 cycles after each R/W.BoeDMA engine stalls for 8 cycles after each R/W.DlBYTES (r) register accessor: an alias for <code>Reg&lt;BYTES_SPEC&gt;</code>AoLine offsets expressed in bytesBhDMA2D background memory address registerDgA binary operator: <code>+</code>, <code>+=</code>, <code>&amp;</code>.BhThe <code>|</code> operator (bitwise or)BfA blocked scope: <code>{ ... }</code>.BjA braced block containing Rust statements.Ad<code>{ ... }</code>Ao<code>{</code>\xe2\x80\xa6<code>}</code>DiA <code>break</code>, with an optional label to break and an optional \xe2\x80\xa6Ab<code>break</code>AiRCC Reset Status RegisterAjCapture A0 FIFO DMA EnableAlCapture A 0 Interrupt EnableAjCapture A1 FIFO DMA EnableAlCapture A 1 Interrupt EnableAjCapture B0 FIFO DMA EnableAlCapture B 0 Interrupt EnableAjCapture B1 FIFO DMA EnableAlCapture B 1 Interrupt EnableAnCCM Bus Clock Divider Register0BbCCM Bus Clock Multiplexer Register0AkCCM Clock Gating Register 00AkCCM Clock Gating Register 10AkCCM Clock Gating Register 20AkCCM Clock Gating Register 30AkCCM Clock Gating Register 40AkCCM Clock Gating Register 50AkCCM Clock Gating Register 60j42 - CCM_10j43 - CCM_20B`CCM Clock Output Source Register0BbData (result of an ADC conversion)0AmCCM D1 Clock Divider Register0AjCapture A FIFOs Water MarkAjCapture B FIFOs Water MarkAhConfiguration Register 00AhConfiguration Register 10DkField <code>CFS</code> reader - Control frame size Value of n -&gt; n+1 \xe2\x80\xa6DkField <code>CFS</code> writer - Control frame size Value of n -&gt; n+1 \xe2\x80\xa6AjCapture X FIFOs Water MarkAkEnable or disable channel 0CiChannel 0 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 0 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AlInclude or exclude channel 0CkField <code>CH0</code> reader - Enable or disable channel 0DjField <code>CH0</code> reader - Channel 0 enable set register. Writing \xe2\x80\xa6DdField <code>CH0</code> reader - Channel 0 enable clear register. \xe2\x80\xa6ClField <code>CH0</code> reader - Include or exclude channel 0AoField <code>CH0</code> reader -0000CkField <code>CH0</code> writer - Enable or disable channel 0DjField <code>CH0</code> writer - Channel 0 enable set register. Writing \xe2\x80\xa6DdField <code>CH0</code> writer - Channel 0 enable clear register. \xe2\x80\xa6ClField <code>CH0</code> writer - Include or exclude channel 0AoField <code>CH0</code> writer -000AkEnable or disable channel 1CiChannel 1 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 1 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AlInclude or exclude channel 1CkField <code>CH1</code> reader - Enable or disable channel 1DjField <code>CH1</code> reader - Channel 1 enable set register. Writing \xe2\x80\xa6DdField <code>CH1</code> reader - Channel 1 enable clear register. \xe2\x80\xa6ClField <code>CH1</code> reader - Include or exclude channel 1AoField <code>CH1</code> reader -0000CkField <code>CH1</code> writer - Enable or disable channel 1DjField <code>CH1</code> writer - Channel 1 enable set register. Writing \xe2\x80\xa6DdField <code>CH1</code> writer - Channel 1 enable clear register. \xe2\x80\xa6ClField <code>CH1</code> writer - Include or exclude channel 1AoField <code>CH1</code> writer -000AkEnable or disable channel 2CiChannel 2 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 2 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AlInclude or exclude channel 2CkField <code>CH2</code> reader - Enable or disable channel 2DjField <code>CH2</code> reader - Channel 2 enable set register. Writing \xe2\x80\xa6DdField <code>CH2</code> reader - Channel 2 enable clear register. \xe2\x80\xa6ClField <code>CH2</code> reader - Include or exclude channel 2AoField <code>CH2</code> reader -0000CkField <code>CH2</code> writer - Enable or disable channel 2DjField <code>CH2</code> writer - Channel 2 enable set register. Writing \xe2\x80\xa6DdField <code>CH2</code> writer - Channel 2 enable clear register. \xe2\x80\xa6ClField <code>CH2</code> writer - Include or exclude channel 2AoField <code>CH2</code> writer -000AkEnable or disable channel 3CiChannel 3 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 3 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AlInclude or exclude channel 3CkField <code>CH3</code> reader - Enable or disable channel 3DjField <code>CH3</code> reader - Channel 3 enable set register. Writing \xe2\x80\xa6DdField <code>CH3</code> reader - Channel 3 enable clear register. \xe2\x80\xa6ClField <code>CH3</code> reader - Include or exclude channel 3AoField <code>CH3</code> reader -0000CkField <code>CH3</code> writer - Enable or disable channel 3DjField <code>CH3</code> writer - Channel 3 enable set register. Writing \xe2\x80\xa6DdField <code>CH3</code> writer - Channel 3 enable clear register. \xe2\x80\xa6ClField <code>CH3</code> writer - Include or exclude channel 3AoField <code>CH3</code> writer -000AkEnable or disable channel 4CiChannel 4 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 4 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AlInclude or exclude channel 4CkField <code>CH4</code> reader - Enable or disable channel 4DjField <code>CH4</code> reader - Channel 4 enable set register. Writing \xe2\x80\xa6DdField <code>CH4</code> reader - Channel 4 enable clear register. \xe2\x80\xa6ClField <code>CH4</code> reader - Include or exclude channel 4AoField <code>CH4</code> reader -0000CkField <code>CH4</code> writer - Enable or disable channel 4DjField <code>CH4</code> writer - Channel 4 enable set register. Writing \xe2\x80\xa6DdField <code>CH4</code> writer - Channel 4 enable clear register. \xe2\x80\xa6ClField <code>CH4</code> writer - Include or exclude channel 4AoField <code>CH4</code> writer -000AkEnable or disable channel 5CiChannel 5 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 5 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AlInclude or exclude channel 5CkField <code>CH5</code> reader - Enable or disable channel 5DjField <code>CH5</code> reader - Channel 5 enable set register. Writing \xe2\x80\xa6DdField <code>CH5</code> reader - Channel 5 enable clear register. \xe2\x80\xa6ClField <code>CH5</code> reader - Include or exclude channel 5AoField <code>CH5</code> reader -0000CkField <code>CH5</code> writer - Enable or disable channel 5DjField <code>CH5</code> writer - Channel 5 enable set register. Writing \xe2\x80\xa6DdField <code>CH5</code> writer - Channel 5 enable clear register. \xe2\x80\xa6ClField <code>CH5</code> writer - Include or exclude channel 5AoField <code>CH5</code> writer -000AkEnable or disable channel 6CiChannel 6 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 6 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AlInclude or exclude channel 6CkField <code>CH6</code> reader - Enable or disable channel 6DjField <code>CH6</code> reader - Channel 6 enable set register. Writing \xe2\x80\xa6DdField <code>CH6</code> reader - Channel 6 enable clear register. \xe2\x80\xa6ClField <code>CH6</code> reader - Include or exclude channel 6AoField <code>CH6</code> reader -0000CkField <code>CH6</code> writer - Enable or disable channel 6DjField <code>CH6</code> writer - Channel 6 enable set register. Writing \xe2\x80\xa6DdField <code>CH6</code> writer - Channel 6 enable clear register. \xe2\x80\xa6ClField <code>CH6</code> writer - Include or exclude channel 6AoField <code>CH6</code> writer -000AkEnable or disable channel 7CiChannel 7 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 7 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AlInclude or exclude channel 7CkField <code>CH7</code> reader - Enable or disable channel 7DjField <code>CH7</code> reader - Channel 7 enable set register. Writing \xe2\x80\xa6DdField <code>CH7</code> reader - Channel 7 enable clear register. \xe2\x80\xa6ClField <code>CH7</code> reader - Include or exclude channel 7AoField <code>CH7</code> reader -0000CkField <code>CH7</code> writer - Enable or disable channel 7DjField <code>CH7</code> writer - Channel 7 enable set register. Writing \xe2\x80\xa6DdField <code>CH7</code> writer - Channel 7 enable clear register. \xe2\x80\xa6ClField <code>CH7</code> writer - Include or exclude channel 7AoField <code>CH7</code> writer -000AkEnable or disable channel 8CiChannel 8 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 8 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AlInclude or exclude channel 8CkField <code>CH8</code> reader - Enable or disable channel 8DjField <code>CH8</code> reader - Channel 8 enable set register. Writing \xe2\x80\xa6DdField <code>CH8</code> reader - Channel 8 enable clear register. \xe2\x80\xa6ClField <code>CH8</code> reader - Include or exclude channel 8CkField <code>CH8</code> writer - Enable or disable channel 8DjField <code>CH8</code> writer - Channel 8 enable set register. Writing \xe2\x80\xa6DdField <code>CH8</code> writer - Channel 8 enable clear register. \xe2\x80\xa6ClField <code>CH8</code> writer - Include or exclude channel 8AkEnable or disable channel 9CiChannel 9 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 9 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AlInclude or exclude channel 9CkField <code>CH9</code> reader - Enable or disable channel 9DjField <code>CH9</code> reader - Channel 9 enable set register. Writing \xe2\x80\xa6DdField <code>CH9</code> reader - Channel 9 enable clear register. \xe2\x80\xa6ClField <code>CH9</code> reader - Include or exclude channel 9CkField <code>CH9</code> writer - Enable or disable channel 9DjField <code>CH9</code> writer - Channel 9 enable set register. Writing \xe2\x80\xa6DdField <code>CH9</code> writer - Channel 9 enable clear register. \xe2\x80\xa6ClField <code>CH9</code> writer - Include or exclude channel 9CnReflects whether the next command pointer register must be \xe2\x80\xa6B`Channel 0 Configuration Register0ClCheck whether the USB plug has been in contact with each \xe2\x80\xa6ClCheck whether a charger (either a dedicated charger or a \xe2\x80\xa6101010lChannel ModeAeTimer is not chained.CjTimer is chained to a previous timer. For example, for \xe2\x80\xa6AnChannel n Arbitration Priority000000000000000AmCurrent Major Iteration Counth1: ClassoClear Load Okayj1: Disable00000000000000000000000000000000000000000000000000000000000Bh1: Write: clear error on writing \xe2\x80\x981\xe2\x80\x99011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111Ai1: Write: disable channel0000000000000000000000000000000222222222222222222222222Bl1: Disable write access watch in this regionBk1: Disable read access watch in this region101010Bm1: Disable write access watch in this PREGIONBl1: Disable read access watch in this PREGION1066666666666666666666666666666Cn1: Write: writing a \xe2\x80\x981\xe2\x80\x99 sets the pin low; writing a \xe2\x80\x98\xe2\x80\xa60000000000000000000000000000000Cl1: Write: writing a \xe2\x80\x981\xe2\x80\x99 sets pin to input; writing a \xe2\x80\xa60000000000000000000000000000000BhClears the FUIF flag in the ISR registerBgClears the LIF flag in the ISR registerBhClears the RRIF flag in the ISR registerBjClears the TERRIF flag in the ISR registerBhClear the CAEIF flag in the ISR registerBgClear the CEIF flag in the ISR registerBhClear the CTCIF flag in the ISR registerBgClear the TCIF flag in the ISR registerBgClear the TEIF flag in the ISR registerBgClear the TWIF flag in the ISR registerAaClock High Period0A`Clock Low Period0iBus clockiLPO clockAgINTCLK (internal clock)B`ERCLK (external reference clock)CiA minor loop channel link made to itself goes through \xe2\x80\xa6ChA minor loop channel link made to itself does not go \xe2\x80\xa6eCLOCKmClock controlAn8: Connect to Clock peripheralAnCCM Low Power Control Register0AbTransmit DATA[7:0]AmReceive (DATA[7:0] + 1) bytesAgGenerate STOP conditionBiReceive and discard (DATA[7:0] + 1) bytesCkGenerate (repeated) START and transmit address in DATA[7:0]CmGenerate (repeated) START and transmit address in DATA[7:0\xe2\x80\xa600CmThis bit controls whether a read or a write is performed. \xe2\x80\xa6DiField <code>CMD</code> reader - This bit controls whether a read or a \xe2\x80\xa6DiField <code>CMD</code> writer - This bit controls whether a read or a \xe2\x80\xa6BbCCM Module Enable Overide Register0AiCompare Interrupt EnablesBeNumber of playbacks of pattern cyclesBoNumber of values (duty cycles) in this sequenceCkNumber of additional PWM periods between samples loaded \xe2\x80\xa6DhField <code>CNT</code> reader - Time added after the sequence in PWM \xe2\x80\xa6DeField <code>CNT</code> reader - Read transfer length in number of \xe2\x80\xa6DfField <code>CNT</code> reader - Write transfer length in number of \xe2\x80\xa6DeField <code>CNT</code> reader - Number of playbacks of pattern cyclesDjField <code>CNT</code> reader - Number of values (duty cycles) in this \xe2\x80\xa6DdField <code>CNT</code> reader - Number of additional PWM periods \xe2\x80\xa6DhField <code>CNT</code> writer - Time added after the sequence in PWM \xe2\x80\xa6DeField <code>CNT</code> writer - Read transfer length in number of \xe2\x80\xa6DfField <code>CNT</code> writer - Write transfer length in number of \xe2\x80\xa6DeField <code>CNT</code> writer - Number of playbacks of pattern cyclesDjField <code>CNT</code> writer - Number of values (duty cycles) in this \xe2\x80\xa6DdField <code>CNT</code> writer - Number of additional PWM periods \xe2\x80\xa6AhConversion Complete FlagAbContinuing CommandClByte count register. This value is the working value and \xe2\x80\xa6CnCounter Value. The COUNT bits show the current count value \xe2\x80\xa6AiNo channel priority errorClThe last recorded error was a configuration error in the \xe2\x80\xa6eCPUID0000CjCPUID (r) register accessor: Processor core identifier \xe2\x80\xa6CnCPUID (r) register accessor: Read the CPU ID Base Register \xe2\x80\xa62Ak2: Calculate a CRC-16-CCITTeCRC320Bl0: Calculate a CRC-32 (IEEE802.3 polynomial)An1: Packet received with CRC okCk0: Generate ANADETECT on crossing, both upward crossing \xe2\x80\xa6DeField <code>CRV</code> reader - Counter reload value in number of \xe2\x80\xa6DeField <code>CRV</code> writer - Counter reload value in number of \xe2\x80\xa6BaCHAIN0 CSEL ADC channel selection000BaCHAIN1 CSEL ADC channel selection000kCHAIN2 CSEL000kCHAIN3 CSEL000kCHAIN4 CSEL000kCHAIN5 CSEL000kCHAIN6 CSEL000kCHAIN7 CSEL000AmCrossbar A Control Register 00AmCrossbar A Control Register 10AoField <code>CTR</code> reader -AoField <code>CTR</code> writer -C`Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CTS eventBoWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CTS event10BiEnable or disable interrupt for CTS eventDjField <code>CTS</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DiField <code>CTS</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa610DgField <code>CTS</code> reader - Enable or disable interrupt for CTS \xe2\x80\xa6DbField <code>CTS</code> reader - Clear to send. This bit is the \xe2\x80\xa6DjField <code>CTS</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DiField <code>CTS</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa610DgField <code>CTS</code> writer - Enable or disable interrupt for CTS \xe2\x80\xa6AjCapture X0 FIFO DMA EnableAlCapture X 0 Interrupt EnableAjCapture X1 FIFO DMA EnableAlCapture X 1 Interrupt Enablen<code>^</code>Bicompensation cell control/status registerBjLayerx Color Frame Buffer Address RegisterBiLayerx Color Frame Buffer Length RegisterBdComparator configuration register 1.BlTemperature sensor configuration register 1.Ahconfiguration register 2BdComparator configuration register 2.AoLPTIM configuration register 2.BiStream for the <code>chain</code> method.CiThe SDMMC_CLKCR register controls the SDMMC_CK output \xe2\x80\xa6AiMDIOS clear flag registerAcClear flag registern<code>:</code>n<code>,</code>BjA const block: <code>const { ... }</code>.ClA const generic parameter: <code>const LENGTH: usize</code>.CeA constant item: <code>const MAX: u16 = 65535</code>.ChAn associated constant within the definition of a trait.BlAn associated constant within an impl block.4BnA const expression. Must be inside of a block.Ab<code>const</code>BiFuture for the <code>count</code> method.BlThis register allows controlling CPU1 power.Ab<code>crate</code>BeFLASH CRC control register for bank 1AnMDIOS clear read flag registerAnRCC Clock Recovery RC RegisterAoMDIOS clear write flag registerBiStream for the <code>cycle</code> method.AoRCC D3 Autonomous mode RegisterCmField <code>DAB</code> reader - Device address base segment nCmField <code>DAB</code> writer - Device address base segment nDmDACNF (rw) register accessor: an alias for <code>Reg&lt;DACNF_SPEC&gt;</code>AcDestination AddressBjNo destination address configuration errorCnThe last recorded error was a configuration error detected \xe2\x80\xa6BgSelecting Pads Involved in Daisy Chain.00000000000000000000000000000000000000000000CjField <code>DAI</code> reader - Device address match indexCgField <code>DAP</code> reader - Device address prefix nCgField <code>DAP</code> writer - Device address prefix nlResult DATA0000Cd1: Data toggle is DATA0 on endpoint set by EP and IOlResult DATA1000Cd2: Data toggle is DATA1 on endpoint set by EP and IOlResult DATA2000lResult DATA3000lResult DATA4000lResult DATA5000lResult DATA6000lResult DATA7000CmData Fix Registers - Stores the data used for 1-word data \xe2\x80\xa6DiField <code>DAT</code> reader - This register contains the data to be \xe2\x80\xa6DiField <code>DAT</code> writer - This register contains the data to be \xe2\x80\xa6ChField <code>DAY</code> reader - Day of the month (1..31)00ChField <code>DAY</code> writer - Day of the month (1..31)0AhNo destination bus errorClThe last recorded error was a bus error on a destination \xe2\x80\xa6DmDBFEN (rw) register accessor: an alias for <code>Reg&lt;DBFEN_SPEC&gt;</code>AeGPT debug mode enablelDebug Enable00BeWatchdog disabled in chip debug mode.BdWatchdog enabled in chip debug mode.AgDouble Switching EnableDhField <code>DCD</code> reader - Data carrier detect. This bit is the \xe2\x80\xa6AfUSB PHY Debug Register0Ao0: CC310 operates in debug modeDhField <code>DEF</code> reader - Default character. Character clocked \xe2\x80\xa6DhField <code>DEF</code> writer - Default character. Character clocked \xe2\x80\xa6AfDevice Endpoint NumberAcDFSDM mode selectedBoField <code>DFS</code> reader - Data frame sizeBoField <code>DFS</code> writer - Data frame sizeClReset due to wake up from System OFF mode when wakeup is \xe2\x80\xa6DhField <code>DIF</code> reader - Reset due to wake up from System OFF \xe2\x80\xa6DhField <code>DIF</code> writer - Reset due to wake up from System OFF \xe2\x80\xa6CePin direction. Same physical register as DIR registerDiField <code>DIR</code> reader - Pin direction. Same physical register \xe2\x80\xa6DiField <code>DIR</code> writer - Pin direction. Same physical register \xe2\x80\xa6AjPWM_A Fault Disable Mask 0AjPWM_B Fault Disable Mask 0AjPWM_X Fault Disable Mask 0AjPWM_A Fault Disable Mask 1AjPWM_B Fault Disable Mask 1AjPWM_X Fault Disable Mask 1BlDoes not affect any ROMC functions (default)CgDisable all ROMC functions: data fixing, and opcode \xe2\x80\xa6AoField <code>DIS</code> writer -Aiinput clock divided by 10Anadc_ker_ck_input divided by 10lDivide by 10lDivide by 11Aiinput clock divided by 12Anadc_ker_ck_input divided by 12lDivide by 12lDivide by 13lDivide by 14lDivide by 15Aaf_spi_ker_ck / 16Aiinput clock divided by 16Anadc_ker_ck_input divided by 16BeCounter clock (PCLK1 div 4096) div 16AhRTC/16 clock is selectedAdsys_ck divided by 16Afrcc_hclk divided by 16Aaf_spi_ker_ck / 32Aiinput clock divided by 32Anadc_ker_ck_input divided by 32BeCounter clock (PCLK1 div 4096) div 32Aaf_spi_ker_ck / 64Aiinput clock divided by 64Anadc_ker_ck_input divided by 64BeCounter clock (PCLK1 div 4096) div 64Adsys_ck divided by 64Ag0: Divide by 1 (16 MHz)Af1: Divide by 2 (8 MHz)Af2: Divide by 4 (4 MHz)Af3: Divide by 8 (2 MHz)Cmset to 0xaa0 + div where div = 0 divides by 32 div = 1-31 \xe2\x80\xa6DdField <code>DIV</code> reader - set to 0xaa0 + div where div = 0 \xe2\x80\xa6DdField <code>DIV</code> writer - set to 0xaa0 + div where div = 0 \xe2\x80\xa6AfDLL Control Register 00AgDLL calibration enable.j10 - DMA100j11 - DMA110j12 - DMA120j13 - DMA130j14 - DMA140j15 - DMA150j90 - DMA2DBiDMACR (rw) register accessor: DMA controljDMA EnableAoField <code>dma</code> reader -00AoField <code>dma</code> writer -0AoHave not received matching data0AkHave received matching data0BiNo destination offset configuration errorCnThe last recorded error was a configuration error detected \xe2\x80\xa6AlReset from watchdog detectedClField <code>DOG</code> reader - Reset from watchdog detectedClField <code>DOG</code> writer - Reset from watchdog detectedkDoze EnableA`Doze mode enableA`Doze Mode EnableBoChannel n can suspend a lower priority channel.000000000000000CgChannel n cannot suspend any channel, regardless of \xe2\x80\xa6000000000000000CdDeep power-down mode (DPM) status of external flash.DhField <code>DPM</code> reader - Deep power-down mode (DPM) status of \xe2\x80\xa6ChDumb PMIC Enabled When set, software can control the \xe2\x80\xa6CfField <code>DS0</code> reader - Stage 0 drive strengthCfField <code>DS0</code> writer - Stage 0 drive strengthCfField <code>DS1</code> reader - Stage 1 drive strengthCfField <code>DS1</code> writer - Stage 1 drive strengthCfField <code>DS2</code> reader - Stage 2 drive strengthCfField <code>DS2</code> writer - Stage 2 drive strengthCfField <code>DS3</code> reader - Stage 3 drive strengthCfField <code>DS3</code> writer - Stage 3 drive strengthCfField <code>DS4</code> reader - Stage 4 drive strengthCfField <code>DS4</code> writer - Stage 4 drive strengthCfField <code>DS5</code> reader - Stage 5 drive strengthCfField <code>DS5</code> writer - Stage 5 drive strengthCfField <code>DS6</code> reader - Stage 6 drive strengthCfField <code>DS6</code> writer - Stage 6 drive strengthCfField <code>DS7</code> reader - Stage 7 drive strengthCfField <code>DS7</code> writer - Stage 7 drive strengthAnDestination data transfer sizeDcField <code>DSR</code> reader - Data set ready. This bit is the \xe2\x80\xa6DdField <code>DSS</code> reader - Data Size Select: 0000 Reserved, \xe2\x80\xa6DdField <code>DSS</code> writer - Data Size Select: 0000 Reserved, \xe2\x80\xa6DeField <code>DST</code> reader - Word-aligned RAM destination address.DgField <code>DST</code> reader - Word-aligned flash destination address.DeField <code>DST</code> writer - Word-aligned RAM destination address.DgField <code>DST</code> writer - Word-aligned flash destination address.DhField <code>DTR</code> reader - Data transmit ready. This bit is the \xe2\x80\xa6DhField <code>DTR</code> writer - Data transmit ready. This bit is the \xe2\x80\xa6A`Default TX valueC`Field <code>DTX</code> reader - Default TX valueC`Field <code>DTX</code> writer - Default TX valueCnResistor Trimming Code: 0000 = 0.16% 0111 = Nominal 1111 = \xe2\x80\xa6000BgDevice all endpoints interrupt registerCjThe SDMMC_DCNTR register loads the value from the data \xe2\x80\xa6ChThe SDMMC_DCTRL register control the data path state \xe2\x80\xa6BkSystem timer (SysTick) as a delay provider.DcFuture returned by <code>delay</code> and <code>delay_until</code>.BdA fixed capacity double-ended queue.BmThe <code>*</code> operator for dereferencingCachannel 8-bit right-aligned data holding registerCnThe SDMMC_DLENR register contains the number of data bytes \xe2\x80\xa6eDMA2DAaDMA mode registerAmMDIOS output data register %sDeA draining iterator over the entries of a <code>HashMap</code> in \xe2\x80\xa6CmA draining iterator over the items of a <code>HashSet</code>.CoA draining iterator over the items of a <code>HashTable</code>.BiA draining iterator for <code>Vec</code>.BlA draining iterator for <code>String</code>.DaA draining iterator over the entries of an <code>IndexMap</code>.CoA draining iterator over the items of an <code>IndexSet</code>.CmChannel n cannot be suspended by a higher priority channel\xe2\x80\xa6000000000000000CiChannel n can be temporarily suspended by the service \xe2\x80\xa6000000000000000A`Normal operationAeNo canceled transfersCmCancel the remaining data transfer in the same fashion as \xe2\x80\xa6CjThe last recorded entry was a canceled transfer by the \xe2\x80\xa6DmEDCNT (rw) register accessor: an alias for <code>Reg&lt;EDCNT_SPEC&gt;</code>hEdge A 0hEdge A 1hEdge B 0hEdge B 1BkActive edge for edge detection on XBAR_OUT0BkActive edge for edge detection on XBAR_OUT1BkActive edge for edge detection on XBAR_OUT2BkActive edge for edge detection on XBAR_OUT3hEdge X 0hEdge X 1AiEnable Error Interrupt 10AiEnable Error Interrupt 11AiEnable Error Interrupt 12AiEnable Error Interrupt 13AiEnable Error Interrupt 14AiEnable Error Interrupt 15DkField <code>EEP</code> reader - Pointer to event register. Accepts only \xe2\x80\xa6DkField <code>EEP</code> writer - Pointer to event register. Accepts only \xe2\x80\xa6ChEnable channel-to-channel linking on minor-loop completeCiEnables channel-to-channel linking on minor loop completeAc1: Tx FIFO is emptyAc0: Rx FIFO is emptyjFIFO empty0mFIFO is emptyC`Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for END eventBoWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for END event101010BiEnable or disable interrupt for END event21210CfField <code>END</code> reader - End address of region.CgField <code>END</code> reader - Reserved for future useDjField <code>END</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DiField <code>END</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6101010DgField <code>END</code> reader - Enable or disable interrupt for END \xe2\x80\xa621210CfField <code>END</code> writer - End address of region.DjField <code>END</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DiField <code>END</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6101010DgField <code>END</code> writer - Enable or disable interrupt for END \xe2\x80\xa621210oGPT Enable modeAi1: Enable System OFF modem1: Enter DPM.CkMaster has not generated a STOP or Repeated START conditionCgMaster has generated a STOP or Repeated START conditionkUnspecifiedDmEPOUT (rw) register accessor: an alias for <code>Reg&lt;EPOUT_SPEC&gt;</code>DlEPOUT (r) register accessor: an alias for <code>Reg&lt;EPOUT_SPEC&gt;</code>nRegister blockAlRX Endpoint NAK Enable - R/WDiField <code>EPS</code> reader - Even parity select. Controls the type \xe2\x80\xa6DiField <code>EPS</code> writer - Even parity select. Controls the type \xe2\x80\xa6AlTX Endpoint NAK Enable - R/WAc1: Start chip eraseAf1: Start erase of UICR96AeCOMPILE_OPT for TRNG.AeEnable DMA Request 10AeEnable DMA Request 11AeEnable DMA Request 12AeEnable DMA Request 13AeEnable DMA Request 14AeEnable DMA Request 15AcError In Channel 10AcError In Channel 11AcError In Channel 12AcError In Channel 13AcError In Channel 14AcError In Channel 15CdSet by the controller when an access to a locked \xe2\x80\xa6000CmEither a key blob integrity error or a key blob CRC error \xe2\x80\xa6000DbField <code>ERR</code> reader - The most recent ADC conversion \xe2\x80\xa6DiField <code>ERR</code> reader - If 1: conversion error bit appears in \xe2\x80\xa6DkField <code>ERR</code> reader - 1 if this particular sample experienced \xe2\x80\xa6DiField <code>ERR</code> writer - If 1: conversion error bit appears in \xe2\x80\xa6BmThe current channel\xe2\x80\x99s TCD is normal format.CjThe current channel\xe2\x80\x99s TCD specifies a scatter gather \xe2\x80\xa6m1: Event modeDmEVTEN (rw) register accessor: an alias for <code>Reg&lt;EVTEN_SPEC&gt;</code>kEWM enable.i6 - EXTI0i7 - EXTI1i8 - EXTI2i9 - EXTI3j10 - EXTI4BkStream for the <code>empty</code> function.BhError state for when the queue is empty.ClA view into a single entry in a map, which may either be \xe2\x80\xa6ClA view into a single entry in a set, which may either be \xe2\x80\xa6CnA view into a single entry in a table, which may either be \xe2\x80\xa6AoA view into an entry in the map0DiEntry for an existing key-value pair in an <code>IndexMap</code> or a \xe2\x80\xa6jError type00BmThe type of error that can occur when writing11jRead errorkWrite errorAlAn enumeration of SPI errors444kError type.jI2C error.jSPI error.eErrorfError.9432BkThe type of failures yielded by this future000CkError returned when a Syn parser cannot parse the input \xe2\x80\xa60AhAutomatic Fault ClearingB`Frame transfer has not completedAlFrame transfer has completedAaFIFO Combine Mode0AfFIFO Continue on Error0hNo errorBkFIFO underflow or overflow was not detectedAoTransmit underrun not detected.AnReceive overflow not detected.CjMaster sending or receiving data without a START conditionBgFIFO underflow or overflow was detectedAkTransmit underrun detected.AjReceive overflow detected.DhField <code>FEN</code> reader - Enable FIFOs: 0 = FIFOs are disabled \xe2\x80\xa6DhField <code>FEN</code> writer - Enable FIFOs: 0 = FIFOs are disabled \xe2\x80\xa6kFault FlagsAcFiltered Fault PinsjFull CycleAiHalf Cycle Fault RecoveryBgFAULTx CPU interrupt requests disabled.BfFAULTx CPU interrupt requests enabled.CiThe first clock transition is the first data capture edgeClThe channel length in slave mode is supposed to be 16 or \xe2\x80\xa6mFixed latencyDlFLASH (r) register accessor: an alias for <code>Reg&lt;FLASH_SPEC&gt;</code>i4 - FLASHAgNOR Flash/OneNAND FlashAfNo interrupt occurred.AfAn interrupt occurred.CnPage table flush control. To flush the TLB, write this bit \xe2\x80\xa6CaFLUSH (rw) register accessor: Cache Flush controlAdForce InitializationAaFIFO Packing Mode0AnEngage PLL enable default way.CjEngage PLL enable 3 CKIL clocks earlier at exiting low \xe2\x80\xa6jFrame SizeeFRCENDaFREQA (rw) register accessor: The FREQA &amp; FREQB registers \xe2\x80\xa6ClFREQB (rw) register accessor: For a detailed description \xe2\x80\xa6BmTransmit FIFO watermark has not been reached.BcReceive FIFO watermark not reached.BiTransmit FIFO watermark has been reached.BhReceive FIFO watermark has been reached.mFrame format.BlField <code>FRF</code> reader - Frame formatBmField <code>FRF</code> reader - Frame format.BlField <code>FRF</code> writer - Frame formatBmField <code>FRF</code> writer - Frame format.lRestart modemFree-Run modeBeTimers continue to run in Debug mode.BaTimers are stopped in Debug mode.AaFault Safety ModeCaFrame sync is generated externally in Slave mode.CaFrame Sync is generated externally in Slave mode.CbFrame sync is generated internally in Master mode.CbFrame Sync is generated internally in Master mode.CcFrame sync asserts with the first bit of the frame.0CjFrame sync asserts one bit before the first bit of the \xe2\x80\xa60AjFrame sync is active high.0AiFrame sync is active low.0CaFSTAT (r) register accessor: FIFO status registerAeFault Status Register0jFault TestAcFault Test Register0BbNo enabled transmit FIFO is empty.B`No enabled receive FIFO is full.AoEnabled transmit FIFO is empty.AmEnabled receive FIFO is full.CdController area network with flexible data rate (FD)BhDMA2D foreground memory address registerDhAccess of a named struct field (<code>obj.k</code>) or unnamed tuple \xe2\x80\xa6BdA field of a struct or enum variant.CnThe receive and transmit FIFOs can be only read or written \xe2\x80\xa6Ab<code>final</code>eFlashDfA floating point literal: <code>1f64</code> or <code>1.0e10f64</code>.DeAn argument in a function signature: the <code>n: usize</code> in \xe2\x80\xa6d5: 1d6: 2BoNon-inverting internal gain 2, VREF- referencedd7: 4BoNon-inverting internal gain 4, VREF- referencedBoNon-inverting internal gain 8, VREF- referencedDmGAINL (rw) register accessor: an alias for <code>Reg&lt;GAINL_SPEC&gt;</code>DmGAINR (rw) register accessor: an alias for <code>Reg&lt;GAINR_SPEC&gt;</code>CjSlave has not detected the General Call Address or the \xe2\x80\xa6BkSlave has detected the General Call AddressCfOTFAD is disabled. All data fetched by the FlexSPI \xe2\x80\xa6CgOTFAD is enabled, and processes data fetched by the \xe2\x80\xa6dGPIO00AnGPR10 General Purpose Register0AoSRC General Purpose Register 100AnGPR11 General Purpose Register0AnGPR12 General Purpose Register0AnGPR13 General Purpose Register0AnGPR14 General Purpose Register0AnGPR15 General Purpose RegisterAnGPR16 General Purpose Register0AnGPR17 General Purpose Register0AnGPR18 General Purpose Register0AnGPR19 General Purpose Register0AnGPR20 General Purpose Register0AnGPR21 General Purpose Register0AnGPR22 General Purpose Register0AnGPR23 General Purpose Register0AnGPR24 General Purpose Register0AnGPR25 General Purpose Register0AnGPR26 General Purpose Register0AnGPR27 General Purpose Register0AnGPR28 General Purpose Register0AnGPR29 General Purpose Register0CiGeneral Purpose Timer Load Value These bit fields are \xe2\x80\xa60C`A token stream surrounded by bracket delimiters.AiA delimited token stream.CdAn expression contained within invisible delimiters.DmA braced group of imports in a <code>use</code> item: <code>{A, B, C}</code>.BmA type contained within invisible delimiters.AdNone-delimited groupCmHigh Assurance Counter Lock When set, prevents any writes \xe2\x80\xa6BaAHB3 selected as peripheral clockDgField <code>HIZ</code> reader - high impedance mode select 0=not in \xe2\x80\xa6DgField <code>HIZ</code> writer - high impedance mode select 0=not in \xe2\x80\xa6A`Normal operationCkAny error causes the HALT bit to set. Subsequently, all \xe2\x80\xa6AcHP Time SynchronizeAeHost Request Polarity0BbHardware Request Status Channel 10BbHardware Request Status Channel 11BbHardware Request Status Channel 12BbHardware Request Status Channel 13BbHardware Request Status Channel 14BbHardware Request Status Channel 15AcHost Request Select0k125 - HSEM1C`HSI48 selected for micro-controller clock outputBbHSI48 selected as peripheral clock0AfHigh Speed Mode EnableChCHAIN0 HWTS ADC hardware trigger selection. For more \xe2\x80\xa6000ChCHAIN1 HWTS ADC hardware trigger selection. For more \xe2\x80\xa6000kCHAIN2 HWTS000kCHAIN3 HWTS000kCHAIN4 HWTS000kCHAIN5 HWTS000kCHAIN6 HWTS000kCHAIN7 HWTS000BdHost all channels interrupt registerB`Host channel DMA config registerAoHost channel interrupt registerAdAlias for hertz rateBoHost frame number/frame time remaining registerBjOffset trimming register in low-power modeeICR10eICR11eICR12eICR13eICR14eICR15eICR16eICR17eICR18eICR19eICR20eICR21eICR22eICR23eICR24eICR25eICR26eICR27eICR28eICR29eICR30eICR31DcField <code>ICR</code> reader - Clear-on-read all active interruptsiSee IF2IECnIF2IE Input capture 2 Interrupt Enable IF1IE Input capture \xe2\x80\xa6C`Idle character bit count starts after start bit.BoIdle character bit count starts after stop bit.DmIMISS (rw) register accessor: an alias for <code>Reg&lt;IMISS_SPEC&gt;</code>CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[0] eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[0] eventAdEnable IN endpoint 0DjField <code>IN0</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>IN0</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN\xe2\x80\xa6CdField <code>IN0</code> reader - Enable IN endpoint 0DjField <code>IN0</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>IN0</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN\xe2\x80\xa6CdField <code>IN0</code> writer - Enable IN endpoint 0CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[1] eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[1] eventAdEnable IN endpoint 1DjField <code>IN1</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>IN1</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN\xe2\x80\xa6CdField <code>IN1</code> reader - Enable IN endpoint 1DjField <code>IN1</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>IN1</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN\xe2\x80\xa6CdField <code>IN1</code> writer - Enable IN endpoint 1CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[2] eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[2] eventAdEnable IN endpoint 2DjField <code>IN2</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>IN2</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN\xe2\x80\xa6CdField <code>IN2</code> reader - Enable IN endpoint 2DjField <code>IN2</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>IN2</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN\xe2\x80\xa6CdField <code>IN2</code> writer - Enable IN endpoint 2CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[3] eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[3] eventAdEnable IN endpoint 3DjField <code>IN3</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>IN3</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN\xe2\x80\xa6CdField <code>IN3</code> reader - Enable IN endpoint 3DjField <code>IN3</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>IN3</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN\xe2\x80\xa6CdField <code>IN3</code> writer - Enable IN endpoint 3CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[4] eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[4] eventAdEnable IN endpoint 4DjField <code>IN4</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>IN4</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN\xe2\x80\xa6CdField <code>IN4</code> reader - Enable IN endpoint 4DjField <code>IN4</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>IN4</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN\xe2\x80\xa6CdField <code>IN4</code> writer - Enable IN endpoint 4CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[5] eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[5] eventAdEnable IN endpoint 5DjField <code>IN5</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>IN5</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN\xe2\x80\xa6CdField <code>IN5</code> reader - Enable IN endpoint 5DjField <code>IN5</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>IN5</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN\xe2\x80\xa6CdField <code>IN5</code> writer - Enable IN endpoint 5CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[6] eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[6] eventAdEnable IN endpoint 6DjField <code>IN6</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>IN6</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN\xe2\x80\xa6CdField <code>IN6</code> reader - Enable IN endpoint 6DjField <code>IN6</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>IN6</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN\xe2\x80\xa6CdField <code>IN6</code> writer - Enable IN endpoint 6CbWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for IN[7] eventCaWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN[7] eventAdEnable IN endpoint 7DjField <code>IN7</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>IN7</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN\xe2\x80\xa6CdField <code>IN7</code> reader - Enable IN endpoint 7DjField <code>IN7</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DkField <code>IN7</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for IN\xe2\x80\xa6CdField <code>IN7</code> writer - Enable IN endpoint 7AlIncremental burst of 4 beatsAlIncremental burst of 8 beatsBkIndependent or Complementary Pair OperationCiKey index pointer. The valid indices are 0-[number_keys].CdSelects a value to read via the debug data register.DmINPTR (rw) register accessor: an alias for <code>Reg&lt;INPTR_SPEC&gt;</code>eINPUTB`ROWn pin configured as an input.BcCOLn pin is configured as an input.Ac0: Pin set as input0000000000000000000000000000000Ai0: Read: pin set as input000000000000000000000000000000000000000000000000000000000000000B`0: Configure pin as an input pinAhInput mode (reset state)lInput SourceAdInterrupt Request 10AdInterrupt Request 11AdInterrupt Request 12AdInterrupt Request 13AdInterrupt Request 14AdInterrupt Request 15CiINTE0 (rw) register accessor: Interrupt Enables for IRQ 0CiINTE1 (rw) register accessor: Interrupt Enables for IRQ 1AaInterrupt Enable.AiInterrupt Enable Register0DmINTEN (rw) register accessor: an alias for <code>Reg&lt;INTEN_SPEC&gt;</code>000000000000BnINTF0 (rw) register accessor: Force InterruptsChINTF1 (rw) register accessor: Force Interrupts for IRQ 1ChINTS0 (rw) register accessor: Interrupt Status for IRQ 0CkINTS1 (rw) register accessor: Interrupt Status (masked) \xe2\x80\xa6CmWatchdog interrupts are disabled. Watchdog resets are not \xe2\x80\xa6ChWatchdog interrupts are enabled. Watchdog resets are \xe2\x80\xa6DmField <code>INT</code> reader - Integer component of the divisor, 0 -&gt; \xe2\x80\xa600000000CnField <code>INT</code> reader - Integer part of clock divisor.AoField <code>INT</code> reader -DhField <code>INT</code> reader - Effective frequency is sysclk/(int + \xe2\x80\xa6DmField <code>INT</code> writer - Integer component of the divisor, 0 -&gt; \xe2\x80\xa600000000CnField <code>INT</code> writer - Integer part of clock divisor.AoField <code>INT</code> writer -DhField <code>INT</code> writer - Effective frequency is sysclk/(int + \xe2\x80\xa6AjSelects IN or OUT endpointAcIP Command Register0AeIP Control Register 00AeIP Control Register 10mSNVS block IDA`Shows the IP ID.AoField <code>IRQ</code> reader -AoField <code>IRQ</code> writer -kUnspecifiednRegister blockAhImmediate (no threshold)m1 micro-framen2 micro-framesn4 micro-framesn8 micro-framesAcInternal Trigger 10AcInternal Trigger 11AcInternal Trigger 12AcInternal Trigger 13AcInternal Trigger 14AcInternal Trigger 15CaTemperature sensor clear interrupt flag register.BnRCC Internal Clock Source Calibration RegisternAn identifier.ChA word of Rust code, which may be a keyword or legal \xe2\x80\xa6CjA type parameter or const generic parameter in precise \xe2\x80\xa6BhA pattern that binds a new variable: \xe2\x80\xa62CoA square bracketed indexing expression: <code>vector[2]</code>.BkThe index of an unnamed tuple struct field.DgThe inferred value of a const generic argument, denoted <code>_</code>.CnIndication that a type should be inferred by the compiler: \xe2\x80\xa6BmTemperature sensor interrupt enable register.BkFuture for the <code>join3</code> function.BkFuture for the <code>join4</code> function.BkFuture for the <code>join5</code> function.H`E.g. <code>+</code> is <code>Joint</code> in <code>+=</code> or <code>&#39;</code> is <code>Joint</code> in <code>&#39;#</code>.Ac1024: 1 MByte FLASHAc2048: 2 MByte FLASHChKey blob processing was not enabled, or is not complete.C`Key blob processing was enabled and is complete.nKey Blob ErrorAoField <code>KHZ</code> reader -CcRow is not included in the keypad key press detect.BoRow is included in the keypad key press detect.DmLATCH (rw) register accessor: an alias for <code>Reg&lt;LATCH_SPEC&gt;</code>DjField <code>LBE</code> reader - Loopback enable. If this bit is set to \xe2\x80\xa6DjField <code>LBE</code> writer - Loopback enable. If this bit is set to \xe2\x80\xa6AjLIN Break Detection EnableDhField <code>LBM</code> reader - Loop back mode: 0 Normal serial port \xe2\x80\xa6DhField <code>LBM</code> writer - Loop back mode: 0 Normal serial port \xe2\x80\xa6CjLifecycle state value. This field is write-once per reset.DhField <code>LCS</code> reader - Lifecycle state value. This field is \xe2\x80\xa6DhField <code>LCS</code> writer - Lifecycle state value. This field is \xe2\x80\xa6A`Load Mode SelectAiTimer Load Value Register0kLength = 16kLength = 32kLength = 64AnCRC length in number of bytes.cLENCnField <code>LEN</code> reader - CRC length in number of bytes.BcField <code>LEN</code> reader - LENCnField <code>LEN</code> writer - CRC length in number of bytes.BcField <code>LEN</code> writer - LENCj1: Fractional divider operation is gated by the PWM B pin.DmLIMIT (rw) register accessor: an alias for <code>Reg&lt;LIMIT_SPEC&gt;</code>A`Loop Mode SelectBoField <code>LOW</code> reader - Low level limitBoField <code>LOW</code> writer - Low level limitCjLow Power Disable If 1, the low power section has been \xe2\x80\xa6BhSNVS_LP General Purpose Registers 0 .. 30AbRemain in run modeAeTransfer to wait modeAeTransfer to stop modeCiLP section was not programmed in secure or trusted state.CeLP section was programmed in secure or trusted state.AkSNVS_LP Time Alarm Register0AdLUT Control Register0BkLock bit set by the TZ software for the CSI00BkLock bit set by the TZ software for the DCP00BlLock bit set by the TZ software for the eDMA00BkLock bit set by the TZ software for the PXP00BkLock bit set by the TZ software for the USB0BlLock bit set by the TZ software for the USB.EaA lifetime labeling a <code>for</code>, <code>while</code>, or <code>loop</code>.CgCluster LAYER%s, containing L?CR, L?WHPCR, L?WVPCR, \xe2\x80\xa6AmRepresents a diagnostic levelBcEXTI lines register, 1 bit per lineBnLine Interrupt Position Configuration RegisterAfA local (let) binding.DhA local <code>let</code> binding: <code>let x: u64 = s.parse()?;</code>.BcLow power timer with Output CompareCdReceiver and transmitter use 7-bit to 9-bit data \xe2\x80\xa6CdReceiver and transmitter use 10-bit data characters.AhMatch 1 Interrupt EnableAhMatch 2 Interrupt EnableAkMatch Address Mode Enable 1AkMatch Address Mode Enable 2CmFixed read-only value reflecting the MAJOR version of the \xe2\x80\xa6AdMajor Version Number000CkFixed read-only value reflecting the MAJOR field of the \xe2\x80\xa610AfChannel map selection.CfField <code>MAP</code> reader - Channel map selection.CfField <code>MAP</code> writer - Channel map selection.ChOA2[1] is masked and don\xe2\x80\x99t care. Only OA2[7:2] are \xe2\x80\xa6CkOA2[2:1] are masked and don\xe2\x80\x99t care. Only OA2[7:3] are \xe2\x80\xa6CkOA2[3:1] are masked and don\xe2\x80\x99t care. Only OA2[7:4] are \xe2\x80\xa6CkOA2[4:1] are masked and don\xe2\x80\x99t care. Only OA2[7:5] are \xe2\x80\xa6CkOA2[5:1] are masked and don\xe2\x80\x99t care. Only OA2[7:6] are \xe2\x80\xa6ChOA2[6:1] are masked and don\xe2\x80\x99t care. Only OA2[7] is \xe2\x80\xa6CjOA2[7:1] are masked and don\xe2\x80\x99t care. No comparison is \xe2\x80\xa6kPWM_A MaskskPWM_B MaskskPWM_X MasksAmLPUART Match Address Register0DlMATCH (r) register accessor: an alias for <code>Reg&lt;MATCH_SPEC&gt;</code>AbI2C Master is idlemLPSPI is idleAbI2C Master is busymLPSPI is busyBeMaster Clock Configuration Register 00BeMaster Clock Configuration Register 10DmMCKEN (rw) register accessor: an alias for <code>Reg&lt;MCKEN_SPEC&gt;</code>BeMC has not reached its maximum value.BaMC has reached its maximum value.AgMaster Control Register0CmMonotonic Counter Hard Lock When set, prevents any writes \xe2\x80\xa6CmMonotonic Counter Soft Lock When set, prevents any writes \xe2\x80\xa6CaField <code>MDD</code> reader - Microwire controlCaField <code>MDD</code> writer - Microwire controlk120 - MDIOSlMDPC PresentAhMaster logic is disabledAbModule is disabledAgMaster logic is enabledAaModule is enabledCeField <code>MHS</code> reader - Microwire handshakingCeField <code>MHS</code> writer - Microwire handshakingCmFixed read-only value reflecting the MINOR version of the \xe2\x80\xa6AdMinor Version Number000CkFixed read-only value reflecting the MINOR field of the \xe2\x80\xa610BgField <code>MIN</code> reader - Minutes00BgField <code>MIN</code> writer - Minutes0AhMiscellaneous Register 000000AhMiscellaneous Register 1000AhMiscellaneous Register 20AnMiscellaneous Control Register0Cm0: Mode 0: Data are captured on the clock rising edge and \xe2\x80\xa6CaJSQR Mode 0: Queue maintains the last written \xe2\x80\xa6CnJSQR Mode 1: An empty queue disables software and hardware \xe2\x80\xa6Cn1: Mode 3: Data are captured on the clock falling edge and \xe2\x80\xa6AjLPUART Modem IrDA Register0BeOperating mode configuration registernDebug registerDgA macro invocation expression: <code>format!(&quot;{}&quot;, q)</code>.D`A macro invocation, which includes <code>macro_rules!</code> \xe2\x80\xa6BjA macro invocation within an extern block.CdA macro invocation within the definition of a trait.BhA macro invocation within an impl block.AlA macro in pattern position.BiA macro invocation in statement position.AmA macro in the type position.CoA macro invocation: <code>println!(&quot;{}&quot;, mac)</code>.Ab<code>macro</code>A`Version registerBjFuture for the <code>map_ok</code> method.BjStream for the <code>map_ok</code> method.CmThe interrupt mask register determines which status flags \xe2\x80\xa6EjA <code>match</code> expression: <code>match n { Some(n) =&gt; {}, None =&gt; {} }</code>.Ab<code>match</code>BbManagement data input/output slaven<code>-</code>AgGPIO port mode registerBhA \xe2\x80\x9cmutex\xe2\x80\x9d based on critical sections0BcA mutex based on critical sections.BfMemory safe access to shared resources0000BcNo NBYTES/CITER configuration errorCnThe last recorded error was a configuration error detected \xe2\x80\xa6B`Unexpected NACK was not detectedAlUnexpected NACK was detectedCeField <code>NDF</code> reader - Number of data framesCeField <code>NDF</code> writer - Number of data framesCjReset due to wake up from System OFF mode by NFC field \xe2\x80\xa6DhField <code>NFC</code> reader - Reset due to wake up from System OFF \xe2\x80\xa6DhField <code>NFC</code> writer - Reset due to wake up from System OFF \xe2\x80\xa6BjARM non-secure (non-invasive) debug enableDmNMIEN (rw) register accessor: an alias for <code>Reg&lt;NMIEN_SPEC&gt;</code>AmNoise wave generation enabledeNOISYA`Normal operation0000000CdNo operation, ignore the other bits in this register0000000CgThe Nmber of downstream ports supported by the host \xe2\x80\xa6DmNRFFW (rw) register accessor: an alias for <code>Reg&lt;NRFFW_SPEC&gt;</code>DmNRFHW (rw) register accessor: an alias for <code>Reg&lt;NRFHW_SPEC&gt;</code>CgNumber of Ports per Companion Controller This field \xe2\x80\xa6CbNumber of Ports per Transaction Translator (N_PTT)CfNamed fields of a struct or struct variant such as \xe2\x80\xa6BgA named field like <code>self.x</code>.AiFDCAN New Data 1 RegisterAiFDCAN New Data 2 RegisterAoA type with no possible values.AoThe never type: <code>!</code>.AkThread mode privilege levelCbThis port does not have an over-current condition.CaThis port currently has an over-current conditionAhno description availableiSee OF3IE0ChOF3IE Output Compare 3 Interrupt Enable OF2IE Output \xe2\x80\xa6ClReset due to wake up from System OFF mode when wakeup is \xe2\x80\xa6DhField <code>OFF</code> reader - Reset due to wake up from System OFF \xe2\x80\xa6DhField <code>OFF</code> writer - Reset due to wake up from System OFF \xe2\x80\xa6nOn Demand Mode0BhOff-platform Peripheral Access Control 0BhOff-platform Peripheral Access Control 1BhOff-platform Peripheral Access Control 2BhOff-platform Peripheral Access Control 3BhOff-platform Peripheral Access Control 4BhOff-platform Peripheral Access Control 5BhOff-platform Peripheral Access Control 6BhOff-platform Peripheral Access Control 7BhOff-platform Peripheral Access Control 8BhOff-platform Peripheral Access Control 9C`Off-Platform Peripheral Access Control Registers0DkField <code>ORC</code> reader - Byte transmitted after TXD.MAXCNT bytes \xe2\x80\xa6DjField <code>ORC</code> reader - Over-read character. Character clocked \xe2\x80\xa6DkField <code>ORC</code> reader - Over-read character. Character sent out \xe2\x80\xa6DkField <code>ORC</code> writer - Byte transmitted after TXD.MAXCNT bytes \xe2\x80\xa6DjField <code>ORC</code> writer - Over-read character. Character clocked \xe2\x80\xa6DkField <code>ORC</code> writer - Over-read character. Character sent out \xe2\x80\xa6CnOscillator ready counter value. These bits define value of \xe2\x80\xa6CgThis field determines the bias current in the 24MHz \xe2\x80\xa600000000000CjWriting 0 to this field will result in an oversampling \xe2\x80\xa6CeOversampling ratio of 4, requires BOTHEDGE to be set.CeOversampling ratio of 5, requires BOTHEDGE to be set.CeOversampling ratio of 6, requires BOTHEDGE to be set.CeOversampling ratio of 7, requires BOTHEDGE to be set.AhOversampling ratio of 8.AhOversampling ratio of 9.AiOversampling ratio of 10.eOTFADAnOn-The-Go Status &amp; control0h3: OtherAfOutput Enable Register0AkDMA2D output color registerAeOperational amplifierAmFLASH option control registerCnA different error occurred. The original error may contain \xe2\x80\xa600000CiAn I2C-related error occurred, and the internal error \xe2\x80\xa6CiAn SPI-related error occurred, and the internal error \xe2\x80\xa6AbParameter Register000000000Bk0: Pause watchdog while the CPU is sleepingCi0: Pause watchdog while the CPU is halted by the debuggerCiPAUSE (rw) register accessor: Set high to pause the timerBfrcc_pclk1 selected as peripheral clock0Bapclk selected as peripheral clock1Bfrcc_pclk2 selected as peripheral clockBgAPB2 clock selected as peripheral clock1Bfrcc_pclk4 selected as peripheral clock0Bhrcc_pclk_d4 selected as peripheral clock1DmPCNF0 (rw) register accessor: an alias for <code>Reg&lt;PCNF0_SPEC&gt;</code>DmPCNF1 (rw) register accessor: an alias for <code>Reg&lt;PCNF1_SPEC&gt;</code>CdDo not switch off power even if pdn_req is asserted.0BjSwitch off power when pdn_req is asserted.0AkTransfer using LPSPI_PCS[0]AkTransfer using LPSPI_PCS[1]AkTransfer using LPSPI_PCS[2]AkTransfer using LPSPI_PCS[3]BgPower Down Counter of WDOG is disabled.C`Power Down Counter of WDOG is enabled (Default).C`Field <code>PDE</code> reader - Pull down enable00000000C`Field <code>PDE</code> writer - Pull down enable00000000DiField <code>PEN</code> reader - Parity enable: 0 = parity is disabled \xe2\x80\xa6DiField <code>PEN</code> writer - Parity enable: 0 = parity is disabled \xe2\x80\xa6ClPHASE (rw) register accessor: Controls the phase shifted \xe2\x80\xa6oPhase function.AgPort indicators are offeAmbereGreeniUndefinedDkField <code>PIN</code> reader - Pin number of PORT onto which nRESET is \xe2\x80\xa6BjField <code>PIN</code> reader - Pin number000000000000000000000000000000000000000000DkField <code>PIN</code> writer - Pin number of PORT onto which nRESET is \xe2\x80\xa6BjField <code>PIN</code> writer - Pin number000000000000000000000000000000000000000000BbBF1 = pixel alpha * constant alphaBfBF2 = 1 - pixel alpha * constant alphaCnHP Periodic Interrupt Enable The periodic interrupt can be \xe2\x80\xa6CmPMIC On Request Enable The value written to PK_EN will be \xe2\x80\xa6B`Pin Low Timeout Interrupt EnableBgEnable or disable power failure warningDgField <code>POF</code> reader - Enable or disable power failure warningDgField <code>POF</code> writer - Enable or disable power failure warningBlReset is not the result of a power on reset.BhReset is the result of a power on reset.CnPowers up the PLL. This bit will be set automatically when \xe2\x80\xa6000ePOWERDmPOWER (rw) register accessor: an alias for <code>Reg&lt;POWER_SPEC&gt;</code>0mPower controlBk3: Quad data line SPI. PP4IO (opcode 0x38).DmPSELN (rw) register accessor: an alias for <code>Reg&lt;PSELN_SPEC&gt;</code>DmPSELP (rw) register accessor: an alias for <code>Reg&lt;PSELP_SPEC&gt;</code>BdDo not process the Periodic ScheduleClUse the PERIODICLISTBASE register to access the Periodic \xe2\x80\xa6CmThe offset size for the peripheral address calculation is \xe2\x80\xa6AhPSRAM (CRAM) memory typeCnThe target subsystem was not powered down for the previous \xe2\x80\xa60CjThe target subsystem was powered down for the previous \xe2\x80\xa60AaTEST_MODE_DISABLEgJ_STATEgK_STATEAiSE0 (host) / NAK (device)fPacketoFORCE_ENABLE_HSoFORCE_ENABLE_FSoFORCE_ENABLE_LSBlField <code>PTR</code> reader - Data pointer000C`Field <code>PTR</code> reader - RXD data pointerC`Field <code>PTR</code> reader - TXD data pointer22C`Field <code>PTR</code> reader - RXD Data pointerC`Field <code>PTR</code> reader - TXD Data pointerDgField <code>PTR</code> reader - Packet pointer for TXD and RXD data \xe2\x80\xa65DdField <code>PTR</code> reader - Beginning address in RAM of this \xe2\x80\xa6DjField <code>PTR</code> reader - Receive buffer Data RAM start address. \xe2\x80\xa6DkField <code>PTR</code> reader - Transmit buffer Data RAM start address. \xe2\x80\xa6DhField <code>PTR</code> reader - Data pointer. Accepts any address in \xe2\x80\xa6000DjField <code>PTR</code> reader - Word-aligned start address of block to \xe2\x80\xa6BlField <code>PTR</code> writer - Data pointer000C`Field <code>PTR</code> writer - RXD data pointerC`Field <code>PTR</code> writer - TXD data pointer22C`Field <code>PTR</code> writer - RXD Data pointerC`Field <code>PTR</code> writer - TXD Data pointerDgField <code>PTR</code> writer - Packet pointer for TXD and RXD data \xe2\x80\xa65DdField <code>PTR</code> writer - Beginning address in RAM of this \xe2\x80\xa6DjField <code>PTR</code> writer - Receive buffer Data RAM start address. \xe2\x80\xa6DkField <code>PTR</code> writer - Transmit buffer Data RAM start address. \xe2\x80\xa6DhField <code>PTR</code> writer - Data pointer. Accepts any address in \xe2\x80\xa6000DjField <code>PTR</code> writer - Word-aligned start address of block to \xe2\x80\xa6CiAll USB port interface modes are listed in this field \xe2\x80\xa6AmSee description at bits 31-30BgSelect the 8-bit UTMI interface [60MHz]BhSelect the 16-bit UTMI interface [30MHz]BnField <code>PUE</code> reader - Pull up enable00000000BnField <code>PUE</code> writer - Pull up enable00000000AoField <code>pwm</code> reader -00AoField <code>pwm</code> writer -0E`An iterator over borrowed pairs of type <code>Pair&lt;&amp;T, &amp;P&gt;</code>.AbParameter registerCaA parenthesized expression: <code>(a + b)</code>.BnA parenthesized pattern: <code>(A | B)</code>.CbA parenthesized type equivalent to the inner type.Ao<code>(</code>\xe2\x80\xa6<code>)</code>CjParsing interface implemented by all types that can be \xe2\x80\xa6CaA pattern that matches any one of a set of cases.Amchannel preselection registerAdPDM control registerlClock phase.0n<code>#</code>AlSDMMC power control registerAbPrescaler registerAmpolling status match registerAlpolling status mask registerEfA single punctuation character (<code>+</code>, <code>,</code>, <code>$</code>, etc.).FmA <code>Punct</code> is a single punctuation character like <code>+</code>, <code>-</code> or <code>#</code>.BdGPIO port pull-up/pull-down registerBbQ Channel receive register overrun0DeThe explicit Self type in a qualified path: the <code>T</code> in \xe2\x80\xa6AbTx queue operationCkA statically allocated single-producer, single-consumer \xe2\x80\xa6CiA statically allocated multi-producer, multi-consumer \xe2\x80\xa6A`Received AddresseRADIOi1 - RADIOm2.4 GHz radioBmLPUART receiver idle waiting for a start bit.BlLPUART receiver active (RXD input not idle).kRAM variantBkField <code>RAM</code> reader - RAM variantDmRATIO (rw) register accessor: an alias for <code>Reg&lt;RATIO_SPEC&gt;</code>0jNo effect.CmFIFO combine is enabled for FIFO reads and this FIFO will \xe2\x80\xa6AcReconfiguring WDOG.AnReconfiguration is successful.AiReceive Data is not readyAiReceive data is not ready1AeReceive data is ready00AhReceiver Full DMA EnableDjField <code>RDY</code> reader - Value is 1 if this core\xe2\x80\x99s TX FIFO is \xe2\x80\xa6Cl1: USBREG output settling time elapsed (same information \xe2\x80\xa6Bk0: SAADC is ready. No on-going conversions.DlREADY (r) register accessor: an alias for <code>Reg&lt;READY_SPEC&gt;</code>A`1: NVMC is ready0Ak1: USBD peripheral is readyCm1: QSPI peripheral is ready. It is allowed to trigger new \xe2\x80\xa6AoExternal AC\xe2\x80\x9997 Codec is readyAoReceive FIFO has not overflowedAiNo reload error occurred.AkReceive FIFO has overflowedCjReload signal occurred with non-coherent data and MCTRL\xe2\x80\xa6CmThis count value specifies the time to add to all default \xe2\x80\xa6ClRESET (rw) register accessor: Reset control. If a bit is \xe2\x80\xa6ClThe UG bit from the TIMx_EGR register is used as trigger \xe2\x80\xa6CfThe UG bit from the TIMx_EGR register is used as TRGO2BaReset the watchdog value (0xAAAA)CjReceive FIFO Completely Full. When the receive FIFO is \xe2\x80\xa6CaField <code>RFF</code> reader - Receive FIFO fullDiField <code>RFF</code> reader - Receive FIFO full, RO: 0 Receive FIFO \xe2\x80\xa6DjField <code>RFF</code> reader - Receive FIFO Completely Full. When the \xe2\x80\xa6CfField <code>RFT</code> reader - Receive FIFO thresholdCfField <code>RFT</code> writer - Receive FIFO thresholdCdHardware interrupts from RDRF disabled; use polling.BgSTS[RF] CPU interrupt requests disabledCaHardware interrupt requested when RDRF flag is 1.BfSTS[RF] CPU interrupt requests enabledAa1: Right-aligned.n2: Right only.DiField <code>RNE</code> reader - Receive FIFO not empty, RO: 0 Receive \xe2\x80\xa6DjField <code>ROE</code> reader - Sticky flag indicating the RX FIFO was \xe2\x80\xa6DjField <code>ROE</code> writer - Sticky flag indicating the RX FIFO was \xe2\x80\xa6DjField <code>ROK</code> reader - regulation status 0=not in regulation, \xe2\x80\xa6AoField <code>ROM</code> reader -AoField <code>rom</code> reader -000AoField <code>ROM</code> writer -AoField <code>rom</code> writer -00DlROSC1 (r) register accessor: an alias for <code>Reg&lt;ROSC1_SPEC&gt;</code>DlROSC2 (r) register accessor: an alias for <code>Reg&lt;ROSC2_SPEC&gt;</code>DlROSC3 (r) register accessor: an alias for <code>Reg&lt;ROSC3_SPEC&gt;</code>DlROSC4 (r) register accessor: an alias for <code>Reg&lt;ROSC4_SPEC&gt;</code>CiRollover Interrupt Enable. The ROVIE bit controls the \xe2\x80\xa6AjRollover has not occurred.AfRollover has occurred.BaRequest status for RR[0] registerB`Enable or disable RR[0] registerDaField <code>RR0</code> reader - Request status for RR[0] registerD`Field <code>RR0</code> reader - Enable or disable RR[0] registerD`Field <code>RR0</code> writer - Enable or disable RR[0] registerBaRequest status for RR[1] registerB`Enable or disable RR[1] registerDaField <code>RR1</code> reader - Request status for RR[1] registerD`Field <code>RR1</code> reader - Enable or disable RR[1] registerD`Field <code>RR1</code> writer - Enable or disable RR[1] registerBaRequest status for RR[2] registerB`Enable or disable RR[2] registerDaField <code>RR2</code> reader - Request status for RR[2] registerD`Field <code>RR2</code> reader - Enable or disable RR[2] registerD`Field <code>RR2</code> writer - Enable or disable RR[2] registerBaRequest status for RR[3] registerB`Enable or disable RR[3] registerDaField <code>RR3</code> reader - Request status for RR[3] registerD`Field <code>RR3</code> reader - Enable or disable RR[3] registerD`Field <code>RR3</code> writer - Enable or disable RR[3] registerBaRequest status for RR[4] registerB`Enable or disable RR[4] registerDaField <code>RR4</code> reader - Request status for RR[4] registerD`Field <code>RR4</code> reader - Enable or disable RR[4] registerD`Field <code>RR4</code> writer - Enable or disable RR[4] registerBaRequest status for RR[5] registerB`Enable or disable RR[5] registerDaField <code>RR5</code> reader - Request status for RR[5] registerD`Field <code>RR5</code> reader - Enable or disable RR[5] registerD`Field <code>RR5</code> writer - Enable or disable RR[5] registerBaRequest status for RR[6] registerB`Enable or disable RR[6] registerDaField <code>RR6</code> reader - Request status for RR[6] registerD`Field <code>RR6</code> reader - Enable or disable RR[6] registerD`Field <code>RR6</code> writer - Enable or disable RR[6] registerBaRequest status for RR[7] registerB`Enable or disable RR[7] registerDaField <code>RR7</code> reader - Request status for RR[7] registerD`Field <code>RR7</code> reader - Enable or disable RR[7] registerD`Field <code>RR7</code> writer - Enable or disable RR[7] registeriNo effect00AeReceive FIFO is resetBbReceive Data Register is now empty1AgReload request registerDaField <code>RSD</code> reader - RXD sample delay (in SCLK cycles)DaField <code>RSD</code> writer - RXD sample delay (in SCLK cycles)CaSlave has not detected a Repeated START conditionBmSlave has detected a Repeated START conditionAiMaster logic is not resetAmSlave mode logic is not resetAcModule is not resetAdModule is not reset.AeMaster logic is resetAiSlave mode logic is resetoModule is resetA`Module is reset.CiRTC_0 (r) register accessor: RTC register 0 Read this \xe2\x80\xa6BlRTC_1 (r) register accessor: RTC register 1.AoField <code>rtc</code> reader -00AoField <code>RTC</code> reader -000AoField <code>rtc</code> writer -0AoField <code>RTC</code> writer -0iNo effect00AfTransmit FIFO is resetBcTransmit Data Register is now empty1DdField <code>RTS</code> reader - Request to send. This bit is the \xe2\x80\xa6DdField <code>RTS</code> writer - Request to send. This bit is the \xe2\x80\xa6CbNo register update has occurred since last reload.CjAt least one of the double buffered registers has been \xe2\x80\xa6CiPWM generator is disabled in the corresponding submodule.ChPWM generator is enabled in the corresponding submodule.AbWord N is enabled.AaWord N is masked.AkReceive Wake Up Idle DetectAjNormal receiver operation.ChLPUART receiver in standby waiting for wakeup condition.AoField <code>RX0</code> reader -AoField <code>RX1</code> reader -AoField <code>RX2</code> reader -AoField <code>RX3</code> reader -ChBuffer total size for all receive endpoints is (2^RXADD)AjReceive Data ConfigurationDlRXCRC (r) register accessor: an alias for <code>Reg&lt;RXCRC_SPEC&gt;</code>DkField <code>RXD</code> reader - RX data received in previous transfers, \xe2\x80\xa6DaField <code>RXD</code> reader - RX data received. Double bufferedBlField <code>RXD</code> reader - RXD registerDiField <code>RXE</code> reader - Receive enable. If this bit is set to \xe2\x80\xa6DiField <code>RXE</code> writer - Receive enable. If this bit is set to \xe2\x80\xa6BjRXFLR (r) register accessor: RX FIFO levelAfReceive Data InversionAaReceive Data MaskkUnspecifiednRegister blockBgReceive FIFO Underflow Interrupt EnableAm1: RADIO is in the RXRU stateGaA range expression: <code>1..2</code>, <code>1..</code>, <code>..2</code>, <code>1..=2</code>, <code>..=2</code>.BdA range pattern: <code>1..=2</code>.AbRead data registerBkFuture for the <code>ready</code> function.AiSecond branch of the typeAgPoll the second stream.AeReceiver CRC RegisterCcFDCAN Rx Buffer Element Size Configuration RegistereSAADCi7 - SAADCCmSuccessive approximation register (SAR) analog-to-digital \xe2\x80\xa6nSource AddressBfNo source address configuration error.CnThe last recorded error was a configuration error detected \xe2\x80\xa6BeSMBus Alert Response Interrupt EnableAcNo source bus errorChThe last recorded error was a bus error on a source readAaI2C Slave is idleAaI2C Slave is busyAmNormal transmitter operation.BdQueue break character(s) to be sent.AiSparse Bit Limit Register0AhSRC Boot Mode Register 10AhSRC Boot Mode Register 20AlStandby clock oscillator bitBmStatistical Check Run Length 1 Limit Register0BmStatistical Check Run Length 2 Limit Register0BmStatistical Check Run Length 3 Limit Register0BmStatistical Check Run Length 4 Limit Register0BmStatistical Check Run Length 5 Limit Register0DgField <code>SCR</code> reader - Serial clock rate. The value SCR is \xe2\x80\xa6DgField <code>SCR</code> writer - Serial clock rate. The value SCR is \xe2\x80\xa6AeSeed Control Register0BiMaster has not generated a STOP conditionBgSlave has not detected a STOP conditionBeMaster has generated a STOP conditionBcSlave has detected a STOP conditionDmSDOUT (rw) register accessor: an alias for <code>Reg&lt;SDOUT_SPEC&gt;</code>BgField <code>SEC</code> reader - Seconds00BgField <code>SEC</code> writer - Seconds0AkScan exit was not detected.AgScan exit was detected.AhSync error not detected.0AjFrame sync error detected.0AmCrossbar A Select Register 100CjInput (XBARA_INn) to be muxed to XBARA_OUT10 (refer to \xe2\x80\xa6AmCrossbar A Select Register 110CjInput (XBARA_INn) to be muxed to XBARA_OUT11 (refer to \xe2\x80\xa6AmCrossbar A Select Register 120CjInput (XBARA_INn) to be muxed to XBARA_OUT12 (refer to \xe2\x80\xa6AmCrossbar A Select Register 130CjInput (XBARA_INn) to be muxed to XBARA_OUT13 (refer to \xe2\x80\xa6AmCrossbar A Select Register 140CjInput (XBARA_INn) to be muxed to XBARA_OUT14 (refer to \xe2\x80\xa6AmCrossbar A Select Register 150CjInput (XBARA_INn) to be muxed to XBARA_OUT15 (refer to \xe2\x80\xa6AmCrossbar A Select Register 160CjInput (XBARA_INn) to be muxed to XBARA_OUT16 (refer to \xe2\x80\xa6AmCrossbar A Select Register 170CjInput (XBARA_INn) to be muxed to XBARA_OUT17 (refer to \xe2\x80\xa6AmCrossbar A Select Register 180CjInput (XBARA_INn) to be muxed to XBARA_OUT18 (refer to \xe2\x80\xa6AmCrossbar A Select Register 190CjInput (XBARA_INn) to be muxed to XBARA_OUT19 (refer to \xe2\x80\xa6AmCrossbar A Select Register 200CjInput (XBARA_INn) to be muxed to XBARA_OUT20 (refer to \xe2\x80\xa6AmCrossbar A Select Register 210CjInput (XBARA_INn) to be muxed to XBARA_OUT21 (refer to \xe2\x80\xa6AmCrossbar A Select Register 220CjInput (XBARA_INn) to be muxed to XBARA_OUT22 (refer to \xe2\x80\xa6AmCrossbar A Select Register 230CjInput (XBARA_INn) to be muxed to XBARA_OUT23 (refer to \xe2\x80\xa6AmCrossbar A Select Register 240CjInput (XBARA_INn) to be muxed to XBARA_OUT24 (refer to \xe2\x80\xa6AmCrossbar A Select Register 250CjInput (XBARA_INn) to be muxed to XBARA_OUT25 (refer to \xe2\x80\xa6AmCrossbar A Select Register 260CjInput (XBARA_INn) to be muxed to XBARA_OUT26 (refer to \xe2\x80\xa6AmCrossbar A Select Register 270CjInput (XBARA_INn) to be muxed to XBARA_OUT27 (refer to \xe2\x80\xa6AmCrossbar A Select Register 280CjInput (XBARA_INn) to be muxed to XBARA_OUT28 (refer to \xe2\x80\xa6AmCrossbar A Select Register 290CjInput (XBARA_INn) to be muxed to XBARA_OUT29 (refer to \xe2\x80\xa6AmCrossbar A Select Register 300CjInput (XBARA_INn) to be muxed to XBARA_OUT30 (refer to \xe2\x80\xa6AmCrossbar A Select Register 310CjInput (XBARA_INn) to be muxed to XBARA_OUT31 (refer to \xe2\x80\xa6AmCrossbar A Select Register 320CjInput (XBARA_INn) to be muxed to XBARA_OUT32 (refer to \xe2\x80\xa6AmCrossbar A Select Register 330CjInput (XBARA_INn) to be muxed to XBARA_OUT33 (refer to \xe2\x80\xa6AmCrossbar A Select Register 340CjInput (XBARA_INn) to be muxed to XBARA_OUT34 (refer to \xe2\x80\xa6AmCrossbar A Select Register 350CjInput (XBARA_INn) to be muxed to XBARA_OUT35 (refer to \xe2\x80\xa6AmCrossbar A Select Register 360CjInput (XBARA_INn) to be muxed to XBARA_OUT36 (refer to \xe2\x80\xa6AmCrossbar A Select Register 370CjInput (XBARA_INn) to be muxed to XBARA_OUT37 (refer to \xe2\x80\xa6AmCrossbar A Select Register 380CjInput (XBARA_INn) to be muxed to XBARA_OUT38 (refer to \xe2\x80\xa6AmCrossbar A Select Register 390CjInput (XBARA_INn) to be muxed to XBARA_OUT39 (refer to \xe2\x80\xa6AmCrossbar A Select Register 400CjInput (XBARA_INn) to be muxed to XBARA_OUT40 (refer to \xe2\x80\xa6AmCrossbar A Select Register 410CjInput (XBARA_INn) to be muxed to XBARA_OUT41 (refer to \xe2\x80\xa6AmCrossbar A Select Register 420CjInput (XBARA_INn) to be muxed to XBARA_OUT42 (refer to \xe2\x80\xa6AmCrossbar A Select Register 430CjInput (XBARA_INn) to be muxed to XBARA_OUT43 (refer to \xe2\x80\xa6AmCrossbar A Select Register 440CjInput (XBARA_INn) to be muxed to XBARA_OUT44 (refer to \xe2\x80\xa6AmCrossbar A Select Register 450CjInput (XBARA_INn) to be muxed to XBARA_OUT45 (refer to \xe2\x80\xa6AmCrossbar A Select Register 460CjInput (XBARA_INn) to be muxed to XBARA_OUT46 (refer to \xe2\x80\xa6AmCrossbar A Select Register 470CjInput (XBARA_INn) to be muxed to XBARA_OUT47 (refer to \xe2\x80\xa6AmCrossbar A Select Register 480CjInput (XBARA_INn) to be muxed to XBARA_OUT48 (refer to \xe2\x80\xa6AmCrossbar A Select Register 490CjInput (XBARA_INn) to be muxed to XBARA_OUT49 (refer to \xe2\x80\xa6AmCrossbar A Select Register 500CjInput (XBARA_INn) to be muxed to XBARA_OUT50 (refer to \xe2\x80\xa6AmCrossbar A Select Register 510CjInput (XBARA_INn) to be muxed to XBARA_OUT51 (refer to \xe2\x80\xa6AmCrossbar A Select Register 520CjInput (XBARA_INn) to be muxed to XBARA_OUT52 (refer to \xe2\x80\xa6AmCrossbar A Select Register 530CjInput (XBARA_INn) to be muxed to XBARA_OUT53 (refer to \xe2\x80\xa6AmCrossbar A Select Register 540CjInput (XBARA_INn) to be muxed to XBARA_OUT54 (refer to \xe2\x80\xa6AmCrossbar A Select Register 550CjInput (XBARA_INn) to be muxed to XBARA_OUT55 (refer to \xe2\x80\xa6AmCrossbar A Select Register 560CjInput (XBARA_INn) to be muxed to XBARA_OUT56 (refer to \xe2\x80\xa6AmCrossbar A Select Register 570CjInput (XBARA_INn) to be muxed to XBARA_OUT57 (refer to \xe2\x80\xa6AmCrossbar A Select Register 580CjInput (XBARA_INn) to be muxed to XBARA_OUT58 (refer to \xe2\x80\xa6AmCrossbar A Select Register 590CjInput (XBARA_INn) to be muxed to XBARA_OUT59 (refer to \xe2\x80\xa6AmCrossbar A Select Register 600CjInput (XBARA_INn) to be muxed to XBARA_OUT60 (refer to \xe2\x80\xa6AmCrossbar A Select Register 610CjInput (XBARA_INn) to be muxed to XBARA_OUT61 (refer to \xe2\x80\xa6AmCrossbar A Select Register 620CjInput (XBARA_INn) to be muxed to XBARA_OUT62 (refer to \xe2\x80\xa6AmCrossbar A Select Register 630CjInput (XBARA_INn) to be muxed to XBARA_OUT63 (refer to \xe2\x80\xa6AmCrossbar A Select Register 640CjInput (XBARA_INn) to be muxed to XBARA_OUT64 (refer to \xe2\x80\xa6AmCrossbar A Select Register 650CjInput (XBARA_INn) to be muxed to XBARA_OUT65 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT66 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT67 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT68 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT69 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT70 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT71 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT72 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT73 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT74 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT75 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT76 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT77 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT78 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT79 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT80 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT81 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT82 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT83 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT84 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT85 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT86 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT87 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT88 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT89 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT90 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT91 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT92 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT93 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT94 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT95 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT96 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT97 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT98 (refer to \xe2\x80\xa6CjInput (XBARA_INn) to be muxed to XBARA_OUT99 (refer to \xe2\x80\xa6AjI2C Slave mode is disabledAiI2C Slave mode is enabledDnField <code>SER</code> reader - For each bit: 0 -&gt; slave not selected 1 \xe2\x80\xa6DnField <code>SER</code> writer - For each bit: 0 -&gt; slave not selected 1 \xe2\x80\xa6DfField <code>SFD</code> reader - IEEE 802.15.4 start of frame delimiterDfField <code>SFD</code> writer - IEEE 802.15.4 start of frame delimiterBeNo scatter/gather configuration errorCnThe last recorded error was a configuration error detected \xe2\x80\xa6ChSHCSR (rw) register accessor: Use the System Handler \xe2\x80\xa6AoShort PCM frame synchronizationCgSHPR2 (rw) register accessor: System handlers are a \xe2\x80\xa6CgSHPR3 (rw) register accessor: System handlers are a \xe2\x80\xa6AoField <code>sio</code> reader -000AoField <code>sio</code> writer -00AnLast Source Address AdjustmentCl1: Slave mode. SCK and LRCK generated by external master \xe2\x80\xa6AcSlave configurationAoField <code>SM0</code> reader -000AoField <code>SM0</code> writer -0AoField <code>SM1</code> reader -000AoField <code>SM1</code> writer -0AoField <code>SM2</code> reader -000AoField <code>SM2</code> writer -0AoField <code>SM3</code> reader -000AoField <code>SM3</code> writer -0A`Counter Register0oStatus Register0DjField <code>SOD</code> reader - Slave-mode output disable. This bit is \xe2\x80\xa6DjField <code>SOD</code> writer - Slave-mode output disable. This bit is \xe2\x80\xa6BdNo source offset configuration errorCnThe last recorded error was a configuration error detected \xe2\x80\xa6CeIndicates this is not the first data word since a \xe2\x80\xa6CgSubsequent data word received after LPSPI_PCS assertionClIndicates this is the first data word since a (repeated) \xe2\x80\xa6CbFirst data word received after LPSPI_PCS assertionB`SoF expected or not in RX framesAnAdding SoF or not in TX framesC`Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for SOF eventBoWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for SOF eventBiEnable or disable interrupt for SOF eventD`Field <code>SOF</code> reader - SoF expected or not in RX framesCnField <code>SOF</code> reader - Adding SoF or not in TX framesDjField <code>SOF</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DiField <code>SOF</code> reader - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DgField <code>SOF</code> reader - Enable or disable interrupt for SOF \xe2\x80\xa6D`Field <code>SOF</code> writer - SoF expected or not in RX framesCnField <code>SOF</code> writer - Adding SoF or not in TX framesDjField <code>SOF</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for \xe2\x80\xa6DiField <code>SOF</code> writer - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for \xe2\x80\xa6DgField <code>SOF</code> writer - Enable or disable interrupt for SOF \xe2\x80\xa6CkUnallocated read/write bits for implementation specific \xe2\x80\xa6000j60 - SPDIF0eSPDIFnSPDIF protocolkSpeed Field00000000000000000000000000000000000000000000nmedium(100MHz)101010DkField <code>SPH</code> reader - SSPCLKOUT phase, applicable to Motorola \xe2\x80\xa6DkField <code>SPH</code> writer - SSPCLKOUT phase, applicable to Motorola \xe2\x80\xa6eSPIM0CaSerial Peripheral Interface Master with EasyDMA 0eSPIM1CaSerial Peripheral Interface Master with EasyDMA 1eSPIM2CaSerial Peripheral Interface Master with EasyDMA 2eSPIM3j47 - SPIM3CaSerial Peripheral Interface Master with EasyDMA 3eSPIS0kSPI Slave 0eSPIS1kSPI Slave 1eSPIS2kSPI Slave 2BhSplit the DBLPWM signal to PWMA and PWMBAoSet Power Off was not detected.AkSet Power Off was detected.DeField <code>SPO</code> reader - SSPCLKOUT polarity, applicable to \xe2\x80\xa6DeField <code>SPO</code> writer - SSPCLKOUT polarity, applicable to \xe2\x80\xa6DiField <code>SPS</code> reader - Stick parity select. 0 = stick parity \xe2\x80\xa6DiField <code>SPS</code> writer - Stick parity select. 0 = stick parity \xe2\x80\xa6C`Subregion 0 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BhInclude or exclude subregion 0 in regionDjField <code>SR0</code> reader - Subregion 0 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR0</code> reader - Include or exclude subregion 0 in regionDjField <code>SR0</code> writer - Subregion 0 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR0</code> writer - Include or exclude subregion 0 in regionC`Subregion 1 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BhInclude or exclude subregion 1 in regionDjField <code>SR1</code> reader - Subregion 1 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR1</code> reader - Include or exclude subregion 1 in regionDjField <code>SR1</code> writer - Subregion 1 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR1</code> writer - Include or exclude subregion 1 in regionC`Subregion 2 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BhInclude or exclude subregion 2 in regionDjField <code>SR2</code> reader - Subregion 2 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR2</code> reader - Include or exclude subregion 2 in regionDjField <code>SR2</code> writer - Subregion 2 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR2</code> writer - Include or exclude subregion 2 in regionC`Subregion 3 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BhInclude or exclude subregion 3 in regionDjField <code>SR3</code> reader - Subregion 3 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR3</code> reader - Include or exclude subregion 3 in regionDjField <code>SR3</code> writer - Subregion 3 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR3</code> writer - Include or exclude subregion 3 in regionC`Subregion 4 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BhInclude or exclude subregion 4 in regionDjField <code>SR4</code> reader - Subregion 4 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR4</code> reader - Include or exclude subregion 4 in regionDjField <code>SR4</code> writer - Subregion 4 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR4</code> writer - Include or exclude subregion 4 in regionC`Subregion 5 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BhInclude or exclude subregion 5 in regionDjField <code>SR5</code> reader - Subregion 5 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR5</code> reader - Include or exclude subregion 5 in regionDjField <code>SR5</code> writer - Subregion 5 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR5</code> writer - Include or exclude subregion 5 in regionC`Subregion 6 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BhInclude or exclude subregion 6 in regionDjField <code>SR6</code> reader - Subregion 6 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR6</code> reader - Include or exclude subregion 6 in regionDjField <code>SR6</code> writer - Subregion 6 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR6</code> writer - Include or exclude subregion 6 in regionC`Subregion 7 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BhInclude or exclude subregion 7 in regionDjField <code>SR7</code> reader - Subregion 7 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR7</code> reader - Include or exclude subregion 7 in regionDjField <code>SR7</code> writer - Subregion 7 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR7</code> writer - Include or exclude subregion 7 in regionC`Subregion 8 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BhInclude or exclude subregion 8 in regionDjField <code>SR8</code> reader - Subregion 8 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR8</code> reader - Include or exclude subregion 8 in regionDjField <code>SR8</code> writer - Subregion 8 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR8</code> writer - Include or exclude subregion 8 in regionC`Subregion 9 in region n (write \xe2\x80\x981\xe2\x80\x99 to clear)0BhInclude or exclude subregion 9 in regionDjField <code>SR9</code> reader - Subregion 9 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR9</code> reader - Include or exclude subregion 9 in regionDjField <code>SR9</code> writer - Subregion 9 in region n (write \xe2\x80\x981\xe2\x80\x99 \xe2\x80\xa60DhField <code>SR9</code> writer - Include or exclude subregion 9 in regionAe15: <code>1111</code>000Ae13: <code>1101</code>000Ae11: <code>1011</code>000Ad9: <code>1001</code>000Ac7: <code>111</code>000Ac5: <code>101</code>000AjSPDIFRxCChannel_h Register0AjSPDIFRxCChannel_l Register0oSource of HFCLKoSource of LFCLKlClock source0CiSelects the clock source glitchlessly, can be changed \xe2\x80\xa60DdField <code>SRC</code> reader - Word-aligned flash memory source \xe2\x80\xa6D`Field <code>SRC</code> reader - Word-aligned RAM source address.BoField <code>SRC</code> reader - Source of HFCLKBoField <code>SRC</code> reader - Source of LFCLKBlField <code>SRC</code> reader - Clock source0DjField <code>SRC</code> reader - Selects the clock source glitchlessly, \xe2\x80\xa60DdField <code>SRC</code> writer - Word-aligned flash memory source \xe2\x80\xa6D`Field <code>SRC</code> writer - Word-aligned RAM source address.BlField <code>SRC</code> writer - Clock sourceDjField <code>SRC</code> writer - Selects the clock source glitchlessly, \xe2\x80\xa60DiField <code>SRD</code> reader - Subregion Disable. For regions of 256 \xe2\x80\xa6DiField <code>SRD</code> writer - Subregion Disable. For regions of 256 \xe2\x80\xa6Cgusing original way to generate software reset (default)Biusing new way to generate software reset.CoField <code>SRL</code> reader - Shift register loop (test mode)CoField <code>SRL</code> writer - Shift register loop (test mode)AkAssert system reset signal.BbNo effect on the system (Default).BaSecure Real Time Counter RolloverDiField <code>SSE</code> reader - Synchronous serial port enable: 0 SSP \xe2\x80\xa6DiField <code>SSE</code> writer - Synchronous serial port enable: 0 SSP \xe2\x80\xa6AiSource data transfer sizeCnSSPDR (rw) register accessor: Data register, SSPDR on page \xe2\x80\xa6CjSSPSR (r) register accessor: Status register, SSPSR on \xe2\x80\xa6A`Shifter Stop bitAg1: A stall has occurred0Aj1: Stall selected endpointmChannel StartAnStart the measurement process.000CjStart/stop bit for the RC tuning calculation logic. If \xe2\x80\xa6000DmSTART (rw) register accessor: an alias for <code>Reg&lt;START_SPEC&gt;</code>DlSTART (r) register accessor: an alias for <code>Reg&lt;START_SPEC&gt;</code>CkMeasurement of the start bit is used to detect the baud \xe2\x80\xa6BaWuF active on Start bit detectionBgStart the automatic loading of the CLUTA`Launch the DMA2D1AkStart the watchdog (0xCCCC)AeCurrent State PointerDlSTATE (r) register accessor: an alias for <code>Reg&lt;STATE_SPEC&gt;</code>j1 stop bitk2 stop bitskStop Enable0ChNo Security Violation 0 security violation was detected.CeSecurity Violation 0 security violation was detected.ChNo Security Violation 1 security violation was detected.CeSecurity Violation 1 security violation was detected.ChNo Security Violation 2 security violation was detected.CeSecurity Violation 2 security violation was detected.ChNo Security Violation 3 security violation was detected.CeSecurity Violation 3 security violation was detected.ChNo Security Violation 4 security violation was detected.CeSecurity Violation 4 security violation was detected.ChNo Security Violation 5 security violation was detected.CeSecurity Violation 5 security violation was detected.CbSWCLK (rw) register accessor: Pad control registernSoftware ResetAiGPT is not in reset stateAeGPT is in reset stateCmSoftware Security Violation When set, the system security \xe2\x80\xa6ClSoftware Security Violation This bit is a read-only copy \xe2\x80\xa6Bm2: 32.768 kHz synthesized from HFCLK (LFSYNT)00AkSDRAM Command Mode registereSDMMCAlSDRAM Refresh Timer registerAf<code>&lt;&lt;=</code>Af<code>&gt;&gt;=</code>BoFDCAN Standard ID Filter Configuration Registern<code>/</code>DkA dynamically-sized slice of key-value pairs in an <code>IndexMap</code>\xe2\x80\xa6D`A dynamically-sized slice of values in an <code>IndexSet</code>.DkA dynamically sized slice pattern: <code>[a, b, ref i @ .., y, z]</code>\xe2\x80\xa6CaA dynamically sized slice type: <code>[T]</code>.ChThis register has no meaning in AC97 and SPDIF audio \xe2\x80\xa6DcThe <code>Spawn</code> trait allows for pushing futures onto an \xe2\x80\xa60AnCurrently active stack pointerostatus register00Ab<code>super</code>BaTransmit ACK/NACK is not requiredAmTransmit ACK/NACK is requiredeTBMANCiTestbench manager. Allows the programmer to know what \xe2\x80\xa6B`All transfers have not completedAlAll transfers have completedAfTimer Control Register0BnField <code>TDE</code> reader - TXD drive edgeBnField <code>TDE</code> writer - TXD drive edgeAnTransmit data is not requestedAkTransmit data not requested0AjTransmit data is requested00AfTransmitter DMA EnableBgTransmit FIFO underrun has not occurredBcTransmit FIFO underrun has occurredAdTimer n is disabled.AcTimer n is enabled.DjField <code>TEP</code> reader - Pointer to task register. Accepts only \xe2\x80\xa6ChField <code>TEP</code> reader - Pointer to task registerDjField <code>TEP</code> writer - Pointer to task register. Accepts only \xe2\x80\xa6ChField <code>TEP</code> writer - Pointer to task registerCmTransmit FIFO Completely Empty. When the transmit FIFO is \xe2\x80\xa6CcField <code>TFE</code> reader - Transmit FIFO emptyDgField <code>TFE</code> reader - Transmit FIFO empty, RO: 0 Transmit \xe2\x80\xa6DhField <code>TFE</code> reader - Transmit FIFO Completely Empty. When \xe2\x80\xa6CgField <code>TFT</code> reader - Transmit FIFO thresholdCgField <code>TFT</code> writer - Transmit FIFO thresholdCk3: CRC length is three bytes and CRC calculation is enabledCdHardware interrupts from TDRE disabled; use polling.BmInterrupt requests from Timer n are disabled.CaHardware interrupt requested when TDRE flag is 1.BkInterrupt is requested whenever TIF is set.AmTimeout has not yet occurred.AeTimeout has occurred.k116 - TIM15k117 - TIM16k118 - TIM17k161 - TIM23k162 - TIM24lTimer NumberAhno description availableAd0: Select Timer mode0eTIMERCnControls time and alarms time is a 64 bit value indicating \xe2\x80\xa60jTimer ModeDjField <code>TNF</code> reader - Transmit FIFO not full, RO: 0 Transmit \xe2\x80\xa6f1/OSR.f2/OSR.f3/OSR.f4/OSR.AfLeave system power on.AfTurn off system power.AoField <code>TOP</code> reader -AoField <code>TOP</code> writer -AoWatchdog Timeout Value Register0nTimer Stop BitAlWatchdog test mode disabled.CnWatchdog user mode enabled. (Watchdog test mode disabled.) \xe2\x80\xa6CmWatchdog test mode enabled, only the low byte is used. CNT\xe2\x80\xa6CnWatchdog test mode enabled, only the high byte is used. CNT\xe2\x80\xa6eTWIM0CgI2C compatible Two-Wire Master Interface with EasyDMA 0eTWIM1CgI2C compatible Two-Wire Master Interface with EasyDMA 1eTWIS0CfI2C compatible Two-Wire Slave Interface with EasyDMA 0eTWIS1CfI2C compatible Two-Wire Slave Interface with EasyDMA 1AbWord N is enabled.CnWord N is masked. The transmit data pins are tri-stated or \xe2\x80\xa6AoField <code>TX0</code> reader -AoField <code>TX1</code> reader -AoField <code>TX2</code> reader -AoField <code>TX3</code> reader -AkTransmit Flag ConfigurationBeTXD Pin Direction in Single-Wire ModeD`Field <code>TXD</code> reader - TX data to send. Double bufferedBlField <code>TXD</code> reader - TXD registerCiField <code>TXD</code> writer - TX data to be transferredD`Field <code>TXD</code> writer - TX data to send. Double bufferedBlField <code>TXD</code> writer - TXD registerCbField <code>TXE</code> reader - Transmission errorDjField <code>TXE</code> reader - Transmit enable. If this bit is set to \xe2\x80\xa6DjField <code>TXE</code> writer - Transmit enable. If this bit is set to \xe2\x80\xa6BjTXFLR (r) register accessor: TX FIFO levelAgTransmit Data InversionAbTransmit Data MaskBgTransmit FIFO Overflow Interrupt EnableAhno description availableAm9: RADIO is in the TXRU stateAcThe type for ticks.B`The internal type of the instantBaThe internal type of the duration2n<code>~</code>CjA type-macro that expands to the name of the Rust type \xe2\x80\xa6CdMarker trait for types that represent single tokens.ClA trait definition: <code>pub trait Iterator { ... }</code>.Ab<code>trait</code>AmTimestamp sub second registerAnFDCAN TT Capture Time RegisterBaFDCAN TT Cycle Sync Mark RegisterBfFDCAN TT Cycle Time and Count RegisterBdFDCAN TT Global Time Preset RegisterBgFDCAN TT Interrupt Line Select RegisterBgFDCAN TT Local and Global Time RegisterAoFDCAN TT Matrix Limits RegisterBiFDCAN TT Operation Configuration RegisterBcFDCAN TT Operation Control RegisterBbFDCAN TT Operation Status RegisterCaFDCAN TT Reference Message Configuration RegisterBnFDCAN TT Trigger Memory Configuration RegisterAkFDCAN TT Time Mark RegisterBnA tuple expression: <code>(a, b, c, d)</code>.BeA tuple pattern: <code>(a, b)</code>.BmA tuple type: <code>(A, B, C, String)</code>.B`FDCAN TUR Configuration RegisterBcFDCAN TUR Numerator Actual RegisterBdFDCAN Tx Buffer Add Request RegisterBnFDCAN Tx Buffer Cancellation Finished RegisterBmFDCAN Tx Buffer Cancellation Request RegisterBhFDCAN Tx Buffer Request Pending RegisterBnFDCAN Tx Buffer Transmission Occurred RegisterAhTransmitter CRC RegisterBhFDCAN Tx Event FIFO Acknowledge RegisterBjFDCAN Tx Event FIFO Configuration RegisterBcFDCAN Tx Event FIFO Status RegisterCcFDCAN Tx Buffer Element Size Configuration RegisterBcFDCAN Tx FIFO/Queue Status RegisterCaA function argument accepted by pattern and type.eUART0BkUniversal Asynchronous Receiver/Transmitter11eUART10j52 - UART4j53 - UART5j82 - UART7j83 - UART8k155 - UART9ChField <code>UD1</code> reader - Unique identifier byte 1ChField <code>UD2</code> reader - Unique identifier byte 2ChField <code>UD3</code> reader - Unique identifier byte 3ChField <code>UD4</code> reader - Unique identifier byte 4ChField <code>UD5</code> reader - Unique identifier byte 5ChField <code>UD6</code> reader - Unique identifier byte 6ChField <code>UD7</code> reader - Unique identifier byte 7ChField <code>UD8</code> reader - Unique identifier byte 8ChField <code>UD9</code> reader - Unique identifier byte 9oWDOG is locked.AaWDOG is unlocked.ClULPI Interrupt Enable When this bit is one and the UPLII \xe2\x80\xa6AeULPI Interrupt - R/WCBoWrite \xe2\x80\x981\xe2\x80\x99 to disable interrupt for UP eventBnWrite \xe2\x80\x981\xe2\x80\x99 to enable interrupt for UP event10AiU/Q Channel framing error0BbU Channel receive register overrun0cUSBAoField <code>USB</code> reader -AoField <code>USB</code> writer -AfUnderrun Data RegisterCdA unary operation: <code>!x</code>, <code>*x</code>.DjA lazy iterator producing elements in the union of <code>HashSet</code>\xe2\x80\xa6DkA lazy iterator producing elements in the union of <code>IndexSet</code>\xe2\x80\xa6DfA union definition: <code>union Foo&lt;A, B&gt; { x: A, y: B }</code>.Ab<code>union</code>BiFuture for the <code>unzip</code> method.CgUniversal synchronous asynchronous receiver transmitterAjValue Registers DMA EnableAjLast measurement is valid.000Cm1: A valid LCS is successfully retained in the CRYPTOCELL \xe2\x80\xa6CjThis read-only field shows the current (instantaneous) \xe2\x80\xa6000DlVALUE (r) register accessor: an alias for <code>Reg&lt;VALUE_SPEC&gt;</code>AbSet the resolutionCbField <code>VAL</code> reader - Set the resolutionAoField <code>VAL</code> reader -CbField <code>VAL</code> writer - Set the resolutionAcVersion ID Register000000000AdNo ERR bits are set.AcContext is invalid.ChAt least one ERR bit is set indicating a valid error \xe2\x80\xa6AaContext is valid.DjField <code>VLD</code> reader - Value is 1 if this core\xe2\x80\x99s RX FIFO is \xe2\x80\xa6BfVoltage reference set to around 1.5 V.BfVoltage reference set to around 1.8 V.BhVoltage reference set to around 2.048 V.CkVoltage reference set to around 2.5 V (ADC, DAC are not \xe2\x80\xa6AkVoltage standby request bitCnVouches for an <code>Instance&lt;T, N&gt;</code>\xe2\x80\x99s validity.AiLPUART Watermark Register0CaTransfer of a received word has not yet completedBiTransfer of a received word has completedjNo effect.CnFIFO combine is enabled for FIFO writes and this FIFO will \xe2\x80\xa6AeAssert WDOG_B output.AnNo effect on system (Default).AoDisable the Watchdog (Default).AdEnable the Watchdog.j74 - WDOG10dWDOGj45 - WDOG201CnWDSEL (rw) register accessor: Watchdog select. If a bit is \xe2\x80\xa6CmWDSEL (rw) register accessor: Set to 1 if this peripheral \xe2\x80\xa6AnNo effect on WDOG_B (Default).BmAssert WDOG_B upon a Watchdog Time-out event.BhContinue WDOG timer operation (Default).AmSuspend WDOG timer operation.eWDZSTCmProgram memory access mode. It is strongly recommended to \xe2\x80\xa6DeField <code>WEN</code> reader - Program memory access mode. It is \xe2\x80\xa6DeField <code>WEN</code> writer - Program memory access mode. It is \xe2\x80\xa6nTransfer WidthkField width00000000000000000AbInterrupt DisabledAlDisable Interrupt (Default).AaInterrupt EnabledAaEnable Interrupt.AeWindow mode disabled.AdWindow mode enabled.BeNo wake-up interrupt request receivedBbWake-up Interrupt Request receivedCjWrite mask enable bit for flash device on port A. When \xe2\x80\xa6CjWrite mask enable bit for flash device on port B. When \xe2\x80\xa6DjField <code>WOF</code> reader - Sticky flag indicating the TX FIFO was \xe2\x80\xa6DjField <code>WOF</code> writer - Sticky flag indicating the TX FIFO was \xe2\x80\xa6kUnspecifiednRegister blockAg0: Master Write CommandBjWrite transfer, slave enters receiver modeClClock configuration does not respect the rule concerning \xe2\x80\xa6AkStart of word not detected.0AgStart of word detected.0CnA \xe2\x80\x9clatest only\xe2\x80\x9d value store with unlimited writers and \xe2\x80\xa6AcWrite data registerAb<code>where</code>BnA while loop: <code>while expr { ... }</code>.Ab<code>while</code>ChLayerx Window Horizontal Position Configuration RegisterAmwrap alternate bytes registerCaOCTOSPI wrap communication configuration registerBbwrap timing configuration registerBdWrite data from the provided buffer.CjWrite data from the provided buffer, discarding read data.10CfLayerx Window Vertical Position Configuration RegisteroCrossbar SwitchAoField <code>xip</code> reader -000AoField <code>xip</code> writer -00BcFDCAN Extended ID and Mask RegisterBoFDCAN Extended ID Filter Configuration RegisterBlA yield expression: <code>yield expr</code>.Ab<code>yield</code>o<code>11</code>Ab3: <code>11</code>h2: 10 use10 usAc4: LRCK = MCK / 128A`LRCK = MCK / 128h3: 15 use15 usAc5: LRCK = MCK / 192A`LRCK = MCK / 192Ch0: Command and address both in standard SPI frame formatCh1: Command in standard SPI format, address in format \xe2\x80\xa6CeCommand and address both in standard SPI frame formatCeCommand in standard SPI format, address in format \xe2\x80\xa6h4: 20 use20 usAc6: LRCK = MCK / 256A`LRCK = MCK / 256Cj2: Command and address both in format specified by FRF \xe2\x80\xa6Aa0: <code>0</code>00000000CmCommand and address both in format specified by FRF (e.g. \xe2\x80\xa6n<code>0</code>00000000k8: 32768 ush32768 usAc7: LRCK = MCK / 384A`LRCK = MCK / 384h5: 40 use40 usBl3: 4 MHz trace port clock (TRACECLK = 2 MHz)Aa1: <code>1</code>00000000n<code>1</code>00000000Bi4 MHz trace port clock (TRACECLK = 2 MHz)Ac8: LRCK = MCK / 512A`LRCK = MCK / 512Bi1: Erase 64 kB block (flash command 0xD8)BfErase 64 kB block (flash command 0xD8)k9: 65536 ush65536 usAa0: 8-bit preamblei0: 8 bitsi0: 8 bit.Ae8-bit alternate bytesBl2: 8 MHz trace port clock (TRACECLK = 4 MHz)Ab2: <code>10</code>00000000n8-bit preamblef8 bitsf8 bit.o<code>10</code>00000000Bi8 MHz trace port clock (TRACECLK = 4 MHz)dTypeiTPIU TypeAgBit 2 - Invert output A0CkAlternate bytes double transfer rate. This bit sets the \xe2\x80\xa600CfAbort the proc-macro\xe2\x80\x99s execution and display the \xe2\x80\xa6CkAbort proc-macro execution right now and display the error.CkBit 1 - When set, the controller initiates the transfer \xe2\x80\xa60CnAbort. This bit can be used to abort the current transfer. \xe2\x80\xa6CfAbort request. This bit aborts the ongoing command \xe2\x80\xa6AeAuto baud rate enableCgAuto baud rate request. Resets the ABRF flag in the \xe2\x80\xa6CiBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ACCOF event0CjBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ACCOF event0AjAuxiliary Control RegisterkcalibrationBd10-bit addressing mode (master mode)AoAdd 1 hour (summer time change)nAdd one secondgdisableCiBit 0 - Enable or disable reception on logical address 0.0CiBit 1 - Enable or disable reception on logical address 1.0CiBit 2 - Enable or disable reception on logical address 2.0CiBit 3 - Enable or disable reception on logical address 3.0CiBit 4 - Enable or disable reception on logical address 4.0CiBit 5 - Enable or disable reception on logical address 5.0CiBit 6 - Enable or disable reception on logical address 6.0CiBit 7 - Enable or disable reception on logical address 7.0ClAddress double transfer rate. This bit sets the DTR mode \xe2\x80\xa600jADP Enablejready flagAmgroup regular conversion stopBgApplication Interrupt and Reset ControlClUse the Application Interrupt and Reset Control Register \xe2\x80\xa6Cl0xed0c - Use the Application Interrupt and Reset Control \xe2\x80\xa6CeAsynchronous interrupt flag for end of measure on \xe2\x80\xa6CeAsynchronous interrupt flag for high threshold on \xe2\x80\xa6CdAsynchronous interrupt flag for low threshold on \xe2\x80\xa6kSMBus alertBcAlignment of sample within a frame.Bj0x1c - Alignment of sample within a frame.BkBit 0 - Alignment of sample within a frame.0CnAlpha value. These bits define a fixed alpha channel value \xe2\x80\xa60AfAlarm interrupt enablenAlarm registerAcAlarm write enabledBmDMA2D AXI master timer configuration registerCnBit 1 - NACK received after sending the address (write \xe2\x80\x981\xe2\x80\xa6000CnIndicates the armed/disarmed status of each alarm. A write \xe2\x80\xa6Cm0x20 - Indicates the armed/disarmed status of each alarm. \xe2\x80\xa6hBits 0:30AbARP Offload EnableAdARP Protocol AddressCmAutoreload register update OK ARROK is set by hardware to \xe2\x80\xa6A`ART Clock Enable0oA-session validAmAuxiliary Snapshot 0-3 EnableAmAuxiliary Snapshot FIFO ClearBgNumber of Auxiliary Timestamp SnapshotsCnBits 16:31 - The MPU Region Attribute field. Use to define \xe2\x80\xa60BiPeripheral voltage monitor on VDDA enableAaAV Feature EnableAgBit 3 - Invert output B0CcBits 16:18 - Base address length in number of bytes0nBase address 0Af0x51c - Base address 0AjBits 0:31 - Base address 00nBase address 1Af0x520 - Base address 1AjBits 0:31 - Base address 10iBaud rateA`0x14 - Baud ratelBabble errorBfBattery charging detector (BCD) enableAjBackground color red valueAmVSwitch domain software resetCnCreates a cursor referencing the first token in the buffer \xe2\x80\xa6ClBit 9 - Break error masked interrupt status. Returns the \xe2\x80\xa6CiBit 9 - Break error interrupt status. Returns the raw \xe2\x80\xa6BhDMA2D background memory address registerFfReturns the union of <code>self</code> and <code>rhs</code> as a new <code>HashSet&lt;T, S&gt;</code>.BmReturns the set union, cloned into a new set.AfTIMx_BKIN input enable0AhTIMx_BKIN input polarity0CkBit 21 - Only present on INTERP0 on each core. If BLEND \xe2\x80\xa60AbBoost mode controlCnBit Rising Error Interrupt Enable The BREIE bit is set and \xe2\x80\xa6AeScaler bridge enable.0CiBackup regulator ready This bit is set by hardware to \xe2\x80\xa6oB-session validClBit 22 - Apply byte-swap transformation to DMA data. For \xe2\x80\xa60000000CiBit 9 - Locally perform a byte reverse on the sniffed \xe2\x80\xa60AjBit 24 - Enable burst mode0BdBits 8:15 - Byte 0 following opcode.0AfBits 0:7 - Data byte 00kData byte 0BeBits 16:23 - Byte 1 following byte 0.0AgBits 8:15 - Data byte 10kData byte 1AhBits 16:23 - Data byte 20kData byte 2AhBits 24:31 - Data byte 30kData byte 3AfBits 0:7 - Data byte 40AgBits 8:15 - Data byte 50AhBits 16:23 - Data byte 60AhBits 24:31 - Data byte 70BmAmount of bytes for the required entropy bitsCd0x00 - Amount of bytes for the required entropy bitsCiBits 0:31 - Amount of bytes for the required entropy bitsCkCLUT access error interrupt enable. This bit is set and \xe2\x80\xa6CnCLUT access error interrupt flag. This bit is set when the \xe2\x80\xa6AaCalibration ValueAgCalibration mode enableBhUse an 8-second calibration cycle periodBicompensation cell control/status registerCnClear configuration error interrupt flag. Programming this \xe2\x80\xa6B`Capture/compare 5 interrupt flagB`Capture/compare 6 interrupt flagAocapture/compare mode register 3ClCEC Enable The CECEN bit is set and cleared by software. \xe2\x80\xa6B`HDMI-CEC peripheral clock enable0BjLayerx Color Frame Buffer Address RegisterAnColor Frame Buffer Line LengthBiLayerx Color Frame Buffer Length RegisterBdComparator configuration register 1.BlTemperature sensor configuration register 1.AoLPTIM configuration register 2.Ahconfiguration register 2BdComparator configuration register 2.BgClears the FIFO Underrun Interrupt flagBaAdapter for chaining two streams.0oChannel disablenChannel enableCaChannel length (number of bits per audio channel)AaChannel SelectionCbBits 22:23 - Length of code indicator - long range0CnInterrupt clear flag for end of measurement on temperature \xe2\x80\xa6CjInterrupt clear flag for high threshold on temperature \xe2\x80\xa6CiInterrupt clear flag for low threshold on temperature \xe2\x80\xa6ClConfigurable digital filter for external clock The CKFLT \xe2\x80\xa6CkClock Polarity When the LPTIM is clocked by an external \xe2\x80\xa6AkSerial audio clock polarityChParallel data clock polarity This bit configures the \xe2\x80\xa6AcColor Key Red valueCkClock selector The CKSEL bit selects which clock source \xe2\x80\xa6AcSymbol Clock EnableCgClock strobing edge. This bit is set and cleared by \xe2\x80\xa6CkBit 22 - Only present on INTERP1 on each core. If CLAMP \xe2\x80\xa60CkClears the map, removing all key-value pairs. Keeps the \xe2\x80\xa6BdClears the set, removing all values.BfClears the table, removing all values.BgClears the vector, removing all values.BeDrops all items from the binary heap.BfClears the deque, removing all values.AaClears the bufferCkRemove all key-value pairs in the map, while preserving \xe2\x80\xa66BmClears the map, removing all key-value pairs.CjTruncates this <code>String</code>, removing all contents.2ChRemove all elements in the set, while preserving its \xe2\x80\xa6gDisable00000000000000000000000000000000000000000000000000000000000BeWrite: clear error on writing \xe2\x80\x981\xe2\x80\x99011111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111AfWrite: disable channel0000000000000000000000000000000222222222222222222222222BiDisable write access watch in this regionBhDisable read access watch in this region101010BjDisable write access watch in this PREGIONBiDisable read access watch in this PREGION1066666666666666666666666666666ClWrite: writing a \xe2\x80\x981\xe2\x80\x99 sets the pin low; writing a \xe2\x80\x980\xe2\x80\xa60000000000000000000000000000000CmWrite: writing a \xe2\x80\x981\xe2\x80\x99 sets pin to input; writing a \xe2\x80\x980\xe2\x80\xa60000000000000000000000000000000ChBit 16 - For clearing the resus after the fault that \xe2\x80\xa60BnClear the stored value in the Signal (if any).CmClears the sequence of all values and punctuation, making \xe2\x80\xa6BjCache Level ID (only present on Cortex-M7)CiThe SDMMC_CLKCR register controls the SDMMC_CK output \xe2\x80\xa6lClock enableAgCLK/CLK Enable for Port0mClock controlAkConnect to Clock peripheralCkReturns a span for the closing punctuation of the group \xe2\x80\xa6AiMDIOS clear flag registerAcClear flag registerCmCompare register 1 update OK CMP1OK is set by hardware to \xe2\x80\xa6ClCodec not ready. This bit is read only. This bit is used \xe2\x80\xa6CiColor. Color in the format specified by color mode in \xe2\x80\xa6AfCOM DMA request enable0AdCOM interrupt enable00AbCOM interrupt flag00AlCalibration output selectionCkDrives the stream to completion, counting the number of \xe2\x80\xa60CgBits 11:19 - Count down timer: the remaining number \xe2\x80\xa6iBits 0:100AcRefresh Timer CountChCoprocessor Access Control (not present on Cortex-M0 \xe2\x80\xa6AmClear the preamble error flagBlThis register allows controlling CPU1 power.eCPUIDCgProcessor core identifier Value is 0 when read from \xe2\x80\xa6Cn0x00 - Processor core identifier Value is 0 when read from \xe2\x80\xa6CmRead the CPU ID Base Register to determine: the ID number \xe2\x80\xa6Cl0xed00 - Read the CPU ID Base Register to determine: the \xe2\x80\xa6AhCalculate a CRC-16-CCITTBiCalculate a CRC-32 (IEEE802.3 polynomial)BeFLASH CRC control register for bank 1AdCRC Error flag clearAoHardware CRC computation enableAkCRC peripheral clock enable0CjBit 12 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CRCOK event0CkBit 12 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CRCOK event0AnMDIOS clear read flag registerCiBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for CROSS event0CjBit 3 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for CROSS event0CcBit 3 - Enable or disable interrupt for CROSS event02211ClGenerate ANADETECT on crossing, both upward crossing and \xe2\x80\xa6AnRCC Clock Recovery RC RegisterBeClears Register Reload Interrupt FlagBmClock Recovery System peripheral clock enable0AjClear the start error flagA`CSI clock enableAjCurrent Parallel Port SizeBdControl Buffer register is not emptyoCore soft resetAfMaster SUSPend requestClCLUT transfer complete interrupt enable. This bit is set \xe2\x80\xa6ClClear transfer complete interrupt flag. Programming this \xe2\x80\xa6CjCLUT transfer complete interrupt flag. This bit is set \xe2\x80\xa6CmClear transfer error interrupt flag. Programming this bit \xe2\x80\xa6AoClear the turnaround error flagCmBit 15 - CTS hardware flow control enable. If this bit is \xe2\x80\xa60AdCTS interrupt enableAbCTS interrupt flagCmClear transfer watermark interrupt flag. Programming this \xe2\x80\xa6BdMask of channel status and user bitsAoMDIOS clear write flag registerAbCurrent X PositionAkRepeats a stream endlessly.0AbCurrent Y PositionAoRCC D3 Autonomous mode RegisterBbDevice address match configurationBj0x640 - Device address match configurationBgDevice all endpoints interrupt registerAiDual ADC Mode Data FormatCaData toggle is DATA0 on endpoint set by EP and IOCaData toggle is DATA1 on endpoint set by EP and IOAmEnable input debounce filtersBe0x528 - Enable input debounce filtersBeBit 0 - Enable input debounce filters0AlDMA Channel Interrupt StatusAbDCB Feature EnableAhD-cache clean by set-way000BhData contact detection (DCD) mode enableAnData Contact Detection enable.BcData contact detection (DCD) statusAmD-cache invalidate by set-way000CjThe SDMMC_DCNTR register loads the value from the data \xe2\x80\xa6BiDisable CRC Checking for Received PacketsAhDebug Core Register DataAaDefault Color RedAlDebug Core Register SelectorChThe SDMMC_DCTRL register control the data path state \xe2\x80\xa6AlCC310 operates in debug modeB`A delay driver based on SysTick.DhBlocks the program for <em>at least</em> <code>cycles</code> CPU cycles.gDelays.0CjBits 0:13 - in multiples of 256*xtal_period. The reset \xe2\x80\xa60B`Delay for some duration of time.0000000BiDelay for at least some duration of time.AoDelay between 2 sampling phasesBcDebug Exception and Monitor ControlCiData enable (PSSI_DE) polarity This bit indicates the \xe2\x80\xa6AdData Enable PolarityBdA fixed capacity double-ended queue.B`Debug Halting Control and StatusClData transfer Hold. Interrupt flag is cleared by writing \xe2\x80\xa6Cachannel 8-bit right-aligned data holding registerCjBit 1 - Changes to 1 when any register is written, and \xe2\x80\xa6AdDivide by 1 (16 MHz)AcDivide by 2 (8 MHz)AcDivide by 4 (4 MHz)AcDivide by 8 (2 MHz)CnThe SDMMC_DLENR register contains the number of data bytes \xe2\x80\xa6C`Delay line adjust for first microphone of pair 1CaDelay line adjust for second microphone of pair 1BkBit 8 - 0 - low priority, 1 - high priority0BlBit 12 - 0 - low priority, 1 - high priority0BmBits 1:4 - DMA channel for Sniffer to observe0kDMA controlAb0x4c - DMA controlAbchannel DMA enableCnDMA enable. This bit is set and cleared by software. Note: \xe2\x80\xa6jDMA enableoDMA enable bit.CmDMA enable In Indirect mode, the DMA can be used to input \xe2\x80\xa6AaDMA mode registerAcDirect mode disableBbDirect mode error interrupt enableCbStream x direct mode error interrupt flag (x=3..0)AcDMA transfer enableChData mode. This field defines the data phase mode of \xe2\x80\xa600CnBit 2 - NACK received after sending a data byte (write \xe2\x80\x981\xe2\x80\xa6000BmBit 2 - NACK sent after receiving a data byte0AmMDIOS output data register %sCfBit 24 - Enter/exit deep power-down mode (DPM) for \xe2\x80\xa60AcDQS Enable for Port0CgClears the map, returning all key-value pairs as an \xe2\x80\xa6CfClears the set, returning all elements in an iterator.0ChRemoves the specified range from the vector in bulk, \xe2\x80\xa6ChRemoves the specified range from the string in bulk, \xe2\x80\xa6DhClears the <code>IndexMap</code> in the given index range, returning \xe2\x80\xa6DhClears the <code>IndexSet</code> in the given index range, returning \xe2\x80\xa6nRX Data formatAoBits 8:10 - Drive configuration0AjBits 4:5 - Drive strength.00000000000000000AdChannel A data valueAdChannel B data valueAlDSI Peripheral clocks enable0BjNumber of bits in at single SPI data frameClBit 2 - PLL DSM powerdown Nothing is achieved by setting \xe2\x80\xa60CjData transfer direction selection This bit can only be \xe2\x80\xa6AaData toggle errorBgDigital temperature sensor block enableCkFacility to emit dummy implementations (or whatever) in \xe2\x80\xa6AeDXP interrupt enabledB`ECC computation logic enable bitmECC page sizeBfIEEE 802.15.4 energy detect loop countBn0x664 - IEEE 802.15.4 energy detect loop countCbBits 0:20 - IEEE 802.15.4 energy detect loop count0CjBit 15 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for EDEND event0CkBit 15 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for EDEND event0BlBits 0:7 - IEEE 802.15.4 energy detect level0AmEnable Double VLAN ProcessingAgEnable Interrupt Line 0AgEnable Interrupt Line 1BjEnable Inner VLAN Tag Stripping on ReceiveBlCreates a stream which contains no elements.eBit 8ChCreates a cursor referencing a static empty TokenStream.CiBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDRX event0CjBit 4 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDRX event0CcBit 4 - Enable or disable interrupt for ENDRX event022112211CjBit 11 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDRX event0CkBit 11 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDRX event0CdBit 11 - Enable or disable interrupt for ENDRX event0CiBit 8 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDTX event0CjBit 8 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDTX event0CcBit 8 - Enable or disable interrupt for ENDTX event02211CjBit 12 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ENDTX event0CkBit 12 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ENDTX event0CdBit 12 - Enable or disable interrupt for ENDTX event0AfEnable System OFF modejEnter DPM.CjBits 0:15 - Duration needed by external flash to enter \xe2\x80\xa60CmGets the given key\xe2\x80\x99s corresponding entry in the map for \xe2\x80\xa6CkGets the given value\xe2\x80\x99s corresponding entry in the set \xe2\x80\xa6DjReturns an <code>Entry</code> for an entry in the table with the given \xe2\x80\xa6BoThe entry in the map that was already occupied.BjReturns an entry for the corresponding key0ClGet the given key\xe2\x80\x99s corresponding entry in the map for \xe2\x80\xa6AmEnd of Block interrupt enableCagroup regular end of unitary conversion interruptBdEnd of periodic frame interrupt maskBkBank 1 end-of-program interrupt control bitCcgroup regular end of sequence conversions interruptBbgroup regular end of sampling flagBbEOT, SUSP and TXC interrupt enableAbEndpoint directioneEPDIS0eEPENA0Aj0x600..0x60c - UnspecifiedCmBit 0 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60Aj0x614..0x620 - UnspecifiedCmBit 1 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60CkBit 1 - Acknowledged data transfer on this IN endpoint. \xe2\x80\xa60Aj0x628..0x634 - UnspecifiedCmBit 2 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60CkBit 2 - Acknowledged data transfer on this IN endpoint. \xe2\x80\xa60Aj0x63c..0x648 - UnspecifiedCmBit 3 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60CkBit 3 - Acknowledged data transfer on this IN endpoint. \xe2\x80\xa60Aj0x650..0x65c - UnspecifiedCmBit 4 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60CkBit 4 - Acknowledged data transfer on this IN endpoint. \xe2\x80\xa60Aj0x664..0x670 - UnspecifiedCmBit 5 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60CkBit 5 - Acknowledged data transfer on this IN endpoint. \xe2\x80\xa60Aj0x678..0x684 - UnspecifiedCmBit 6 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60CkBit 6 - Acknowledged data transfer on this IN endpoint. \xe2\x80\xa60Aj0x68c..0x698 - UnspecifiedCmBit 7 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60CkBit 7 - Acknowledged data transfer on this IN endpoint. \xe2\x80\xa60CmBit 8 - Captured state of endpoint\xe2\x80\x99s EasyDMA registers. \xe2\x80\xa60CjEndpoint number (device mode) / Channel number (host mode)oEndpoint numberClDescription collection[n]: Number of bytes received last \xe2\x80\xa6Ck0x00..0x20 - Description collection[n]: Number of bytes \xe2\x80\xa6CnDescription collection[n]: OUT endpoint halted status. Can \xe2\x80\xa6Ch0x24..0x44 - Description collection[n]: OUT endpoint \xe2\x80\xa6AcCluster UnspecifiedeEPTYP0mEndpoint typeA`Start chip eraseAcStart erase of UICRAj0x51c..0x524 - Unspecified5AgError interrupts enableCbSynchronization or trimming error interrupt enableCiBit 9 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ERROR event0CjBit 9 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ERROR event01100CcBit 9 - Enable or disable interrupt for ERROR event02211221100221100CiBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ERROR event0CjBit 7 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ERROR event0CcBit 7 - Enable or disable interrupt for ERROR event0CiBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for ERROR event0CjBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for ERROR event0ClReport that the attribute\xe2\x80\x99s content did not conform to \xe2\x80\xa6CjTriggers an error at the current position of the parse \xe2\x80\xa600mEarly suspendBgEthernet MAC bus interface Clock Enable0jEvent modeAoEnable or disable event routingBg0x340 - Enable or disable event routingAdExcessive CollisionsAbExcessive DeferralBggroup regular external trigger polarityCnItems which do not have a correspondence to any API in the \xe2\x80\xa6CfFirst bit offset These bits are set and cleared by \xe2\x80\xa6AhHost frame counter resetAaForce device modeAgFrequency error captureAiFrequency error directionAeFrequency error limitCnBit 7 - Framing error masked interrupt status. Returns the \xe2\x80\xa6AaFIFO empty statusCkBit 7 - Framing error interrupt status. Returns the raw \xe2\x80\xa6BhDMA2D foreground memory address registeroForce host modeCnThe receive and transmit FIFOs can be only read or written \xe2\x80\xa6AlGet the first key-value pairAcGet the first valueAmGet the first key-value pair.2AdGet the first value.2BkBorrows the first element in this sequence.AmFixed channel length in slavemFlash variantAd0x10 - Flash variantAiBits 0:31 - Flash variantBbFilter List Standard Start Address0CiEnsures that none of the previously written words are \xe2\x80\xa6CkWait until all operations have completed and the bus is \xe2\x80\xa60AcCache Flush controlAj0x04 - Cache Flush controlCkBit 0 - Write 1 to flush the cache. This clears the tag \xe2\x80\xa60AeFMC controller enableAlFMC Peripheral Clocks Enable0CnFunctional mode. This field defines the OCTOSPI functional \xe2\x80\xa6B`Frame number of the received SOFeBit 1AnFloating Point Context AddressAnFloating Point Context ControlChFractional part of the multiplication factor for PLL VCOClThe FREQA &amp; FREQB registers control the frequency by \xe2\x80\xa6D`0x04 - The FREQA &amp; FREQB registers control the frequency \xe2\x80\xa6BmFor a detailed description see freqa registerCd0x08 - For a detailed description see freqa registernFrame intervalmFrame overrunlFrame numberCmProvides a reference to the front element, or None if the \xe2\x80\xa6CmFrame synchronization active level length. These bits are \xe2\x80\xa6CiFrame synchronization definition. This bit is set and \xe2\x80\xa6AgFS- and LS-only supportCmFrame synchronization offset. This bit is set and cleared \xe2\x80\xa6CgFrame synchronization polarity. This bit is set and \xe2\x80\xa6AdFIFO status registerAk0x04 - FIFO status registerothreshold levelAdFrame time remainingEd<code>fugit</code> provides a comprehensive library of <code>Duration</code> and \xe2\x80\xa6a1a2a4AkLeft output gain adjustmentBc0x518 - Left output gain adjustmentClBits 0:6 - Left output gain adjustment, in 0.5 dB steps, \xe2\x80\xa60AlRight output gain adjustmentBd0x51c - Right output gain adjustmentCmBits 0:6 - Right output gain adjustment, in 0.5 dB steps, \xe2\x80\xa60kGreen valueCmGreen value. These bits define the green value for the A4 \xe2\x80\xa6CmGreen Value. These bits define the green value for the A4 \xe2\x80\xa6DdIf the cursor is pointing at a <code>Group</code> with the given \xe2\x80\xa6BdHost all channels interrupt registerAbChannel interruptsCaHost channel DMA address register (config for \xe2\x80\xa6AoHost channel interrupt registerAgHost channels interruptBcRx/Tx direction at Half-duplex modeAeHalf-duplex selectionBoHost frame number/frame time remaining registerkHNP requestCiShorthand for creating a duration which represents hours.000000000AhHRTIM stop in debug modeA`HSE clock enableB`Internal high-speed clock enableBjOffset trimming register in low-power modeBcHorizontal synchronization polarityBcHorizontal Synchronization PolarityoHCLK soft reseteHSYNCjI2C EnableClBit 0 - ic_en Status. This bit always reflects the value \xe2\x80\xa6CaTemperature sensor clear interrupt flag register.AiInput capture y prescaler0BnRCC Internal Clock Source Calibration RegisterAdName of the variant.AjName of the field, if any.DfThe <code>example</code> in <code>macro_rules! example { ... }</code>.DgIf the cursor is pointing at a <code>Ident</code>, returns it along \xe2\x80\xa6BgSerial Interface Error Interrupt EnableAjI-code cache miss counter.Bb0x54c - I-code cache miss counter.CnInstruction mode. This field defines the instruction phase \xe2\x80\xa600Dg<code>Monotonic</code> implementations for i.MX RT\xe2\x80\x99s GPT peripherals.CiReturns a reference to the value corresponding to the \xe2\x80\xa6BfReturn the index of the key-value pairChReturn the index where a key-value pair may be inserted.ClReturn the index where the key-value pair exists or will \xe2\x80\xa62DbReturns a reference to the key at the supplied <code>index</code>.DdReturns a reference to the value at the supplied <code>index</code>.5CnReturn the index where the key-value pair exists or may be \xe2\x80\xa6541AcInitialization flagAjInitialization status flagmInput pointerAe0x50c - Input pointerAiBits 0:31 - Input pointer0A`Pin set as input0000000000000000000000000000000BjBit 1 - Connect or disconnect input buffer0AmConfigure pin as an input pinCmLPTIM input 1 selection The IN1SEL bits control the LPTIM \xe2\x80\xa6oinput selectionAkInterrupt Enables for IRQ 0Bc0x404 - Interrupt Enables for IRQ 0CnBits 0:15 - Set bit n to pass interrupts from channel n to \xe2\x80\xa60AkInterrupt Enables for IRQ 1Bc0x414 - Interrupt Enables for IRQ 122AkEnable or disable interruptBc0x300 - Enable or disable interrupt101010101010101010101010A`Force InterruptsAh0x408 - Force InterruptsCkBits 0:15 - Write 1s to force the corresponding bits in \xe2\x80\xa60AjForce Interrupts for IRQ 1Bb0x418 - Force Interrupts for IRQ 122AjInterrupt Status for IRQ 0Bb0x40c - Interrupt Status for IRQ 0CkBits 0:15 - Indicates active channel interrupt requests \xe2\x80\xa60BcInterrupt Status (masked) for IRQ 1Bk0x41c - Interrupt Status (masked) for IRQ 122AaEnable for Port n0oEnable for Port0BhSwap functionality of MISO and MOSI pinsBeBits 22:23 - Priority of interrupt 100BeBits 30:31 - Priority of interrupt 110BcBits 6:7 - Priority of interrupt 120BeBits 14:15 - Priority of interrupt 130BeBits 22:23 - Priority of interrupt 140BeBits 30:31 - Priority of interrupt 150BcBits 6:7 - Priority of interrupt 160BeBits 14:15 - Priority of interrupt 170BeBits 22:23 - Priority of interrupt 180BeBits 30:31 - Priority of interrupt 190BcBits 6:7 - Priority of interrupt 200BeBits 14:15 - Priority of interrupt 210BeBits 22:23 - Priority of interrupt 220BeBits 30:31 - Priority of interrupt 230BcBits 6:7 - Priority of interrupt 240BeBits 14:15 - Priority of interrupt 250BeBits 22:23 - Priority of interrupt 260BeBits 30:31 - Priority of interrupt 270BcBits 6:7 - Priority of interrupt 280BeBits 14:15 - Priority of interrupt 290BeBits 22:23 - Priority of interrupt 300BeBits 30:31 - Priority of interrupt 310AhSDMMC IP identification.CdChecks if the value of the field is <code>_1B</code>CdChecks if the value of the field is <code>_2B</code>CdChecks if the value of the field is <code>_3B</code>CdChecks if the value of the field is <code>_4B</code>Aa4-bit instructionCdChecks if the value of the field is <code>_5B</code>CdChecks if the value of the field is <code>_6B</code>CdChecks if the value of the field is <code>_7B</code>CdChecks if the value of the field is <code>_8B</code>Aa8-bit instructionCdChecks if the value of the field is <code>_9B</code>CcChecks if the value of the field is <code>B0</code>CcChecks if the value of the field is <code>B1</code>CcChecks if the value of the field is <code>IN</code>CcChecks if the value of the field is <code>M1</code>0CcChecks if the value of the field is <code>M2</code>0CcChecks if the value of the field is <code>M4</code>0CcChecks if the value of the field is <code>M8</code>0CcChecks if the value of the field is <code>NC</code>0CcChecks if the value of the field is <code>ON</code>00000000000000000000000000000000000CcChecks if the value of the field is <code>PP</code>CcChecks if the value of the field is <code>QI</code>CcChecks if the value of the field is <code>RC</code>000CcChecks if the value of the field is <code>RX</code>CcChecks if the value of the field is <code>SE</code>0CcChecks if the value of the field is <code>TX</code>CcChecks if the value of the field is <code>UP</code>0CdInstruction size. This bit defines instruction size.CdInstruction size. This bit defines instruction size:CfInstruction size. This field defines instruction size.Aj0x6a0..0x6ac - UnspecifiedAnBit 8 - Enable ISO IN endpoint0AcCluster UnspecifiedCcInterrupt enable flag for end of measurement on \xe2\x80\xa6BmTemperature sensor interrupt enable register.CkInterrupt enable flag for high threshold on temperature \xe2\x80\xa6CjInterrupt enable flag for low threshold on temperature \xe2\x80\xa6BnIndependent watchdog for D1 stop in debug modeBmInitialization Watch Trigger Interrupt EnableBkInitialization Watch Trigger Interrupt LineBegroup injected automatic trigger modeBogroup injected sequencer rank 1 conversion dataCaSame as <code>join</code>, but with more futures.00Bjoversampler enable on scope group injectedBegroup injected contexts queue disableBkgroup injected contexts queue overflow flagAgLayer 3 Address 0 Field0AgLayer 3 Address 1 Field0AgLayer 3 Address 2 Field0AgLayer 3 Address 3 Field0BeLayer 4 Destination Port Number Field0B`Layer 4 Source Port Number Field0CnLatch register indicating what GPIO pins that have met the \xe2\x80\xa6Cn0x520 - Latch register indicating what GPIO pins that have \xe2\x80\xa6CgCluster LAYER%s, containing L?CR, L?WHPCR, L?WVPCR, \xe2\x80\xa6BdLIN break detection interrupt enableoLoss of CarrierAmLow drop-out regulator enableBeLD of Synchronization Deviation LimitCkBits 16:19 - The number of conversion results currently \xe2\x80\xa6CgFractional divider operation is gated by the PWM B pin.CkBits 0:3 - Length on air of LENGTH field in number of bits.0CeDescription cluster[n]: High/low limits for event \xe2\x80\xa6Cl0x0c - Description cluster[n]: High/low limits for event \xe2\x80\xa6oLIN mode enableBnLine Interrupt Position Configuration RegisterAgLine Interrupt PositionAmNumber of playbacks of a loopBe0x514 - Number of playbacks of a loopjLPI EnableoLPI Entry TimerAdLPI Interrupt EnableAdLPI Interrupt StatusA`LPI Timer EnableAbLPM support enableA`Low-speed deviceAfLSE oscillator enabledAeLSI oscillator enableBeOperating mode configuration registernDebug registerAdMAC Interrupt StatusA`Version registerCmThe interrupt mask register determines which status flags \xe2\x80\xa6BeMaster automatic SUSP in Receive modeAfMemory bank enable bit0AnMaster clock generator enable.Be0x0c - Master clock generator enable.BfBit 0 - Master clock generator enable.0AnMaster clock generation enableAjMaster clock output enableClBits 0:7 - Default Manufacturer ID: Nordic Semiconductor \xe2\x80\xa6CkValue of the counter output value for temperature sensor 1.AdMMC Interrupt StatusCkMemManage Fault Address (not present on Cortex-M0 variants)AlMode mismatch interrupt maskCjMode 0: Data are captured on the clock rising edge and \xe2\x80\xa6CkMode 3: Data are captured on the clock falling edge and \xe2\x80\xa6AgGPIO port mode registerBePort x configuration bits (y = 0..15)AeMode Fault flag clearCmVBAT and temperature monitoring enable When set, the VBAT \xe2\x80\xa6AiBits 8:11 - Month (1..12)0000eMPSIZ0AcMaximum packet sizeBaMessage RAM Access Failure EnableBiMessage RAM Access Failure Interrupt LineA`Memory data sizekMemory sizeBnBit 5 - Multi-master contention interrupt mask0CdBit 5 - Multi-master contention raw interrupt statusC`Bit 5 - Multi-master contention interrupt statusAdMTL Interrupt StatusEamodule <code>mutex::prelude</code> provides <code>Mutex</code> and multi-lock \xe2\x80\xa6BdAddress/data multiplexing enable bit0AgMultiplexed mode enableAoBit 0 - Microwire transfer mode0AmNot acknowledge received flagCfShorthand for creating a duration which represents \xe2\x80\xa6000CkShorthand for creating a rate which represents nanoseconds.0111111CcNumber of arguments expected by the WDATA register.CkNumber of DMA requests to forward Defines the number of \xe2\x80\xa6jNo CarrierAbCS Enable for Port0AiFDCAN New Data 1 RegisterAiFDCAN New Data 2 RegisterCaThis module contains the <code>Never</code> type.BhEnable or disable non-maskable interruptC`0x320 - Enable or disable non-maskable interruptBdNo fixed divider between MCLK and FSCfBit 31 - If reads as 1, the Reference clock is not \xe2\x80\xa6AkThread mode privilege levelCkDescription collection[n]: Reserved for Nordic firmware \xe2\x80\xa6Ch0x14..0x50 - Description collection[n]: Reserved for \xe2\x80\xa6BoBits 0:31 - Reserved for Nordic firmware design0CkDescription collection[n]: Reserved for Nordic hardware \xe2\x80\xa6Ch0x50..0x80 - Description collection[n]: Reserved for \xe2\x80\xa6BoBits 0:31 - Reserved for Nordic hardware design0CkBit 20 - An edge on this signal shifts the phase of the \xe2\x80\xa60000000000000AdOwn Address 1 enableAdOwn Address 2 enableAkDMA2D output color registerCkBit 10 - Overrun error masked interrupt status. Returns \xe2\x80\xa6ClBit 10 - Overrun error interrupt status. Returns the raw \xe2\x80\xa6AmBank 1 write/erase error flagAmFLASH option control registerAaBit 0 - Bit order00000AlOne-Step Timestamping EnableAmchannel offset trimming valueAmData direction selection bit.AaOversampling modeBoBit 25 - Set if either OVERF0 or OVERF1 is set.0AmClears the Overrun error flagAkOverrun/Underrun flag clearAdOVR interrupt enableAnOverrun error Interrupt EnableAogroup regular overrun interruptoPA0 Switch OpenoPA1 Switch OpenCmReturns an iterator over the contents of this sequence as \xe2\x80\xa6AbParameter registerCnParsing interface for parsing a token stream into a syntax \xe2\x80\xa6CkParse tokens of source code into the chosen syntax tree \xe2\x80\xa6ClParse a syntax tree node from the content of this string \xe2\x80\xa6DcParses a syntax tree node of type <code>T</code>, advancing the \xe2\x80\xa62BhPause watchdog while the CPU is sleepingCfPause watchdog while the CPU is halted by the debuggerAkSet high to pause the timerBb0x30 - Set high to pause the timereBit 00BaNAND Flash memory bank enable bitj8xPBL modeoPC2 Switch OpenoPC3 Switch OpenAePort connect detectedAoPacket configuration register 0Bg0x514 - Packet configuration register 0AoPacket configuration register 1Bg0x518 - Packet configuration register 1AdPixel Clock PolarityAnpre channel selection registerBaChannel x (VINP[i]) pre selectionAcPort connect statusAdPDM control registerjPDM enableAdPEC Error flag clearjPEC enableCcLooks at the second-next token in the parse stream.CbLooks at the third-next token in the parse stream.CmBit 8 - Parity error masked interrupt status. Returns the \xe2\x80\xa6CjBit 8 - Parity error interrupt status. Returns the raw \xe2\x80\xa6AgPeriodic frame intervallClock phase.0CiBits 16:17 - This delays the enable signal by up to 3 \xe2\x80\xa60000000000000BaControls the phase shifted outputBh0x14 - Controls the phase shifted outputAdPHY Interrupt EnablemPHY InterruptBbBit 13 - The data pid of buffer 0.0BbBit 29 - The data pid of buffer 1.0oBit 10 - Pin 1000000000AmBit 10 - Set as output pin 100AlBit 10 - Set as input pin 100ClBit 10 - Status on whether PIN10 has met criteria set in \xe2\x80\xa60oBit 11 - Pin 1100000000AmBit 11 - Set as output pin 110AlBit 11 - Set as input pin 110ClBit 11 - Status on whether PIN11 has met criteria set in \xe2\x80\xa60oBit 12 - Pin 1200000000AmBit 12 - Set as output pin 120AlBit 12 - Set as input pin 120ClBit 12 - Status on whether PIN12 has met criteria set in \xe2\x80\xa60oBit 13 - Pin 1300000000AmBit 13 - Set as output pin 130AlBit 13 - Set as input pin 130ClBit 13 - Status on whether PIN13 has met criteria set in \xe2\x80\xa60oBit 14 - Pin 1400000000AmBit 14 - Set as output pin 140AlBit 14 - Set as input pin 140ClBit 14 - Status on whether PIN14 has met criteria set in \xe2\x80\xa60oBit 15 - Pin 1500000000AmBit 15 - Set as output pin 150AlBit 15 - Set as input pin 150ClBit 15 - Status on whether PIN15 has met criteria set in \xe2\x80\xa60oBit 16 - Pin 1600000000AmBit 16 - Set as output pin 160AlBit 16 - Set as input pin 160ClBit 16 - Status on whether PIN16 has met criteria set in \xe2\x80\xa60oBit 17 - Pin 1700000000AmBit 17 - Set as output pin 170AlBit 17 - Set as input pin 170ClBit 17 - Status on whether PIN17 has met criteria set in \xe2\x80\xa60oBit 18 - Pin 1800000000AmBit 18 - Set as output pin 180AlBit 18 - Set as input pin 180ClBit 18 - Status on whether PIN18 has met criteria set in \xe2\x80\xa60oBit 19 - Pin 1900000000AmBit 19 - Set as output pin 190AlBit 19 - Set as input pin 190ClBit 19 - Status on whether PIN19 has met criteria set in \xe2\x80\xa60oBit 20 - Pin 2000000000AmBit 20 - Set as output pin 200AlBit 20 - Set as input pin 200ClBit 20 - Status on whether PIN20 has met criteria set in \xe2\x80\xa60oBit 21 - Pin 2100000000AmBit 21 - Set as output pin 210AlBit 21 - Set as input pin 210ClBit 21 - Status on whether PIN21 has met criteria set in \xe2\x80\xa60oBit 22 - Pin 2200000000AmBit 22 - Set as output pin 220AlBit 22 - Set as input pin 220ClBit 22 - Status on whether PIN22 has met criteria set in \xe2\x80\xa60oBit 23 - Pin 2300000000AmBit 23 - Set as output pin 230AlBit 23 - Set as input pin 230ClBit 23 - Status on whether PIN23 has met criteria set in \xe2\x80\xa60oBit 24 - Pin 2400000000AmBit 24 - Set as output pin 240AlBit 24 - Set as input pin 240ClBit 24 - Status on whether PIN24 has met criteria set in \xe2\x80\xa60oBit 25 - Pin 2500000000AmBit 25 - Set as output pin 250AlBit 25 - Set as input pin 250ClBit 25 - Status on whether PIN25 has met criteria set in \xe2\x80\xa60oBit 26 - Pin 2600000000AmBit 26 - Set as output pin 260AlBit 26 - Set as input pin 260ClBit 26 - Status on whether PIN26 has met criteria set in \xe2\x80\xa60oBit 27 - Pin 2700000000AmBit 27 - Set as output pin 270AlBit 27 - Set as input pin 270ClBit 27 - Status on whether PIN27 has met criteria set in \xe2\x80\xa60oBit 28 - Pin 2800000000AmBit 28 - Set as output pin 280AlBit 28 - Set as input pin 280ClBit 28 - Status on whether PIN28 has met criteria set in \xe2\x80\xa60oBit 29 - Pin 2900000000AmBit 29 - Set as output pin 290AlBit 29 - Set as input pin 290ClBit 29 - Status on whether PIN29 has met criteria set in \xe2\x80\xa60oBit 30 - Pin 3000000000AmBit 30 - Set as output pin 300AlBit 30 - Set as input pin 300ClBit 30 - Status on whether PIN30 has met criteria set in \xe2\x80\xa60oBit 31 - Pin 3100000000AmBit 31 - Set as output pin 310AlBit 31 - Set as input pin 310ClBit 31 - Status on whether PIN31 has met criteria set in \xe2\x80\xa60kPLL1 enableAfPHY Link Status EnableA`Port line statusAdPMT Interrupt EnableAdPMT Interrupt StatusmPower controlCcDescription cluster[n]: RAMn power control registerCj0x00 - Description cluster[n]: RAMn power control registerAhPeripheral power controlB`0xffc - Peripheral power controlClBit 0 - Peripheral power control. The peripheral and its \xe2\x80\xa60AlSDMMC power control registerBhQuad data line SPI. PP4IO (opcode 0x38).CjClock prescaler The PRESC bits configure the prescaler \xe2\x80\xa6AbPrescaler register0A`Timing prescalermADC prescalerfBit 15000000BkBit 0 - 0 - low priority, 1 - high priority0fBit 16000000BkBit 4 - 0 - low priority, 1 - high priority0AhHost port interrupt maskCnDescription cluster[n]: Input negative pin selection for CH\xe2\x80\xa6Ce0x04 - Description cluster[n]: Input negative pin \xe2\x80\xa6CjBits 0:4 - Analog negative input, enables differential \xe2\x80\xa60CnDescription cluster[n]: Input positive pin selection for CH\xe2\x80\xa6Ce0x00 - Description cluster[n]: Input positive pin \xe2\x80\xa6BhBits 0:4 - Analog positive input channel0AdPeripheral data sizeAcBank 1 program sizeoPeripheral sizeAmpolling status match registerAlpolling status mask registerlPort suspendAaPort test controlAjMask of Preamble Type bitsAbPTP Offload Enable0AePeriodic TxFIFO emptyDgIf the cursor is pointing at a <code>Punct</code>, returns it along \xe2\x80\xa6CmBorrows the punctuation from this punctuated pair, unless \xe2\x80\xa6BdGPIO port pull-up/pull-down registerBePort x configuration bits (y = 0..15)Algithub\xe2\x80\x82crates-io\xe2\x80\x82docs-rsA`The whole point.m2.4 GHz radioCmSelects the ratio between PDM_CLK and output sample rate. \xe2\x80\xa6Ch0x520 - Selects the ratio between PDM_CLK and output \xe2\x80\xa6ChBit 0 - Selects the ratio between PDM_CLK and output \xe2\x80\xa60AaMCK / LRCK ratio.Ah0x14 - MCK / LRCK ratio.AlBits 0:3 - MCK / LRCK ratio.0Amgroup regular conversion dataAbRead data registerA`Result register.AjBit 0 - Receive DMA enable0CmBit 0 - Receive DMA Enable. This bit enables/disables the \xe2\x80\xa60AoReceive enable acknowledge flagCkExtracts the successful type of <code>Poll&lt;T&gt;</code>.0ChCreates a future that is immediately ready with a value.ChReturns if there are any items to dequeue. When this \xe2\x80\xa6CmReturns if there is any space to enqueue a new item. When \xe2\x80\xa6CiBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for READY event0CjBit 0 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for READY event0CiBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for READY event0CjBit 2 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for READY event03322CcBit 0 - Enable or disable interrupt for READY event04433004433jReady flagAb0x400 - Ready flagAmBit 0 - NVMC is ready or busyClBit 11 - USB device is ready for normal operation. Write \xe2\x80\xa60AhUSBD peripheral is ready9988AeBit 3 - Ready status.66ClBit 8 - 1 if the ADC is ready to start a new conversion. \xe2\x80\xa6CkBit 0 - Reads as 0 when a calculation is in progress, 1 \xe2\x80\xa6eRemapCiWrites the reset value to <code>Writable</code> register.0CmReset control. If a bit is set it means the peripheral is \xe2\x80\xa6Cf0x00 - Reset control. If a bit is set it means the \xe2\x80\xa6BoBit 12 - Reset the buffer selector to buffer 0.0iRESET bitoReset FMAC unitClThe SDMMC_RESP1/2/3/4R registers contain the status of a \xe2\x80\xa6BoBits 0:1 - Reserved for future use. Shall be 0.0BoBits 3:4 - Reserved for future use. Shall be 0.0CaBits 12:15 - Reserved for future use. Shall be 0.0CbDMAMux - DMA request generator clear flag registernRight-aligned.kRight only.CeBit 0 - nUARTRI modem interrupt clear. Clears the \xe2\x80\xa60ClBit 0 - nUARTRI modem interrupt mask. A read returns the \xe2\x80\xa60AnRandom number generator enableAlRNG peripheral clocks enable0BgBit 0 - Clears the SSPRORINTR interrupt0CjBit 0 - Receive overrun interrupt mask: 0 Receive FIFO \xe2\x80\xa60BbSample count for ring oscillator 1Bi0x10 - Sample count for ring oscillator 1BnBits 0:31 - Sample count for ring oscillator 1BbSample count for ring oscillator 2Bi0x14 - Sample count for ring oscillator 2BnBits 0:31 - Sample count for ring oscillator 2BbSample count for ring oscillator 3Bi0x18 - Sample count for ring oscillator 3BnBits 0:31 - Sample count for ring oscillator 3BbSample count for ring oscillator 4Bi0x1c - Sample count for ring oscillator 4BnBits 0:31 - Sample count for ring oscillator 4Bioversampler enable on scope group regularAiRegular Oversampling modeiRead pipeAmReset detected interrupt maskBfRTC register 0 Read this before RTC 1!Bm0x1c - RTC register 0 Read this before RTC 1!oRTC register 1.Af0x18 - RTC register 1.A`RTC clock enableBcRegister Time Mark Interrupt EnableBaRegister Time Mark Interrupt LineClBit 6 - Receive timeout masked interrupt status. Returns \xe2\x80\xa6CmBit 1 - Gives the receive timeout masked interrupt state, \xe2\x80\xa6AgReceiver timeout enableBaReceiver timeout interrupt enableCmBit 6 - Receive timeout interrupt status. Returns the raw \xe2\x80\xa6ClBit 1 - Gives the raw interrupt state, prior to masking, \xe2\x80\xa6CmBit 14 - RTS hardware flow control enable. If this bit is \xe2\x80\xa60BcFIFO is ready to transfer one byte.BeFIFO is ready to transfer four bytes.ClRead wait mode. This bit can only be written by firmware \xe2\x80\xa6AhBit 16 - Differential RXAfBit 18 - DPM pin stateAfBit 17 - DPP pin stateCjBit 12 - RX power down override (if override enable is \xe2\x80\xa60BhBits 0:7 - Receive FIFO Threshold Level.0BgCRC field of previously received packetBo0x40c - CRC field of previously received packetCcBits 0:23 - CRC field of previously received packetAeReceiver CRC RegisterAiCRC register for receiverBbReceive Data Register - byte sizedCgEnd Of Reception RXEND is set by hardware to inform \xe2\x80\xa6CcFDCAN Rx Buffer Element Size Configuration RegisterBhBit 4 - Receive FIFO full interrupt mask0BnBit 4 - Receive FIFO full raw interrupt statusBjBit 4 - Receive FIFO full interrupt statusmRX FIFO levelAd0x24 - RX FIFO levelCiBits 0:4 - Receive FIFO Level. Contains the number of \xe2\x80\xa6CjReceive data flush request. Clears the RXNE flag. This \xe2\x80\xa6AmRX pin active level inversionChBit 4 - Receive masked interrupt status. Returns the \xe2\x80\xa6CjBit 2 - Gives the receive FIFO masked interrupt state, \xe2\x80\xa6BgReceive Queue Overflow Interrupt EnableBlBit 3 - Receive FIFO overflow interrupt mask0CbBit 3 - Receive FIFO overflow raw interrupt statusBnBit 3 - Receive FIFO overflow interrupt statusCjRx-Overrun RXOVR is set by hardware if RXBR is not yet \xe2\x80\xa6eRXPBLAdRXP Interrupt EnableCeBit 4 - Receive interrupt status. Returns the raw \xe2\x80\xa6ClBit 2 - Gives the raw interrupt state, prior to masking, \xe2\x80\xa6AmBits 0:7 - Receive FIFO levelCnRx-Tolerance The RXTOL bit is set and cleared by software. \xe2\x80\xa6Ac0x550 - UnspecifiedAcCluster UnspecifiedBmBit 2 - Receive FIFO underflow interrupt mask0CcBit 2 - Receive FIFO underflow raw interrupt statusBoBit 2 - Receive FIFO underflow interrupt statusAeRxFIFO Word Not EmptyCeBit 8 - Length on air of S0 field in number of bytes.0CiBits 16:19 - Length on air of S1 field in number of bits.0CmSuccessive approximation register (SAR) analog-to-digital \xe2\x80\xa6ClAudio block enable where x is A or B. This bit is set by \xe2\x80\xa6BnClears the Synchronization Block Detected flagCnSend break request. Sets the SBKF flag and request to send \xe2\x80\xa6CmScaling factor. Input value has been multiplied by 2^(-n) \xe2\x80\xa6AmBits 0:15 - SSI clock divider0AmBit 7 - Serial clock polarity0AiSDRAM clock configurationAkSDRAM Command Mode registerAlPin select for SDOUT signal.Bc0x10 - Pin select for SDOUT signal.AlSDRAM Refresh Timer registerAdSession end detectedBbBits 16:17 - Pin sensing mechanism0AbChannel Status bit0bL3AaInput parameter PAaInput parameter QAaInput parameter RAj7-bit counter (MSB to LSB)hUser bit0lValidity bit0Ab7-bit window valueB`System Handler Control and StateChUse the System Handler Control and State Register to \xe2\x80\xa6Cn0xed24 - Use the System Handler Control and State Register \xe2\x80\xa6CjBit 1 - If 1: FIFO results are right-shifted to be one \xe2\x80\xa60ClBits 0:1 - phase shift the phase-shifted output by SHIFT \xe2\x80\xa60CiBits 0:4 - Logical right-shift applied to accumulator \xe2\x80\xa60000000ClSystem handlers are a special class of exception handler \xe2\x80\xa6Cm0xed1c - System handlers are a special class of exception \xe2\x80\xa61Cm0xed20 - System handlers are a special class of exception \xe2\x80\xa6BoFDCAN Standard ID Filter Configuration RegisterCgBit 1 - SIR enable: 0 = IrDA SIR ENDEC is disabled. \xe2\x80\xa60CnBit 2 - SIR low-power IrDA mode. This bit selects the IrDA \xe2\x80\xa60CmSlave mode. SCK and LRCK generated by external master and \xe2\x80\xa6CjBit 0 - Configure the watchdog to either be paused, or \xe2\x80\xa60ChThis register has no meaning in AC97 and SPDIF audio \xe2\x80\xa6CdBits 1:2 - These bits control at which speed the \xe2\x80\xa60CnBits 8:9 - Host: device speed. Disconnected = 00, LS = 01, \xe2\x80\xa60AkSplit Header Feature EnableCaSerial Peripheral Interface Master with EasyDMA 0CaSerial Peripheral Interface Master with EasyDMA 1CaSerial Peripheral Interface Master with EasyDMA 2CaSerial Peripheral Interface Master with EasyDMA 3kSPI Slave 0kSPI Slave 1kSPI Slave 2CdSplits a queue into producer and consumer endpoints.BmBits 0:15 - Controls the split of ISO buffers0DfSplit the queue into a <code>Sender</code>/<code>Receiver</code> pair.BjSplit the signal into a writer and reader.BoSplit the watch into a writer and watch reader.AnCurrently active stack pointereBit 00eBit 6000000Aa<code>1111</code>000eBit 10eBit 7000000Aa<code>1101</code>000eBit 20eBit 8000000Aa<code>1011</code>000eBit 30eBit 9000000Aa<code>1001</code>000eBit 40fBit 10000000A`<code>111</code>000eBit 50fBit 11000000A`<code>101</code>000CcSession request/new session detected interrupt maskAhSigned saturation enableAjSub-second Increment ValueAhSS input/output polarityB`Data register, SSPDR on page 3-6Bg0x08 - Data register, SSPDR on page 3-6AmSupported Parallel Port SizesBbStatus register, SSPSR on page 3-7Bi0x0c - Status register, SSPSR on page 3-7AdA stall has occurred0AoBit 8 - Stall selected endpointAgStall selected endpointCeBit 11 - Reply with a stall (valid for both buffers).0BeBit 10 - Source: SIE_STATUS.STALL_REC00000eSTALL0BaSTALL response received interruptAgStarts a new count downCbDescription cluster[n]: Start address for region nCi0x00 - Description cluster[n]: Start address for region nBdBits 0:31 - Start address for region0BoDescription cluster[n]: Reserved for future useCf0x00 - Description cluster[n]: Reserved for future useBcBits 0:31 - Reserved for future useA`Start generationA`Enable executionClStart. This bit is set to start the automatic loading of \xe2\x80\xa6CmStart. This bit can be used to launch the DMA2D according \xe2\x80\xa6CmStart. This bit can be set to start the automatic loading \xe2\x80\xa6BmBank 1 bank or sector erase start control bitClStart frequency measurement on temperature sensor 1 This \xe2\x80\xa6AdBit 16 - HFCLK stateAdBit 16 - LFCLK stateAcCurrent radio stateAk0x550 - Current radio stateAnBits 0:3 - Current radio stateCkBits 0:4 - State D+ and D- lines will be forced into by \xe2\x80\xa60CcUnchecked version of <code>Peripherals::take</code>00BdSteal an instance of this peripheral010000000000000000000000000000000000CdUnchecked version of <code>Peripherals::take</code>.11Cg<code>Monotonic</code> implementations for STM32 chips.AeStatements in a blockAcStop detection flagCmSTOP flag This bit is set by hardware and cleared only by \xe2\x80\xa6AmStores a value into the bool.B`Stores a value into the pointer.BgStores a value into the atomic integer.00000000000AeSETUP phase done maskBdSubtract 1 hour (winter time change)AoSubtract a fraction of a secondAbSUSPend flag clearAdPad control registerAk0x7c - Pad control registerBaSoftware interrupt event registerAdSynchronization DoneBj32.768 kHz synthesized from HFCLK (LFSYNT)AgTamper detection enableAeTamper detection flagCiTestbench manager. Allows the programmer to know what \xe2\x80\xa6fBit 200000AkBit 1 - Transmit DMA enable0CnBit 1 - Transmit DMA Enable. This bit enables/disables the \xe2\x80\xa60B`Transmit enable acknowledge flagAiTx Event FIFO Full EnableBaTx Event FIFO Full Interrupt LineBaTx Event FIFO Element Lost EnableBiTx Event FIFO Element Lost Interrupt LineAnTx Event FIFO New Entry EnableBfTx Event FIFO New Entry Interrupt LineBfTx Event FIFO Watermark Reached EnableBnTx Event FIFO Watermark Reached Interrupt LineCbTemperature level monitoring versus high thresholdCaTemperature level monitoring versus low thresholdClBits 0:23 - An optional Reload value to be used for 10ms \xe2\x80\xa6AgTx FIFO/Queue Put IndexAnBits 0:7 - Transmit FIFO levelAachannel hold timeChCRC length is three bytes and CRC calculation is enabledBoExtract the ticks from a <code>Duration</code>.0BoExtract the ticks from an <code>Instant</code>.0AlConvert the instant to ticksAmConvert the duration to ticksAlIdle clock timeout detectionAeTI frame format errorAhTIM12 stop in debug modeAhTIM13 stop in debug modeAhTIM14 stop in debug modeAhTIM15 stop in debug modeAhTIM16 stop in debug modeAhTIM17 stop in debug modeAaSelect Timer mode0CnControls time and alarms time is a 64 bit value indicating \xe2\x80\xa6fBit 210000eBit 0Dj<code>Monotonic</code> implementation for the 32-bit timers of the nRF \xe2\x80\xa6Ahinput selection register000000AkSelects TIM_TIx (x=1) inputAmSelects TIM_TIx (x=1-2) inputAmSelects TIM_TIx (x=1-4) inputBmConvert the Rate to an interger number of Hz.0AfFS timeout calibrationCgTokens representing Rust punctuation, keywords, and \xe2\x80\xa6Cnoversampling discontinuous mode (triggered mode) for group \xe2\x80\xa6CiBit 1 - Power on temperature sensor. 1 - enabled. 0 - \xe2\x80\xa60AoTermSel DLine pulsing selectionA`Enable TimestampCiAdditional number of SPI data to be transacted was reloadBbNumber of data at current transferAoTCP Segmentation Offload EnableAgTimestamp overflow flagAmTimestamp sub second registerAnFDCAN TT Capture Time RegisterBaFDCAN TT Cycle Sync Mark RegisterBfFDCAN TT Cycle Time and Count RegisterBdFDCAN TT Global Time Preset RegisterBgFDCAN TT Interrupt Line Select RegisterBgFDCAN TT Local and Global Time RegisterCaTrigger Time Mark Event Internal Interrupt EnableBoTrigger Time Mark Event Internal Interrupt LineAoFDCAN TT Matrix Limits RegisterBiFDCAN TT Operation Configuration RegisterBcFDCAN TT Operation Control RegisterBbFDCAN TT Operation Status RegisterCaFDCAN TT Reference Message Configuration RegisterB`Target Time Low for PPS RegisterBnFDCAN TT Trigger Memory Configuration RegisterAkFDCAN TT Time Mark RegisterB`FDCAN TUR Configuration RegisterBcFDCAN TUR Numerator Actual RegisterCgI2C compatible Two-Wire Master Interface with EasyDMA 0CgI2C compatible Two-Wire Master Interface with EasyDMA 1CfI2C compatible Two-Wire Slave Interface with EasyDMA 0CfI2C compatible Two-Wire Slave Interface with EasyDMA 1C`Bit 11 - Output data. TX_DIFFMODE=1, Ignored \xe2\x80\xa60CjBit 10 - Output data. If TX_DIFFMODE=1, Drives DPP/DPM \xe2\x80\xa60CjBit 13 - TX power down override (if override enable is \xe2\x80\xa60BiBits 0:7 - Transmit FIFO Threshold Level.0BdFDCAN Tx Buffer Add Request RegisterBnFDCAN Tx Buffer Cancellation Finished RegisterBmFDCAN Tx Buffer Cancellation Request RegisterBhFDCAN Tx Buffer Request Pending RegisterBnFDCAN Tx Buffer Transmission Occurred RegisterAhTransmitter CRC RegisterAlCRC register for transmitterBcTransmit Data Register - byte sizedBhFDCAN Tx Event FIFO Acknowledge RegisterBjFDCAN Tx Event FIFO Configuration RegisterBcFDCAN Tx Event FIFO Status RegisterAdTXE interrupt enableBjBit 0 - Transmit FIFO empty interrupt mask0C`Bit 0 - Transmit FIFO empty raw interrupt statusBlBit 0 - Transmit FIFO empty interrupt statusCjEnd of Transmission TXEND is set by hardware to inform \xe2\x80\xa6CiTx End Of Message The TXEOM bit is set by software to \xe2\x80\xa6CnTx-Error In transmission mode, TXERR is set by hardware if \xe2\x80\xa6AaTransaction errorCcFDCAN Tx Buffer Element Size Configuration RegistermTX FIFO levelAd0x20 - TX FIFO levelCjBits 0:4 - Transmit FIFO Level. Contains the number of \xe2\x80\xa6BcFDCAN Tx FIFO/Queue Status RegisterCiTransmit data flush request. Sets the TXE flags. This \xe2\x80\xa6AmTX pin active level inversionCiBit 5 - Transmit masked interrupt status. Returns the \xe2\x80\xa6CkBit 3 - Gives the transmit FIFO masked interrupt state, \xe2\x80\xa6BmBit 1 - Transmit FIFO overflow interrupt mask0CcBit 1 - Transmit FIFO overflow raw interrupt statusBoBit 1 - Transmit FIFO overflow interrupt statusBbTransmit Programmable Burst LengthAdTXP interrupt enableAeTransmit Queue EnableCfBit 5 - Transmit interrupt status. Returns the raw \xe2\x80\xa6ClBit 3 - Gives the raw interrupt state, prior to masking, \xe2\x80\xa6CkTx Start Of Message TXSOM is set by software to command \xe2\x80\xa6BgTransmission Transfer Filled flag clearClTx-Buffer Underrun In transmission mode, TXUDR is set by \xe2\x80\xa6BiTransmit Queue Underflow Interrupt EnableAmBits 5:6 - Data transfer typeBkUniversal Asynchronous Receiver/TransmittereUART0fBit 220000eUART1fBit 230000CaUpdate MMC Counters for Dropped Broadcast PacketsAfUnderrun Data RegisterB`Data at slave underrun conditionAdUDR interrupt enableCkBit 10 - 1 if the FIFO has been underflowed. Write 1 to \xe2\x80\xa60CkVisits the values representing the union, i.e., all the \xe2\x80\xa6CjVisits the values representing the union, i.e. all the \xe2\x80\xa6DgReturn an iterator over all values that are in <code>self</code> or \xe2\x80\xa6DkStrips the raw marker <code>r#</code>, if any, from the beginning of an \xe2\x80\xa6ClConverts a stream of pairs into a future, which resolves \xe2\x80\xa60CmA valid LCS is successfully retained in the CRYPTOCELL AO \xe2\x80\xa6CnBit 4 - On writes, indicates whether the write must update \xe2\x80\xa60CkThe value which was not inserted, because the entry was \xe2\x80\xa6AdOutput random numberAl0x508 - Output random numberBbBits 0:7 - Generated random numberAlBits 8:9 - Data toggle value0CnUsed when parsing <code>key = &quot;value&quot;</code> syntax.CgBorrows the syntax tree node from this punctuated pair.BkVBAT level monitoring versus high thresholdBjVBAT level monitoring versus low thresholdAiUSB VBUS detection enableCmVBUS detection enable Enables VBUS Sensing Comparators in \xe2\x80\xa6DeJust like <code>Cell</code> but with volatile read / write operationsCmBit 5 - PLL VCO powerdown To save power set high when PLL \xe2\x80\xa60AcVertical line countBaVertical synchronization polarityBaVertical Synchronization PolarityeVSYNCCnA \xe2\x80\x9clatest only\xe2\x80\x9d value store with unlimited writers and \xe2\x80\xa6AcWrite data registerCiWrite data (write data are transferred to the address \xe2\x80\xa6AbArgument register.jTimer baseCkWatchdog select. If a bit is set then the watchdog will \xe2\x80\xa6Cm0x04 - Watchdog select. If a bit is set then the watchdog \xe2\x80\xa6ChSet to 1 if this peripheral should be reset when the \xe2\x80\xa6Ck0x08 - Set to 1 if this peripheral should be reset when \xe2\x80\xa6AbWeek day selectionAbWrite FIFO disableChLayerx Window Horizontal Position Configuration RegisterkField width00000000BlDuration of 5 symbols counted with SPDIF_CLKCnClear Wakeup pin flag for WKUP. These bits are always read \xe2\x80\xa6CjWakeup pin WKUPF flag. This bit is set by hardware and \xe2\x80\xa6CmWakeup pin polarity bit for WKUPn-7 These bits define the \xe2\x80\xa6Amwrap alternate bytes registerBiwrap communication configuration registerBbwrap timing configuration registerCgWrites bytes to slave with address <code>address</code>DfSends <code>words</code> to the slave, ignoring all the incoming wordsBlWrites a single word to the serial interfaceBlWrites <code>bits</code> to the CPU register0AjWrites to the CPU registerAmWrites to BASEPRI <em>if</em>AkWrites to the CPU register.ChWrites bytes to slave with address <code>address</code>.DgWrite <code>words</code> to the slave, ignoring all the incoming words.B`Do a write within a transaction.210CkWrites an element to the buffer, overwriting the oldest \xe2\x80\xa6BcWrites a new value to the register.0C`Writes bits to a <code>Writable</code> register.CjBit 25 - Write \xe2\x80\x981\xe2\x80\x99 to enable interrupt for WRITE event0CkBit 25 - Write \xe2\x80\x981\xe2\x80\x99 to disable interrupt for WRITE event0CdBit 25 - Enable or disable interrupt for WRITE event0ClBit 1 - Configure write and erase permissions for region \xe2\x80\xa60Aj0x510..0x51c - UnspecifiedAcCluster Unspecified77776AdMaster Write CommandAlWrite a value to the Signal.AkWrite a value to the Watch.BmWrites a <code>value</code> into the registerBkWrites <code>value</code> into the registerCaBank 1 sector write protection option status byteCaBank 1 sector write protection configuration byteAeWord select inversionBfWakeup from Stop mode interrupt enableAmWakeup timer interrupt enableAjWakeup timer write enabledCfLayerx Window Vertical Position Configuration RegisterAhWWDG1 stop in debug modeBaTransfer completed interrupt mask0AgTransfer completed maskBcFDCAN Extended ID and Mask RegisterBoFDCAN Extended ID Filter Configuration RegisterfAbsent0000000DnACCDBL (r) register accessor: an alias for <code>Reg&lt;ACCDBL_SPEC&gt;</code>Bn1: Write access(es) occurred in this subregion0000000000000000000000000000000Bm1: Read access(es) occurred in this subregion0000000000000000000000000000000AiCompare function disabledAhCompare function enabledAaDMA Active StatusnChannel ActiveCjIndicates if an AHB read prefetch command sequence has \xe2\x80\xa6Bd1: Non sequential data byte receivedAo1: RX_UNDER interrupt is activeB`1: R_RX_OVER interrupt is activeB`1: R_RX_FULL interrupt is activeB`1: R_TX_OVER interrupt is activeBa1: R_TX_EMPTY interrupt is activeAo1: R_RD_REQ interrupt is activeB`1: R_TX_ABRT interrupt is activeB`1: R_RX_DONE interrupt is activeBa1: R_ACTIVITY interrupt is activeBa1: R_STOP_DET interrupt is activeBb1: R_START_DET interrupt is activeBa1: R_GEN_CALL interrupt is activeBd1: R_RESTART_DET interrupt is active<An1: RX_OVER interrupt is activeAn1: RX_FULL interrupt is activeAn1: TX_OVER interrupt is activeAo1: TX_EMPTY interrupt is activeAm1: RD_REQ interrupt is activeAn1: TX_ABRT interrupt is activeAn1: RX_DONE interrupt is activeBh1: RAW_INTR_ACTIVITY interrupt is activeAo1: STOP_DET interrupt is activeB`1: START_DET interrupt is activeAo1: GEN_CALL interrupt is activeBb1: RESTART_DET interrupt is activeA`1: I2C is activeAb1: Master not idleAa1: Slave not idleCi1: This abort is generated because of NOACK for 7-bit \xe2\x80\xa6Ca1: Byte 1 of 10Bit Address not ACKed by any slaveCa1: Byte 2 of 10Bit Address not ACKed by any slaveBf1: Slave is disabled when it is activeAh1: Slave RX Data is lostAgReceiver in active modekActive slotClOne conversion or one set of conversions if the hardware \xe2\x80\xa6ChContinuous conversions or sets of conversions if the \xe2\x80\xa6DhField <code>ADDR</code> reader - Valid word-aligned start address of \xe2\x80\xa6CcField <code>ADDR</code> reader - Device USB addressClField <code>ADDR</code> reader - Base address of the region.DhField <code>ADDR</code> writer - Valid word-aligned start address of \xe2\x80\xa6ClField <code>ADDR</code> writer - Base address of the region.AbInput Clock SelectkInput clockoInput clock / 2oInput clock / 4oInput clock / 8AnLong Sample Time ConfigurationfAES1280BfConversion complete interrupt disabled0BeConversion complete interrupt enabled0CmALARM0 (rw) register accessor: Arm alarm 0, and configure \xe2\x80\xa6CmALARM1 (rw) register accessor: Arm alarm 1, and configure \xe2\x80\xa6CmALARM2 (rw) register accessor: Arm alarm 2, and configure \xe2\x80\xa6CmALARM3 (rw) register accessor: Arm alarm 3, and configure \xe2\x80\xa6hDisabledgEnabledBkHave not received an ADDR0 matching addressBgHave received an ADDR0 matching addressClHave not received an ADDR1 or ADDR0/ADDR1 range matching \xe2\x80\xa64ChHave received an ADDR1 or ADDR0/ADDR1 range matching \xe2\x80\xa64DnAMOUNT (r) register accessor: an alias for <code>Reg&lt;AMOUNT_SPEC&gt;</code>0000000000BoAMOUNT (rw) register accessor: an alias for \xe2\x80\xa611111CkStatus of shadow register and OTP write lock for analog \xe2\x80\xa6kAnalog modeCnParallel mode enabled for AHB triggered Command (both read \xe2\x80\xa6BiEnable AHB bus Read Access to IP RX FIFO.BdInput capture operation is disabled.ClInput capture operation as specified by CAPTCTRLA[EDGAx] \xe2\x80\xa61ClInput capture operation as specified by CAPTCTRLB[EDGBx] \xe2\x80\xa62ClInput capture operation as specified by CAPTCTRLX[EDGXx] \xe2\x80\xa6B`Field <code>ASIC</code> reader -DbField <code>ASIC</code> reader - Indicates the platform is an ASICBjEnable AHB bus Write Access to IP TX FIFO.BjIndicates VBus is valid for a A-peripheralAgDMA request is disabledAfDMA request is enabledBbHardware average function disabledBaHardware average function enabledAb4 samples averagedAb8 samples averagedAc16 samples averagedAc32 samples averagedhDisabledgEnabledBjDMA Channel Always ON function is disabledBiDMA Channel Always ON function is enabledAgPin select for A signalfActiveAnFloating-point context active.1C`ADP (Attach Detection Protocol) Control RegisterAmalternate function register 1Amalternate function register 2Ag<code>&amp;&amp;</code>CeAn assignment expression: <code>a = compute()</code>.Bhanalog watchdog 2 configuration registerBhanalog watchdog 3 configuration registerAe268435456: 1Mega baud0DhField <code>BEIC</code> reader - Break error interrupt clear. Clears \xe2\x80\xa6DhField <code>BEIC</code> writer - Break error interrupt clear. Clears \xe2\x80\xa6hDisabledgEnabledDgField <code>BEIM</code> reader - Break error interrupt mask. A read \xe2\x80\xa6DgField <code>BEIM</code> writer - Break error interrupt mask. A read \xe2\x80\xa6BeSPDIF receiver found parity bit error0Aa10-bit resolutiong10 bitsg11 bits0Ci12-bit resolution in legacy mode (not optimized power \xe2\x80\xa6g12 bitsg13 bitsCi14-bit resolution in legacy mode (not optimized power \xe2\x80\xa6Ac16 bits per channelAb16-bit data lengthAbHalf-word (16-bit)Aa16-bit resolutionAoUse 16 bit input/output values.AmMemory data bus width 16 bitsBdExternal memory device width 16 bitsk16-bit sizeAb24-bit data lengthAc32 bits per channelAb32-bit data lengthmWord (32-bit)AoUse 32 bit input/output values.AmMemory data bus width 32 bitsk32-bit sizeBnField <code>BUSY</code> reader - SSI busy flagDhField <code>BUSY</code> reader - UART busy. If this bit is set to 1, \xe2\x80\xa6DiField <code>BUSY</code> reader - This flag goes high when the channel \xe2\x80\xa6000BjIndicates VBus is valid for a B-peripheraloBypass the PLL.000000000000000ChBypasses any calculated RC tuning value and uses the \xe2\x80\xa6000Ai0: Bypass resistor ladder0Af0: Bypass oversamplingAeByte swap is disabledAdByte swap is enabledAgPin select for B signalChA bare function type: <code>fn(usize) -&gt; bool</code>.Ac<code>become</code>BmDMA2D background CLUT memory address registerAoDMA2D background color registerClA binary operation: <code>a + b</code>, <code>a += b</code>.BmThe <code>&amp;</code> operator (bitwise and)BiThe <code>^</code> operator (bitwise xor)AjCapture A0 FIFO Word CountAjCapture A1 FIFO Word CountClClears only the TCDn_CSR[DONE] bit specified in the CDNE \xe2\x80\xa6BaClears all bits in TCDn_CSR[DONE]CbClear only the EEI bit specified in the CEEI fieldAeClear all bits in EEICbClear only the ERR bit specified in the CERR fieldAeClear all bits in ERRCbClear only the ERQ bit specified in the CERQ fieldAeClear all bits in ERQCbClear only the INT bit specified in the CINT fieldAeClear all bits in INTAaValue on reset: 0B`Field <code>CALC</code> reader -B`Field <code>CALC</code> writer -AoCalibration completed normally.CkCalibration failed. ADC accuracy specifications are not \xe2\x80\xa6B`Capture DMA Enable Source SelectAjCapture B0 FIFO Word CountAjCapture B1 FIFO Word CountBiCCM Divider Handshake In-Process Register0Al2: Transmit center frequencyCiChannel 0 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 0 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AlEnable or disable channel 10CjChannel 10 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 10 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 10CmField <code>CH10</code> reader - Enable or disable channel 10DdField <code>CH10</code> reader - Channel 10 enable set register. \xe2\x80\xa6DfField <code>CH10</code> reader - Channel 10 enable clear register. \xe2\x80\xa6CnField <code>CH10</code> reader - Include or exclude channel 10CmField <code>CH10</code> writer - Enable or disable channel 10DdField <code>CH10</code> writer - Channel 10 enable set register. \xe2\x80\xa6DfField <code>CH10</code> writer - Channel 10 enable clear register. \xe2\x80\xa6CnField <code>CH10</code> writer - Include or exclude channel 10AlEnable or disable channel 11CjChannel 11 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 11 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 11CmField <code>CH11</code> reader - Enable or disable channel 11DdField <code>CH11</code> reader - Channel 11 enable set register. \xe2\x80\xa6DfField <code>CH11</code> reader - Channel 11 enable clear register. \xe2\x80\xa6CnField <code>CH11</code> reader - Include or exclude channel 11CmField <code>CH11</code> writer - Enable or disable channel 11DdField <code>CH11</code> writer - Channel 11 enable set register. \xe2\x80\xa6DfField <code>CH11</code> writer - Channel 11 enable clear register. \xe2\x80\xa6CnField <code>CH11</code> writer - Include or exclude channel 11AlEnable or disable channel 12CjChannel 12 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 12 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 12CmField <code>CH12</code> reader - Enable or disable channel 12DdField <code>CH12</code> reader - Channel 12 enable set register. \xe2\x80\xa6DfField <code>CH12</code> reader - Channel 12 enable clear register. \xe2\x80\xa6CnField <code>CH12</code> reader - Include or exclude channel 12CmField <code>CH12</code> writer - Enable or disable channel 12DdField <code>CH12</code> writer - Channel 12 enable set register. \xe2\x80\xa6DfField <code>CH12</code> writer - Channel 12 enable clear register. \xe2\x80\xa6CnField <code>CH12</code> writer - Include or exclude channel 12AlEnable or disable channel 13CjChannel 13 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 13 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 13CmField <code>CH13</code> reader - Enable or disable channel 13DdField <code>CH13</code> reader - Channel 13 enable set register. \xe2\x80\xa6DfField <code>CH13</code> reader - Channel 13 enable clear register. \xe2\x80\xa6CnField <code>CH13</code> reader - Include or exclude channel 13CmField <code>CH13</code> writer - Enable or disable channel 13DdField <code>CH13</code> writer - Channel 13 enable set register. \xe2\x80\xa6DfField <code>CH13</code> writer - Channel 13 enable clear register. \xe2\x80\xa6CnField <code>CH13</code> writer - Include or exclude channel 13AlEnable or disable channel 14CjChannel 14 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 14 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 14CmField <code>CH14</code> reader - Enable or disable channel 14DdField <code>CH14</code> reader - Channel 14 enable set register. \xe2\x80\xa6DfField <code>CH14</code> reader - Channel 14 enable clear register. \xe2\x80\xa6CnField <code>CH14</code> reader - Include or exclude channel 14CmField <code>CH14</code> writer - Enable or disable channel 14DdField <code>CH14</code> writer - Channel 14 enable set register. \xe2\x80\xa6DfField <code>CH14</code> writer - Channel 14 enable clear register. \xe2\x80\xa6CnField <code>CH14</code> writer - Include or exclude channel 14AlEnable or disable channel 15CjChannel 15 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 15 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 15CmField <code>CH15</code> reader - Enable or disable channel 15DdField <code>CH15</code> reader - Channel 15 enable set register. \xe2\x80\xa6DfField <code>CH15</code> reader - Channel 15 enable clear register. \xe2\x80\xa6CnField <code>CH15</code> reader - Include or exclude channel 15CmField <code>CH15</code> writer - Enable or disable channel 15DdField <code>CH15</code> writer - Channel 15 enable set register. \xe2\x80\xa6DfField <code>CH15</code> writer - Channel 15 enable clear register. \xe2\x80\xa6CnField <code>CH15</code> writer - Include or exclude channel 15AlEnable or disable channel 16CjChannel 16 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 16 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 16CmField <code>CH16</code> reader - Enable or disable channel 16DdField <code>CH16</code> reader - Channel 16 enable set register. \xe2\x80\xa6DfField <code>CH16</code> reader - Channel 16 enable clear register. \xe2\x80\xa6CnField <code>CH16</code> reader - Include or exclude channel 16CmField <code>CH16</code> writer - Enable or disable channel 16DdField <code>CH16</code> writer - Channel 16 enable set register. \xe2\x80\xa6DfField <code>CH16</code> writer - Channel 16 enable clear register. \xe2\x80\xa6CnField <code>CH16</code> writer - Include or exclude channel 16AlEnable or disable channel 17CjChannel 17 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 17 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 17CmField <code>CH17</code> reader - Enable or disable channel 17DdField <code>CH17</code> reader - Channel 17 enable set register. \xe2\x80\xa6DfField <code>CH17</code> reader - Channel 17 enable clear register. \xe2\x80\xa6CnField <code>CH17</code> reader - Include or exclude channel 17CmField <code>CH17</code> writer - Enable or disable channel 17DdField <code>CH17</code> writer - Channel 17 enable set register. \xe2\x80\xa6DfField <code>CH17</code> writer - Channel 17 enable clear register. \xe2\x80\xa6CnField <code>CH17</code> writer - Include or exclude channel 17AlEnable or disable channel 18CjChannel 18 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 18 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 18CmField <code>CH18</code> reader - Enable or disable channel 18DdField <code>CH18</code> reader - Channel 18 enable set register. \xe2\x80\xa6DfField <code>CH18</code> reader - Channel 18 enable clear register. \xe2\x80\xa6CnField <code>CH18</code> reader - Include or exclude channel 18CmField <code>CH18</code> writer - Enable or disable channel 18DdField <code>CH18</code> writer - Channel 18 enable set register. \xe2\x80\xa6DfField <code>CH18</code> writer - Channel 18 enable clear register. \xe2\x80\xa6CnField <code>CH18</code> writer - Include or exclude channel 18AlEnable or disable channel 19CjChannel 19 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 19 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 19CmField <code>CH19</code> reader - Enable or disable channel 19DdField <code>CH19</code> reader - Channel 19 enable set register. \xe2\x80\xa6DfField <code>CH19</code> reader - Channel 19 enable clear register. \xe2\x80\xa6CnField <code>CH19</code> reader - Include or exclude channel 19CmField <code>CH19</code> writer - Enable or disable channel 19DdField <code>CH19</code> writer - Channel 19 enable set register. \xe2\x80\xa6DfField <code>CH19</code> writer - Channel 19 enable clear register. \xe2\x80\xa6CnField <code>CH19</code> writer - Include or exclude channel 19CiChannel 1 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 1 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AlEnable or disable channel 20CjChannel 20 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 20 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 20CmField <code>CH20</code> reader - Enable or disable channel 20DdField <code>CH20</code> reader - Channel 20 enable set register. \xe2\x80\xa6DfField <code>CH20</code> reader - Channel 20 enable clear register. \xe2\x80\xa6CnField <code>CH20</code> reader - Include or exclude channel 20CmField <code>CH20</code> writer - Enable or disable channel 20DdField <code>CH20</code> writer - Channel 20 enable set register. \xe2\x80\xa6DfField <code>CH20</code> writer - Channel 20 enable clear register. \xe2\x80\xa6CnField <code>CH20</code> writer - Include or exclude channel 20AlEnable or disable channel 21CjChannel 21 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 21 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 21CmField <code>CH21</code> reader - Enable or disable channel 21DdField <code>CH21</code> reader - Channel 21 enable set register. \xe2\x80\xa6DfField <code>CH21</code> reader - Channel 21 enable clear register. \xe2\x80\xa6CnField <code>CH21</code> reader - Include or exclude channel 21CmField <code>CH21</code> writer - Enable or disable channel 21DdField <code>CH21</code> writer - Channel 21 enable set register. \xe2\x80\xa6DfField <code>CH21</code> writer - Channel 21 enable clear register. \xe2\x80\xa6CnField <code>CH21</code> writer - Include or exclude channel 21AlEnable or disable channel 22CjChannel 22 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 22 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 22CmField <code>CH22</code> reader - Enable or disable channel 22DdField <code>CH22</code> reader - Channel 22 enable set register. \xe2\x80\xa6DfField <code>CH22</code> reader - Channel 22 enable clear register. \xe2\x80\xa6CnField <code>CH22</code> reader - Include or exclude channel 22CmField <code>CH22</code> writer - Enable or disable channel 22DdField <code>CH22</code> writer - Channel 22 enable set register. \xe2\x80\xa6DfField <code>CH22</code> writer - Channel 22 enable clear register. \xe2\x80\xa6CnField <code>CH22</code> writer - Include or exclude channel 22AlEnable or disable channel 23CjChannel 23 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 23 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 23CmField <code>CH23</code> reader - Enable or disable channel 23DdField <code>CH23</code> reader - Channel 23 enable set register. \xe2\x80\xa6DfField <code>CH23</code> reader - Channel 23 enable clear register. \xe2\x80\xa6CnField <code>CH23</code> reader - Include or exclude channel 23CmField <code>CH23</code> writer - Enable or disable channel 23DdField <code>CH23</code> writer - Channel 23 enable set register. \xe2\x80\xa6DfField <code>CH23</code> writer - Channel 23 enable clear register. \xe2\x80\xa6CnField <code>CH23</code> writer - Include or exclude channel 23AlEnable or disable channel 24CjChannel 24 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 24 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 24CmField <code>CH24</code> reader - Enable or disable channel 24DdField <code>CH24</code> reader - Channel 24 enable set register. \xe2\x80\xa6DfField <code>CH24</code> reader - Channel 24 enable clear register. \xe2\x80\xa6CnField <code>CH24</code> reader - Include or exclude channel 24CmField <code>CH24</code> writer - Enable or disable channel 24DdField <code>CH24</code> writer - Channel 24 enable set register. \xe2\x80\xa6DfField <code>CH24</code> writer - Channel 24 enable clear register. \xe2\x80\xa6CnField <code>CH24</code> writer - Include or exclude channel 24AlEnable or disable channel 25CjChannel 25 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 25 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 25CmField <code>CH25</code> reader - Enable or disable channel 25DdField <code>CH25</code> reader - Channel 25 enable set register. \xe2\x80\xa6DfField <code>CH25</code> reader - Channel 25 enable clear register. \xe2\x80\xa6CnField <code>CH25</code> reader - Include or exclude channel 25CmField <code>CH25</code> writer - Enable or disable channel 25DdField <code>CH25</code> writer - Channel 25 enable set register. \xe2\x80\xa6DfField <code>CH25</code> writer - Channel 25 enable clear register. \xe2\x80\xa6CnField <code>CH25</code> writer - Include or exclude channel 25AlEnable or disable channel 26CjChannel 26 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 26 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 26CmField <code>CH26</code> reader - Enable or disable channel 26DdField <code>CH26</code> reader - Channel 26 enable set register. \xe2\x80\xa6DfField <code>CH26</code> reader - Channel 26 enable clear register. \xe2\x80\xa6CnField <code>CH26</code> reader - Include or exclude channel 26CmField <code>CH26</code> writer - Enable or disable channel 26DdField <code>CH26</code> writer - Channel 26 enable set register. \xe2\x80\xa6DfField <code>CH26</code> writer - Channel 26 enable clear register. \xe2\x80\xa6CnField <code>CH26</code> writer - Include or exclude channel 26AlEnable or disable channel 27CjChannel 27 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 27 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 27CmField <code>CH27</code> reader - Enable or disable channel 27DdField <code>CH27</code> reader - Channel 27 enable set register. \xe2\x80\xa6DfField <code>CH27</code> reader - Channel 27 enable clear register. \xe2\x80\xa6CnField <code>CH27</code> reader - Include or exclude channel 27CmField <code>CH27</code> writer - Enable or disable channel 27DdField <code>CH27</code> writer - Channel 27 enable set register. \xe2\x80\xa6DfField <code>CH27</code> writer - Channel 27 enable clear register. \xe2\x80\xa6CnField <code>CH27</code> writer - Include or exclude channel 27AlEnable or disable channel 28CjChannel 28 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 28 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 28CmField <code>CH28</code> reader - Enable or disable channel 28DdField <code>CH28</code> reader - Channel 28 enable set register. \xe2\x80\xa6DfField <code>CH28</code> reader - Channel 28 enable clear register. \xe2\x80\xa6CnField <code>CH28</code> reader - Include or exclude channel 28CmField <code>CH28</code> writer - Enable or disable channel 28DdField <code>CH28</code> writer - Channel 28 enable set register. \xe2\x80\xa6DfField <code>CH28</code> writer - Channel 28 enable clear register. \xe2\x80\xa6CnField <code>CH28</code> writer - Include or exclude channel 28AlEnable or disable channel 29CjChannel 29 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 29 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 29CmField <code>CH29</code> reader - Enable or disable channel 29DdField <code>CH29</code> reader - Channel 29 enable set register. \xe2\x80\xa6DfField <code>CH29</code> reader - Channel 29 enable clear register. \xe2\x80\xa6CnField <code>CH29</code> reader - Include or exclude channel 29CmField <code>CH29</code> writer - Enable or disable channel 29DdField <code>CH29</code> writer - Channel 29 enable set register. \xe2\x80\xa6DfField <code>CH29</code> writer - Channel 29 enable clear register. \xe2\x80\xa6CnField <code>CH29</code> writer - Include or exclude channel 29CiChannel 2 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 2 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AlEnable or disable channel 30CjChannel 30 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 30 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 30CmField <code>CH30</code> reader - Enable or disable channel 30DdField <code>CH30</code> reader - Channel 30 enable set register. \xe2\x80\xa6DfField <code>CH30</code> reader - Channel 30 enable clear register. \xe2\x80\xa6CnField <code>CH30</code> reader - Include or exclude channel 30CmField <code>CH30</code> writer - Enable or disable channel 30DdField <code>CH30</code> writer - Channel 30 enable set register. \xe2\x80\xa6DfField <code>CH30</code> writer - Channel 30 enable clear register. \xe2\x80\xa6CnField <code>CH30</code> writer - Include or exclude channel 30AlEnable or disable channel 31CjChannel 31 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6ClChannel 31 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6AmInclude or exclude channel 31CmField <code>CH31</code> reader - Enable or disable channel 31DdField <code>CH31</code> reader - Channel 31 enable set register. \xe2\x80\xa6DfField <code>CH31</code> reader - Channel 31 enable clear register. \xe2\x80\xa6CnField <code>CH31</code> reader - Include or exclude channel 31CmField <code>CH31</code> writer - Enable or disable channel 31DdField <code>CH31</code> writer - Channel 31 enable set register. \xe2\x80\xa6DfField <code>CH31</code> writer - Channel 31 enable clear register. \xe2\x80\xa6CnField <code>CH31</code> writer - Include or exclude channel 31CiChannel 3 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 3 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CiChannel 4 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 4 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CiChannel 5 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 5 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CiChannel 6 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 6 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CiChannel 7 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 7 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CiChannel 8 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CkChannel 8 enable clear register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6CiChannel 9 enable set register. Writing \xe2\x80\x980\xe2\x80\x99 has no \xe2\x80\xa6")