// Seed: 2200623252
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_9 = 1;
  tri  id_10;
  assign id_10 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  supply0 id_9 = 1;
  assign id_4 = 1;
  id_10(
      .id_0(id_6), .id_1(1), .id_2(1), .id_3(id_7 ? id_2 : id_2), .id_4(id_2)
  ); module_0(
      id_6, id_2, id_5, id_9, id_9, id_8, id_7, id_9
  );
  assign id_3 = id_10;
endmodule
