#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue May 23 18:23:47 2023
# Process ID: 22368
# Current directory: C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.runs/synth_1
# Command line: vivado.exe -log CEP.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CEP.tcl
# Log file: C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.runs/synth_1/CEP.vds
# Journal file: C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source CEP.tcl -notrace
Command: synth_design -top CEP -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 10212 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 834.816 ; gain = 172.891
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CEP' [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/CEP.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Datapath.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Edge_to_Pulse' [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Edge_to_Pulse.sv:23]
INFO: [Synth 8-6157] synthesizing module 'D_FlipFlop' [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/D_FlipFlop.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'D_FlipFlop' (1#1) [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/D_FlipFlop.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Edge_to_Pulse' (2#1) [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Edge_to_Pulse.sv:23]
INFO: [Synth 8-6157] synthesizing module 'MUX2x1' [C:/DriveA/Workspaces/Vivado/DSD_Lab/E7/E7.srcs/sources_1/new/MUX2x1.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'MUX2x1' (3#1) [C:/DriveA/Workspaces/Vivado/DSD_Lab/E7/E7.srcs/sources_1/new/MUX2x1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ShiftReg_10bit' [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/ShiftReg_10bit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ShiftReg_10bit' (4#1) [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/ShiftReg_10bit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (5#1) [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Datapath.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Controller.sv:23]
INFO: [Synth 8-6157] synthesizing module 'DownClocking_BaudRate' [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/DownClocking_BaudRate.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'DownClocking_BaudRate' (6#1) [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/DownClocking_BaudRate.sv:23]
INFO: [Synth 8-6157] synthesizing module 'StateMachine' [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/StateMachine.sv:23]
	Parameter Idle bound to: 3'b000 
	Parameter Write bound to: 3'b001 
	Parameter Wait_ bound to: 3'b010 
	Parameter Request bound to: 3'b011 
	Parameter Transmit bound to: 3'b100 
INFO: [Synth 8-6155] done synthesizing module 'StateMachine' (7#1) [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/StateMachine.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Comparator_3bit' [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Comparator_3bit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Comparator_3bit' (8#1) [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Comparator_3bit.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Reloadable_DownCounter' [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Reloadable_DownCounter.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Reloadable_DownCounter' (9#1) [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Reloadable_DownCounter.sv:23]
INFO: [Synth 8-6157] synthesizing module 'Comparator_4bit' [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Comparator_4bit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Comparator_4bit' (10#1) [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Comparator_4bit.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (11#1) [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/Controller.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'CEP' (12#1) [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/sources_1/new/CEP.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 898.578 ; gain = 236.652
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 898.578 ; gain = 236.652
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 898.578 ; gain = 236.652
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/constrs_1/new/cep.xdc]
Finished Parsing XDC File [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/constrs_1/new/cep.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.srcs/constrs_1/new/cep.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CEP_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CEP_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1006.602 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1006.602 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1006.602 ; gain = 344.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1006.602 ; gain = 344.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1006.602 ; gain = 344.676
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'current_reg' in module 'StateMachine'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    Idle |                            00001 |                              000
                   Write |                            00010 |                              001
                   Wait_ |                            00100 |                              010
                 Request |                            01000 |                              011
                Transmit |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_reg' using encoding 'one-hot' in module 'StateMachine'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 1006.602 ; gain = 344.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input      5 Bit        Muxes := 7     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module D_FlipFlop 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module MUX2x1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module DownClocking_BaudRate 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
Module StateMachine 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 6     
	   5 Input      3 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module Reloadable_DownCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:04 ; elapsed = 00:00:11 . Memory (MB): peak = 1006.602 ; gain = 344.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1006.602 ; gain = 344.676
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1006.602 ; gain = 344.676
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:18 . Memory (MB): peak = 1015.008 ; gain = 353.082
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.820 ; gain = 358.895
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.820 ; gain = 358.895
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.820 ; gain = 358.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.820 ; gain = 358.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.820 ; gain = 358.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.820 ; gain = 358.895
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     2|
|4     |LUT4 |     7|
|5     |LUT5 |     9|
|6     |LUT6 |    18|
|7     |FDCE |    25|
|8     |FDPE |     4|
|9     |LDC  |     1|
|10    |IBUF |    13|
|11    |OBUF |     2|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------+-----------------------+------+
|      |Instance               |Module                 |Cells |
+------+-----------------------+-----------------------+------+
|1     |top                    |                       |    83|
|2     |  Ct                   |Controller             |    56|
|3     |    DC2                |DownClocking_BaudRate  |    11|
|4     |    Et                 |Edge_to_Pulse_10       |     1|
|5     |      DFF              |D_FlipFlop_11          |     1|
|6     |    FSM                |StateMachine           |    13|
|7     |    Rd                 |Reloadable_DownCounter |    31|
|8     |  DP                   |Datapath               |    11|
|9     |    Et                 |Edge_to_Pulse          |     1|
|10    |      DFF              |D_FlipFlop_9           |     1|
|11    |    Sr                 |ShiftReg_10bit         |    10|
|12    |      DFF1             |D_FlipFlop             |     1|
|13    |      DFF2             |D_FlipFlop_0           |     1|
|14    |      \genblk1[1].DFF  |D_FlipFlop_1           |     1|
|15    |      \genblk1[2].DFF  |D_FlipFlop_2           |     1|
|16    |      \genblk1[3].DFF  |D_FlipFlop_3           |     1|
|17    |      \genblk1[4].DFF  |D_FlipFlop_4           |     1|
|18    |      \genblk1[5].DFF  |D_FlipFlop_5           |     1|
|19    |      \genblk1[6].DFF  |D_FlipFlop_6           |     1|
|20    |      \genblk1[7].DFF  |D_FlipFlop_7           |     1|
|21    |      \genblk1[8].DFF  |D_FlipFlop_8           |     1|
+------+-----------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.820 ; gain = 358.895
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:04 ; elapsed = 00:00:18 . Memory (MB): peak = 1020.820 ; gain = 250.871
Synthesis Optimization Complete : Time (s): cpu = 00:00:07 ; elapsed = 00:00:20 . Memory (MB): peak = 1020.820 ; gain = 358.895
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.430 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
38 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:51 . Memory (MB): peak = 1037.430 ; gain = 682.109
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1037.430 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/DriveA/Workspaces/Vivado/DSD_Lab/CEP/CEP.runs/synth_1/CEP.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CEP_utilization_synth.rpt -pb CEP_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May 23 18:24:45 2023...
