// Seed: 3166128696
module module_0 (
    output wor id_0,
    output uwire id_1,
    output tri0 id_2,
    output uwire id_3,
    output wire id_4,
    output tri id_5,
    input wand id_6,
    output tri0 id_7,
    input tri id_8,
    input wor id_9,
    input supply1 id_10,
    input uwire id_11
);
  assign id_2 = id_8;
  assign module_1.id_3 = 0;
endmodule
program module_1 (
    input supply0 id_0,
    input uwire id_1,
    inout wor id_2,
    output uwire id_3
);
  logic id_5 = -1;
  assign id_5 = 1 + id_2;
  assign id_5 = id_5;
  bit [(  1  ) : {  1 'b0 }] id_6;
  initial @(posedge 1) id_6 <= id_0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_3,
      id_2,
      id_3,
      id_1,
      id_3,
      id_2,
      id_1,
      id_1,
      id_1
  );
endprogram
