

================================================================
== Vivado HLS Report for 'load_cifm_data'
================================================================
* Date:           Tue Jan 19 21:06:56 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        finalconv_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 3.254 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      108|      108| 1.080 us | 1.080 us |  108|  108|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       34|       34|         1|          1|          1|    34|    yes   |
        |- Loop 2  |       34|       34|         1|          1|          1|    34|    yes   |
        |- Loop 3  |       34|       34|         1|          1|          1|    34|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 1
  * Pipeline-2: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 3
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 1, States = { 4 }
  Pipeline-2 : II = 1, D = 1, States = { 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 5 4 
5 --> 6 
6 --> 7 6 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %cifm, [5 x i8]* @p_str9, i32 0, i32 0, [5 x i8]* @p_str10, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1)"   --->   Operation 8 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.76ns)   --->   "br label %1" [finalconv_Jan19.cpp:9]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 3.25>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%cifm_counter_0 = phi i6 [ 0, %0 ], [ %j, %hls_label_0 ]"   --->   Operation 10 'phi' 'cifm_counter_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.42ns)   --->   "%icmp_ln9 = icmp eq i6 %cifm_counter_0, -30" [finalconv_Jan19.cpp:9]   --->   Operation 11 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 34, i64 34, i64 34)"   --->   Operation 12 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.82ns)   --->   "%j = add i6 %cifm_counter_0, 1" [finalconv_Jan19.cpp:28]   --->   Operation 13 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %.preheader1.preheader, label %hls_label_0" [finalconv_Jan19.cpp:9]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [finalconv_Jan19.cpp:10]   --->   Operation 15 'specregionbegin' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [finalconv_Jan19.cpp:11]   --->   Operation 16 'specpipeline' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i6 %cifm_counter_0 to i64" [finalconv_Jan19.cpp:12]   --->   Operation 17 'zext' 'zext_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%cifm_read = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %cifm)" [finalconv_Jan19.cpp:12]   --->   Operation 18 'read' 'cifm_read' <Predicate = (!icmp_ln9)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i512 %cifm_read to i32" [finalconv_Jan19.cpp:12]   --->   Operation 19 'trunc' 'trunc_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%bitcast_ln12 = bitcast i32 %trunc_ln12 to float" [finalconv_Jan19.cpp:12]   --->   Operation 20 'bitcast' 'bitcast_ln12' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ifm_buff0_0_addr = getelementptr [34 x float]* %ifm_buff0_0, i64 0, i64 %zext_ln12" [finalconv_Jan19.cpp:12]   --->   Operation 21 'getelementptr' 'ifm_buff0_0_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.25ns)   --->   "store float %bitcast_ln12, float* %ifm_buff0_0_addr, align 4" [finalconv_Jan19.cpp:12]   --->   Operation 22 'store' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34> <RAM>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%cifm_a1_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 32, i32 63)" [finalconv_Jan19.cpp:13]   --->   Operation 23 'partselect' 'cifm_a1_load_new' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln13 = bitcast i32 %cifm_a1_load_new to float" [finalconv_Jan19.cpp:13]   --->   Operation 24 'bitcast' 'bitcast_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%ifm_buff0_1_addr = getelementptr [34 x float]* %ifm_buff0_1, i64 0, i64 %zext_ln12" [finalconv_Jan19.cpp:13]   --->   Operation 25 'getelementptr' 'ifm_buff0_1_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.25ns)   --->   "store float %bitcast_ln13, float* %ifm_buff0_1_addr, align 4" [finalconv_Jan19.cpp:13]   --->   Operation 26 'store' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%cifm_a2_load_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read, i32 64, i32 95)" [finalconv_Jan19.cpp:14]   --->   Operation 27 'partselect' 'cifm_a2_load_new' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%bitcast_ln14 = bitcast i32 %cifm_a2_load_new to float" [finalconv_Jan19.cpp:14]   --->   Operation 28 'bitcast' 'bitcast_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%ifm_buff0_2_addr = getelementptr [34 x float]* %ifm_buff0_2, i64 0, i64 %zext_ln12" [finalconv_Jan19.cpp:14]   --->   Operation 29 'getelementptr' 'ifm_buff0_2_addr' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (3.25ns)   --->   "store float %bitcast_ln14, float* %ifm_buff0_2_addr, align 4" [finalconv_Jan19.cpp:14]   --->   Operation 30 'store' <Predicate = (!icmp_ln9)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34> <RAM>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [finalconv_Jan19.cpp:29]   --->   Operation 31 'specregionend' 'empty' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br label %1" [finalconv_Jan19.cpp:9]   --->   Operation 32 'br' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader1" [finalconv_Jan19.cpp:32]   --->   Operation 33 'br' <Predicate = true> <Delay = 1.76>

State 4 <SV = 3> <Delay = 3.25>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%j1_0 = phi i6 [ %j_1, %hls_label_1 ], [ 0, %.preheader1.preheader ]"   --->   Operation 34 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (1.42ns)   --->   "%icmp_ln32 = icmp eq i6 %j1_0, -30" [finalconv_Jan19.cpp:32]   --->   Operation 35 'icmp' 'icmp_ln32' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 34, i64 34, i64 34)"   --->   Operation 36 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (1.82ns)   --->   "%j_1 = add i6 %j1_0, 1" [finalconv_Jan19.cpp:32]   --->   Operation 37 'add' 'j_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "br i1 %icmp_ln32, label %.preheader.preheader, label %hls_label_1" [finalconv_Jan19.cpp:32]   --->   Operation 38 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str2)" [finalconv_Jan19.cpp:33]   --->   Operation 39 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [finalconv_Jan19.cpp:34]   --->   Operation 40 'specpipeline' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%cifm_read_1 = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %cifm)" [finalconv_Jan19.cpp:35]   --->   Operation 41 'read' 'cifm_read_1' <Predicate = (!icmp_ln32)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln35 = trunc i512 %cifm_read_1 to i32" [finalconv_Jan19.cpp:35]   --->   Operation 42 'trunc' 'trunc_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%bitcast_ln35 = bitcast i32 %trunc_ln35 to float" [finalconv_Jan19.cpp:35]   --->   Operation 43 'bitcast' 'bitcast_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i6 %j1_0 to i64" [finalconv_Jan19.cpp:35]   --->   Operation 44 'zext' 'zext_ln35' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%ifm_buff1_0_addr = getelementptr [34 x float]* %ifm_buff1_0, i64 0, i64 %zext_ln35" [finalconv_Jan19.cpp:35]   --->   Operation 45 'getelementptr' 'ifm_buff1_0_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (3.25ns)   --->   "store float %bitcast_ln35, float* %ifm_buff1_0_addr, align 4" [finalconv_Jan19.cpp:35]   --->   Operation 46 'store' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34> <RAM>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%cifm_a1_load_1_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read_1, i32 32, i32 63)" [finalconv_Jan19.cpp:36]   --->   Operation 47 'partselect' 'cifm_a1_load_1_new' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln36 = bitcast i32 %cifm_a1_load_1_new to float" [finalconv_Jan19.cpp:36]   --->   Operation 48 'bitcast' 'bitcast_ln36' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%ifm_buff1_1_addr = getelementptr [34 x float]* %ifm_buff1_1, i64 0, i64 %zext_ln35" [finalconv_Jan19.cpp:36]   --->   Operation 49 'getelementptr' 'ifm_buff1_1_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (3.25ns)   --->   "store float %bitcast_ln36, float* %ifm_buff1_1_addr, align 4" [finalconv_Jan19.cpp:36]   --->   Operation 50 'store' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%cifm_a2_load_1_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read_1, i32 64, i32 95)" [finalconv_Jan19.cpp:37]   --->   Operation 51 'partselect' 'cifm_a2_load_1_new' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%bitcast_ln37 = bitcast i32 %cifm_a2_load_1_new to float" [finalconv_Jan19.cpp:37]   --->   Operation 52 'bitcast' 'bitcast_ln37' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%ifm_buff1_2_addr = getelementptr [34 x float]* %ifm_buff1_2, i64 0, i64 %zext_ln35" [finalconv_Jan19.cpp:37]   --->   Operation 53 'getelementptr' 'ifm_buff1_2_addr' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (3.25ns)   --->   "store float %bitcast_ln37, float* %ifm_buff1_2_addr, align 4" [finalconv_Jan19.cpp:37]   --->   Operation 54 'store' <Predicate = (!icmp_ln32)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str2, i32 %tmp_1)" [finalconv_Jan19.cpp:52]   --->   Operation 55 'specregionend' 'empty_8' <Predicate = (!icmp_ln32)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "br label %.preheader1" [finalconv_Jan19.cpp:32]   --->   Operation 56 'br' <Predicate = (!icmp_ln32)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.76>
ST_5 : Operation 57 [1/1] (1.76ns)   --->   "br label %.preheader" [finalconv_Jan19.cpp:54]   --->   Operation 57 'br' <Predicate = true> <Delay = 1.76>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%j2_0 = phi i6 [ %j_2, %hls_label_2 ], [ 0, %.preheader.preheader ]"   --->   Operation 58 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (1.42ns)   --->   "%icmp_ln54 = icmp eq i6 %j2_0, -30" [finalconv_Jan19.cpp:54]   --->   Operation 59 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopTripCount(i64 34, i64 34, i64 34)"   --->   Operation 60 'speclooptripcount' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (1.82ns)   --->   "%j_2 = add i6 %j2_0, 1" [finalconv_Jan19.cpp:54]   --->   Operation 61 'add' 'j_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.00ns)   --->   "br i1 %icmp_ln54, label %2, label %hls_label_2" [finalconv_Jan19.cpp:54]   --->   Operation 62 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)" [finalconv_Jan19.cpp:55]   --->   Operation 63 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [finalconv_Jan19.cpp:56]   --->   Operation 64 'specpipeline' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%cifm_read_2 = call i512 @_ssdm_op_Read.axis.volatile.i512P(i512* %cifm)" [finalconv_Jan19.cpp:57]   --->   Operation 65 'read' 'cifm_read_2' <Predicate = (!icmp_ln54)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln57 = trunc i512 %cifm_read_2 to i32" [finalconv_Jan19.cpp:57]   --->   Operation 66 'trunc' 'trunc_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns)   --->   "%bitcast_ln57 = bitcast i32 %trunc_ln57 to float" [finalconv_Jan19.cpp:57]   --->   Operation 67 'bitcast' 'bitcast_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln57 = zext i6 %j2_0 to i64" [finalconv_Jan19.cpp:57]   --->   Operation 68 'zext' 'zext_ln57' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%ifm_buff2_0_addr = getelementptr [34 x float]* %ifm_buff2_0, i64 0, i64 %zext_ln57" [finalconv_Jan19.cpp:57]   --->   Operation 69 'getelementptr' 'ifm_buff2_0_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (3.25ns)   --->   "store float %bitcast_ln57, float* %ifm_buff2_0_addr, align 4" [finalconv_Jan19.cpp:57]   --->   Operation 70 'store' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34> <RAM>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%cifm_a1_load_2_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read_2, i32 32, i32 63)" [finalconv_Jan19.cpp:58]   --->   Operation 71 'partselect' 'cifm_a1_load_2_new' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.00ns)   --->   "%bitcast_ln58 = bitcast i32 %cifm_a1_load_2_new to float" [finalconv_Jan19.cpp:58]   --->   Operation 72 'bitcast' 'bitcast_ln58' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%ifm_buff2_1_addr = getelementptr [34 x float]* %ifm_buff2_1, i64 0, i64 %zext_ln57" [finalconv_Jan19.cpp:58]   --->   Operation 73 'getelementptr' 'ifm_buff2_1_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (3.25ns)   --->   "store float %bitcast_ln58, float* %ifm_buff2_1_addr, align 4" [finalconv_Jan19.cpp:58]   --->   Operation 74 'store' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34> <RAM>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%cifm_a2_load_2_new = call i32 @_ssdm_op_PartSelect.i32.i512.i32.i32(i512 %cifm_read_2, i32 64, i32 95)" [finalconv_Jan19.cpp:59]   --->   Operation 75 'partselect' 'cifm_a2_load_2_new' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%bitcast_ln59 = bitcast i32 %cifm_a2_load_2_new to float" [finalconv_Jan19.cpp:59]   --->   Operation 76 'bitcast' 'bitcast_ln59' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%ifm_buff2_2_addr = getelementptr [34 x float]* %ifm_buff2_2, i64 0, i64 %zext_ln57" [finalconv_Jan19.cpp:59]   --->   Operation 77 'getelementptr' 'ifm_buff2_2_addr' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (3.25ns)   --->   "store float %bitcast_ln59, float* %ifm_buff2_2_addr, align 4" [finalconv_Jan19.cpp:59]   --->   Operation 78 'store' <Predicate = (!icmp_ln54)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 34> <RAM>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_2)" [finalconv_Jan19.cpp:74]   --->   Operation 79 'specregionend' 'empty_9' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "br label %.preheader" [finalconv_Jan19.cpp:54]   --->   Operation 80 'br' <Predicate = (!icmp_ln54)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 81 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', finalconv_Jan19.cpp:28) [14]  (1.77 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', finalconv_Jan19.cpp:28) [14]  (0 ns)
	'getelementptr' operation ('ifm_buff0_0_addr', finalconv_Jan19.cpp:12) [26]  (0 ns)
	'store' operation ('store_ln12', finalconv_Jan19.cpp:12) of variable 'bitcast_ln12', finalconv_Jan19.cpp:12 on array 'ifm_buff0_0' [27]  (3.25 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', finalconv_Jan19.cpp:32) [41]  (1.77 ns)

 <State 4>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', finalconv_Jan19.cpp:32) [41]  (0 ns)
	'getelementptr' operation ('ifm_buff1_0_addr', finalconv_Jan19.cpp:35) [53]  (0 ns)
	'store' operation ('store_ln35', finalconv_Jan19.cpp:35) of variable 'bitcast_ln35', finalconv_Jan19.cpp:35 on array 'ifm_buff1_0' [54]  (3.25 ns)

 <State 5>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('j') with incoming values : ('j', finalconv_Jan19.cpp:54) [68]  (1.77 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', finalconv_Jan19.cpp:54) [68]  (0 ns)
	'getelementptr' operation ('ifm_buff2_0_addr', finalconv_Jan19.cpp:57) [80]  (0 ns)
	'store' operation ('store_ln57', finalconv_Jan19.cpp:57) of variable 'bitcast_ln57', finalconv_Jan19.cpp:57 on array 'ifm_buff2_0' [81]  (3.25 ns)

 <State 7>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
