/*
WARNING: Do NOT edit the input and output ports in this file in a text
editor if you plan to continue editing the block that represents it in
the Block Editor! File corruption is VERY likely to occur.
*/
/*
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.
*/
(header "graphic" (version "1.4"))
(pin
	(input)
	(rect -32 248 136 264)
	(text "INPUT" (rect 125 0 153 10)(font "Arial" (font_size 6)))
	(text "CLOCK_50" (rect 5 0 60 12)(font "Arial" ))
	(pt 168 8)
	(drawing
		(line (pt 84 12)(pt 109 12))
		(line (pt 84 4)(pt 109 4))
		(line (pt 113 8)(pt 168 8))
		(line (pt 84 12)(pt 84 4))
		(line (pt 109 4)(pt 113 8))
		(line (pt 109 12)(pt 113 8))
	)
	(text "VCC" (rect 128 7 148 17)(font "Arial" (font_size 6)))
	(annotation_block (location)(rect -88 264 -32 288))
)
(pin
	(output)
	(rect 1056 248 1232 264)
	(text "OUTPUT" (rect 1 0 39 10)(font "Arial" (font_size 6)))
	(text "LEDR[7..0]" (rect 90 0 139 17)(font "Intel Clear" ))
	(pt 0 8)
	(drawing
		(line (pt 0 8)(pt 52 8))
		(line (pt 52 4)(pt 78 4))
		(line (pt 52 12)(pt 78 12))
		(line (pt 52 12)(pt 52 4))
		(line (pt 78 4)(pt 82 8))
		(line (pt 82 8)(pt 78 12))
		(line (pt 78 12)(pt 82 8))
	)
	(annotation_block (location)(rect 1232 264 1296 288))
)
(symbol
	(rect 832 224 1032 304)
	(text "ROM_16_8" (rect 5 0 59 12)(font "Arial" ))
	(text "inst" (rect 8 64 25 76)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "address[3..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "address[3..0]" (rect 21 27 85 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32)(line_width 3))
	)
	(port
		(pt 200 32)
		(output)
		(text "dataOut[7..0]" (rect 0 0 64 12)(font "Arial" ))
		(text "dataOut[7..0]" (rect 125 27 189 39)(font "Arial" ))
		(line (pt 200 32)(pt 184 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 184 64))
	)
)
(symbol
	(rect 376 224 528 304)
	(text "Counter_4" (rect 5 0 55 12)(font "Arial" ))
	(text "inst2" (rect 8 64 30 81)(font "Intel Clear" ))
	(port
		(pt 0 32)
		(input)
		(text "clk" (rect 0 0 14 12)(font "Arial" ))
		(text "clk" (rect 21 27 35 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 152 32)
		(output)
		(text "count[3..0]" (rect 0 0 53 12)(font "Arial" ))
		(text "count[3..0]" (rect 87 27 140 39)(font "Arial" ))
		(line (pt 152 32)(pt 136 32)(line_width 3))
	)
	(drawing
		(rectangle (rect 16 16 136 64))
	)
)
(symbol
	(rect 160 224 304 304)
	(text "ClkDividerN" (rect 5 0 65 12)(font "Arial" ))
	(text "inst50" (rect 8 64 37 76)(font "Arial" ))
	(port
		(pt 0 32)
		(input)
		(text "clkIn" (rect 0 0 23 12)(font "Arial" ))
		(text "clkIn" (rect 21 27 44 39)(font "Arial" ))
		(line (pt 0 32)(pt 16 32))
	)
	(port
		(pt 144 32)
		(output)
		(text "clkOut" (rect 0 0 31 12)(font "Arial" ))
		(text "clkOut" (rect 97 27 128 39)(font "Arial" ))
		(line (pt 144 32)(pt 128 32))
	)
	(parameter
		"divFactor"
		"50000000"
		""
		(type "PARAMETER_SIGNED_DEC")	)
	(drawing
		(rectangle (rect 16 16 128 64))
	)
	(annotation_block (parameter)(rect 304 184 500 222))
)
(connector
	(pt 136 256)
	(pt 160 256)
)
(connector
	(pt 304 256)
	(pt 376 256)
)
(connector
	(pt 1032 256)
	(pt 1056 256)
	(bus)
)
(connector
	(pt 528 256)
	(pt 832 256)
	(bus)
)
