<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta content="text/html; charset=utf-8" http-equiv="Content-Type"/><link href="insn.css" rel="stylesheet" type="text/css"/><meta content="encodingindex.xsl" name="generator"/><title>A64 - Index by Encoding</title></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/encodingindex.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/encodingindex.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="topleveltable"><a id="top" name="top"></a>Top-level encodings for A64</h1><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3"></td><td class="lr" colspan="4">op0</td><td class="lr" colspan="25"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
          00xx
        </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
          100x
        </td><td class="iformname"><a href="#dpimm">Data Processing -- Immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
          101x
        </td><td class="iformname"><a href="#control">Branches, Exception Generating and System instructions</a></td></tr><tr class="instructiontable"><td class="bitfield">
          x1x0
        </td><td class="iformname"><a href="#ldst">Loads and Stores</a></td></tr><tr class="instructiontable"><td class="bitfield">
          x101
        </td><td class="iformname"><a href="#dpreg">Data Processing -- Register</a></td></tr><tr class="instructiontable"><td class="bitfield">
          x111
        </td><td class="iformname"><a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a></td></tr></table></div><hr/><h2><a id="dpimm" name="dpimm"></a>Data Processing -- Immediate</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3"></td><td class="lr" colspan="3">100</td><td class="lr" colspan="3">op0</td><td class="lr" colspan="23"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="1">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th></tr><tr class="instructiontable"><td class="bitfield">
            00x
          </td><td class="iformname"><a href="#pcreladdr">PC-rel. addressing</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01x
          </td><td class="iformname"><a href="#addsub_imm">Add/subtract (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            100
          </td><td class="iformname"><a href="#log_imm">Logical (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            101
          </td><td class="iformname"><a href="#movewide">Move wide (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="iformname"><a href="#bitfield">Bitfield</a></td></tr><tr class="instructiontable"><td class="bitfield">
            111
          </td><td class="iformname"><a href="#extract">Extract</a></td></tr></table></div><hr/><div class="iclass" id="pcreladdr"><a id="pcreladdr" name="pcreladdr"><h3 class="iclass">PC-rel. addressing</h3></a><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">op</td><td class="lr" colspan="2">immlo</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="19">immhi</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="pcreladdr"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="adr.html" id="ADR" name="ADR">ADR</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="adrp.html" id="ADRP" name="ADRP">ADRP</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="addsub_imm"><a id="addsub_imm" name="addsub_imm"><h3 class="iclass">Add/subtract (immediate)</h3></a><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">shift</td><td class="lr" colspan="12">imm12</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="addsub_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">shift</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="add_addsub_imm.html" id="ADD_addsub_imm" name="ADD_addsub_imm">ADD (immediate)</a>
            —
            <a href="add_addsub_imm.html#ADD_32_addsub_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="adds_addsub_imm.html" id="ADDS_addsub_imm" name="ADDS_addsub_imm">ADDS (immediate)</a>
            —
            <a href="adds_addsub_imm.html#ADDS_32S_addsub_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="sub_addsub_imm.html" id="SUB_addsub_imm" name="SUB_addsub_imm">SUB (immediate)</a>
            —
            <a href="sub_addsub_imm.html#SUB_32_addsub_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="subs_addsub_imm.html" id="SUBS_addsub_imm" name="SUBS_addsub_imm">SUBS (immediate)</a>
            —
            <a href="subs_addsub_imm.html#SUBS_32S_addsub_imm">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="add_addsub_imm.html" id="ADD_addsub_imm" name="ADD_addsub_imm">ADD (immediate)</a>
            —
            <a href="add_addsub_imm.html#ADD_64_addsub_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="adds_addsub_imm.html" id="ADDS_addsub_imm" name="ADDS_addsub_imm">ADDS (immediate)</a>
            —
            <a href="adds_addsub_imm.html#ADDS_64S_addsub_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="sub_addsub_imm.html" id="SUB_addsub_imm" name="SUB_addsub_imm">SUB (immediate)</a>
            —
            <a href="sub_addsub_imm.html#SUB_64_addsub_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="subs_addsub_imm.html" id="SUBS_addsub_imm" name="SUBS_addsub_imm">SUBS (immediate)</a>
            —
            <a href="subs_addsub_imm.html#SUBS_64S_addsub_imm">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="log_imm"><a id="log_imm" name="log_imm"><h3 class="iclass">Logical (immediate)</h3></a><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="6">immr</td><td class="lr" colspan="6">imms</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="log_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="and_log_imm.html" id="AND_log_imm" name="AND_log_imm">AND (immediate)</a>
            —
            <a href="and_log_imm.html#AND_32_log_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="orr_log_imm.html" id="ORR_log_imm" name="ORR_log_imm">ORR (immediate)</a>
            —
            <a href="orr_log_imm.html#ORR_32_log_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="eor_log_imm.html" id="EOR_log_imm" name="EOR_log_imm">EOR (immediate)</a>
            —
            <a href="eor_log_imm.html#EOR_32_log_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="ands_log_imm.html" id="ANDS_log_imm" name="ANDS_log_imm">ANDS (immediate)</a>
            —
            <a href="ands_log_imm.html#ANDS_32S_log_imm">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="and_log_imm.html" id="AND_log_imm" name="AND_log_imm">AND (immediate)</a>
            —
            <a href="and_log_imm.html#AND_64_log_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="orr_log_imm.html" id="ORR_log_imm" name="ORR_log_imm">ORR (immediate)</a>
            —
            <a href="orr_log_imm.html#ORR_64_log_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="eor_log_imm.html" id="EOR_log_imm" name="EOR_log_imm">EOR (immediate)</a>
            —
            <a href="eor_log_imm.html#EOR_64_log_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><a href="ands_log_imm.html" id="ANDS_log_imm" name="ANDS_log_imm">ANDS (immediate)</a>
            —
            <a href="ands_log_imm.html#ANDS_64S_log_imm">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="movewide"><a id="movewide" name="movewide"><h3 class="iclass">Move wide (immediate)</h3></a><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="2">hw</td><td class="lr" colspan="16">imm16</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="movewide"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">hw</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="movn.html" id="MOVN" name="MOVN">MOVN</a>
            —
            <a href="movn.html#MOVN_32_movewide">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="movz.html" id="MOVZ" name="MOVZ">MOVZ</a>
            —
            <a href="movz.html#MOVZ_32_movewide">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><a href="movk.html" id="MOVK" name="MOVK">MOVK</a>
            —
            <a href="movk.html#MOVK_32_movewide">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="movn.html" id="MOVN" name="MOVN">MOVN</a>
            —
            <a href="movn.html#MOVN_64_movewide">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="movz.html" id="MOVZ" name="MOVZ">MOVZ</a>
            —
            <a href="movz.html#MOVZ_64_movewide">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><a href="movk.html" id="MOVK" name="MOVK">MOVK</a>
            —
            <a href="movk.html#MOVK_64_movewide">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="bitfield"><a id="bitfield" name="bitfield"><h3 class="iclass">Bitfield</h3></a><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">N</td><td class="lr" colspan="6">immr</td><td class="lr" colspan="6">imms</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="bitfield"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">N</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="sbfm.html" id="SBFM" name="SBFM">SBFM</a>
            —
            <a href="sbfm.html#SBFM_32M_bitfield">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="bfm.html" id="BFM" name="BFM">BFM</a>
            —
            <a href="bfm.html#BFM_32M_bitfield">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="ubfm.html" id="UBFM" name="UBFM">UBFM</a>
            —
            <a href="ubfm.html#UBFM_32M_bitfield">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="sbfm.html" id="SBFM" name="SBFM">SBFM</a>
            —
            <a href="sbfm.html#SBFM_64M_bitfield">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="bfm.html" id="BFM" name="BFM">BFM</a>
            —
            <a href="bfm.html#BFM_64M_bitfield">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ubfm.html" id="UBFM" name="UBFM">UBFM</a>
            —
            <a href="ubfm.html#UBFM_64M_bitfield">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="extract"><a id="extract" name="extract"><h3 class="iclass">Extract</h3></a><p>These instructions are under <a href="#dpimm">Data Processing -- Immediate</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">op21</td><td class="l">1</td><td>0</td><td>0</td><td>1</td><td>1</td><td class="r">1</td><td class="lr">N</td><td class="lr">o0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">imms</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="extract"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op21</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">imms</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">x1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0xxxxx</td><td class="iformname"><a href="extr.html" id="EXTR" name="EXTR">EXTR</a>
            —
            <a href="extr.html#EXTR_32_extract">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="extr.html" id="EXTR" name="EXTR">EXTR</a>
            —
            <a href="extr.html#EXTR_64_extract">64-bit</a></td></tr></tbody></table></div></div><hr/><h2><a id="control" name="control"></a>Branches, Exception Generating and System instructions</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="3">op0</td><td class="lr" colspan="3">101</td><td class="lr" colspan="4">op1</td><td class="lr" colspan="22"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="2">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            0xxx
          </td><td class="iformname"><a href="#condbranch">Conditional branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            010
          </td><td class="bitfield">
            1xxx
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            00xx
          </td><td class="iformname"><a href="#exception">Exception generation</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0100
          </td><td class="iformname"><a href="#system">System</a></td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            0101
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            011x
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            110
          </td><td class="bitfield">
            1xxx
          </td><td class="iformname"><a href="#branch_reg">Unconditional branch (register)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x00
          </td><td class="bitfield"></td><td class="iformname"><a href="#branch_imm">Unconditional branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x01
          </td><td class="bitfield">
            0xxx
          </td><td class="iformname"><a href="#compbranch">Compare and branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x01
          </td><td class="bitfield">
            1xxx
          </td><td class="iformname"><a href="#testbranch">Test and branch (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x11
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></table></div><hr/><div class="iclass" id="condbranch"><a id="condbranch" name="condbranch"><h3 class="iclass">Conditional branch (immediate)</h3></a><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">o1</td><td class="lr" colspan="19">imm19</td><td class="lr">o0</td><td class="lr" colspan="4">cond</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="condbranch"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="b_cond.html" id="B_cond" name="B_cond">B.cond</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="exception"><a id="exception" name="exception"><h3 class="iclass">Exception generation</h3></a><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opc</td><td class="lr" colspan="16">imm16</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="2">LL</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="exception"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">LL</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">xx1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">x1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1xx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">01</td><td class="iformname"><a href="svc.html" id="SVC" name="SVC">SVC</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">10</td><td class="iformname"><a href="hvc.html" id="HVC" name="HVC">HVC</a></td></tr><tr><td class="bitfield">000</td><td class="bitfield">000</td><td class="bitfield">11</td><td class="iformname"><a href="smc.html" id="SMC" name="SMC">SMC</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">000</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname"><a href="brk.html" id="BRK" name="BRK">BRK</a></td></tr><tr><td class="bitfield">001</td><td class="bitfield">000</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">000</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname"><a href="hlt.html" id="HLT" name="HLT">HLT</a></td></tr><tr><td class="bitfield">010</td><td class="bitfield">000</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">011</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">100</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">00</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">01</td><td class="iformname"><a href="dcps1.html" id="DCPS1" name="DCPS1">DCPS1</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">10</td><td class="iformname"><a href="dcps2.html" id="DCPS2" name="DCPS2">DCPS2</a></td></tr><tr><td class="bitfield">101</td><td class="bitfield">000</td><td class="bitfield">11</td><td class="iformname"><a href="dcps3.html" id="DCPS3" name="DCPS3">DCPS3</a></td></tr><tr><td class="bitfield">11x</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="system"><a id="system" name="system"><h3 class="iclass">System</h3></a><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="2">op0</td><td class="lr" colspan="3">op1</td><td class="lr" colspan="4">CRn</td><td class="lr" colspan="4">CRm</td><td class="lr" colspan="3">op2</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="system"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="7" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">op0</th><th class="bitfields" colspan="" rowspan="">op1</th><th class="bitfields" colspan="" rowspan="">CRn</th><th class="bitfields" colspan="" rowspan="">CRm</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">000x</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">0100</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">0100</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11111</td><td class="iformname"><a href="msr_imm.html" id="MSR_imm" name="MSR_imm">MSR (immediate)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">011x</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">1xxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">xx0</td><td class="bitfield">001x</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">x0x</td><td class="bitfield">001x</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">001x</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0010</td><td class="bitfield">!= 00x0</td><td class="bitfield"></td><td class="bitfield">11111</td><td class="iformname"><a href="hint.html" id="HINT" name="HINT">HINT</a>
            —
            <a href="hint.html#HINT_2">hints 8 to 15, and 24 to 127</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0010</td><td class="bitfield">0000</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><a href="nop.html" id="NOP" name="NOP">NOP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0010</td><td class="bitfield">0000</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><a href="yield.html" id="YIELD" name="YIELD">YIELD</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0010</td><td class="bitfield">0000</td><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><a href="wfe.html" id="WFE" name="WFE">WFE</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0010</td><td class="bitfield">0000</td><td class="bitfield">011</td><td class="bitfield">11111</td><td class="iformname"><a href="wfi.html" id="WFI" name="WFI">WFI</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0010</td><td class="bitfield">0000</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><a href="sev.html" id="SEV" name="SEV">SEV</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0010</td><td class="bitfield">0000</td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><a href="sevl.html" id="SEVL" name="SEVL">SEVL</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0010</td><td class="bitfield">0000</td><td class="bitfield">11x</td><td class="bitfield">11111</td><td class="iformname"><a href="hint.html" id="HINT" name="HINT">HINT</a>
            —
            <a href="hint.html#HINT_1">hints 6 and 7</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0010</td><td class="bitfield">0010</td><td class="bitfield">!= 00x</td><td class="bitfield">11111</td><td class="iformname"><a href="hint.html" id="HINT" name="HINT">HINT</a>
            —
            <a href="hint.html#HINT_3">hints 17 to 23</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0010</td><td class="bitfield">0010</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><a href="esb.html" id="ESB" name="ESB">ESB</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0010</td><td class="bitfield">0010</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><a href="psb.html" id="PSB" name="PSB">PSB CSYNC</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><a href="clrex.html" id="CLREX" name="CLREX">CLREX</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><a href="dsb.html" id="DSB" name="DSB">DSB</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><a href="dmb.html" id="DMB" name="DMB">DMB</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><a href="isb.html" id="ISB" name="ISB">ISB</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield">111</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1xx</td><td class="bitfield">001x</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sys.html" id="SYS" name="SYS">SYS</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="msr_reg.html" id="MSR_reg" name="MSR_reg">MSR (register)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sysl.html" id="SYSL" name="SYSL">SYSL</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="mrs.html" id="MRS" name="MRS">MRS</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="branch_reg"><a id="branch_reg" name="branch_reg"><h3 class="iclass">Unconditional branch (register)</h3></a><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="4">opc</td><td class="lr" colspan="5">op2</td><td class="lr" colspan="6">op3</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">op4</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="branch_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">op3</th><th class="bitfields" colspan="" rowspan="">Rn</th><th class="bitfields" colspan="" rowspan="">op4</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">!= 00000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">!= 000000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 11111</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0000</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="br.html" id="BR" name="BR">BR</a></td></tr><tr><td class="bitfield">0001</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="blr.html" id="BLR" name="BLR">BLR</a></td></tr><tr><td class="bitfield">0010</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="ret.html" id="RET" name="RET">RET</a></td></tr><tr><td class="bitfield">0011</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">010x</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">!= 11111</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0100</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">11111</td><td class="bitfield">00000</td><td class="iformname"><a href="eret.html" id="ERET" name="ERET">ERET</a></td></tr><tr><td class="bitfield">0101</td><td class="bitfield">11111</td><td class="bitfield">000000</td><td class="bitfield">11111</td><td class="bitfield">00000</td><td class="iformname"><a href="drps.html" id="DRPS" name="DRPS">DRPS</a></td></tr><tr><td class="bitfield">011x</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1xxx</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="branch_imm"><a id="branch_imm" name="branch_imm"><h3 class="iclass">Unconditional branch (immediate)</h3></a><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">op</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td class="r">1</td><td class="lr" colspan="26">imm26</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="branch_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="b_uncond.html" id="B_uncond" name="B_uncond">B</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="bl.html" id="BL" name="BL">BL</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="compbranch"><a id="compbranch" name="compbranch"><h3 class="iclass">Compare and branch (immediate)</h3></a><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">op</td><td class="lr" colspan="19">imm19</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="compbranch"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="cbz.html" id="CBZ" name="CBZ">CBZ</a>
            —
            <a href="cbz.html#CBZ_32_compbranch">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="cbnz.html" id="CBNZ" name="CBNZ">CBNZ</a>
            —
            <a href="cbnz.html#CBNZ_32_compbranch">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="cbz.html" id="CBZ" name="CBZ">CBZ</a>
            —
            <a href="cbz.html#CBZ_64_compbranch">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="cbnz.html" id="CBNZ" name="CBNZ">CBNZ</a>
            —
            <a href="cbnz.html#CBNZ_64_compbranch">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="testbranch"><a id="testbranch" name="testbranch"><h3 class="iclass">Test and branch (immediate)</h3></a><p>These instructions are under <a href="#control">Branches, Exception Generating and System instructions</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">b5</td><td class="l">0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">op</td><td class="lr" colspan="5">b40</td><td class="lr" colspan="14">imm14</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="testbranch"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="iformname"><a href="tbz.html" id="TBZ" name="TBZ">TBZ</a></td></tr><tr><td class="bitfield">1</td><td class="iformname"><a href="tbnz.html" id="TBNZ" name="TBNZ">TBNZ</a></td></tr></tbody></table></div></div><hr/><h2><a id="ldst" name="ldst"></a>Loads and Stores</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">op0</td><td class="lr" colspan="1"></td><td class="lr" colspan="2">op1</td><td class="lr" colspan="1">1</td><td class="lr">op2</td><td class="lr" colspan="1">0</td><td class="lr" colspan="2">op3</td><td class="lr" colspan="1"></td><td class="lr" colspan="6">op4</td><td class="lr" colspan="4"></td><td class="lr" colspan="2">op5</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="6">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th><th class="bitfields">op5</th></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            000000
          </td><td class="bitfield"></td><td class="iformname"><a href="#asisdlse">Advanced SIMD load/store multiple structures</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            0xxxxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#asisdlsep">Advanced SIMD load/store multiple structures (post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            x00000
          </td><td class="bitfield"></td><td class="iformname"><a href="#asisdlso">Advanced SIMD load/store single structure</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#asisdlsop">Advanced SIMD load/store single structure (post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0
          </td><td class="bitfield">
            x1xxxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0
          </td><td class="bitfield">
            xx1xxx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0
          </td><td class="bitfield">
            xxx1xx
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0
          </td><td class="bitfield">
            xxxx1x
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            x0
          </td><td class="bitfield">
            xxxxx1
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            1
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            00
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ldstexcl">Load/store exclusive</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            00
          </td><td class="bitfield">
            0
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            01
          </td><td class="bitfield"></td><td class="bitfield">
            0x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#loadlit">Load register (literal)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            01
          </td><td class="bitfield"></td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            10
          </td><td class="bitfield"></td><td class="bitfield">
            00
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ldstnapair_offs">Load/store no-allocate pair (offset)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            10
          </td><td class="bitfield"></td><td class="bitfield">
            01
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ldstpair_post">Load/store register pair (post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            10
          </td><td class="bitfield"></td><td class="bitfield">
            10
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ldstpair_off">Load/store register pair (offset)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            10
          </td><td class="bitfield"></td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ldstpair_pre">Load/store register pair (pre-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0xxxxx
          </td><td class="bitfield">
            00
          </td><td class="iformname"><a href="#ldst_unscaled">Load/store register (unscaled immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0xxxxx
          </td><td class="bitfield">
            01
          </td><td class="iformname"><a href="#ldst_immpost">Load/store register (immediate post-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0xxxxx
          </td><td class="bitfield">
            10
          </td><td class="iformname"><a href="#ldst_unpriv">Load/store register (unprivileged)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0xxxxx
          </td><td class="bitfield">
            11
          </td><td class="iformname"><a href="#ldst_immpre">Load/store register (immediate pre-indexed)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxxx
          </td><td class="bitfield">
            00
          </td><td class="iformname"><a href="#memop">Atomic memory operations</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1xxxxx
          </td><td class="bitfield">
            10
          </td><td class="iformname"><a href="#ldst_regoff">Load/store register (register offset)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#ldst_pos">Load/store register (unsigned immediate)</a></td></tr></table></div><hr/><div class="iclass" id="asisdlse"><a id="asisdlse" name="asisdlse"><h3 class="iclass">Advanced SIMD load/store multiple structures</h3></a><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="4">opcode</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdlse"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><a href="st4_advsimd_mult.html" id="ST4_advsimd_mult" name="ST4_advsimd_mult">ST4 (multiple structures)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlse_R4_4v">four registers</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0100</td><td class="iformname"><a href="st3_advsimd_mult.html" id="ST3_advsimd_mult" name="ST3_advsimd_mult">ST3 (multiple structures)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlse_R3_3v">three registers</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlse_R1_1v">one register</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1000</td><td class="iformname"><a href="st2_advsimd_mult.html" id="ST2_advsimd_mult" name="ST2_advsimd_mult">ST2 (multiple structures)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1010</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlse_R2_2v">two registers</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><a href="ld4_advsimd_mult.html" id="LD4_advsimd_mult" name="LD4_advsimd_mult">LD4 (multiple structures)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0010</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlse_R4_4v">four registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0100</td><td class="iformname"><a href="ld3_advsimd_mult.html" id="LD3_advsimd_mult" name="LD3_advsimd_mult">LD3 (multiple structures)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlse_R3_3v">three registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlse_R1_1v">one register</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1000</td><td class="iformname"><a href="ld2_advsimd_mult.html" id="LD2_advsimd_mult" name="LD2_advsimd_mult">LD2 (multiple structures)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1010</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlse_R2_2v">two registers</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdlsep"><a id="asisdlsep" name="asisdlsep"><h3 class="iclass">Advanced SIMD load/store multiple structures (post-indexed)</h3></a><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdlsep"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">Rm</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0000</td><td class="iformname"><a href="st4_advsimd_mult.html" id="ST4_advsimd_mult" name="ST4_advsimd_mult">ST4 (multiple structures)</a>
            —
            <a href="st4_advsimd_mult.html#ST4_asisdlsep_R4_r">register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0010</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_R4_r4">four registers, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0100</td><td class="iformname"><a href="st3_advsimd_mult.html" id="ST3_advsimd_mult" name="ST3_advsimd_mult">ST3 (multiple structures)</a>
            —
            <a href="st3_advsimd_mult.html#ST3_asisdlsep_R3_r">register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0110</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_R3_r3">three registers, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">0111</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_R1_r1">one register, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">1000</td><td class="iformname"><a href="st2_advsimd_mult.html" id="ST2_advsimd_mult" name="ST2_advsimd_mult">ST2 (multiple structures)</a>
            —
            <a href="st2_advsimd_mult.html#ST2_asisdlsep_R2_r">register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">1010</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_R2_r2">two registers, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0000</td><td class="iformname"><a href="st4_advsimd_mult.html" id="ST4_advsimd_mult" name="ST4_advsimd_mult">ST4 (multiple structures)</a>
            —
            <a href="st4_advsimd_mult.html#ST4_asisdlsep_I4_i">immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0010</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_I4_i4">four registers, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0100</td><td class="iformname"><a href="st3_advsimd_mult.html" id="ST3_advsimd_mult" name="ST3_advsimd_mult">ST3 (multiple structures)</a>
            —
            <a href="st3_advsimd_mult.html#ST3_asisdlsep_I3_i">immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0110</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_I3_i3">three registers, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">0111</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_I1_i1">one register, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">1000</td><td class="iformname"><a href="st2_advsimd_mult.html" id="ST2_advsimd_mult" name="ST2_advsimd_mult">ST2 (multiple structures)</a>
            —
            <a href="st2_advsimd_mult.html#ST2_asisdlsep_I2_i">immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">1010</td><td class="iformname"><a href="st1_advsimd_mult.html" id="ST1_advsimd_mult" name="ST1_advsimd_mult">ST1 (multiple structures)</a>
            —
            <a href="st1_advsimd_mult.html#ST1_asisdlsep_I2_i2">two registers, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0000</td><td class="iformname"><a href="ld4_advsimd_mult.html" id="LD4_advsimd_mult" name="LD4_advsimd_mult">LD4 (multiple structures)</a>
            —
            <a href="ld4_advsimd_mult.html#LD4_asisdlsep_R4_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0010</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_R4_r4">four registers, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0100</td><td class="iformname"><a href="ld3_advsimd_mult.html" id="LD3_advsimd_mult" name="LD3_advsimd_mult">LD3 (multiple structures)</a>
            —
            <a href="ld3_advsimd_mult.html#LD3_asisdlsep_R3_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0110</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_R3_r3">three registers, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">0111</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_R1_r1">one register, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">1000</td><td class="iformname"><a href="ld2_advsimd_mult.html" id="LD2_advsimd_mult" name="LD2_advsimd_mult">LD2 (multiple structures)</a>
            —
            <a href="ld2_advsimd_mult.html#LD2_asisdlsep_R2_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">1010</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_R2_r2">two registers, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0000</td><td class="iformname"><a href="ld4_advsimd_mult.html" id="LD4_advsimd_mult" name="LD4_advsimd_mult">LD4 (multiple structures)</a>
            —
            <a href="ld4_advsimd_mult.html#LD4_asisdlsep_I4_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0010</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_I4_i4">four registers, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0100</td><td class="iformname"><a href="ld3_advsimd_mult.html" id="LD3_advsimd_mult" name="LD3_advsimd_mult">LD3 (multiple structures)</a>
            —
            <a href="ld3_advsimd_mult.html#LD3_asisdlsep_I3_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0110</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_I3_i3">three registers, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">0111</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_I1_i1">one register, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">1000</td><td class="iformname"><a href="ld2_advsimd_mult.html" id="LD2_advsimd_mult" name="LD2_advsimd_mult">LD2 (multiple structures)</a>
            —
            <a href="ld2_advsimd_mult.html#LD2_asisdlsep_I2_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">1010</td><td class="iformname"><a href="ld1_advsimd_mult.html" id="LD1_advsimd_mult" name="LD1_advsimd_mult">LD1 (multiple structures)</a>
            —
            <a href="ld1_advsimd_mult.html#LD1_asisdlsep_I2_i2">two registers, immediate offset</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdlso"><a id="asisdlso" name="asisdlso"><h3 class="iclass">Advanced SIMD load/store single structure</h3></a><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr">R</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="3">opcode</td><td class="lr">S</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdlso"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlso_B1_1b">8-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlso_B3_3b">8-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlso_H1_1h">16-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlso_H3_3h">16-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlso_S1_1s">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlso_D1_1d">64-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlso_S3_3s">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlso_D3_3d">64-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlso_B2_2b">8-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlso_B4_4b">8-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlso_H2_2h">16-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlso_H4_4h">16-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlso_S2_2s">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlso_D2_2d">64-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlso_S4_4s">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlso_D4_4d">64-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlso_B1_1b">8-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlso_B3_3b">8-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlso_H1_1h">16-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlso_H3_3h">16-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlso_S1_1s">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlso_D1_1d">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlso_S3_3s">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlso_D3_3d">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld1r_advsimd.html" id="LD1R_advsimd" name="LD1R_advsimd">LD1R</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld3r_advsimd.html" id="LD3R_advsimd" name="LD3R_advsimd">LD3R</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlso_B2_2b">8-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlso_B4_4b">8-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlso_H2_2h">16-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlso_H4_4h">16-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlso_S2_2s">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlso_D2_2d">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlso_S4_4s">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlso_D4_4d">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld2r_advsimd.html" id="LD2R_advsimd" name="LD2R_advsimd">LD2R</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld4r_advsimd.html" id="LD4R_advsimd" name="LD4R_advsimd">LD4R</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdlsop"><a id="asisdlsop" name="asisdlsop"><h3 class="iclass">Advanced SIMD load/store single structure (post-indexed)</h3></a><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr">R</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="3">opcode</td><td class="lr">S</td><td class="lr" colspan="2">size</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdlsop"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">Rm</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">size</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_BX1_r1b">8-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_BX3_r3b">8-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_HX1_r1h">16-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_HX3_r3h">16-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_SX1_r1s">32-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_DX1_r1d">64-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_SX3_r3s">32-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_DX3_r3d">64-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_B1_i1b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_B3_i3b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_H1_i1h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_H3_i3h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_S1_i1s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st1_advsimd_sngl.html" id="ST1_advsimd_sngl" name="ST1_advsimd_sngl">ST1 (single structure)</a>
            —
            <a href="st1_advsimd_sngl.html#ST1_asisdlsop_D1_i1d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_S3_i3s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st3_advsimd_sngl.html" id="ST3_advsimd_sngl" name="ST3_advsimd_sngl">ST3 (single structure)</a>
            —
            <a href="st3_advsimd_sngl.html#ST3_asisdlsop_D3_i3d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_BX2_r2b">8-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_BX4_r4b">8-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_HX2_r2h">16-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_HX4_r4h">16-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_SX2_r2s">32-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_DX2_r2d">64-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_SX4_r4s">32-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_DX4_r4d">64-bit, register offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_B2_i2b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_B4_i4b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_H2_i2h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_H4_i4h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_S2_i2s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st2_advsimd_sngl.html" id="ST2_advsimd_sngl" name="ST2_advsimd_sngl">ST2 (single structure)</a>
            —
            <a href="st2_advsimd_sngl.html#ST2_asisdlsop_D2_i2d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_S4_i4s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="st4_advsimd_sngl.html" id="ST4_advsimd_sngl" name="ST4_advsimd_sngl">ST4 (single structure)</a>
            —
            <a href="st4_advsimd_sngl.html#ST4_asisdlsop_D4_i4d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_BX1_r1b">8-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_BX3_r3b">8-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_HX1_r1h">16-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_HX3_r3h">16-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_SX1_r1s">32-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_DX1_r1d">64-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_SX3_r3s">32-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_DX3_r3d">64-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld1r_advsimd.html" id="LD1R_advsimd" name="LD1R_advsimd">LD1R</a>
            —
            <a href="ld1r_advsimd.html#LD1R_asisdlsop_RX1_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">!= 11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld3r_advsimd.html" id="LD3R_advsimd" name="LD3R_advsimd">LD3R</a>
            —
            <a href="ld3r_advsimd.html#LD3R_asisdlsop_RX3_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_B1_i1b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_B3_i3b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_H1_i1h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_H3_i3h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_S1_i1s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld1_advsimd_sngl.html" id="LD1_advsimd_sngl" name="LD1_advsimd_sngl">LD1 (single structure)</a>
            —
            <a href="ld1_advsimd_sngl.html#LD1_asisdlsop_D1_i1d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_S3_i3s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld3_advsimd_sngl.html" id="LD3_advsimd_sngl" name="LD3_advsimd_sngl">LD3 (single structure)</a>
            —
            <a href="ld3_advsimd_sngl.html#LD3_asisdlsop_D3_i3d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld1r_advsimd.html" id="LD1R_advsimd" name="LD1R_advsimd">LD1R</a>
            —
            <a href="ld1r_advsimd.html#LD1R_asisdlsop_R1_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld3r_advsimd.html" id="LD3R_advsimd" name="LD3R_advsimd">LD3R</a>
            —
            <a href="ld3r_advsimd.html#LD3R_asisdlsop_R3_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">100</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">101</td><td class="bitfield">1</td><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">110</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">111</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_BX2_r2b">8-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_BX4_r4b">8-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_HX2_r2h">16-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_HX4_r4h">16-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_SX2_r2s">32-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_DX2_r2d">64-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_SX4_r4s">32-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_DX4_r4d">64-bit, register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld2r_advsimd.html" id="LD2R_advsimd" name="LD2R_advsimd">LD2R</a>
            —
            <a href="ld2r_advsimd.html#LD2R_asisdlsop_RX2_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">!= 11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld4r_advsimd.html" id="LD4R_advsimd" name="LD4R_advsimd">LD4R</a>
            —
            <a href="ld4r_advsimd.html#LD4R_asisdlsop_RX4_r">register offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">000</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_B2_i2b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">001</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_B4_i4b">8-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">010</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_H2_i2h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">011</td><td class="bitfield"></td><td class="bitfield">x0</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_H4_i4h">16-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_S2_i2s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">100</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld2_advsimd_sngl.html" id="LD2_advsimd_sngl" name="LD2_advsimd_sngl">LD2 (single structure)</a>
            —
            <a href="ld2_advsimd_sngl.html#LD2_asisdlsop_D2_i2d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield"></td><td class="bitfield">00</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_S4_i4s">32-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ld4_advsimd_sngl.html" id="LD4_advsimd_sngl" name="LD4_advsimd_sngl">LD4 (single structure)</a>
            —
            <a href="ld4_advsimd_sngl.html#LD4_asisdlsop_D4_i4d">64-bit, immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld2r_advsimd.html" id="LD2R_advsimd" name="LD2R_advsimd">LD2R</a>
            —
            <a href="ld2r_advsimd.html#LD2R_asisdlsop_R2_i">immediate offset</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="bitfield">111</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ld4r_advsimd.html" id="LD4R_advsimd" name="LD4R_advsimd">LD4R</a>
            —
            <a href="ld4r_advsimd.html#LD4R_asisdlsop_R4_i">immediate offset</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstexcl"><a id="ldstexcl" name="ldstexcl"><h3 class="iclass">Load/store exclusive</h3></a><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">0</td><td>0</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">o2</td><td class="lr">L</td><td class="lr">o1</td><td class="lr" colspan="5">Rs</td><td class="lr">o0</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldstexcl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">L</th><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o0</th><th class="bitfields" colspan="" rowspan="">Rt2</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0x</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">!= 11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stxrb.html" id="STXRB" name="STXRB">STXRB</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlxrb.html" id="STLXRB" name="STLXRB">STLXRB</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html" id="CASP" name="CASP">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASP_CP32_ldstexcl">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html" id="CASP" name="CASP">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPL_CP32_ldstexcl">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldxrb.html" id="LDXRB" name="LDXRB">LDXRB</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldaxrb.html" id="LDAXRB" name="LDAXRB">LDAXRB</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html" id="CASP" name="CASP">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPA_CP32_ldstexcl">32-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html" id="CASP" name="CASP">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPAL_CP32_ldstexcl">32-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stllrb.html" id="STLLRB" name="STLLRB">STLLRB</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlrb.html" id="STLRB" name="STLRB">STLRB</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casb.html" id="CASB" name="CASB">CASB, CASAB, CASALB, CASLB</a>
            —
            <a href="casb.html#CASB_C32_ldstexcl">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casb.html" id="CASB" name="CASB">CASB, CASAB, CASALB, CASLB</a>
            —
            <a href="casb.html#CASLB_C32_ldstexcl">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldlarb.html" id="LDLARB" name="LDLARB">LDLARB</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldarb.html" id="LDARB" name="LDARB">LDARB</a></td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casb.html" id="CASB" name="CASB">CASB, CASAB, CASALB, CASLB</a>
            —
            <a href="casb.html#CASAB_C32_ldstexcl">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casb.html" id="CASB" name="CASB">CASB, CASAB, CASALB, CASLB</a>
            —
            <a href="casb.html#CASALB_C32_ldstexcl">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stxrh.html" id="STXRH" name="STXRH">STXRH</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlxrh.html" id="STLXRH" name="STLXRH">STLXRH</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html" id="CASP" name="CASP">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASP_CP64_ldstexcl">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html" id="CASP" name="CASP">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPL_CP64_ldstexcl">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldxrh.html" id="LDXRH" name="LDXRH">LDXRH</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldaxrh.html" id="LDAXRH" name="LDAXRH">LDAXRH</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html" id="CASP" name="CASP">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPA_CP64_ldstexcl">64-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="casp.html" id="CASP" name="CASP">CASP, CASPA, CASPAL, CASPL</a>
            —
            <a href="casp.html#CASPAL_CP64_ldstexcl">64-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stllrh.html" id="STLLRH" name="STLLRH">STLLRH</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlrh.html" id="STLRH" name="STLRH">STLRH</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cash.html" id="CASH" name="CASH">CASH, CASAH, CASALH, CASLH</a>
            —
            <a href="cash.html#CASH_C32_ldstexcl">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cash.html" id="CASH" name="CASH">CASH, CASAH, CASALH, CASLH</a>
            —
            <a href="cash.html#CASLH_C32_ldstexcl">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldlarh.html" id="LDLARH" name="LDLARH">LDLARH</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldarh.html" id="LDARH" name="LDARH">LDARH</a></td><td>-</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cash.html" id="CASH" name="CASH">CASH, CASAH, CASALH, CASLH</a>
            —
            <a href="cash.html#CASAH_C32_ldstexcl">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cash.html" id="CASH" name="CASH">CASH, CASAH, CASALH, CASLH</a>
            —
            <a href="cash.html#CASALH_C32_ldstexcl">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stxr.html" id="STXR" name="STXR">STXR</a>
            —
            <a href="stxr.html#STXR_SR32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlxr.html" id="STLXR" name="STLXR">STLXR</a>
            —
            <a href="stlxr.html#STLXR_SR32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stxp.html" id="STXP" name="STXP">STXP</a>
            —
            <a href="stxp.html#STXP_SP32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlxp.html" id="STLXP" name="STLXP">STLXP</a>
            —
            <a href="stlxp.html#STLXP_SP32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldxr.html" id="LDXR" name="LDXR">LDXR</a>
            —
            <a href="ldxr.html#LDXR_LR32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldaxr.html" id="LDAXR" name="LDAXR">LDAXR</a>
            —
            <a href="ldaxr.html#LDAXR_LR32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldxp.html" id="LDXP" name="LDXP">LDXP</a>
            —
            <a href="ldxp.html#LDXP_LP32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldaxp.html" id="LDAXP" name="LDAXP">LDAXP</a>
            —
            <a href="ldaxp.html#LDAXP_LP32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stllr.html" id="STLLR" name="STLLR">STLLR</a>
            —
            <a href="stllr.html#STLLR_SL32_ldstexcl">32-bit</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlr.html" id="STLR" name="STLR">STLR</a>
            —
            <a href="stlr.html#STLR_SL32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html" id="CAS" name="CAS">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CAS_C32_ldstexcl">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html" id="CAS" name="CAS">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASL_C32_ldstexcl">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldlar.html" id="LDLAR" name="LDLAR">LDLAR</a>
            —
            <a href="ldlar.html#LDLAR_LR32_ldstexcl">32-bit</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldar.html" id="LDAR" name="LDAR">LDAR</a>
            —
            <a href="ldar.html#LDAR_LR32_ldstexcl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html" id="CAS" name="CAS">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASA_C32_ldstexcl">32-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html" id="CAS" name="CAS">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASAL_C32_ldstexcl">32-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stxr.html" id="STXR" name="STXR">STXR</a>
            —
            <a href="stxr.html#STXR_SR64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlxr.html" id="STLXR" name="STLXR">STLXR</a>
            —
            <a href="stlxr.html#STLXR_SR64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stxp.html" id="STXP" name="STXP">STXP</a>
            —
            <a href="stxp.html#STXP_SP64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlxp.html" id="STLXP" name="STLXP">STLXP</a>
            —
            <a href="stlxp.html#STLXP_SP64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldxr.html" id="LDXR" name="LDXR">LDXR</a>
            —
            <a href="ldxr.html#LDXR_LR64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldaxr.html" id="LDAXR" name="LDAXR">LDAXR</a>
            —
            <a href="ldaxr.html#LDAXR_LR64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldxp.html" id="LDXP" name="LDXP">LDXP</a>
            —
            <a href="ldxp.html#LDXP_LP64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldaxp.html" id="LDAXP" name="LDAXP">LDAXP</a>
            —
            <a href="ldaxp.html#LDAXP_LP64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="stllr.html" id="STLLR" name="STLLR">STLLR</a>
            —
            <a href="stllr.html#STLLR_SL64_ldstexcl">64-bit</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="stlr.html" id="STLR" name="STLR">STLR</a>
            —
            <a href="stlr.html#STLR_SL64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html" id="CAS" name="CAS">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CAS_C64_ldstexcl">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html" id="CAS" name="CAS">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASL_C64_ldstexcl">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ldlar.html" id="LDLAR" name="LDLAR">LDLAR</a>
            —
            <a href="ldlar.html#LDLAR_LR64_ldstexcl">64-bit</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="ldar.html" id="LDAR" name="LDAR">LDAR</a>
            —
            <a href="ldar.html#LDAR_LR64_ldstexcl">64-bit</a></td><td>-</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html" id="CAS" name="CAS">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASA_C64_ldstexcl">64-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="cas.html" id="CAS" name="CAS">CAS, CASA, CASAL, CASL</a>
            —
            <a href="cas.html#CASAL_C64_ldstexcl">64-bit, acquire and release</a></td><td>ARMv8.1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="loadlit"><a id="loadlit" name="loadlit"><h3 class="iclass">Load register (literal)</h3></a><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="19">imm19</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="loadlit"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">V</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="ldr_lit_gen.html" id="LDR_lit_gen" name="LDR_lit_gen">LDR (literal)</a>
            —
            <a href="ldr_lit_gen.html#LDR_32_loadlit">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="ldr_lit_fpsimd.html" id="LDR_lit_fpsimd" name="LDR_lit_fpsimd">LDR (literal, SIMD&amp;FP)</a>
            —
            <a href="ldr_lit_fpsimd.html#LDR_S_loadlit">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="ldr_lit_gen.html" id="LDR_lit_gen" name="LDR_lit_gen">LDR (literal)</a>
            —
            <a href="ldr_lit_gen.html#LDR_64_loadlit">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="ldr_lit_fpsimd.html" id="LDR_lit_fpsimd" name="LDR_lit_fpsimd">LDR (literal, SIMD&amp;FP)</a>
            —
            <a href="ldr_lit_fpsimd.html#LDR_D_loadlit">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="ldrsw_lit.html" id="LDRSW_lit" name="LDRSW_lit">LDRSW (literal)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="ldr_lit_fpsimd.html" id="LDR_lit_fpsimd" name="LDR_lit_fpsimd">LDR (literal, SIMD&amp;FP)</a>
            —
            <a href="ldr_lit_fpsimd.html#LDR_Q_loadlit">128-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="prfm_lit.html" id="PRFM_lit" name="PRFM_lit">PRFM (literal)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstnapair_offs"><a id="ldstnapair_offs" name="ldstnapair_offs"><h3 class="iclass">Load/store no-allocate pair (offset)</h3></a><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldstnapair_offs"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stnp_gen.html" id="STNP_gen" name="STNP_gen">STNP</a>
            —
            <a href="stnp_gen.html#STNP_32_ldstnapair_offs">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldnp_gen.html" id="LDNP_gen" name="LDNP_gen">LDNP</a>
            —
            <a href="ldnp_gen.html#LDNP_32_ldstnapair_offs">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stnp_fpsimd.html" id="STNP_fpsimd" name="STNP_fpsimd">STNP (SIMD&amp;FP)</a>
            —
            <a href="stnp_fpsimd.html#STNP_S_ldstnapair_offs">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldnp_fpsimd.html" id="LDNP_fpsimd" name="LDNP_fpsimd">LDNP (SIMD&amp;FP)</a>
            —
            <a href="ldnp_fpsimd.html#LDNP_S_ldstnapair_offs">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stnp_fpsimd.html" id="STNP_fpsimd" name="STNP_fpsimd">STNP (SIMD&amp;FP)</a>
            —
            <a href="stnp_fpsimd.html#STNP_D_ldstnapair_offs">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldnp_fpsimd.html" id="LDNP_fpsimd" name="LDNP_fpsimd">LDNP (SIMD&amp;FP)</a>
            —
            <a href="ldnp_fpsimd.html#LDNP_D_ldstnapair_offs">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stnp_gen.html" id="STNP_gen" name="STNP_gen">STNP</a>
            —
            <a href="stnp_gen.html#STNP_64_ldstnapair_offs">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldnp_gen.html" id="LDNP_gen" name="LDNP_gen">LDNP</a>
            —
            <a href="ldnp_gen.html#LDNP_64_ldstnapair_offs">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stnp_fpsimd.html" id="STNP_fpsimd" name="STNP_fpsimd">STNP (SIMD&amp;FP)</a>
            —
            <a href="stnp_fpsimd.html#STNP_Q_ldstnapair_offs">128-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldnp_fpsimd.html" id="LDNP_fpsimd" name="LDNP_fpsimd">LDNP (SIMD&amp;FP)</a>
            —
            <a href="ldnp_fpsimd.html#LDNP_Q_ldstnapair_offs">128-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstpair_post"><a id="ldstpair_post" name="ldstpair_post"><h3 class="iclass">Load/store register pair (post-indexed)</h3></a><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td>0</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldstpair_post"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html" id="STP_gen" name="STP_gen">STP</a>
            —
            <a href="stp_gen.html#STP_32_ldstpair_post">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html" id="LDP_gen" name="LDP_gen">LDP</a>
            —
            <a href="ldp_gen.html#LDP_32_ldstpair_post">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_S_ldstpair_post">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_S_ldstpair_post">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldpsw.html" id="LDPSW" name="LDPSW">LDPSW</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_D_ldstpair_post">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_D_ldstpair_post">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html" id="STP_gen" name="STP_gen">STP</a>
            —
            <a href="stp_gen.html#STP_64_ldstpair_post">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html" id="LDP_gen" name="LDP_gen">LDP</a>
            —
            <a href="ldp_gen.html#LDP_64_ldstpair_post">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_Q_ldstpair_post">128-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_Q_ldstpair_post">128-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstpair_off"><a id="ldstpair_off" name="ldstpair_off"><h3 class="iclass">Load/store register pair (offset)</h3></a><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td>1</td><td class="r">0</td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldstpair_off"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html" id="STP_gen" name="STP_gen">STP</a>
            —
            <a href="stp_gen.html#STP_32_ldstpair_off">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html" id="LDP_gen" name="LDP_gen">LDP</a>
            —
            <a href="ldp_gen.html#LDP_32_ldstpair_off">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_S_ldstpair_off">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_S_ldstpair_off">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldpsw.html" id="LDPSW" name="LDPSW">LDPSW</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_D_ldstpair_off">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_D_ldstpair_off">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html" id="STP_gen" name="STP_gen">STP</a>
            —
            <a href="stp_gen.html#STP_64_ldstpair_off">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html" id="LDP_gen" name="LDP_gen">LDP</a>
            —
            <a href="ldp_gen.html#LDP_64_ldstpair_off">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_Q_ldstpair_off">128-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_Q_ldstpair_off">128-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldstpair_pre"><a id="ldstpair_pre" name="ldstpair_pre"><h3 class="iclass">Load/store register pair (pre-indexed)</h3></a><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">opc</td><td class="l">1</td><td>0</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td>1</td><td class="r">1</td><td class="lr">L</td><td class="lr" colspan="7">imm7</td><td class="lr" colspan="5">Rt2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldstpair_pre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">L</th></tr></thead><tbody><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html" id="STP_gen" name="STP_gen">STP</a>
            —
            <a href="stp_gen.html#STP_32_ldstpair_pre">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html" id="LDP_gen" name="LDP_gen">LDP</a>
            —
            <a href="ldp_gen.html#LDP_32_ldstpair_pre">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_S_ldstpair_pre">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_S_ldstpair_pre">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldpsw.html" id="LDPSW" name="LDPSW">LDPSW</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_D_ldstpair_pre">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_D_ldstpair_pre">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="stp_gen.html" id="STP_gen" name="STP_gen">STP</a>
            —
            <a href="stp_gen.html#STP_64_ldstpair_pre">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_gen.html" id="LDP_gen" name="LDP_gen">LDP</a>
            —
            <a href="ldp_gen.html#LDP_64_ldstpair_pre">64-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="stp_fpsimd.html" id="STP_fpsimd" name="STP_fpsimd">STP (SIMD&amp;FP)</a>
            —
            <a href="stp_fpsimd.html#STP_Q_ldstpair_pre">128-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="ldp_fpsimd.html" id="LDP_fpsimd" name="LDP_fpsimd">LDP (SIMD&amp;FP)</a>
            —
            <a href="ldp_fpsimd.html#LDP_Q_ldstpair_pre">128-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_unscaled"><a id="ldst_unscaled" name="ldst_unscaled"><h3 class="iclass">Load/store register (unscaled immediate)</h3></a><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldst_unscaled"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sturb.html" id="STURB" name="STURB">STURB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldurb.html" id="LDURB" name="LDURB">LDURB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldursb.html" id="LDURSB" name="LDURSB">LDURSB</a>
            —
            <a href="ldursb.html#LDURSB_64_ldst_unscaled">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldursb.html" id="LDURSB" name="LDURSB">LDURSB</a>
            —
            <a href="ldursb.html#LDURSB_32_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="stur_fpsimd.html" id="STUR_fpsimd" name="STUR_fpsimd">STUR (SIMD&amp;FP)</a>
            —
            <a href="stur_fpsimd.html#STUR_B_ldst_unscaled">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_fpsimd.html" id="LDUR_fpsimd" name="LDUR_fpsimd">LDUR (SIMD&amp;FP)</a>
            —
            <a href="ldur_fpsimd.html#LDUR_B_ldst_unscaled">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="stur_fpsimd.html" id="STUR_fpsimd" name="STUR_fpsimd">STUR (SIMD&amp;FP)</a>
            —
            <a href="stur_fpsimd.html#STUR_Q_ldst_unscaled">128-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldur_fpsimd.html" id="LDUR_fpsimd" name="LDUR_fpsimd">LDUR (SIMD&amp;FP)</a>
            —
            <a href="ldur_fpsimd.html#LDUR_Q_ldst_unscaled">128-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sturh.html" id="STURH" name="STURH">STURH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldurh.html" id="LDURH" name="LDURH">LDURH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldursh.html" id="LDURSH" name="LDURSH">LDURSH</a>
            —
            <a href="ldursh.html#LDURSH_64_ldst_unscaled">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldursh.html" id="LDURSH" name="LDURSH">LDURSH</a>
            —
            <a href="ldursh.html#LDURSH_32_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="stur_fpsimd.html" id="STUR_fpsimd" name="STUR_fpsimd">STUR (SIMD&amp;FP)</a>
            —
            <a href="stur_fpsimd.html#STUR_H_ldst_unscaled">16-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_fpsimd.html" id="LDUR_fpsimd" name="LDUR_fpsimd">LDUR (SIMD&amp;FP)</a>
            —
            <a href="ldur_fpsimd.html#LDUR_H_ldst_unscaled">16-bit</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="stur_gen.html" id="STUR_gen" name="STUR_gen">STUR</a>
            —
            <a href="stur_gen.html#STUR_32_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_gen.html" id="LDUR_gen" name="LDUR_gen">LDUR</a>
            —
            <a href="ldur_gen.html#LDUR_32_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldursw.html" id="LDURSW" name="LDURSW">LDURSW</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="stur_fpsimd.html" id="STUR_fpsimd" name="STUR_fpsimd">STUR (SIMD&amp;FP)</a>
            —
            <a href="stur_fpsimd.html#STUR_S_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_fpsimd.html" id="LDUR_fpsimd" name="LDUR_fpsimd">LDUR (SIMD&amp;FP)</a>
            —
            <a href="ldur_fpsimd.html#LDUR_S_ldst_unscaled">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="stur_gen.html" id="STUR_gen" name="STUR_gen">STUR</a>
            —
            <a href="stur_gen.html#STUR_64_ldst_unscaled">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_gen.html" id="LDUR_gen" name="LDUR_gen">LDUR</a>
            —
            <a href="ldur_gen.html#LDUR_64_ldst_unscaled">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="prfum.html" id="PRFUM" name="PRFUM">PRFM (unscaled offset)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="stur_fpsimd.html" id="STUR_fpsimd" name="STUR_fpsimd">STUR (SIMD&amp;FP)</a>
            —
            <a href="stur_fpsimd.html#STUR_D_ldst_unscaled">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldur_fpsimd.html" id="LDUR_fpsimd" name="LDUR_fpsimd">LDUR (SIMD&amp;FP)</a>
            —
            <a href="ldur_fpsimd.html#LDUR_D_ldst_unscaled">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_immpost"><a id="ldst_immpost" name="ldst_immpost"><h3 class="iclass">Load/store register (immediate post-indexed)</h3></a><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldst_immpost"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strb_imm.html" id="STRB_imm" name="STRB_imm">STRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrb_imm.html" id="LDRB_imm" name="LDRB_imm">LDRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsb_imm.html" id="LDRSB_imm" name="LDRSB_imm">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_64_ldst_immpost">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsb_imm.html" id="LDRSB_imm" name="LDRSB_imm">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_32_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_B_ldst_immpost">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_B_ldst_immpost">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_Q_ldst_immpost">128-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_Q_ldst_immpost">128-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strh_imm.html" id="STRH_imm" name="STRH_imm">STRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrh_imm.html" id="LDRH_imm" name="LDRH_imm">LDRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsh_imm.html" id="LDRSH_imm" name="LDRSH_imm">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_64_ldst_immpost">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsh_imm.html" id="LDRSH_imm" name="LDRSH_imm">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_32_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_H_ldst_immpost">16-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_H_ldst_immpost">16-bit</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html" id="STR_imm_gen" name="STR_imm_gen">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_32_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html" id="LDR_imm_gen" name="LDR_imm_gen">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_32_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsw_imm.html" id="LDRSW_imm" name="LDRSW_imm">LDRSW (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_S_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_S_ldst_immpost">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html" id="STR_imm_gen" name="STR_imm_gen">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_64_ldst_immpost">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html" id="LDR_imm_gen" name="LDR_imm_gen">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_64_ldst_immpost">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_D_ldst_immpost">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_D_ldst_immpost">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_unpriv"><a id="ldst_unpriv" name="ldst_unpriv"><h3 class="iclass">Load/store register (unprivileged)</h3></a><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldst_unpriv"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sttrb.html" id="STTRB" name="STTRB">STTRB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldtrb.html" id="LDTRB" name="LDTRB">LDTRB</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldtrsb.html" id="LDTRSB" name="LDTRSB">LDTRSB</a>
            —
            <a href="ldtrsb.html#LDTRSB_64_ldst_unpriv">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldtrsb.html" id="LDTRSB" name="LDTRSB">LDTRSB</a>
            —
            <a href="ldtrsb.html#LDTRSB_32_ldst_unpriv">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sttrh.html" id="STTRH" name="STTRH">STTRH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldtrh.html" id="LDTRH" name="LDTRH">LDTRH</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldtrsh.html" id="LDTRSH" name="LDTRSH">LDTRSH</a>
            —
            <a href="ldtrsh.html#LDTRSH_64_ldst_unpriv">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldtrsh.html" id="LDTRSH" name="LDTRSH">LDTRSH</a>
            —
            <a href="ldtrsh.html#LDTRSH_32_ldst_unpriv">32-bit</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sttr.html" id="STTR" name="STTR">STTR</a>
            —
            <a href="sttr.html#STTR_32_ldst_unpriv">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldtr.html" id="LDTR" name="LDTR">LDTR</a>
            —
            <a href="ldtr.html#LDTR_32_ldst_unpriv">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldtrsw.html" id="LDTRSW" name="LDTRSW">LDTRSW</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="sttr.html" id="STTR" name="STTR">STTR</a>
            —
            <a href="sttr.html#STTR_64_ldst_unpriv">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldtr.html" id="LDTR" name="LDTR">LDTR</a>
            —
            <a href="ldtr.html#LDTR_64_ldst_unpriv">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_immpre"><a id="ldst_immpre" name="ldst_immpre"><h3 class="iclass">Load/store register (immediate pre-indexed)</h3></a><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">0</td><td class="lr" colspan="9">imm9</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldst_immpre"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strb_imm.html" id="STRB_imm" name="STRB_imm">STRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrb_imm.html" id="LDRB_imm" name="LDRB_imm">LDRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsb_imm.html" id="LDRSB_imm" name="LDRSB_imm">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_64_ldst_immpre">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsb_imm.html" id="LDRSB_imm" name="LDRSB_imm">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_32_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_B_ldst_immpre">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_B_ldst_immpre">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_Q_ldst_immpre">128-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_Q_ldst_immpre">128-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strh_imm.html" id="STRH_imm" name="STRH_imm">STRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrh_imm.html" id="LDRH_imm" name="LDRH_imm">LDRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsh_imm.html" id="LDRSH_imm" name="LDRSH_imm">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_64_ldst_immpre">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsh_imm.html" id="LDRSH_imm" name="LDRSH_imm">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_32_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_H_ldst_immpre">16-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_H_ldst_immpre">16-bit</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html" id="STR_imm_gen" name="STR_imm_gen">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_32_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html" id="LDR_imm_gen" name="LDR_imm_gen">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_32_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsw_imm.html" id="LDRSW_imm" name="LDRSW_imm">LDRSW (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_S_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_S_ldst_immpre">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html" id="STR_imm_gen" name="STR_imm_gen">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_64_ldst_immpre">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html" id="LDR_imm_gen" name="LDR_imm_gen">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_64_ldst_immpre">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_D_ldst_immpre">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_D_ldst_immpre">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="memop"><a id="memop" name="memop"><h3 class="iclass">Atomic memory operations</h3></a><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr">A</td><td class="lr">R</td><td class="lr">1</td><td class="lr" colspan="5">Rs</td><td class="lr">o3</td><td class="lr" colspan="3">opc</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="memop"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="7" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">A</th><th class="bitfields" colspan="" rowspan="">R</th><th class="bitfields" colspan="" rowspan="">o3</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">Rt</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">01x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">101</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">11x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldaddb.html" id="LDADDB" name="LDADDB">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>
            —
            <a href="ldaddb.html#LDADDB_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><a href="staddb.html" id="STADDB" name="STADDB">STADDB, STADDLB</a>
            —
            <a href="staddb.html#STADDB_32S_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldclrb.html" id="LDCLRB" name="LDCLRB">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>
            —
            <a href="ldclrb.html#LDCLRB_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><a href="stclrb.html" id="STCLRB" name="STCLRB">STCLRB, STCLRLB</a>
            —
            <a href="stclrb.html#STCLRB_32S_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldeorb.html" id="LDEORB" name="LDEORB">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>
            —
            <a href="ldeorb.html#LDEORB_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><a href="steorb.html" id="STEORB" name="STEORB">STEORB, STEORLB</a>
            —
            <a href="steorb.html#STEORB_32S_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsetb.html" id="LDSETB" name="LDSETB">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>
            —
            <a href="ldsetb.html#LDSETB_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">11111</td><td class="iformname"><a href="stsetb.html" id="STSETB" name="STSETB">STSETB, STSETLB</a>
            —
            <a href="stsetb.html#STSETB_32S_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsmaxb.html" id="LDSMAXB" name="LDSMAXB">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>
            —
            <a href="ldsmaxb.html#LDSMAXB_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><a href="stsmaxb.html" id="STSMAXB" name="STSMAXB">STSMAXB, STSMAXLB</a>
            —
            <a href="stsmaxb.html#STSMAXB_32S_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsminb.html" id="LDSMINB" name="LDSMINB">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>
            —
            <a href="ldsminb.html#LDSMINB_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><a href="stsminb.html" id="STSMINB" name="STSMINB">STSMINB, STSMINLB</a>
            —
            <a href="stsminb.html#STSMINB_32S_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldumaxb.html" id="LDUMAXB" name="LDUMAXB">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>
            —
            <a href="ldumaxb.html#LDUMAXB_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><a href="stumaxb.html" id="STUMAXB" name="STUMAXB">STUMAXB, STUMAXLB</a>
            —
            <a href="stumaxb.html#STUMAXB_32S_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="lduminb.html" id="LDUMINB" name="LDUMINB">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>
            —
            <a href="lduminb.html#LDUMINB_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><a href="stuminb.html" id="STUMINB" name="STUMINB">STUMINB, STUMINLB</a>
            —
            <a href="stuminb.html#STUMINB_32S_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="swpb.html" id="SWPB" name="SWPB">SWPB, SWPAB, SWPALB, SWPLB</a>
            —
            <a href="swpb.html#SWPB_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldaddb.html" id="LDADDB" name="LDADDB">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>
            —
            <a href="ldaddb.html#LDADDLB_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><a href="staddb.html" id="STADDB" name="STADDB">STADDB, STADDLB</a>
            —
            <a href="staddb.html#STADDLB_32S_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldclrb.html" id="LDCLRB" name="LDCLRB">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>
            —
            <a href="ldclrb.html#LDCLRLB_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><a href="stclrb.html" id="STCLRB" name="STCLRB">STCLRB, STCLRLB</a>
            —
            <a href="stclrb.html#STCLRLB_32S_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldeorb.html" id="LDEORB" name="LDEORB">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>
            —
            <a href="ldeorb.html#LDEORLB_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><a href="steorb.html" id="STEORB" name="STEORB">STEORB, STEORLB</a>
            —
            <a href="steorb.html#STEORLB_32S_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsetb.html" id="LDSETB" name="LDSETB">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>
            —
            <a href="ldsetb.html#LDSETLB_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">11111</td><td class="iformname"><a href="stsetb.html" id="STSETB" name="STSETB">STSETB, STSETLB</a>
            —
            <a href="stsetb.html#STSETLB_32S_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsmaxb.html" id="LDSMAXB" name="LDSMAXB">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>
            —
            <a href="ldsmaxb.html#LDSMAXLB_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><a href="stsmaxb.html" id="STSMAXB" name="STSMAXB">STSMAXB, STSMAXLB</a>
            —
            <a href="stsmaxb.html#STSMAXLB_32S_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsminb.html" id="LDSMINB" name="LDSMINB">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>
            —
            <a href="ldsminb.html#LDSMINLB_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><a href="stsminb.html" id="STSMINB" name="STSMINB">STSMINB, STSMINLB</a>
            —
            <a href="stsminb.html#STSMINLB_32S_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldumaxb.html" id="LDUMAXB" name="LDUMAXB">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>
            —
            <a href="ldumaxb.html#LDUMAXLB_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><a href="stumaxb.html" id="STUMAXB" name="STUMAXB">STUMAXB, STUMAXLB</a>
            —
            <a href="stumaxb.html#STUMAXLB_32S_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="lduminb.html" id="LDUMINB" name="LDUMINB">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>
            —
            <a href="lduminb.html#LDUMINLB_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><a href="stuminb.html" id="STUMINB" name="STUMINB">STUMINB, STUMINLB</a>
            —
            <a href="stuminb.html#STUMINLB_32S_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="swpb.html" id="SWPB" name="SWPB">SWPB, SWPAB, SWPALB, SWPLB</a>
            —
            <a href="swpb.html#SWPLB_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="ldaddb.html" id="LDADDB" name="LDADDB">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>
            —
            <a href="ldaddb.html#LDADDAB_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="ldclrb.html" id="LDCLRB" name="LDCLRB">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>
            —
            <a href="ldclrb.html#LDCLRAB_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="ldeorb.html" id="LDEORB" name="LDEORB">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>
            —
            <a href="ldeorb.html#LDEORAB_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ldsetb.html" id="LDSETB" name="LDSETB">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>
            —
            <a href="ldsetb.html#LDSETAB_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="iformname"><a href="ldsmaxb.html" id="LDSMAXB" name="LDSMAXB">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>
            —
            <a href="ldsmaxb.html#LDSMAXAB_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="iformname"><a href="ldsminb.html" id="LDSMINB" name="LDSMINB">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>
            —
            <a href="ldsminb.html#LDSMINAB_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"></td><td class="iformname"><a href="ldumaxb.html" id="LDUMAXB" name="LDUMAXB">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>
            —
            <a href="ldumaxb.html#LDUMAXAB_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"></td><td class="iformname"><a href="lduminb.html" id="LDUMINB" name="LDUMINB">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>
            —
            <a href="lduminb.html#LDUMINAB_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="swpb.html" id="SWPB" name="SWPB">SWPB, SWPAB, SWPALB, SWPLB</a>
            —
            <a href="swpb.html#SWPAB_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="ldaddb.html" id="LDADDB" name="LDADDB">LDADDB, LDADDAB, LDADDALB, LDADDLB</a>
            —
            <a href="ldaddb.html#LDADDALB_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="ldclrb.html" id="LDCLRB" name="LDCLRB">LDCLRB, LDCLRAB, LDCLRALB, LDCLRLB</a>
            —
            <a href="ldclrb.html#LDCLRALB_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="ldeorb.html" id="LDEORB" name="LDEORB">LDEORB, LDEORAB, LDEORALB, LDEORLB</a>
            —
            <a href="ldeorb.html#LDEORALB_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ldsetb.html" id="LDSETB" name="LDSETB">LDSETB, LDSETAB, LDSETALB, LDSETLB</a>
            —
            <a href="ldsetb.html#LDSETALB_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="iformname"><a href="ldsmaxb.html" id="LDSMAXB" name="LDSMAXB">LDSMAXB, LDSMAXAB, LDSMAXALB, LDSMAXLB</a>
            —
            <a href="ldsmaxb.html#LDSMAXALB_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="iformname"><a href="ldsminb.html" id="LDSMINB" name="LDSMINB">LDSMINB, LDSMINAB, LDSMINALB, LDSMINLB</a>
            —
            <a href="ldsminb.html#LDSMINALB_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"></td><td class="iformname"><a href="ldumaxb.html" id="LDUMAXB" name="LDUMAXB">LDUMAXB, LDUMAXAB, LDUMAXALB, LDUMAXLB</a>
            —
            <a href="ldumaxb.html#LDUMAXALB_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"></td><td class="iformname"><a href="lduminb.html" id="LDUMINB" name="LDUMINB">LDUMINB, LDUMINAB, LDUMINALB, LDUMINLB</a>
            —
            <a href="lduminb.html#LDUMINALB_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="swpb.html" id="SWPB" name="SWPB">SWPB, SWPAB, SWPALB, SWPLB</a>
            —
            <a href="swpb.html#SWPALB_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldaddh.html" id="LDADDH" name="LDADDH">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>
            —
            <a href="ldaddh.html#LDADDH_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><a href="staddh.html" id="STADDH" name="STADDH">STADDH, STADDLH</a>
            —
            <a href="staddh.html#STADDH_32S_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldclrh.html" id="LDCLRH" name="LDCLRH">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>
            —
            <a href="ldclrh.html#LDCLRH_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><a href="stclrh.html" id="STCLRH" name="STCLRH">STCLRH, STCLRLH</a>
            —
            <a href="stclrh.html#STCLRH_32S_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldeorh.html" id="LDEORH" name="LDEORH">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>
            —
            <a href="ldeorh.html#LDEORH_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><a href="steorh.html" id="STEORH" name="STEORH">STEORH, STEORLH</a>
            —
            <a href="steorh.html#STEORH_32S_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldseth.html" id="LDSETH" name="LDSETH">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>
            —
            <a href="ldseth.html#LDSETH_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">11111</td><td class="iformname"><a href="stseth.html" id="STSETH" name="STSETH">STSETH, STSETLH</a>
            —
            <a href="stseth.html#STSETH_32S_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsmaxh.html" id="LDSMAXH" name="LDSMAXH">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>
            —
            <a href="ldsmaxh.html#LDSMAXH_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><a href="stsmaxh.html" id="STSMAXH" name="STSMAXH">STSMAXH, STSMAXLH</a>
            —
            <a href="stsmaxh.html#STSMAXH_32S_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsminh.html" id="LDSMINH" name="LDSMINH">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>
            —
            <a href="ldsminh.html#LDSMINH_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><a href="stsminh.html" id="STSMINH" name="STSMINH">STSMINH, STSMINLH</a>
            —
            <a href="stsminh.html#STSMINH_32S_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldumaxh.html" id="LDUMAXH" name="LDUMAXH">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>
            —
            <a href="ldumaxh.html#LDUMAXH_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><a href="stumaxh.html" id="STUMAXH" name="STUMAXH">STUMAXH, STUMAXLH</a>
            —
            <a href="stumaxh.html#STUMAXH_32S_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="lduminh.html" id="LDUMINH" name="LDUMINH">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>
            —
            <a href="lduminh.html#LDUMINH_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><a href="stuminh.html" id="STUMINH" name="STUMINH">STUMINH, STUMINLH</a>
            —
            <a href="stuminh.html#STUMINH_32S_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="swph.html" id="SWPH" name="SWPH">SWPH, SWPAH, SWPALH, SWPLH</a>
            —
            <a href="swph.html#SWPH_32_memop">no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldaddh.html" id="LDADDH" name="LDADDH">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>
            —
            <a href="ldaddh.html#LDADDLH_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><a href="staddh.html" id="STADDH" name="STADDH">STADDH, STADDLH</a>
            —
            <a href="staddh.html#STADDLH_32S_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldclrh.html" id="LDCLRH" name="LDCLRH">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>
            —
            <a href="ldclrh.html#LDCLRLH_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><a href="stclrh.html" id="STCLRH" name="STCLRH">STCLRH, STCLRLH</a>
            —
            <a href="stclrh.html#STCLRLH_32S_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldeorh.html" id="LDEORH" name="LDEORH">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>
            —
            <a href="ldeorh.html#LDEORLH_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><a href="steorh.html" id="STEORH" name="STEORH">STEORH, STEORLH</a>
            —
            <a href="steorh.html#STEORLH_32S_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldseth.html" id="LDSETH" name="LDSETH">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>
            —
            <a href="ldseth.html#LDSETLH_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">11111</td><td class="iformname"><a href="stseth.html" id="STSETH" name="STSETH">STSETH, STSETLH</a>
            —
            <a href="stseth.html#STSETLH_32S_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsmaxh.html" id="LDSMAXH" name="LDSMAXH">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>
            —
            <a href="ldsmaxh.html#LDSMAXLH_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><a href="stsmaxh.html" id="STSMAXH" name="STSMAXH">STSMAXH, STSMAXLH</a>
            —
            <a href="stsmaxh.html#STSMAXLH_32S_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsminh.html" id="LDSMINH" name="LDSMINH">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>
            —
            <a href="ldsminh.html#LDSMINLH_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><a href="stsminh.html" id="STSMINH" name="STSMINH">STSMINH, STSMINLH</a>
            —
            <a href="stsminh.html#STSMINLH_32S_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldumaxh.html" id="LDUMAXH" name="LDUMAXH">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>
            —
            <a href="ldumaxh.html#LDUMAXLH_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><a href="stumaxh.html" id="STUMAXH" name="STUMAXH">STUMAXH, STUMAXLH</a>
            —
            <a href="stumaxh.html#STUMAXLH_32S_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="lduminh.html" id="LDUMINH" name="LDUMINH">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>
            —
            <a href="lduminh.html#LDUMINLH_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><a href="stuminh.html" id="STUMINH" name="STUMINH">STUMINH, STUMINLH</a>
            —
            <a href="stuminh.html#STUMINLH_32S_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="swph.html" id="SWPH" name="SWPH">SWPH, SWPAH, SWPALH, SWPLH</a>
            —
            <a href="swph.html#SWPLH_32_memop">release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="ldaddh.html" id="LDADDH" name="LDADDH">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>
            —
            <a href="ldaddh.html#LDADDAH_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="ldclrh.html" id="LDCLRH" name="LDCLRH">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>
            —
            <a href="ldclrh.html#LDCLRAH_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="ldeorh.html" id="LDEORH" name="LDEORH">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>
            —
            <a href="ldeorh.html#LDEORAH_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ldseth.html" id="LDSETH" name="LDSETH">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>
            —
            <a href="ldseth.html#LDSETAH_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="iformname"><a href="ldsmaxh.html" id="LDSMAXH" name="LDSMAXH">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>
            —
            <a href="ldsmaxh.html#LDSMAXAH_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="iformname"><a href="ldsminh.html" id="LDSMINH" name="LDSMINH">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>
            —
            <a href="ldsminh.html#LDSMINAH_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"></td><td class="iformname"><a href="ldumaxh.html" id="LDUMAXH" name="LDUMAXH">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>
            —
            <a href="ldumaxh.html#LDUMAXAH_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"></td><td class="iformname"><a href="lduminh.html" id="LDUMINH" name="LDUMINH">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>
            —
            <a href="lduminh.html#LDUMINAH_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="swph.html" id="SWPH" name="SWPH">SWPH, SWPAH, SWPALH, SWPLH</a>
            —
            <a href="swph.html#SWPAH_32_memop">acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="ldaddh.html" id="LDADDH" name="LDADDH">LDADDH, LDADDAH, LDADDALH, LDADDLH</a>
            —
            <a href="ldaddh.html#LDADDALH_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="ldclrh.html" id="LDCLRH" name="LDCLRH">LDCLRH, LDCLRAH, LDCLRALH, LDCLRLH</a>
            —
            <a href="ldclrh.html#LDCLRALH_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="ldeorh.html" id="LDEORH" name="LDEORH">LDEORH, LDEORAH, LDEORALH, LDEORLH</a>
            —
            <a href="ldeorh.html#LDEORALH_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ldseth.html" id="LDSETH" name="LDSETH">LDSETH, LDSETAH, LDSETALH, LDSETLH</a>
            —
            <a href="ldseth.html#LDSETALH_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="iformname"><a href="ldsmaxh.html" id="LDSMAXH" name="LDSMAXH">LDSMAXH, LDSMAXAH, LDSMAXALH, LDSMAXLH</a>
            —
            <a href="ldsmaxh.html#LDSMAXALH_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="iformname"><a href="ldsminh.html" id="LDSMINH" name="LDSMINH">LDSMINH, LDSMINAH, LDSMINALH, LDSMINLH</a>
            —
            <a href="ldsminh.html#LDSMINALH_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"></td><td class="iformname"><a href="ldumaxh.html" id="LDUMAXH" name="LDUMAXH">LDUMAXH, LDUMAXAH, LDUMAXALH, LDUMAXLH</a>
            —
            <a href="ldumaxh.html#LDUMAXALH_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"></td><td class="iformname"><a href="lduminh.html" id="LDUMINH" name="LDUMINH">LDUMINH, LDUMINAH, LDUMINALH, LDUMINLH</a>
            —
            <a href="lduminh.html#LDUMINALH_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="swph.html" id="SWPH" name="SWPH">SWPH, SWPAH, SWPALH, SWPLH</a>
            —
            <a href="swph.html#SWPALH_32_memop">acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldadd.html" id="LDADD" name="LDADD">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADD_32_memop">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><a href="stadd.html" id="STADD" name="STADD">STADD, STADDL</a>
            —
            <a href="stadd.html#STADD_32S_memop">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldclr.html" id="LDCLR" name="LDCLR">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLR_32_memop">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><a href="stclr.html" id="STCLR" name="STCLR">STCLR, STCLRL</a>
            —
            <a href="stclr.html#STCLR_32S_memop">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldeor.html" id="LDEOR" name="LDEOR">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEOR_32_memop">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><a href="steor.html" id="STEOR" name="STEOR">STEOR, STEORL</a>
            —
            <a href="steor.html#STEOR_32S_memop">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldset.html" id="LDSET" name="LDSET">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSET_32_memop">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">11111</td><td class="iformname"><a href="stset.html" id="STSET" name="STSET">STSET, STSETL</a>
            —
            <a href="stset.html#STSET_32S_memop">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsmax.html" id="LDSMAX" name="LDSMAX">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAX_32_memop">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><a href="stsmax.html" id="STSMAX" name="STSMAX">STSMAX, STSMAXL</a>
            —
            <a href="stsmax.html#STSMAX_32S_memop">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsmin.html" id="LDSMIN" name="LDSMIN">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMIN_32_memop">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><a href="stsmin.html" id="STSMIN" name="STSMIN">STSMIN, STSMINL</a>
            —
            <a href="stsmin.html#STSMIN_32S_memop">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldumax.html" id="LDUMAX" name="LDUMAX">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAX_32_memop">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><a href="stumax.html" id="STUMAX" name="STUMAX">STUMAX, STUMAXL</a>
            —
            <a href="stumax.html#STUMAX_32S_memop">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldumin.html" id="LDUMIN" name="LDUMIN">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMIN_32_memop">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><a href="stumin.html" id="STUMIN" name="STUMIN">STUMIN, STUMINL</a>
            —
            <a href="stumin.html#STUMIN_32S_memop">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="swp.html" id="SWP" name="SWP">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWP_32_memop">32-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldadd.html" id="LDADD" name="LDADD">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDL_32_memop">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><a href="stadd.html" id="STADD" name="STADD">STADD, STADDL</a>
            —
            <a href="stadd.html#STADDL_32S_memop">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldclr.html" id="LDCLR" name="LDCLR">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRL_32_memop">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><a href="stclr.html" id="STCLR" name="STCLR">STCLR, STCLRL</a>
            —
            <a href="stclr.html#STCLRL_32S_memop">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldeor.html" id="LDEOR" name="LDEOR">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORL_32_memop">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><a href="steor.html" id="STEOR" name="STEOR">STEOR, STEORL</a>
            —
            <a href="steor.html#STEORL_32S_memop">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldset.html" id="LDSET" name="LDSET">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETL_32_memop">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">11111</td><td class="iformname"><a href="stset.html" id="STSET" name="STSET">STSET, STSETL</a>
            —
            <a href="stset.html#STSETL_32S_memop">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsmax.html" id="LDSMAX" name="LDSMAX">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXL_32_memop">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><a href="stsmax.html" id="STSMAX" name="STSMAX">STSMAX, STSMAXL</a>
            —
            <a href="stsmax.html#STSMAXL_32S_memop">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsmin.html" id="LDSMIN" name="LDSMIN">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINL_32_memop">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><a href="stsmin.html" id="STSMIN" name="STSMIN">STSMIN, STSMINL</a>
            —
            <a href="stsmin.html#STSMINL_32S_memop">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldumax.html" id="LDUMAX" name="LDUMAX">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXL_32_memop">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><a href="stumax.html" id="STUMAX" name="STUMAX">STUMAX, STUMAXL</a>
            —
            <a href="stumax.html#STUMAXL_32S_memop">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldumin.html" id="LDUMIN" name="LDUMIN">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINL_32_memop">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><a href="stumin.html" id="STUMIN" name="STUMIN">STUMIN, STUMINL</a>
            —
            <a href="stumin.html#STUMINL_32S_memop">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="swp.html" id="SWP" name="SWP">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPL_32_memop">32-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="ldadd.html" id="LDADD" name="LDADD">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDA_32_memop">32-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="ldclr.html" id="LDCLR" name="LDCLR">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRA_32_memop">32-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="ldeor.html" id="LDEOR" name="LDEOR">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORA_32_memop">32-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ldset.html" id="LDSET" name="LDSET">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETA_32_memop">32-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="iformname"><a href="ldsmax.html" id="LDSMAX" name="LDSMAX">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXA_32_memop">32-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="iformname"><a href="ldsmin.html" id="LDSMIN" name="LDSMIN">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINA_32_memop">32-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"></td><td class="iformname"><a href="ldumax.html" id="LDUMAX" name="LDUMAX">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXA_32_memop">32-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"></td><td class="iformname"><a href="ldumin.html" id="LDUMIN" name="LDUMIN">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINA_32_memop">32-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="swp.html" id="SWP" name="SWP">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPA_32_memop">32-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="ldadd.html" id="LDADD" name="LDADD">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDAL_32_memop">32-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="ldclr.html" id="LDCLR" name="LDCLR">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRAL_32_memop">32-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="ldeor.html" id="LDEOR" name="LDEOR">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORAL_32_memop">32-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ldset.html" id="LDSET" name="LDSET">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETAL_32_memop">32-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="iformname"><a href="ldsmax.html" id="LDSMAX" name="LDSMAX">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXAL_32_memop">32-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="iformname"><a href="ldsmin.html" id="LDSMIN" name="LDSMIN">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINAL_32_memop">32-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"></td><td class="iformname"><a href="ldumax.html" id="LDUMAX" name="LDUMAX">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXAL_32_memop">32-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"></td><td class="iformname"><a href="ldumin.html" id="LDUMIN" name="LDUMIN">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINAL_32_memop">32-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="swp.html" id="SWP" name="SWP">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPAL_32_memop">32-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldadd.html" id="LDADD" name="LDADD">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADD_64_memop">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><a href="stadd.html" id="STADD" name="STADD">STADD, STADDL</a>
            —
            <a href="stadd.html#STADD_64S_memop">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldclr.html" id="LDCLR" name="LDCLR">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLR_64_memop">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><a href="stclr.html" id="STCLR" name="STCLR">STCLR, STCLRL</a>
            —
            <a href="stclr.html#STCLR_64S_memop">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldeor.html" id="LDEOR" name="LDEOR">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEOR_64_memop">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><a href="steor.html" id="STEOR" name="STEOR">STEOR, STEORL</a>
            —
            <a href="steor.html#STEOR_64S_memop">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldset.html" id="LDSET" name="LDSET">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSET_64_memop">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">11111</td><td class="iformname"><a href="stset.html" id="STSET" name="STSET">STSET, STSETL</a>
            —
            <a href="stset.html#STSET_64S_memop">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsmax.html" id="LDSMAX" name="LDSMAX">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAX_64_memop">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><a href="stsmax.html" id="STSMAX" name="STSMAX">STSMAX, STSMAXL</a>
            —
            <a href="stsmax.html#STSMAX_64S_memop">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsmin.html" id="LDSMIN" name="LDSMIN">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMIN_64_memop">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><a href="stsmin.html" id="STSMIN" name="STSMIN">STSMIN, STSMINL</a>
            —
            <a href="stsmin.html#STSMIN_64S_memop">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldumax.html" id="LDUMAX" name="LDUMAX">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAX_64_memop">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><a href="stumax.html" id="STUMAX" name="STUMAX">STUMAX, STUMAXL</a>
            —
            <a href="stumax.html#STUMAX_64S_memop">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldumin.html" id="LDUMIN" name="LDUMIN">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMIN_64_memop">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><a href="stumin.html" id="STUMIN" name="STUMIN">STUMIN, STUMINL</a>
            —
            <a href="stumin.html#STUMIN_64S_memop">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="swp.html" id="SWP" name="SWP">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWP_64_memop">64-bit, no memory ordering</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldadd.html" id="LDADD" name="LDADD">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDL_64_memop">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield">11111</td><td class="iformname"><a href="stadd.html" id="STADD" name="STADD">STADD, STADDL</a>
            —
            <a href="stadd.html#STADDL_64S_memop">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldclr.html" id="LDCLR" name="LDCLR">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRL_64_memop">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield">11111</td><td class="iformname"><a href="stclr.html" id="STCLR" name="STCLR">STCLR, STCLRL</a>
            —
            <a href="stclr.html#STCLRL_64S_memop">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldeor.html" id="LDEOR" name="LDEOR">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORL_64_memop">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield">11111</td><td class="iformname"><a href="steor.html" id="STEOR" name="STEOR">STEOR, STEORL</a>
            —
            <a href="steor.html#STEORL_64S_memop">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldset.html" id="LDSET" name="LDSET">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETL_64_memop">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield">11111</td><td class="iformname"><a href="stset.html" id="STSET" name="STSET">STSET, STSETL</a>
            —
            <a href="stset.html#STSETL_64S_memop">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsmax.html" id="LDSMAX" name="LDSMAX">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXL_64_memop">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield">11111</td><td class="iformname"><a href="stsmax.html" id="STSMAX" name="STSMAX">STSMAX, STSMAXL</a>
            —
            <a href="stsmax.html#STSMAXL_64S_memop">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldsmin.html" id="LDSMIN" name="LDSMIN">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINL_64_memop">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield">11111</td><td class="iformname"><a href="stsmin.html" id="STSMIN" name="STSMIN">STSMIN, STSMINL</a>
            —
            <a href="stsmin.html#STSMINL_64S_memop">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldumax.html" id="LDUMAX" name="LDUMAX">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXL_64_memop">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield">11111</td><td class="iformname"><a href="stumax.html" id="STUMAX" name="STUMAX">STUMAX, STUMAXL</a>
            —
            <a href="stumax.html#STUMAXL_64S_memop">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">!= 11111</td><td class="iformname"><a href="ldumin.html" id="LDUMIN" name="LDUMIN">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINL_64_memop">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield">11111</td><td class="iformname"><a href="stumin.html" id="STUMIN" name="STUMIN">STUMIN, STUMINL</a>
            —
            <a href="stumin.html#STUMINL_64S_memop">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="swp.html" id="SWP" name="SWP">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPL_64_memop">64-bit, release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="ldadd.html" id="LDADD" name="LDADD">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDA_64_memop">64-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="ldclr.html" id="LDCLR" name="LDCLR">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRA_64_memop">64-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="ldeor.html" id="LDEOR" name="LDEOR">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORA_64_memop">64-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ldset.html" id="LDSET" name="LDSET">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETA_64_memop">64-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="iformname"><a href="ldsmax.html" id="LDSMAX" name="LDSMAX">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXA_64_memop">64-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="iformname"><a href="ldsmin.html" id="LDSMIN" name="LDSMIN">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINA_64_memop">64-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"></td><td class="iformname"><a href="ldumax.html" id="LDUMAX" name="LDUMAX">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXA_64_memop">64-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"></td><td class="iformname"><a href="ldumin.html" id="LDUMIN" name="LDUMIN">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINA_64_memop">64-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="swp.html" id="SWP" name="SWP">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPA_64_memop">64-bit, acquire</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="ldadd.html" id="LDADD" name="LDADD">LDADD, LDADDA, LDADDAL, LDADDL</a>
            —
            <a href="ldadd.html#LDADDAL_64_memop">64-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="ldclr.html" id="LDCLR" name="LDCLR">LDCLR, LDCLRA, LDCLRAL, LDCLRL</a>
            —
            <a href="ldclr.html#LDCLRAL_64_memop">64-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="ldeor.html" id="LDEOR" name="LDEOR">LDEOR, LDEORA, LDEORAL, LDEORL</a>
            —
            <a href="ldeor.html#LDEORAL_64_memop">64-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ldset.html" id="LDSET" name="LDSET">LDSET, LDSETA, LDSETAL, LDSETL</a>
            —
            <a href="ldset.html#LDSETAL_64_memop">64-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="bitfield"></td><td class="iformname"><a href="ldsmax.html" id="LDSMAX" name="LDSMAX">LDSMAX, LDSMAXA, LDSMAXAL, LDSMAXL</a>
            —
            <a href="ldsmax.html#LDSMAXAL_64_memop">64-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="bitfield"></td><td class="iformname"><a href="ldsmin.html" id="LDSMIN" name="LDSMIN">LDSMIN, LDSMINA, LDSMINAL, LDSMINL</a>
            —
            <a href="ldsmin.html#LDSMINAL_64_memop">64-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="bitfield"></td><td class="iformname"><a href="ldumax.html" id="LDUMAX" name="LDUMAX">LDUMAX, LDUMAXA, LDUMAXAL, LDUMAXL</a>
            —
            <a href="ldumax.html#LDUMAXAL_64_memop">64-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="bitfield"></td><td class="iformname"><a href="ldumin.html" id="LDUMIN" name="LDUMIN">LDUMIN, LDUMINA, LDUMINAL, LDUMINL</a>
            —
            <a href="ldumin.html#LDUMINAL_64_memop">64-bit, acquire and release</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="swp.html" id="SWP" name="SWP">SWP, SWPA, SWPAL, SWPL</a>
            —
            <a href="swp.html#SWPAL_64_memop">64-bit, acquire and release</a></td><td>ARMv8.1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_regoff"><a id="ldst_regoff" name="ldst_regoff"><h3 class="iclass">Load/store register (register offset)</h3></a><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="2">opc</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="3">option</td><td class="lr">S</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldst_regoff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">option</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x0x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">!= 011</td><td class="iformname"><a href="strb_reg.html" id="STRB_reg" name="STRB_reg">STRB (register)</a>
            —
            <a href="strb_reg.html#STRB_32B_ldst_regoff">extended register</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="strb_reg.html" id="STRB_reg" name="STRB_reg">STRB (register)</a>
            —
            <a href="strb_reg.html#STRB_32BL_ldst_regoff">shifted register</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">!= 011</td><td class="iformname"><a href="ldrb_reg.html" id="LDRB_reg" name="LDRB_reg">LDRB (register)</a>
            —
            <a href="ldrb_reg.html#LDRB_32B_ldst_regoff">extended register</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">011</td><td class="iformname"><a href="ldrb_reg.html" id="LDRB_reg" name="LDRB_reg">LDRB (register)</a>
            —
            <a href="ldrb_reg.html#LDRB_32BL_ldst_regoff">shifted register</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">!= 011</td><td class="iformname"><a href="ldrsb_reg.html" id="LDRSB_reg" name="LDRSB_reg">LDRSB (register)</a>
            —
            <a href="ldrsb_reg.html#LDRSB_64B_ldst_regoff">64-bit with extended register offset</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">011</td><td class="iformname"><a href="ldrsb_reg.html" id="LDRSB_reg" name="LDRSB_reg">LDRSB (register)</a>
            —
            <a href="ldrsb_reg.html#LDRSB_64BL_ldst_regoff">64-bit with shifted register offset</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">!= 011</td><td class="iformname"><a href="ldrsb_reg.html" id="LDRSB_reg" name="LDRSB_reg">LDRSB (register)</a>
            —
            <a href="ldrsb_reg.html#LDRSB_32B_ldst_regoff">32-bit with extended register offset</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">011</td><td class="iformname"><a href="ldrsb_reg.html" id="LDRSB_reg" name="LDRSB_reg">LDRSB (register)</a>
            —
            <a href="ldrsb_reg.html#LDRSB_32BL_ldst_regoff">32-bit with shifted register offset</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">!= 011</td><td class="iformname"><a href="str_reg_fpsimd.html" id="STR_reg_fpsimd" name="STR_reg_fpsimd">STR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="str_reg_fpsimd.html" id="STR_reg_fpsimd" name="STR_reg_fpsimd">STR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">!= 011</td><td class="iformname"><a href="ldr_reg_fpsimd.html" id="LDR_reg_fpsimd" name="LDR_reg_fpsimd">LDR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">011</td><td class="iformname"><a href="ldr_reg_fpsimd.html" id="LDR_reg_fpsimd" name="LDR_reg_fpsimd">LDR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="str_reg_fpsimd.html" id="STR_reg_fpsimd" name="STR_reg_fpsimd">STR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><a href="ldr_reg_fpsimd.html" id="LDR_reg_fpsimd" name="LDR_reg_fpsimd">LDR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="strh_reg.html" id="STRH_reg" name="STRH_reg">STRH (register)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="ldrh_reg.html" id="LDRH_reg" name="LDRH_reg">LDRH (register)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="ldrsh_reg.html" id="LDRSH_reg" name="LDRSH_reg">LDRSH (register)</a>
            —
            <a href="ldrsh_reg.html#LDRSH_64_ldst_regoff">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname"><a href="ldrsh_reg.html" id="LDRSH_reg" name="LDRSH_reg">LDRSH (register)</a>
            —
            <a href="ldrsh_reg.html#LDRSH_32_ldst_regoff">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="str_reg_fpsimd.html" id="STR_reg_fpsimd" name="STR_reg_fpsimd">STR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="ldr_reg_fpsimd.html" id="LDR_reg_fpsimd" name="LDR_reg_fpsimd">LDR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="str_reg_gen.html" id="STR_reg_gen" name="STR_reg_gen">STR (register)</a>
            —
            <a href="str_reg_gen.html#STR_32_ldst_regoff">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="ldr_reg_gen.html" id="LDR_reg_gen" name="LDR_reg_gen">LDR (register)</a>
            —
            <a href="ldr_reg_gen.html#LDR_32_ldst_regoff">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="ldrsw_reg.html" id="LDRSW_reg" name="LDRSW_reg">LDRSW (register)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="str_reg_fpsimd.html" id="STR_reg_fpsimd" name="STR_reg_fpsimd">STR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="ldr_reg_fpsimd.html" id="LDR_reg_fpsimd" name="LDR_reg_fpsimd">LDR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="str_reg_gen.html" id="STR_reg_gen" name="STR_reg_gen">STR (register)</a>
            —
            <a href="str_reg_gen.html#STR_64_ldst_regoff">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="ldr_reg_gen.html" id="LDR_reg_gen" name="LDR_reg_gen">LDR (register)</a>
            —
            <a href="ldr_reg_gen.html#LDR_64_ldst_regoff">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname"><a href="prfm_reg.html" id="PRFM_reg" name="PRFM_reg">PRFM (register)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="str_reg_fpsimd.html" id="STR_reg_fpsimd" name="STR_reg_fpsimd">STR (register, SIMD&amp;FP)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield"></td><td class="iformname"><a href="ldr_reg_fpsimd.html" id="LDR_reg_fpsimd" name="LDR_reg_fpsimd">LDR (register, SIMD&amp;FP)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="ldst_pos"><a id="ldst_pos" name="ldst_pos"><h3 class="iclass">Load/store register (unsigned immediate)</h3></a><p>These instructions are under <a href="#ldst">Loads and Stores</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td class="r">1</td><td class="lr">V</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="2">opc</td><td class="lr" colspan="12">imm12</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rt</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="ldst_pos"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">V</th><th class="bitfields" colspan="" rowspan="">opc</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strb_imm.html" id="STRB_imm" name="STRB_imm">STRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrb_imm.html" id="LDRB_imm" name="LDRB_imm">LDRB (immediate)</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsb_imm.html" id="LDRSB_imm" name="LDRSB_imm">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_64_ldst_pos">64-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsb_imm.html" id="LDRSB_imm" name="LDRSB_imm">LDRSB (immediate)</a>
            —
            <a href="ldrsb_imm.html#LDRSB_32_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_B_ldst_pos">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_B_ldst_pos">8-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">10</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_Q_ldst_pos">128-bit</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">11</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_Q_ldst_pos">128-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="strh_imm.html" id="STRH_imm" name="STRH_imm">STRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldrh_imm.html" id="LDRH_imm" name="LDRH_imm">LDRH (immediate)</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsh_imm.html" id="LDRSH_imm" name="LDRSH_imm">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_64_ldst_pos">64-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="ldrsh_imm.html" id="LDRSH_imm" name="LDRSH_imm">LDRSH (immediate)</a>
            —
            <a href="ldrsh_imm.html#LDRSH_32_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_H_ldst_pos">16-bit</a></td></tr><tr><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_H_ldst_pos">16-bit</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield">1</td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html" id="STR_imm_gen" name="STR_imm_gen">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_32_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html" id="LDR_imm_gen" name="LDR_imm_gen">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_32_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="ldrsw_imm.html" id="LDRSW_imm" name="LDRSW_imm">LDRSW (immediate)</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_S_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_S_ldst_pos">32-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_gen.html" id="STR_imm_gen" name="STR_imm_gen">STR (immediate)</a>
            —
            <a href="str_imm_gen.html#STR_64_ldst_pos">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_gen.html" id="LDR_imm_gen" name="LDR_imm_gen">LDR (immediate)</a>
            —
            <a href="ldr_imm_gen.html#LDR_64_ldst_pos">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="iformname"><a href="prfm_imm.html" id="PRFM_imm" name="PRFM_imm">PRFM (immediate)</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="iformname"><a href="str_imm_fpsimd.html" id="STR_imm_fpsimd" name="STR_imm_fpsimd">STR (immediate, SIMD&amp;FP)</a>
            —
            <a href="str_imm_fpsimd.html#STR_D_ldst_pos">64-bit</a></td></tr><tr><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">01</td><td class="iformname"><a href="ldr_imm_fpsimd.html" id="LDR_imm_fpsimd" name="LDR_imm_fpsimd">LDR (immediate, SIMD&amp;FP)</a>
            —
            <a href="ldr_imm_fpsimd.html#LDR_D_ldst_pos">64-bit</a></td></tr></tbody></table></div></div><hr/><h2><a id="dpreg" name="dpreg"></a>Data Processing -- Register</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"></td><td class="lr">op0</td><td class="lr" colspan="1"></td><td class="lr">op1</td><td class="lr" colspan="3">101</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="9"></td><td class="lr">op3</td><td class="lr" colspan="11"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="4">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th></tr><tr class="instructiontable"><td class="bitfield">
            0
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            0110
          </td><td class="bitfield"></td><td class="iformname"><a href="#dp_2src">Data-processing (2 source)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            1
          </td><td class="bitfield">
            1
          </td><td class="bitfield">
            0110
          </td><td class="bitfield"></td><td class="iformname"><a href="#dp_1src">Data-processing (1 source)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="bitfield">
            0xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#log_shift">Logical (shifted register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx0
          </td><td class="bitfield"></td><td class="iformname"><a href="#addsub_shift">Add/subtract (shifted register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            0
          </td><td class="bitfield">
            1xx1
          </td><td class="bitfield"></td><td class="iformname"><a href="#addsub_ext">Add/subtract (extended register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0000
          </td><td class="bitfield"></td><td class="iformname"><a href="#addsub_carry">Add/subtract (with carry)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0010
          </td><td class="bitfield">
            0
          </td><td class="iformname"><a href="#condcmp_reg">Conditional compare (register)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0010
          </td><td class="bitfield">
            1
          </td><td class="iformname"><a href="#condcmp_imm">Conditional compare (immediate)</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0100
          </td><td class="bitfield"></td><td class="iformname"><a href="#condsel">Conditional select</a></td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            0xx1
          </td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield"></td><td class="bitfield">
            1
          </td><td class="bitfield">
            1xxx
          </td><td class="bitfield"></td><td class="iformname"><a href="#dp_3src">Data-processing (3 source)</a></td></tr></table></div><hr/><div class="iclass" id="dp_2src"><a id="dp_2src" name="dp_2src"><h3 class="iclass">Data-processing (2 source)</h3></a><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="dp_2src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00000x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">011xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0001xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0011xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000010</td><td class="iformname"><a href="udiv.html" id="UDIV" name="UDIV">UDIV</a>
            —
            <a href="udiv.html#UDIV_32_dp_2src">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000011</td><td class="iformname"><a href="sdiv.html" id="SDIV" name="SDIV">SDIV</a>
            —
            <a href="sdiv.html#SDIV_32_dp_2src">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001000</td><td class="iformname"><a href="lslv.html" id="LSLV" name="LSLV">LSLV</a>
            —
            <a href="lslv.html#LSLV_32_dp_2src">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001001</td><td class="iformname"><a href="lsrv.html" id="LSRV" name="LSRV">LSRV</a>
            —
            <a href="lsrv.html#LSRV_32_dp_2src">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001010</td><td class="iformname"><a href="asrv.html" id="ASRV" name="ASRV">ASRV</a>
            —
            <a href="asrv.html#ASRV_32_dp_2src">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001011</td><td class="iformname"><a href="rorv.html" id="RORV" name="RORV">RORV</a>
            —
            <a href="rorv.html#RORV_32_dp_2src">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010x11</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010000</td><td class="iformname"><a href="crc32.html" id="CRC32" name="CRC32">CRC32B, CRC32H, CRC32W, CRC32X</a>
            —
            <a href="crc32.html#CRC32B_32C_dp_2src">CRC32B</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010001</td><td class="iformname"><a href="crc32.html" id="CRC32" name="CRC32">CRC32B, CRC32H, CRC32W, CRC32X</a>
            —
            <a href="crc32.html#CRC32H_32C_dp_2src">CRC32H</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010010</td><td class="iformname"><a href="crc32.html" id="CRC32" name="CRC32">CRC32B, CRC32H, CRC32W, CRC32X</a>
            —
            <a href="crc32.html#CRC32W_32C_dp_2src">CRC32W</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010100</td><td class="iformname"><a href="crc32c.html" id="CRC32C" name="CRC32C">CRC32CB, CRC32CH, CRC32CW, CRC32CX</a>
            —
            <a href="crc32c.html#CRC32CB_32C_dp_2src">CRC32CB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010101</td><td class="iformname"><a href="crc32c.html" id="CRC32C" name="CRC32C">CRC32CB, CRC32CH, CRC32CW, CRC32CX</a>
            —
            <a href="crc32c.html#CRC32CH_32C_dp_2src">CRC32CH</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010110</td><td class="iformname"><a href="crc32c.html" id="CRC32C" name="CRC32C">CRC32CB, CRC32CH, CRC32CW, CRC32CX</a>
            —
            <a href="crc32c.html#CRC32CW_32C_dp_2src">CRC32CW</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000010</td><td class="iformname"><a href="udiv.html" id="UDIV" name="UDIV">UDIV</a>
            —
            <a href="udiv.html#UDIV_64_dp_2src">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000011</td><td class="iformname"><a href="sdiv.html" id="SDIV" name="SDIV">SDIV</a>
            —
            <a href="sdiv.html#SDIV_64_dp_2src">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001000</td><td class="iformname"><a href="lslv.html" id="LSLV" name="LSLV">LSLV</a>
            —
            <a href="lslv.html#LSLV_64_dp_2src">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001001</td><td class="iformname"><a href="lsrv.html" id="LSRV" name="LSRV">LSRV</a>
            —
            <a href="lsrv.html#LSRV_64_dp_2src">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001010</td><td class="iformname"><a href="asrv.html" id="ASRV" name="ASRV">ASRV</a>
            —
            <a href="asrv.html#ASRV_64_dp_2src">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001011</td><td class="iformname"><a href="rorv.html" id="RORV" name="RORV">RORV</a>
            —
            <a href="rorv.html#RORV_64_dp_2src">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010xx0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010x0x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010011</td><td class="iformname"><a href="crc32.html" id="CRC32" name="CRC32">CRC32B, CRC32H, CRC32W, CRC32X</a>
            —
            <a href="crc32.html#CRC32X_64C_dp_2src">CRC32X</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010111</td><td class="iformname"><a href="crc32c.html" id="CRC32C" name="CRC32C">CRC32CB, CRC32CH, CRC32CW, CRC32CX</a>
            —
            <a href="crc32c.html#CRC32CX_64C_dp_2src">CRC32CX</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="dp_1src"><a id="dp_1src" name="dp_1src"><h3 class="iclass">Data-processing (1 source)</h3></a><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">1</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">opcode2</td><td class="lr" colspan="6">opcode</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="dp_1src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opcode2</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xx1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x1xxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xxxx1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xxx1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xx1xx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x1xxx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xxxx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">00011x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000000</td><td class="iformname"><a href="rbit_int.html" id="RBIT_int" name="RBIT_int">RBIT</a>
            —
            <a href="rbit_int.html#RBIT_32_dp_1src">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000001</td><td class="iformname"><a href="rev16_int.html" id="REV16_int" name="REV16_int">REV16</a>
            —
            <a href="rev16_int.html#REV16_32_dp_1src">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000010</td><td class="iformname"><a href="rev.html" id="REV" name="REV">REV</a>
            —
            <a href="rev.html#REV_32_dp_1src">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000100</td><td class="iformname"><a href="clz_int.html" id="CLZ_int" name="CLZ_int">CLZ</a>
            —
            <a href="clz_int.html#CLZ_32_dp_1src">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000101</td><td class="iformname"><a href="cls_int.html" id="CLS_int" name="CLS_int">CLS</a>
            —
            <a href="cls_int.html#CLS_32_dp_1src">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000000</td><td class="iformname"><a href="rbit_int.html" id="RBIT_int" name="RBIT_int">RBIT</a>
            —
            <a href="rbit_int.html#RBIT_64_dp_1src">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000001</td><td class="iformname"><a href="rev16_int.html" id="REV16_int" name="REV16_int">REV16</a>
            —
            <a href="rev16_int.html#REV16_64_dp_1src">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000010</td><td class="iformname"><a href="rev32_int.html" id="REV32_int" name="REV32_int">REV32</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000011</td><td class="iformname"><a href="rev.html" id="REV" name="REV">REV</a>
            —
            <a href="rev.html#REV_64_dp_1src">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000100</td><td class="iformname"><a href="clz_int.html" id="CLZ_int" name="CLZ_int">CLZ</a>
            —
            <a href="clz_int.html#CLZ_64_dp_1src">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00000</td><td class="bitfield">000101</td><td class="iformname"><a href="cls_int.html" id="CLS_int" name="CLS_int">CLS</a>
            —
            <a href="cls_int.html#CLS_64_dp_1src">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="log_shift"><a id="log_shift" name="log_shift"><h3 class="iclass">Logical (shifted register)</h3></a><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">opc</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">shift</td><td class="lr">N</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="log_shift"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">opc</th><th class="bitfields" colspan="" rowspan="">N</th><th class="bitfields" colspan="" rowspan="">imm6</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="and_log_shift.html" id="AND_log_shift" name="AND_log_shift">AND (shifted register)</a>
            —
            <a href="and_log_shift.html#AND_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="bic_log_shift.html" id="BIC_log_shift" name="BIC_log_shift">BIC (shifted register)</a>
            —
            <a href="bic_log_shift.html#BIC_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="orr_log_shift.html" id="ORR_log_shift" name="ORR_log_shift">ORR (shifted register)</a>
            —
            <a href="orr_log_shift.html#ORR_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="orn_log_shift.html" id="ORN_log_shift" name="ORN_log_shift">ORN (shifted register)</a>
            —
            <a href="orn_log_shift.html#ORN_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="eor_log_shift.html" id="EOR_log_shift" name="EOR_log_shift">EOR (shifted register)</a>
            —
            <a href="eor_log_shift.html#EOR_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="eon.html" id="EON" name="EON">EON (shifted register)</a>
            —
            <a href="eon.html#EON_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ands_log_shift.html" id="ANDS_log_shift" name="ANDS_log_shift">ANDS (shifted register)</a>
            —
            <a href="ands_log_shift.html#ANDS_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="bics.html" id="BICS" name="BICS">BICS (shifted register)</a>
            —
            <a href="bics.html#BICS_32_log_shift">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="and_log_shift.html" id="AND_log_shift" name="AND_log_shift">AND (shifted register)</a>
            —
            <a href="and_log_shift.html#AND_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="bic_log_shift.html" id="BIC_log_shift" name="BIC_log_shift">BIC (shifted register)</a>
            —
            <a href="bic_log_shift.html#BIC_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="orr_log_shift.html" id="ORR_log_shift" name="ORR_log_shift">ORR (shifted register)</a>
            —
            <a href="orr_log_shift.html#ORR_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="orn_log_shift.html" id="ORN_log_shift" name="ORN_log_shift">ORN (shifted register)</a>
            —
            <a href="orn_log_shift.html#ORN_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="eor_log_shift.html" id="EOR_log_shift" name="EOR_log_shift">EOR (shifted register)</a>
            —
            <a href="eor_log_shift.html#EOR_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="eon.html" id="EON" name="EON">EON (shifted register)</a>
            —
            <a href="eon.html#EON_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield"></td><td class="iformname"><a href="ands_log_shift.html" id="ANDS_log_shift" name="ANDS_log_shift">ANDS (shifted register)</a>
            —
            <a href="ands_log_shift.html#ANDS_64_log_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname"><a href="bics.html" id="BICS" name="BICS">BICS (shifted register)</a>
            —
            <a href="bics.html#BICS_64_log_shift">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="addsub_shift"><a id="addsub_shift" name="addsub_shift"><h3 class="iclass">Add/subtract (shifted register)</h3></a><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">shift</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">imm6</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="addsub_shift"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">shift</th><th class="bitfields" colspan="" rowspan="">imm6</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="add_addsub_shift.html" id="ADD_addsub_shift" name="ADD_addsub_shift">ADD (shifted register)</a>
            —
            <a href="add_addsub_shift.html#ADD_32_addsub_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="adds_addsub_shift.html" id="ADDS_addsub_shift" name="ADDS_addsub_shift">ADDS (shifted register)</a>
            —
            <a href="adds_addsub_shift.html#ADDS_32_addsub_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sub_addsub_shift.html" id="SUB_addsub_shift" name="SUB_addsub_shift">SUB (shifted register)</a>
            —
            <a href="sub_addsub_shift.html#SUB_32_addsub_shift">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="subs_addsub_shift.html" id="SUBS_addsub_shift" name="SUBS_addsub_shift">SUBS (shifted register)</a>
            —
            <a href="subs_addsub_shift.html#SUBS_32_addsub_shift">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="add_addsub_shift.html" id="ADD_addsub_shift" name="ADD_addsub_shift">ADD (shifted register)</a>
            —
            <a href="add_addsub_shift.html#ADD_64_addsub_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="adds_addsub_shift.html" id="ADDS_addsub_shift" name="ADDS_addsub_shift">ADDS (shifted register)</a>
            —
            <a href="adds_addsub_shift.html#ADDS_64_addsub_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="sub_addsub_shift.html" id="SUB_addsub_shift" name="SUB_addsub_shift">SUB (shifted register)</a>
            —
            <a href="sub_addsub_shift.html#SUB_64_addsub_shift">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="subs_addsub_shift.html" id="SUBS_addsub_shift" name="SUBS_addsub_shift">SUBS (shifted register)</a>
            —
            <a href="subs_addsub_shift.html#SUBS_64_addsub_shift">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="addsub_ext"><a id="addsub_ext" name="addsub_ext"><h3 class="iclass">Add/subtract (extended register)</h3></a><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">0</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">opt</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="3">option</td><td class="lr" colspan="3">imm3</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="addsub_ext"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opt</th><th class="bitfields" colspan="" rowspan="">imm3</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="add_addsub_ext.html" id="ADD_addsub_ext" name="ADD_addsub_ext">ADD (extended register)</a>
            —
            <a href="add_addsub_ext.html#ADD_32_addsub_ext">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="adds_addsub_ext.html" id="ADDS_addsub_ext" name="ADDS_addsub_ext">ADDS (extended register)</a>
            —
            <a href="adds_addsub_ext.html#ADDS_32S_addsub_ext">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="sub_addsub_ext.html" id="SUB_addsub_ext" name="SUB_addsub_ext">SUB (extended register)</a>
            —
            <a href="sub_addsub_ext.html#SUB_32_addsub_ext">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="subs_addsub_ext.html" id="SUBS_addsub_ext" name="SUBS_addsub_ext">SUBS (extended register)</a>
            —
            <a href="subs_addsub_ext.html#SUBS_32S_addsub_ext">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="add_addsub_ext.html" id="ADD_addsub_ext" name="ADD_addsub_ext">ADD (extended register)</a>
            —
            <a href="add_addsub_ext.html#ADD_64_addsub_ext">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="adds_addsub_ext.html" id="ADDS_addsub_ext" name="ADDS_addsub_ext">ADDS (extended register)</a>
            —
            <a href="adds_addsub_ext.html#ADDS_64S_addsub_ext">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="sub_addsub_ext.html" id="SUB_addsub_ext" name="SUB_addsub_ext">SUB (extended register)</a>
            —
            <a href="sub_addsub_ext.html#SUB_64_addsub_ext">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield"></td><td class="iformname"><a href="subs_addsub_ext.html" id="SUBS_addsub_ext" name="SUBS_addsub_ext">SUBS (extended register)</a>
            —
            <a href="subs_addsub_ext.html#SUBS_64S_addsub_ext">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="addsub_carry"><a id="addsub_carry" name="addsub_carry"><h3 class="iclass">Add/subtract (with carry)</h3></a><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="6">opcode2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="addsub_carry"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">opcode2</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xxxxx1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xxxx1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xxx1xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xx1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x1xxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000000</td><td class="iformname"><a href="adc.html" id="ADC" name="ADC">ADC</a>
            —
            <a href="adc.html#ADC_32_addsub_carry">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="iformname"><a href="adcs.html" id="ADCS" name="ADCS">ADCS</a>
            —
            <a href="adcs.html#ADCS_32_addsub_carry">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000000</td><td class="iformname"><a href="sbc.html" id="SBC" name="SBC">SBC</a>
            —
            <a href="sbc.html#SBC_32_addsub_carry">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="iformname"><a href="sbcs.html" id="SBCS" name="SBCS">SBCS</a>
            —
            <a href="sbcs.html#SBCS_32_addsub_carry">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000000</td><td class="iformname"><a href="adc.html" id="ADC" name="ADC">ADC</a>
            —
            <a href="adc.html#ADC_64_addsub_carry">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="iformname"><a href="adcs.html" id="ADCS" name="ADCS">ADCS</a>
            —
            <a href="adcs.html#ADCS_64_addsub_carry">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000000</td><td class="iformname"><a href="sbc.html" id="SBC" name="SBC">SBC</a>
            —
            <a href="sbc.html#SBC_64_addsub_carry">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000000</td><td class="iformname"><a href="sbcs.html" id="SBCS" name="SBCS">SBCS</a>
            —
            <a href="sbcs.html#SBCS_64_addsub_carry">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="condcmp_reg"><a id="condcmp_reg" name="condcmp_reg"><h3 class="iclass">Conditional compare (register)</h3></a><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="lr">0</td><td class="lr">o2</td><td class="lr" colspan="5">Rn</td><td class="lr">o3</td><td class="lr" colspan="4">nzcv</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="condcmp_reg"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmn_reg.html" id="CCMN_reg" name="CCMN_reg">CCMN (register)</a>
            —
            <a href="ccmn_reg.html#CCMN_32_condcmp_reg">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmp_reg.html" id="CCMP_reg" name="CCMP_reg">CCMP (register)</a>
            —
            <a href="ccmp_reg.html#CCMP_32_condcmp_reg">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmn_reg.html" id="CCMN_reg" name="CCMN_reg">CCMN (register)</a>
            —
            <a href="ccmn_reg.html#CCMN_64_condcmp_reg">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmp_reg.html" id="CCMP_reg" name="CCMP_reg">CCMP (register)</a>
            —
            <a href="ccmp_reg.html#CCMP_64_condcmp_reg">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="condcmp_imm"><a id="condcmp_imm" name="condcmp_imm"><h3 class="iclass">Conditional compare (immediate)</h3></a><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="4">cond</td><td class="lr">1</td><td class="lr">o2</td><td class="lr" colspan="5">Rn</td><td class="lr">o3</td><td class="lr" colspan="4">nzcv</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="condcmp_imm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">o2</th><th class="bitfields" colspan="" rowspan="">o3</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmn_imm.html" id="CCMN_imm" name="CCMN_imm">CCMN (immediate)</a>
            —
            <a href="ccmn_imm.html#CCMN_32_condcmp_imm">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmp_imm.html" id="CCMP_imm" name="CCMP_imm">CCMP (immediate)</a>
            —
            <a href="ccmp_imm.html#CCMP_32_condcmp_imm">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmn_imm.html" id="CCMN_imm" name="CCMN_imm">CCMN (immediate)</a>
            —
            <a href="ccmn_imm.html#CCMN_64_condcmp_imm">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="ccmp_imm.html" id="CCMP_imm" name="CCMP_imm">CCMP (immediate)</a>
            —
            <a href="ccmp_imm.html#CCMP_64_condcmp_imm">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="condsel"><a id="condsel" name="condsel"><h3 class="iclass">Conditional select</h3></a><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">op</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="lr" colspan="2">op2</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="condsel"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="csel.html" id="CSEL" name="CSEL">CSEL</a>
            —
            <a href="csel.html#CSEL_32_condsel">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="csinc.html" id="CSINC" name="CSINC">CSINC</a>
            —
            <a href="csinc.html#CSINC_32_condsel">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="csinv.html" id="CSINV" name="CSINV">CSINV</a>
            —
            <a href="csinv.html#CSINV_32_condsel">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="csneg.html" id="CSNEG" name="CSNEG">CSNEG</a>
            —
            <a href="csneg.html#CSNEG_32_condsel">32-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="csel.html" id="CSEL" name="CSEL">CSEL</a>
            —
            <a href="csel.html#CSEL_64_condsel">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="csinc.html" id="CSINC" name="CSINC">CSINC</a>
            —
            <a href="csinc.html#CSINC_64_condsel">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="csinv.html" id="CSINV" name="CSINV">CSINV</a>
            —
            <a href="csinv.html#CSINV_64_condsel">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="csneg.html" id="CSNEG" name="CSNEG">CSNEG</a>
            —
            <a href="csneg.html#CSNEG_64_condsel">64-bit</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="dp_3src"><a id="dp_3src" name="dp_3src"><h3 class="iclass">Data-processing (3 source)</h3></a><p>These instructions are under <a href="#dpreg">Data Processing -- Register</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr" colspan="2">op54</td><td class="l">1</td><td>1</td><td>0</td><td>1</td><td class="r">1</td><td class="lr" colspan="3">op31</td><td class="lr" colspan="5">Rm</td><td class="lr">o0</td><td class="lr" colspan="5">Ra</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="dp_3src"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">op54</th><th class="bitfields" colspan="" rowspan="">op31</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">100</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">110</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00</td><td class="bitfield">111</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><a href="madd.html" id="MADD" name="MADD">MADD</a>
            —
            <a href="madd.html#MADD_32A_dp_3src">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">1</td><td class="iformname"><a href="msub.html" id="MSUB" name="MSUB">MSUB</a>
            —
            <a href="msub.html#MSUB_32A_dp_3src">32-bit</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">0</td><td class="iformname"><a href="madd.html" id="MADD" name="MADD">MADD</a>
            —
            <a href="madd.html#MADD_64A_dp_3src">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="bitfield">1</td><td class="iformname"><a href="msub.html" id="MSUB" name="MSUB">MSUB</a>
            —
            <a href="msub.html#MSUB_64A_dp_3src">64-bit</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">0</td><td class="iformname"><a href="smaddl.html" id="SMADDL" name="SMADDL">SMADDL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="bitfield">1</td><td class="iformname"><a href="smsubl.html" id="SMSUBL" name="SMSUBL">SMSUBL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield">0</td><td class="iformname"><a href="smulh.html" id="SMULH" name="SMULH">SMULH</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">0</td><td class="iformname"><a href="umaddl.html" id="UMADDL" name="UMADDL">UMADDL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="bitfield">1</td><td class="iformname"><a href="umsubl.html" id="UMSUBL" name="UMSUBL">UMSUBL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="bitfield">0</td><td class="iformname"><a href="umulh.html" id="UMULH" name="UMULH">UMULH</a></td></tr></tbody></table></div></div><hr/><h2><a id="simd-dp" name="simd-dp"></a>Data Processing -- Scalar Floating-Point and Advanced SIMD</h2><div class="decode_navigation"><p>These instructions are under the <a href="#top">top-level</a>.</p></div><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="4">op0</td><td class="lr" colspan="3">111</td><td class="lr" colspan="2">op1</td><td class="lr" colspan="4">op2</td><td class="lr" colspan="2">op3</td><td class="lr" colspan="1"></td><td class="lr" colspan="6">op4</td><td class="lr" colspan="10"></td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable"><tr><th colspan="5">Decode fields</th><th rowspan="2">
            Instruction details
          </th></tr><tr><th class="bitfields">op0</th><th class="bitfields">op1</th><th class="bitfields">op2</th><th class="bitfields">op3</th><th class="bitfields">op4</th></tr><tr class="instructiontable"><td class="bitfield">
            0000
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0010
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0100
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname"><a href="#cryptoaes">Cryptographic AES</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield"></td><td class="bitfield">
            0xxx00
          </td><td class="iformname"><a href="#cryptosha3">Cryptographic three-register SHA</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield"></td><td class="bitfield">
            0xxx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0101
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname"><a href="#cryptosha2">Cryptographic two-register SHA</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0110
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0111
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield"></td><td class="bitfield">
            0xxxx0
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0111
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x101
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield"></td><td class="bitfield">
            0xxxx1
          </td><td class="iformname"><a href="#asisdone">Advanced SIMD scalar copy</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield"></td><td class="bitfield">
            0xxxx1
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0111
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield"></td><td class="bitfield">
            00xxx1
          </td><td class="iformname"><a href="#asisdsamefp16">Advanced SIMD scalar three same FP16</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield"></td><td class="bitfield">
            01xxx1
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1111
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname"><a href="#asisdmiscfp16">Advanced SIMD scalar two-register miscellaneous FP16</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield"></td><td class="bitfield">
            1xxxx0
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield"></td><td class="bitfield">
            1xxxx1
          </td><td class="iformname"><a href="#asisdsame2">Advanced SIMD scalar three same extra</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x100
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname"><a href="#asisdmisc">Advanced SIMD scalar two-register miscellaneous</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x110
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname"><a href="#asisdpair">Advanced SIMD scalar pairwise</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            x1
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield"></td><td class="bitfield">
            xxxx00
          </td><td class="iformname"><a href="#asisddiff">Advanced SIMD scalar three different</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxx1
          </td><td class="iformname"><a href="#asisdsame">Advanced SIMD scalar three same</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            10
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
            xxxxx1
          </td><td class="iformname"><a href="#asisdshf">Advanced SIMD scalar shift by immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
            xxxxx1
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            01x1
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
            xxxxx0
          </td><td class="iformname"><a href="#asisdelem">Advanced SIMD scalar x indexed element</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield"></td><td class="bitfield">
            0xxx00
          </td><td class="iformname"><a href="#asimdtbl">Advanced SIMD table lookup</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x00
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield"></td><td class="bitfield">
            0xxx10
          </td><td class="iformname"><a href="#asimdperm">Advanced SIMD permute</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0x10
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield"></td><td class="bitfield">
            0xxxx0
          </td><td class="iformname"><a href="#asimdext">Advanced SIMD extract</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield"></td><td class="bitfield">
            0xxxx1
          </td><td class="iformname"><a href="#asimdins">Advanced SIMD copy</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            01
          </td><td class="bitfield">
            00xx
          </td><td class="bitfield"></td><td class="bitfield">
            0xxxx1
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            0111
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield"></td><td class="bitfield">
            00xxx1
          </td><td class="iformname"><a href="#asimdsamefp16">Advanced SIMD three same (FP16)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            10xx
          </td><td class="bitfield"></td><td class="bitfield">
            01xxx1
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            1111
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname"><a href="#asimdmiscfp16">Advanced SIMD two-register miscellaneous (FP16)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield"></td><td class="bitfield">
            1xxxx0
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield"></td><td class="bitfield">
            1xxxx1
          </td><td class="iformname"><a href="#asimdsame2">Advanced SIMD three same extra</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x100
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname"><a href="#asimdmisc">Advanced SIMD two-register miscellaneous</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x110
          </td><td class="bitfield">
            00
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname"><a href="#asimdall">Advanced SIMD across lanes</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            1x
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield">
            x1
          </td><td class="bitfield">
            xxxx10
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield"></td><td class="bitfield">
            xxxx00
          </td><td class="iformname"><a href="#asimddiff">Advanced SIMD three different</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxx1
          </td><td class="iformname"><a href="#asimdsame">Advanced SIMD three same</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            0000
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxx1
          </td><td class="iformname"><a href="#asimdimm">Advanced SIMD modified immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            10
          </td><td class="bitfield">
            != 0000
          </td><td class="bitfield"></td><td class="bitfield">
            xxxxx1
          </td><td class="iformname"><a href="#asimdshf">Advanced SIMD shift by immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            11
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
            xxxxx1
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            0xx0
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">
            xxxxx0
          </td><td class="iformname"><a href="#asimdelem">Advanced SIMD vector x indexed element</a></td></tr><tr class="instructiontable"><td class="bitfield">
            11x1
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            1xx0
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x0xx
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#float2fix">Conversion between floating-point and fixed-point</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield"></td><td class="bitfield">
            000000
          </td><td class="iformname"><a href="#float2int">Conversion between floating-point and integer</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield"></td><td class="bitfield">
            100000
          </td><td class="iformname">UNALLOCATED</td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield"></td><td class="bitfield">
            x10000
          </td><td class="iformname"><a href="#floatdp1">Floating-point data-processing (1 source)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield"></td><td class="bitfield">
            xx1000
          </td><td class="iformname"><a href="#floatcmp">Floating-point compare</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield"></td><td class="bitfield">
            xxx100
          </td><td class="iformname"><a href="#floatimm">Floating-point immediate</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield"></td><td class="bitfield">
            xxxx01
          </td><td class="iformname"><a href="#floatccmp">Floating-point conditional compare</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield"></td><td class="bitfield">
            xxxx10
          </td><td class="iformname"><a href="#floatdp2">Floating-point data-processing (2 source)</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            0x
          </td><td class="bitfield">
            x1xx
          </td><td class="bitfield"></td><td class="bitfield">
            xxxx11
          </td><td class="iformname"><a href="#floatsel">Floating-point conditional select</a></td></tr><tr class="instructiontable"><td class="bitfield">
            x0x1
          </td><td class="bitfield">
            1x
          </td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="#floatdp3">Floating-point data-processing (3 source)</a></td></tr></table></div><hr/><div class="iclass" id="cryptoaes"><a id="cryptoaes" name="cryptoaes"><h3 class="iclass">Cryptographic AES</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="cryptoaes"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">x1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">000xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">x1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00100</td><td class="iformname"><a href="aese_advsimd.html" id="AESE_advsimd" name="AESE_advsimd">AESE</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00101</td><td class="iformname"><a href="aesd_advsimd.html" id="AESD_advsimd" name="AESD_advsimd">AESD</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00110</td><td class="iformname"><a href="aesmc_advsimd.html" id="AESMC_advsimd" name="AESMC_advsimd">AESMC</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00111</td><td class="iformname"><a href="aesimc_advsimd.html" id="AESIMC_advsimd" name="AESIMC_advsimd">AESIMC</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="cryptosha3"><a id="cryptosha3" name="cryptosha3"><h3 class="iclass">Cryptographic three-register SHA</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="3">opcode</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="cryptosha3"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">x1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="sha1c_advsimd.html" id="SHA1C_advsimd" name="SHA1C_advsimd">SHA1C</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="sha1p_advsimd.html" id="SHA1P_advsimd" name="SHA1P_advsimd">SHA1P</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="sha1m_advsimd.html" id="SHA1M_advsimd" name="SHA1M_advsimd">SHA1M</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="sha1su0_advsimd.html" id="SHA1SU0_advsimd" name="SHA1SU0_advsimd">SHA1SU0</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="sha256h_advsimd.html" id="SHA256H_advsimd" name="SHA256H_advsimd">SHA256H</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="sha256h2_advsimd.html" id="SHA256H2_advsimd" name="SHA256H2_advsimd">SHA256H2</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><a href="sha256su1_advsimd.html" id="SHA256SU1_advsimd" name="SHA256SU1_advsimd">SHA256SU1</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="cryptosha2"><a id="cryptosha2" name="cryptosha2"><h3 class="iclass">Cryptographic two-register SHA</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="cryptosha2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">xx1xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">x1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">x1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><a href="sha1h_advsimd.html" id="SHA1H_advsimd" name="SHA1H_advsimd">SHA1H</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00001</td><td class="iformname"><a href="sha1su1_advsimd.html" id="SHA1SU1_advsimd" name="SHA1SU1_advsimd">SHA1SU1</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00010</td><td class="iformname"><a href="sha256su0_advsimd.html" id="SHA256SU0_advsimd" name="SHA256SU0_advsimd">SHA256SU0</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdone"><a id="asisdone" name="asisdone"><h3 class="iclass">Advanced SIMD scalar copy</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">op</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdone"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">imm5</th><th class="bitfields" colspan="" rowspan="">imm4</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">xxx1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">xx1x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">x1xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0000</td><td class="iformname"><a href="dup_advsimd_elt.html" id="DUP_advsimd_elt" name="DUP_advsimd_elt">DUP (element)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">x0000</td><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdsamefp16"><a id="asisdsamefp16" name="asisdsamefp16"><h3 class="iclass">Advanced SIMD scalar three same FP16</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdsamefp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="fmulx_advsimd_vec.html" id="FMULX_advsimd_vec" name="FMULX_advsimd_vec">FMULX</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="fcmeq_advsimd_reg.html" id="FCMEQ_advsimd_reg" name="FCMEQ_advsimd_reg">FCMEQ (register)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="frecps_advsimd.html" id="FRECPS_advsimd" name="FRECPS_advsimd">FRECPS</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><a href="frsqrts_advsimd.html" id="FRSQRTS_advsimd" name="FRSQRTS_advsimd">FRSQRTS</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="fcmge_advsimd_reg.html" id="FCMGE_advsimd_reg" name="FCMGE_advsimd_reg">FCMGE (register)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="facge_advsimd.html" id="FACGE_advsimd" name="FACGE_advsimd">FACGE</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="fabd_advsimd.html" id="FABD_advsimd" name="FABD_advsimd">FABD</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><a href="fcmgt_advsimd_reg.html" id="FCMGT_advsimd_reg" name="FCMGT_advsimd_reg">FCMGT (register)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><a href="facgt_advsimd.html" id="FACGT_advsimd" name="FACGT_advsimd">FACGT</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdmiscfp16"><a id="asisdmiscfp16" name="asisdmiscfp16"><h3 class="iclass">Advanced SIMD scalar two-register miscellaneous FP16</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdmiscfp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">010xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtns_advsimd.html" id="FCVTNS_advsimd" name="FCVTNS_advsimd">FCVTNS (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtms_advsimd.html" id="FCVTMS_advsimd" name="FCVTMS_advsimd">FCVTMS (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtas_advsimd.html" id="FCVTAS_advsimd" name="FCVTAS_advsimd">FCVTAS (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><a href="scvtf_advsimd_int.html" id="SCVTF_advsimd_int" name="SCVTF_advsimd_int">SCVTF (vector, integer)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmgt_advsimd_zero.html" id="FCMGT_advsimd_zero" name="FCMGT_advsimd_zero">FCMGT (zero)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmeq_advsimd_zero.html" id="FCMEQ_advsimd_zero" name="FCMEQ_advsimd_zero">FCMEQ (zero)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname"><a href="fcmlt_advsimd.html" id="FCMLT_advsimd" name="FCMLT_advsimd">FCMLT (zero)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtps_advsimd.html" id="FCVTPS_advsimd" name="FCVTPS_advsimd">FCVTPS (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzs_advsimd_int.html" id="FCVTZS_advsimd_int" name="FCVTZS_advsimd_int">FCVTZS (vector, integer)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><a href="frecpe_advsimd.html" id="FRECPE_advsimd" name="FRECPE_advsimd">FRECPE</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="frecpx_advsimd.html" id="FRECPX_advsimd" name="FRECPX_advsimd">FRECPX</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtnu_advsimd.html" id="FCVTNU_advsimd" name="FCVTNU_advsimd">FCVTNU (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtmu_advsimd.html" id="FCVTMU_advsimd" name="FCVTMU_advsimd">FCVTMU (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtau_advsimd.html" id="FCVTAU_advsimd" name="FCVTAU_advsimd">FCVTAU (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><a href="ucvtf_advsimd_int.html" id="UCVTF_advsimd_int" name="UCVTF_advsimd_int">UCVTF (vector, integer)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmge_advsimd_zero.html" id="FCMGE_advsimd_zero" name="FCMGE_advsimd_zero">FCMGE (zero)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmle_advsimd.html" id="FCMLE_advsimd" name="FCMLE_advsimd">FCMLE (zero)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtpu_advsimd.html" id="FCVTPU_advsimd" name="FCVTPU_advsimd">FCVTPU (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzu_advsimd_int.html" id="FCVTZU_advsimd_int" name="FCVTZU_advsimd_int">FCVTZU (vector, integer)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><a href="frsqrte_advsimd.html" id="FRSQRTE_advsimd" name="FRSQRTE_advsimd">FRSQRTE</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdsame2"><a id="asisdsame2" name="asisdsame2"><h3 class="iclass">Advanced SIMD scalar three same extra</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="4">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdsame2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><a href="sqrdmlah_advsimd_vec.html" id="SQRDMLAH_advsimd_vec" name="SQRDMLAH_advsimd_vec">SQRDMLAH (vector)</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname"><a href="sqrdmlsh_advsimd_vec.html" id="SQRDMLSH_advsimd_vec" name="SQRDMLSH_advsimd_vec">SQRDMLSH (vector)</a></td><td>ARMv8.1</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdmisc"><a id="asisdmisc" name="asisdmisc"><h3 class="iclass">Advanced SIMD scalar two-register miscellaneous</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdmisc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0000x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0010x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1000x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1100x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">10110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00011</td><td class="iformname"><a href="suqadd_advsimd.html" id="SUQADD_advsimd" name="SUQADD_advsimd">SUQADD</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname"><a href="sqabs_advsimd.html" id="SQABS_advsimd" name="SQABS_advsimd">SQABS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01000</td><td class="iformname"><a href="cmgt_advsimd_zero.html" id="CMGT_advsimd_zero" name="CMGT_advsimd_zero">CMGT (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname"><a href="cmeq_advsimd_zero.html" id="CMEQ_advsimd_zero" name="CMEQ_advsimd_zero">CMEQ (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname"><a href="cmlt_advsimd.html" id="CMLT_advsimd" name="CMLT_advsimd">CMLT (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname"><a href="abs_advsimd.html" id="ABS_advsimd" name="ABS_advsimd">ABS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10100</td><td class="iformname"><a href="sqxtn_advsimd.html" id="SQXTN_advsimd" name="SQXTN_advsimd">SQXTN, SQXTN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">10110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtns_advsimd.html" id="FCVTNS_advsimd" name="FCVTNS_advsimd">FCVTNS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtms_advsimd.html" id="FCVTMS_advsimd" name="FCVTMS_advsimd">FCVTMS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtas_advsimd.html" id="FCVTAS_advsimd" name="FCVTAS_advsimd">FCVTAS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="scvtf_advsimd_int.html" id="SCVTF_advsimd_int" name="SCVTF_advsimd_int">SCVTF (vector, integer)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmgt_advsimd_zero.html" id="FCMGT_advsimd_zero" name="FCMGT_advsimd_zero">FCMGT (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmeq_advsimd_zero.html" id="FCMEQ_advsimd_zero" name="FCMEQ_advsimd_zero">FCMEQ (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname"><a href="fcmlt_advsimd.html" id="FCMLT_advsimd" name="FCMLT_advsimd">FCMLT (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtps_advsimd.html" id="FCVTPS_advsimd" name="FCVTPS_advsimd">FCVTPS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzs_advsimd_int.html" id="FCVTZS_advsimd_int" name="FCVTZS_advsimd_int">FCVTZS (vector, integer)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="frecpe_advsimd.html" id="FRECPE_advsimd" name="FRECPE_advsimd">FRECPE</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><a href="frecpx_advsimd.html" id="FRECPX_advsimd" name="FRECPX_advsimd">FRECPX</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00011</td><td class="iformname"><a href="usqadd_advsimd.html" id="USQADD_advsimd" name="USQADD_advsimd">USQADD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname"><a href="sqneg_advsimd.html" id="SQNEG_advsimd" name="SQNEG_advsimd">SQNEG</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01000</td><td class="iformname"><a href="cmge_advsimd_zero.html" id="CMGE_advsimd_zero" name="CMGE_advsimd_zero">CMGE (zero)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname"><a href="cmle_advsimd.html" id="CMLE_advsimd" name="CMLE_advsimd">CMLE (zero)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname"><a href="neg_advsimd.html" id="NEG_advsimd" name="NEG_advsimd">NEG (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10010</td><td class="iformname"><a href="sqxtun_advsimd.html" id="SQXTUN_advsimd" name="SQXTUN_advsimd">SQXTUN, SQXTUN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10100</td><td class="iformname"><a href="uqxtn_advsimd.html" id="UQXTN_advsimd" name="UQXTN_advsimd">UQXTN, UQXTN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">10110</td><td class="iformname"><a href="fcvtxn_advsimd.html" id="FCVTXN_advsimd" name="FCVTXN_advsimd">FCVTXN, FCVTXN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtnu_advsimd.html" id="FCVTNU_advsimd" name="FCVTNU_advsimd">FCVTNU (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtmu_advsimd.html" id="FCVTMU_advsimd" name="FCVTMU_advsimd">FCVTMU (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtau_advsimd.html" id="FCVTAU_advsimd" name="FCVTAU_advsimd">FCVTAU (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="ucvtf_advsimd_int.html" id="UCVTF_advsimd_int" name="UCVTF_advsimd_int">UCVTF (vector, integer)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmge_advsimd_zero.html" id="FCMGE_advsimd_zero" name="FCMGE_advsimd_zero">FCMGE (zero)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmle_advsimd.html" id="FCMLE_advsimd" name="FCMLE_advsimd">FCMLE (zero)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtpu_advsimd.html" id="FCVTPU_advsimd" name="FCVTPU_advsimd">FCVTPU (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzu_advsimd_int.html" id="FCVTZU_advsimd_int" name="FCVTZU_advsimd_int">FCVTZU (vector, integer)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="frsqrte_advsimd.html" id="FRSQRTE_advsimd" name="FRSQRTE_advsimd">FRSQRTE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdpair"><a id="asisdpair" name="asisdpair"><h3 class="iclass">Advanced SIMD scalar pairwise</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdpair"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">010xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">111xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11011</td><td class="iformname"><a href="addp_advsimd_pair.html" id="ADDP_advsimd_pair" name="ADDP_advsimd_pair">ADDP (scalar)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01100</td><td class="iformname"><a href="fmaxnmp_advsimd_pair.html" id="FMAXNMP_advsimd_pair" name="FMAXNMP_advsimd_pair">FMAXNMP (scalar)</a>
            —
            <a href="fmaxnmp_advsimd_pair.html#FMAXNMP_asisdpair_only_H">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01101</td><td class="iformname"><a href="faddp_advsimd_pair.html" id="FADDP_advsimd_pair" name="FADDP_advsimd_pair">FADDP (scalar)</a>
            —
            <a href="faddp_advsimd_pair.html#FADDP_asisdpair_only_H">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01111</td><td class="iformname"><a href="fmaxp_advsimd_pair.html" id="FMAXP_advsimd_pair" name="FMAXP_advsimd_pair">FMAXP (scalar)</a>
            —
            <a href="fmaxp_advsimd_pair.html#FMAXP_asisdpair_only_H">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01100</td><td class="iformname"><a href="fminnmp_advsimd_pair.html" id="FMINNMP_advsimd_pair" name="FMINNMP_advsimd_pair">FMINNMP (scalar)</a>
            —
            <a href="fminnmp_advsimd_pair.html#FMINNMP_asisdpair_only_H">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01111</td><td class="iformname"><a href="fminp_advsimd_pair.html" id="FMINP_advsimd_pair" name="FMINP_advsimd_pair">FMINP (scalar)</a>
            —
            <a href="fminp_advsimd_pair.html#FMINP_asisdpair_only_H">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01100</td><td class="iformname"><a href="fmaxnmp_advsimd_pair.html" id="FMAXNMP_advsimd_pair" name="FMAXNMP_advsimd_pair">FMAXNMP (scalar)</a>
            —
            <a href="fmaxnmp_advsimd_pair.html#FMAXNMP_asisdpair_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01101</td><td class="iformname"><a href="faddp_advsimd_pair.html" id="FADDP_advsimd_pair" name="FADDP_advsimd_pair">FADDP (scalar)</a>
            —
            <a href="faddp_advsimd_pair.html#FADDP_asisdpair_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01111</td><td class="iformname"><a href="fmaxp_advsimd_pair.html" id="FMAXP_advsimd_pair" name="FMAXP_advsimd_pair">FMAXP (scalar)</a>
            —
            <a href="fmaxp_advsimd_pair.html#FMAXP_asisdpair_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fminnmp_advsimd_pair.html" id="FMINNMP_advsimd_pair" name="FMINNMP_advsimd_pair">FMINNMP (scalar)</a>
            —
            <a href="fminnmp_advsimd_pair.html#FMINNMP_asisdpair_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><a href="fminp_advsimd_pair.html" id="FMINP_advsimd_pair" name="FMINP_advsimd_pair">FMINP (scalar)</a>
            —
            <a href="fminp_advsimd_pair.html#FMINP_asisdpair_only_SD">single-precision and double-precision</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisddiff"><a id="asisddiff" name="asisddiff"><h3 class="iclass">Advanced SIMD scalar three different</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisddiff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">00xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">111x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname"><a href="sqdmlal_advsimd_vec.html" id="SQDMLAL_advsimd_vec" name="SQDMLAL_advsimd_vec">SQDMLAL, SQDMLAL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><a href="sqdmlsl_advsimd_vec.html" id="SQDMLSL_advsimd_vec" name="SQDMLSL_advsimd_vec">SQDMLSL, SQDMLSL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="sqdmull_advsimd_vec.html" id="SQDMULL_advsimd_vec" name="SQDMULL_advsimd_vec">SQDMULL, SQDMULL2 (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdsame"><a id="asisdsame" name="asisdsame"><h3 class="iclass">Advanced SIMD scalar three same</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdsame"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1001x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00001</td><td class="iformname"><a href="sqadd_advsimd.html" id="SQADD_advsimd" name="SQADD_advsimd">SQADD</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00101</td><td class="iformname"><a href="sqsub_advsimd.html" id="SQSUB_advsimd" name="SQSUB_advsimd">SQSUB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00110</td><td class="iformname"><a href="cmgt_advsimd_reg.html" id="CMGT_advsimd_reg" name="CMGT_advsimd_reg">CMGT (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname"><a href="cmge_advsimd_reg.html" id="CMGE_advsimd_reg" name="CMGE_advsimd_reg">CMGE (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01000</td><td class="iformname"><a href="sshl_advsimd.html" id="SSHL_advsimd" name="SSHL_advsimd">SSHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname"><a href="sqshl_advsimd_reg.html" id="SQSHL_advsimd_reg" name="SQSHL_advsimd_reg">SQSHL (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname"><a href="srshl_advsimd.html" id="SRSHL_advsimd" name="SRSHL_advsimd">SRSHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname"><a href="sqrshl_advsimd.html" id="SQRSHL_advsimd" name="SQRSHL_advsimd">SQRSHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10000</td><td class="iformname"><a href="add_advsimd.html" id="ADD_advsimd" name="ADD_advsimd">ADD (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10001</td><td class="iformname"><a href="cmtst_advsimd.html" id="CMTST_advsimd" name="CMTST_advsimd">CMTST</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10110</td><td class="iformname"><a href="sqdmulh_advsimd_vec.html" id="SQDMULH_advsimd_vec" name="SQDMULH_advsimd_vec">SQDMULH (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fmulx_advsimd_vec.html" id="FMULX_advsimd_vec" name="FMULX_advsimd_vec">FMULX</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmeq_advsimd_reg.html" id="FCMEQ_advsimd_reg" name="FCMEQ_advsimd_reg">FCMEQ (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><a href="frecps_advsimd.html" id="FRECPS_advsimd" name="FRECPS_advsimd">FRECPS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><a href="frsqrts_advsimd.html" id="FRSQRTS_advsimd" name="FRSQRTS_advsimd">FRSQRTS</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00001</td><td class="iformname"><a href="uqadd_advsimd.html" id="UQADD_advsimd" name="UQADD_advsimd">UQADD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00101</td><td class="iformname"><a href="uqsub_advsimd.html" id="UQSUB_advsimd" name="UQSUB_advsimd">UQSUB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00110</td><td class="iformname"><a href="cmhi_advsimd.html" id="CMHI_advsimd" name="CMHI_advsimd">CMHI (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname"><a href="cmhs_advsimd.html" id="CMHS_advsimd" name="CMHS_advsimd">CMHS (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01000</td><td class="iformname"><a href="ushl_advsimd.html" id="USHL_advsimd" name="USHL_advsimd">USHL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname"><a href="uqshl_advsimd_reg.html" id="UQSHL_advsimd_reg" name="UQSHL_advsimd_reg">UQSHL (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname"><a href="urshl_advsimd.html" id="URSHL_advsimd" name="URSHL_advsimd">URSHL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname"><a href="uqrshl_advsimd.html" id="UQRSHL_advsimd" name="UQRSHL_advsimd">UQRSHL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10000</td><td class="iformname"><a href="sub_advsimd.html" id="SUB_advsimd" name="SUB_advsimd">SUB (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10001</td><td class="iformname"><a href="cmeq_advsimd_reg.html" id="CMEQ_advsimd_reg" name="CMEQ_advsimd_reg">CMEQ (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10110</td><td class="iformname"><a href="sqrdmulh_advsimd_vec.html" id="SQRDMULH_advsimd_vec" name="SQRDMULH_advsimd_vec">SQRDMULH (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmge_advsimd_reg.html" id="FCMGE_advsimd_reg" name="FCMGE_advsimd_reg">FCMGE (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="facge_advsimd.html" id="FACGE_advsimd" name="FACGE_advsimd">FACGE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fabd_advsimd.html" id="FABD_advsimd" name="FABD_advsimd">FABD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmgt_advsimd_reg.html" id="FCMGT_advsimd_reg" name="FCMGT_advsimd_reg">FCMGT (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="facgt_advsimd.html" id="FACGT_advsimd" name="FACGT_advsimd">FACGT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdshf"><a id="asisdshf" name="asisdshf"><h3 class="iclass">Advanced SIMD scalar shift by immediate</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">immh</td><td class="lr" colspan="3">immb</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdshf"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">immh</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">00011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">00101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">00111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">01001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">01011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">101xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">110xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">!= 0000</td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0000</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00000</td><td class="iformname"><a href="sshr_advsimd.html" id="SSHR_advsimd" name="SSHR_advsimd">SSHR</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00010</td><td class="iformname"><a href="ssra_advsimd.html" id="SSRA_advsimd" name="SSRA_advsimd">SSRA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00100</td><td class="iformname"><a href="srshr_advsimd.html" id="SRSHR_advsimd" name="SRSHR_advsimd">SRSHR</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">00110</td><td class="iformname"><a href="srsra_advsimd.html" id="SRSRA_advsimd" name="SRSRA_advsimd">SRSRA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01010</td><td class="iformname"><a href="shl_advsimd.html" id="SHL_advsimd" name="SHL_advsimd">SHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">01110</td><td class="iformname"><a href="sqshl_advsimd_imm.html" id="SQSHL_advsimd_imm" name="SQSHL_advsimd_imm">SQSHL (immediate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10010</td><td class="iformname"><a href="sqshrn_advsimd.html" id="SQSHRN_advsimd" name="SQSHRN_advsimd">SQSHRN, SQSHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">10011</td><td class="iformname"><a href="sqrshrn_advsimd.html" id="SQRSHRN_advsimd" name="SQRSHRN_advsimd">SQRSHRN, SQRSHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">11100</td><td class="iformname"><a href="scvtf_advsimd_fix.html" id="SCVTF_advsimd_fix" name="SCVTF_advsimd_fix">SCVTF (vector, fixed-point)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">!= 0000</td><td class="bitfield">11111</td><td class="iformname"><a href="fcvtzs_advsimd_fix.html" id="FCVTZS_advsimd_fix" name="FCVTZS_advsimd_fix">FCVTZS (vector, fixed-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00000</td><td class="iformname"><a href="ushr_advsimd.html" id="USHR_advsimd" name="USHR_advsimd">USHR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00010</td><td class="iformname"><a href="usra_advsimd.html" id="USRA_advsimd" name="USRA_advsimd">USRA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00100</td><td class="iformname"><a href="urshr_advsimd.html" id="URSHR_advsimd" name="URSHR_advsimd">URSHR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">00110</td><td class="iformname"><a href="ursra_advsimd.html" id="URSRA_advsimd" name="URSRA_advsimd">URSRA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01000</td><td class="iformname"><a href="sri_advsimd.html" id="SRI_advsimd" name="SRI_advsimd">SRI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01010</td><td class="iformname"><a href="sli_advsimd.html" id="SLI_advsimd" name="SLI_advsimd">SLI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01100</td><td class="iformname"><a href="sqshlu_advsimd.html" id="SQSHLU_advsimd" name="SQSHLU_advsimd">SQSHLU</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">01110</td><td class="iformname"><a href="uqshl_advsimd_imm.html" id="UQSHL_advsimd_imm" name="UQSHL_advsimd_imm">UQSHL (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10000</td><td class="iformname"><a href="sqshrun_advsimd.html" id="SQSHRUN_advsimd" name="SQSHRUN_advsimd">SQSHRUN, SQSHRUN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10001</td><td class="iformname"><a href="sqrshrun_advsimd.html" id="SQRSHRUN_advsimd" name="SQRSHRUN_advsimd">SQRSHRUN, SQRSHRUN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10010</td><td class="iformname"><a href="uqshrn_advsimd.html" id="UQSHRN_advsimd" name="UQSHRN_advsimd">UQSHRN, UQSHRN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">10011</td><td class="iformname"><a href="uqrshrn_advsimd.html" id="UQRSHRN_advsimd" name="UQRSHRN_advsimd">UQRSHRN, UQRSHRN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">11100</td><td class="iformname"><a href="ucvtf_advsimd_fix.html" id="UCVTF_advsimd_fix" name="UCVTF_advsimd_fix">UCVTF (vector, fixed-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">!= 0000</td><td class="bitfield">11111</td><td class="iformname"><a href="fcvtzu_advsimd_fix.html" id="FCVTZU_advsimd_fix" name="FCVTZU_advsimd_fix">FCVTZU (vector, fixed-point)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="asisdelem"><a id="asisdelem" name="asisdelem"><h3 class="iclass">Advanced SIMD scalar x indexed element</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="l">0</td><td class="r">1</td><td class="lr">U</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr">M</td><td class="lr" colspan="4">Rm</td><td class="lr" colspan="4">opcode</td><td class="lr">H</td><td class="lr">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asisdelem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname"><a href="sqdmlal_advsimd_elt.html" id="SQDMLAL_advsimd_elt" name="SQDMLAL_advsimd_elt">SQDMLAL, SQDMLAL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0111</td><td class="iformname"><a href="sqdmlsl_advsimd_elt.html" id="SQDMLSL_advsimd_elt" name="SQDMLSL_advsimd_elt">SQDMLSL, SQDMLSL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="iformname"><a href="sqdmull_advsimd_elt.html" id="SQDMULL_advsimd_elt" name="SQDMULL_advsimd_elt">SQDMULL, SQDMULL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1100</td><td class="iformname"><a href="sqdmulh_advsimd_elt.html" id="SQDMULH_advsimd_elt" name="SQDMULH_advsimd_elt">SQDMULH (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1101</td><td class="iformname"><a href="sqrdmulh_advsimd_elt.html" id="SQRDMULH_advsimd_elt" name="SQRDMULH_advsimd_elt">SQRDMULH (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><a href="fmla_advsimd_elt.html" id="FMLA_advsimd_elt" name="FMLA_advsimd_elt">FMLA (by element)</a>
            —
            <a href="fmla_advsimd_elt.html#FMLA_asisdelem_RH_H">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><a href="fmls_advsimd_elt.html" id="FMLS_advsimd_elt" name="FMLS_advsimd_elt">FMLS (by element)</a>
            —
            <a href="fmls_advsimd_elt.html#FMLS_asisdelem_RH_H">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><a href="fmul_advsimd_elt.html" id="FMUL_advsimd_elt" name="FMUL_advsimd_elt">FMUL (by element)</a>
            —
            <a href="fmul_advsimd_elt.html#FMUL_asisdelem_RH_H">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0001</td><td class="iformname"><a href="fmla_advsimd_elt.html" id="FMLA_advsimd_elt" name="FMLA_advsimd_elt">FMLA (by element)</a>
            —
            <a href="fmla_advsimd_elt.html#FMLA_asisdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0101</td><td class="iformname"><a href="fmls_advsimd_elt.html" id="FMLS_advsimd_elt" name="FMLS_advsimd_elt">FMLS (by element)</a>
            —
            <a href="fmls_advsimd_elt.html#FMLS_asisdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><a href="fmul_advsimd_elt.html" id="FMUL_advsimd_elt" name="FMUL_advsimd_elt">FMUL (by element)</a>
            —
            <a href="fmul_advsimd_elt.html#FMUL_asisdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1101</td><td class="iformname"><a href="sqrdmlah_advsimd_elt.html" id="SQRDMLAH_advsimd_elt" name="SQRDMLAH_advsimd_elt">SQRDMLAH (by element)</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="sqrdmlsh_advsimd_elt.html" id="SQRDMLSH_advsimd_elt" name="SQRDMLSH_advsimd_elt">SQRDMLSH (by element)</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><a href="fmulx_advsimd_elt.html" id="FMULX_advsimd_elt" name="FMULX_advsimd_elt">FMULX (by element)</a>
            —
            <a href="fmulx_advsimd_elt.html#FMULX_asisdelem_RH_H">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><a href="fmulx_advsimd_elt.html" id="FMULX_advsimd_elt" name="FMULX_advsimd_elt">FMULX (by element)</a>
            —
            <a href="fmulx_advsimd_elt.html#FMULX_asisdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdtbl"><a id="asimdtbl" name="asimdtbl"><h3 class="iclass">Advanced SIMD table lookup</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op2</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="2">len</td><td class="lr">op</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdtbl"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op2</th><th class="bitfields" colspan="" rowspan="">len</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="tbl_advsimd.html" id="TBL_advsimd" name="TBL_advsimd">TBL</a>
            —
            <a href="tbl_advsimd.html#TBL_asimdtbl_L1_1">single register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="tbx_advsimd.html" id="TBX_advsimd" name="TBX_advsimd">TBX</a>
            —
            <a href="tbx_advsimd.html#TBX_asimdtbl_L1_1">single register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="tbl_advsimd.html" id="TBL_advsimd" name="TBL_advsimd">TBL</a>
            —
            <a href="tbl_advsimd.html#TBL_asimdtbl_L2_2">two register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="tbx_advsimd.html" id="TBX_advsimd" name="TBX_advsimd">TBX</a>
            —
            <a href="tbx_advsimd.html#TBX_asimdtbl_L2_2">two register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">0</td><td class="iformname"><a href="tbl_advsimd.html" id="TBL_advsimd" name="TBL_advsimd">TBL</a>
            —
            <a href="tbl_advsimd.html#TBL_asimdtbl_L3_3">three register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">1</td><td class="iformname"><a href="tbx_advsimd.html" id="TBX_advsimd" name="TBX_advsimd">TBX</a>
            —
            <a href="tbx_advsimd.html#TBX_asimdtbl_L3_3">three register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="tbl_advsimd.html" id="TBL_advsimd" name="TBL_advsimd">TBL</a>
            —
            <a href="tbl_advsimd.html#TBL_asimdtbl_L4_4">four register table</a></td></tr><tr><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="tbx_advsimd.html" id="TBX_advsimd" name="TBX_advsimd">TBX</a>
            —
            <a href="tbx_advsimd.html#TBX_asimdtbl_L4_4">four register table</a></td></tr><tr><td class="bitfield">1x</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdperm"><a id="asimdperm" name="asimdperm"><h3 class="iclass">Advanced SIMD permute</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">0</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="3">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdperm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">001</td><td class="iformname"><a href="uzp1_advsimd.html" id="UZP1_advsimd" name="UZP1_advsimd">UZP1</a></td></tr><tr><td class="bitfield">010</td><td class="iformname"><a href="trn1_advsimd.html" id="TRN1_advsimd" name="TRN1_advsimd">TRN1</a></td></tr><tr><td class="bitfield">011</td><td class="iformname"><a href="zip1_advsimd.html" id="ZIP1_advsimd" name="ZIP1_advsimd">ZIP1</a></td></tr><tr><td class="bitfield">100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">101</td><td class="iformname"><a href="uzp2_advsimd.html" id="UZP2_advsimd" name="UZP2_advsimd">UZP2</a></td></tr><tr><td class="bitfield">110</td><td class="iformname"><a href="trn2_advsimd.html" id="TRN2_advsimd" name="TRN2_advsimd">TRN2</a></td></tr><tr><td class="bitfield">111</td><td class="iformname"><a href="zip2_advsimd.html" id="ZIP2_advsimd" name="ZIP2_advsimd">ZIP2</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdext"><a id="asimdext" name="asimdext"><h3 class="iclass">Advanced SIMD extract</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="l">1</td><td>0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">op2</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="lr">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdext"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">op2</th></tr></thead><tbody><tr><td class="bitfield">x1</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">00</td><td class="iformname"><a href="ext_advsimd.html" id="EXT_advsimd" name="EXT_advsimd">EXT</a></td></tr><tr><td class="bitfield">1x</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdins"><a id="asimdins" name="asimdins"><h3 class="iclass">Advanced SIMD copy</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">op</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr">0</td><td class="lr" colspan="4">imm4</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdins"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">imm5</th><th class="bitfields" colspan="" rowspan="">imm4</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x0000</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0000</td><td class="iformname"><a href="dup_advsimd_elt.html" id="DUP_advsimd_elt" name="DUP_advsimd_elt">DUP (element)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0001</td><td class="iformname"><a href="dup_advsimd_gen.html" id="DUP_advsimd_gen" name="DUP_advsimd_gen">DUP (general)</a></td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="iformname"><a href="smov_advsimd.html" id="SMOV_advsimd" name="SMOV_advsimd">SMOV</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0111</td><td class="iformname"><a href="umov_advsimd.html" id="UMOV_advsimd" name="UMOV_advsimd">UMOV</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname"><a href="ins_advsimd_gen.html" id="INS_advsimd_gen" name="INS_advsimd_gen">INS (general)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0101</td><td class="iformname"><a href="smov_advsimd.html" id="SMOV_advsimd" name="SMOV_advsimd">SMOV</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">x1000</td><td class="bitfield">0111</td><td class="iformname"><a href="umov_advsimd.html" id="UMOV_advsimd" name="UMOV_advsimd">UMOV</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname"><a href="ins_advsimd_elt.html" id="INS_advsimd_elt" name="INS_advsimd_elt">INS (element)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdsamefp16"><a id="asimdsamefp16" name="asimdsamefp16"><h3 class="iclass">Advanced SIMD three same (FP16)</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rm</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="3">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdsamefp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="fmaxnm_advsimd.html" id="FMAXNM_advsimd" name="FMAXNM_advsimd">FMAXNM (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname"><a href="fmla_advsimd_vec.html" id="FMLA_advsimd_vec" name="FMLA_advsimd_vec">FMLA (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="fadd_advsimd.html" id="FADD_advsimd" name="FADD_advsimd">FADD (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="fmulx_advsimd_vec.html" id="FMULX_advsimd_vec" name="FMULX_advsimd_vec">FMULX</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="fcmeq_advsimd_reg.html" id="FCMEQ_advsimd_reg" name="FCMEQ_advsimd_reg">FCMEQ (register)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="fmax_advsimd.html" id="FMAX_advsimd" name="FMAX_advsimd">FMAX (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="frecps_advsimd.html" id="FRECPS_advsimd" name="FRECPS_advsimd">FRECPS</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="fminnm_advsimd.html" id="FMINNM_advsimd" name="FMINNM_advsimd">FMINNM (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname"><a href="fmls_advsimd_vec.html" id="FMLS_advsimd_vec" name="FMLS_advsimd_vec">FMLS (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="fsub_advsimd.html" id="FSUB_advsimd" name="FSUB_advsimd">FSUB (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><a href="fmin_advsimd.html" id="FMIN_advsimd" name="FMIN_advsimd">FMIN (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname"><a href="frsqrts_advsimd.html" id="FRSQRTS_advsimd" name="FRSQRTS_advsimd">FRSQRTS</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">000</td><td class="iformname"><a href="fmaxnmp_advsimd_vec.html" id="FMAXNMP_advsimd_vec" name="FMAXNMP_advsimd_vec">FMAXNMP (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">010</td><td class="iformname"><a href="faddp_advsimd_vec.html" id="FADDP_advsimd_vec" name="FADDP_advsimd_vec">FADDP (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">011</td><td class="iformname"><a href="fmul_advsimd_vec.html" id="FMUL_advsimd_vec" name="FMUL_advsimd_vec">FMUL (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">100</td><td class="iformname"><a href="fcmge_advsimd_reg.html" id="FCMGE_advsimd_reg" name="FCMGE_advsimd_reg">FCMGE (register)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">101</td><td class="iformname"><a href="facge_advsimd.html" id="FACGE_advsimd" name="FACGE_advsimd">FACGE</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">110</td><td class="iformname"><a href="fmaxp_advsimd_vec.html" id="FMAXP_advsimd_vec" name="FMAXP_advsimd_vec">FMAXP (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">111</td><td class="iformname"><a href="fdiv_advsimd.html" id="FDIV_advsimd" name="FDIV_advsimd">FDIV (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">000</td><td class="iformname"><a href="fminnmp_advsimd_vec.html" id="FMINNMP_advsimd_vec" name="FMINNMP_advsimd_vec">FMINNMP (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">010</td><td class="iformname"><a href="fabd_advsimd.html" id="FABD_advsimd" name="FABD_advsimd">FABD</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">100</td><td class="iformname"><a href="fcmgt_advsimd_reg.html" id="FCMGT_advsimd_reg" name="FCMGT_advsimd_reg">FCMGT (register)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">101</td><td class="iformname"><a href="facgt_advsimd.html" id="FACGT_advsimd" name="FACGT_advsimd">FACGT</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">110</td><td class="iformname"><a href="fminp_advsimd_vec.html" id="FMINP_advsimd_vec" name="FMINP_advsimd_vec">FMINP (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdmiscfp16"><a id="asimdmiscfp16" name="asimdmiscfp16"><h3 class="iclass">Advanced SIMD two-register miscellaneous (FP16)</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr">a</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdmiscfp16"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">a</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">010xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11000</td><td class="iformname"><a href="frintn_advsimd.html" id="FRINTN_advsimd" name="FRINTN_advsimd">FRINTN (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11001</td><td class="iformname"><a href="frintm_advsimd.html" id="FRINTM_advsimd" name="FRINTM_advsimd">FRINTM (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtns_advsimd.html" id="FCVTNS_advsimd" name="FCVTNS_advsimd">FCVTNS (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtms_advsimd.html" id="FCVTMS_advsimd" name="FCVTMS_advsimd">FCVTMS (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtas_advsimd.html" id="FCVTAS_advsimd" name="FCVTAS_advsimd">FCVTAS (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><a href="scvtf_advsimd_int.html" id="SCVTF_advsimd_int" name="SCVTF_advsimd_int">SCVTF (vector, integer)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmgt_advsimd_zero.html" id="FCMGT_advsimd_zero" name="FCMGT_advsimd_zero">FCMGT (zero)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmeq_advsimd_zero.html" id="FCMEQ_advsimd_zero" name="FCMEQ_advsimd_zero">FCMEQ (zero)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname"><a href="fcmlt_advsimd.html" id="FCMLT_advsimd" name="FCMLT_advsimd">FCMLT (zero)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">01111</td><td class="iformname"><a href="fabs_advsimd.html" id="FABS_advsimd" name="FABS_advsimd">FABS (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11000</td><td class="iformname"><a href="frintp_advsimd.html" id="FRINTP_advsimd" name="FRINTP_advsimd">FRINTP (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11001</td><td class="iformname"><a href="frintz_advsimd.html" id="FRINTZ_advsimd" name="FRINTZ_advsimd">FRINTZ (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtps_advsimd.html" id="FCVTPS_advsimd" name="FCVTPS_advsimd">FCVTPS (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzs_advsimd_int.html" id="FCVTZS_advsimd_int" name="FCVTZS_advsimd_int">FCVTZS (vector, integer)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><a href="frecpe_advsimd.html" id="FRECPE_advsimd" name="FRECPE_advsimd">FRECPE</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11000</td><td class="iformname"><a href="frinta_advsimd.html" id="FRINTA_advsimd" name="FRINTA_advsimd">FRINTA (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11001</td><td class="iformname"><a href="frintx_advsimd.html" id="FRINTX_advsimd" name="FRINTX_advsimd">FRINTX (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtnu_advsimd.html" id="FCVTNU_advsimd" name="FCVTNU_advsimd">FCVTNU (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtmu_advsimd.html" id="FCVTMU_advsimd" name="FCVTMU_advsimd">FCVTMU (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtau_advsimd.html" id="FCVTAU_advsimd" name="FCVTAU_advsimd">FCVTAU (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11101</td><td class="iformname"><a href="ucvtf_advsimd_int.html" id="UCVTF_advsimd_int" name="UCVTF_advsimd_int">UCVTF (vector, integer)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmge_advsimd_zero.html" id="FCMGE_advsimd_zero" name="FCMGE_advsimd_zero">FCMGE (zero)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmle_advsimd.html" id="FCMLE_advsimd" name="FCMLE_advsimd">FCMLE (zero)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">01111</td><td class="iformname"><a href="fneg_advsimd.html" id="FNEG_advsimd" name="FNEG_advsimd">FNEG (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11001</td><td class="iformname"><a href="frinti_advsimd.html" id="FRINTI_advsimd" name="FRINTI_advsimd">FRINTI (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtpu_advsimd.html" id="FCVTPU_advsimd" name="FCVTPU_advsimd">FCVTPU (vector)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzu_advsimd_int.html" id="FCVTZU_advsimd_int" name="FCVTZU_advsimd_int">FCVTZU (vector, integer)</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11101</td><td class="iformname"><a href="frsqrte_advsimd.html" id="FRSQRTE_advsimd" name="FRSQRTE_advsimd">FRSQRTE</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="fsqrt_advsimd.html" id="FSQRT_advsimd" name="FSQRT_advsimd">FSQRT (vector)</a></td><td>ARMv8.2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdsame2"><a id="asimdsame2" name="asimdsame2"><h3 class="iclass">Advanced SIMD three same extra</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">0</td><td class="lr" colspan="5">Rm</td><td class="lr">1</td><td class="lr" colspan="4">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdsame2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">001x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><a href="sqrdmlah_advsimd_vec.html" id="SQRDMLAH_advsimd_vec" name="SQRDMLAH_advsimd_vec">SQRDMLAH (vector)</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname"><a href="sqrdmlsh_advsimd_vec.html" id="SQRDMLSH_advsimd_vec" name="SQRDMLSH_advsimd_vec">SQRDMLSH (vector)</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11x1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdmisc"><a id="asimdmisc" name="asimdmisc"><h3 class="iclass">Advanced SIMD two-register miscellaneous</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdmisc"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1000x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield">011xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">10110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="rev64_advsimd.html" id="REV64_advsimd" name="REV64_advsimd">REV64</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00001</td><td class="iformname"><a href="rev16_advsimd.html" id="REV16_advsimd" name="REV16_advsimd">REV16 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00010</td><td class="iformname"><a href="saddlp_advsimd.html" id="SADDLP_advsimd" name="SADDLP_advsimd">SADDLP</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00011</td><td class="iformname"><a href="suqadd_advsimd.html" id="SUQADD_advsimd" name="SUQADD_advsimd">SUQADD</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00100</td><td class="iformname"><a href="cls_advsimd.html" id="CLS_advsimd" name="CLS_advsimd">CLS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00101</td><td class="iformname"><a href="cnt_advsimd.html" id="CNT_advsimd" name="CNT_advsimd">CNT</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00110</td><td class="iformname"><a href="sadalp_advsimd.html" id="SADALP_advsimd" name="SADALP_advsimd">SADALP</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname"><a href="sqabs_advsimd.html" id="SQABS_advsimd" name="SQABS_advsimd">SQABS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01000</td><td class="iformname"><a href="cmgt_advsimd_zero.html" id="CMGT_advsimd_zero" name="CMGT_advsimd_zero">CMGT (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname"><a href="cmeq_advsimd_zero.html" id="CMEQ_advsimd_zero" name="CMEQ_advsimd_zero">CMEQ (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname"><a href="cmlt_advsimd.html" id="CMLT_advsimd" name="CMLT_advsimd">CMLT (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname"><a href="abs_advsimd.html" id="ABS_advsimd" name="ABS_advsimd">ABS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10010</td><td class="iformname"><a href="xtn_advsimd.html" id="XTN_advsimd" name="XTN_advsimd">XTN, XTN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10100</td><td class="iformname"><a href="sqxtn_advsimd.html" id="SQXTN_advsimd" name="SQXTN_advsimd">SQXTN, SQXTN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">10110</td><td class="iformname"><a href="fcvtn_advsimd.html" id="FCVTN_advsimd" name="FCVTN_advsimd">FCVTN, FCVTN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">10111</td><td class="iformname"><a href="fcvtl_advsimd.html" id="FCVTL_advsimd" name="FCVTL_advsimd">FCVTL, FCVTL2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><a href="frintn_advsimd.html" id="FRINTN_advsimd" name="FRINTN_advsimd">FRINTN (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname"><a href="frintm_advsimd.html" id="FRINTM_advsimd" name="FRINTM_advsimd">FRINTM (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtns_advsimd.html" id="FCVTNS_advsimd" name="FCVTNS_advsimd">FCVTNS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtms_advsimd.html" id="FCVTMS_advsimd" name="FCVTMS_advsimd">FCVTMS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtas_advsimd.html" id="FCVTAS_advsimd" name="FCVTAS_advsimd">FCVTAS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="scvtf_advsimd_int.html" id="SCVTF_advsimd_int" name="SCVTF_advsimd_int">SCVTF (vector, integer)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmgt_advsimd_zero.html" id="FCMGT_advsimd_zero" name="FCMGT_advsimd_zero">FCMGT (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmeq_advsimd_zero.html" id="FCMEQ_advsimd_zero" name="FCMEQ_advsimd_zero">FCMEQ (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname"><a href="fcmlt_advsimd.html" id="FCMLT_advsimd" name="FCMLT_advsimd">FCMLT (zero)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><a href="fabs_advsimd.html" id="FABS_advsimd" name="FABS_advsimd">FABS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname"><a href="frintp_advsimd.html" id="FRINTP_advsimd" name="FRINTP_advsimd">FRINTP (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname"><a href="frintz_advsimd.html" id="FRINTZ_advsimd" name="FRINTZ_advsimd">FRINTZ (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtps_advsimd.html" id="FCVTPS_advsimd" name="FCVTPS_advsimd">FCVTPS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzs_advsimd_int.html" id="FCVTZS_advsimd_int" name="FCVTZS_advsimd_int">FCVTZS (vector, integer)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><a href="urecpe_advsimd.html" id="URECPE_advsimd" name="URECPE_advsimd">URECPE</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="frecpe_advsimd.html" id="FRECPE_advsimd" name="FRECPE_advsimd">FRECPE</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="rev32_advsimd.html" id="REV32_advsimd" name="REV32_advsimd">REV32 (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00010</td><td class="iformname"><a href="uaddlp_advsimd.html" id="UADDLP_advsimd" name="UADDLP_advsimd">UADDLP</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00011</td><td class="iformname"><a href="usqadd_advsimd.html" id="USQADD_advsimd" name="USQADD_advsimd">USQADD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00100</td><td class="iformname"><a href="clz_advsimd.html" id="CLZ_advsimd" name="CLZ_advsimd">CLZ (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00110</td><td class="iformname"><a href="uadalp_advsimd.html" id="UADALP_advsimd" name="UADALP_advsimd">UADALP</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname"><a href="sqneg_advsimd.html" id="SQNEG_advsimd" name="SQNEG_advsimd">SQNEG</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01000</td><td class="iformname"><a href="cmge_advsimd_zero.html" id="CMGE_advsimd_zero" name="CMGE_advsimd_zero">CMGE (zero)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname"><a href="cmle_advsimd.html" id="CMLE_advsimd" name="CMLE_advsimd">CMLE (zero)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname"><a href="neg_advsimd.html" id="NEG_advsimd" name="NEG_advsimd">NEG (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10010</td><td class="iformname"><a href="sqxtun_advsimd.html" id="SQXTUN_advsimd" name="SQXTUN_advsimd">SQXTUN, SQXTUN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10011</td><td class="iformname"><a href="shll_advsimd.html" id="SHLL_advsimd" name="SHLL_advsimd">SHLL, SHLL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10100</td><td class="iformname"><a href="uqxtn_advsimd.html" id="UQXTN_advsimd" name="UQXTN_advsimd">UQXTN, UQXTN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">10110</td><td class="iformname"><a href="fcvtxn_advsimd.html" id="FCVTXN_advsimd" name="FCVTXN_advsimd">FCVTXN, FCVTXN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><a href="frinta_advsimd.html" id="FRINTA_advsimd" name="FRINTA_advsimd">FRINTA (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname"><a href="frintx_advsimd.html" id="FRINTX_advsimd" name="FRINTX_advsimd">FRINTX (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtnu_advsimd.html" id="FCVTNU_advsimd" name="FCVTNU_advsimd">FCVTNU (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtmu_advsimd.html" id="FCVTMU_advsimd" name="FCVTMU_advsimd">FCVTMU (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcvtau_advsimd.html" id="FCVTAU_advsimd" name="FCVTAU_advsimd">FCVTAU (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="ucvtf_advsimd_int.html" id="UCVTF_advsimd_int" name="UCVTF_advsimd_int">UCVTF (vector, integer)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">00101</td><td class="iformname"><a href="not_advsimd.html" id="NOT_advsimd" name="NOT_advsimd">NOT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">00101</td><td class="iformname"><a href="rbit_advsimd.html" id="RBIT_advsimd" name="RBIT_advsimd">RBIT (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">00101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fcmge_advsimd_zero.html" id="FCMGE_advsimd_zero" name="FCMGE_advsimd_zero">FCMGE (zero)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01101</td><td class="iformname"><a href="fcmle_advsimd.html" id="FCMLE_advsimd" name="FCMLE_advsimd">FCMLE (zero)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><a href="fneg_advsimd.html" id="FNEG_advsimd" name="FNEG_advsimd">FNEG (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname"><a href="frinti_advsimd.html" id="FRINTI_advsimd" name="FRINTI_advsimd">FRINTI (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fcvtpu_advsimd.html" id="FCVTPU_advsimd" name="FCVTPU_advsimd">FCVTPU (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname"><a href="fcvtzu_advsimd_int.html" id="FCVTZU_advsimd_int" name="FCVTZU_advsimd_int">FCVTZU (vector, integer)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><a href="ursqrte_advsimd.html" id="URSQRTE_advsimd" name="URSQRTE_advsimd">URSQRTE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="frsqrte_advsimd.html" id="FRSQRTE_advsimd" name="FRSQRTE_advsimd">FRSQRTE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><a href="fsqrt_advsimd.html" id="FSQRT_advsimd" name="FSQRT_advsimd">FSQRT (vector)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdall"><a id="asimdall" name="asimdall"><h3 class="iclass">Advanced SIMD across lanes</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="l">1</td><td>1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdall"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0000x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">00010</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">001xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">01110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1100x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">111xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00011</td><td class="iformname"><a href="saddlv_advsimd.html" id="SADDLV_advsimd" name="SADDLV_advsimd">SADDLV</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname"><a href="smaxv_advsimd.html" id="SMAXV_advsimd" name="SMAXV_advsimd">SMAXV</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11010</td><td class="iformname"><a href="sminv_advsimd.html" id="SMINV_advsimd" name="SMINV_advsimd">SMINV</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">11011</td><td class="iformname"><a href="addv_advsimd.html" id="ADDV_advsimd" name="ADDV_advsimd">ADDV</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01100</td><td class="iformname"><a href="fmaxnmv_advsimd.html" id="FMAXNMV_advsimd" name="FMAXNMV_advsimd">FMAXNMV</a>
            —
            <a href="fmaxnmv_advsimd.html#FMAXNMV_asimdall_only_H">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01111</td><td class="iformname"><a href="fmaxv_advsimd.html" id="FMAXV_advsimd" name="FMAXV_advsimd">FMAXV</a>
            —
            <a href="fmaxv_advsimd.html#FMAXV_asimdall_only_H">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01100</td><td class="iformname"><a href="fminnmv_advsimd.html" id="FMINNMV_advsimd" name="FMINNMV_advsimd">FMINNMV</a>
            —
            <a href="fminnmv_advsimd.html#FMINNMV_asimdall_only_H">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01111</td><td class="iformname"><a href="fminv_advsimd.html" id="FMINV_advsimd" name="FMINV_advsimd">FMINV</a>
            —
            <a href="fminv_advsimd.html#FMINV_asimdall_only_H">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00011</td><td class="iformname"><a href="uaddlv_advsimd.html" id="UADDLV_advsimd" name="UADDLV_advsimd">UADDLV</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname"><a href="umaxv_advsimd.html" id="UMAXV_advsimd" name="UMAXV_advsimd">UMAXV</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11010</td><td class="iformname"><a href="uminv_advsimd.html" id="UMINV_advsimd" name="UMINV_advsimd">UMINV</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01100</td><td class="iformname"><a href="fmaxnmv_advsimd.html" id="FMAXNMV_advsimd" name="FMAXNMV_advsimd">FMAXNMV</a>
            —
            <a href="fmaxnmv_advsimd.html#FMAXNMV_asimdall_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">01111</td><td class="iformname"><a href="fmaxv_advsimd.html" id="FMAXV_advsimd" name="FMAXV_advsimd">FMAXV</a>
            —
            <a href="fmaxv_advsimd.html#FMAXV_asimdall_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01100</td><td class="iformname"><a href="fminnmv_advsimd.html" id="FMINNMV_advsimd" name="FMINNMV_advsimd">FMINNMV</a>
            —
            <a href="fminnmv_advsimd.html#FMINNMV_asimdall_only_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">01111</td><td class="iformname"><a href="fminv_advsimd.html" id="FMINV_advsimd" name="FMINV_advsimd">FMINV</a>
            —
            <a href="fminv_advsimd.html#FMINV_asimdall_only_SD">single-precision and double-precision</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimddiff"><a id="asimddiff" name="asimddiff"><h3 class="iclass">Advanced SIMD three different</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="l">0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimddiff"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0000</td><td class="iformname"><a href="saddl_advsimd.html" id="SADDL_advsimd" name="SADDL_advsimd">SADDL, SADDL2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0001</td><td class="iformname"><a href="saddw_advsimd.html" id="SADDW_advsimd" name="SADDW_advsimd">SADDW, SADDW2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0010</td><td class="iformname"><a href="ssubl_advsimd.html" id="SSUBL_advsimd" name="SSUBL_advsimd">SSUBL, SSUBL2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0011</td><td class="iformname"><a href="ssubw_advsimd.html" id="SSUBW_advsimd" name="SSUBW_advsimd">SSUBW, SSUBW2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0100</td><td class="iformname"><a href="addhn_advsimd.html" id="ADDHN_advsimd" name="ADDHN_advsimd">ADDHN, ADDHN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0101</td><td class="iformname"><a href="sabal_advsimd.html" id="SABAL_advsimd" name="SABAL_advsimd">SABAL, SABAL2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0110</td><td class="iformname"><a href="subhn_advsimd.html" id="SUBHN_advsimd" name="SUBHN_advsimd">SUBHN, SUBHN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0111</td><td class="iformname"><a href="sabdl_advsimd.html" id="SABDL_advsimd" name="SABDL_advsimd">SABDL, SABDL2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1000</td><td class="iformname"><a href="smlal_advsimd_vec.html" id="SMLAL_advsimd_vec" name="SMLAL_advsimd_vec">SMLAL, SMLAL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1001</td><td class="iformname"><a href="sqdmlal_advsimd_vec.html" id="SQDMLAL_advsimd_vec" name="SQDMLAL_advsimd_vec">SQDMLAL, SQDMLAL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1010</td><td class="iformname"><a href="smlsl_advsimd_vec.html" id="SMLSL_advsimd_vec" name="SMLSL_advsimd_vec">SMLSL, SMLSL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1011</td><td class="iformname"><a href="sqdmlsl_advsimd_vec.html" id="SQDMLSL_advsimd_vec" name="SQDMLSL_advsimd_vec">SQDMLSL, SQDMLSL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1100</td><td class="iformname"><a href="smull_advsimd_vec.html" id="SMULL_advsimd_vec" name="SMULL_advsimd_vec">SMULL, SMULL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1101</td><td class="iformname"><a href="sqdmull_advsimd_vec.html" id="SQDMULL_advsimd_vec" name="SQDMULL_advsimd_vec">SQDMULL, SQDMULL2 (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1110</td><td class="iformname"><a href="pmull_advsimd.html" id="PMULL_advsimd" name="PMULL_advsimd">PMULL, PMULL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0000</td><td class="iformname"><a href="uaddl_advsimd.html" id="UADDL_advsimd" name="UADDL_advsimd">UADDL, UADDL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0001</td><td class="iformname"><a href="uaddw_advsimd.html" id="UADDW_advsimd" name="UADDW_advsimd">UADDW, UADDW2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0010</td><td class="iformname"><a href="usubl_advsimd.html" id="USUBL_advsimd" name="USUBL_advsimd">USUBL, USUBL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0011</td><td class="iformname"><a href="usubw_advsimd.html" id="USUBW_advsimd" name="USUBW_advsimd">USUBW, USUBW2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0100</td><td class="iformname"><a href="raddhn_advsimd.html" id="RADDHN_advsimd" name="RADDHN_advsimd">RADDHN, RADDHN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0101</td><td class="iformname"><a href="uabal_advsimd.html" id="UABAL_advsimd" name="UABAL_advsimd">UABAL, UABAL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0110</td><td class="iformname"><a href="rsubhn_advsimd.html" id="RSUBHN_advsimd" name="RSUBHN_advsimd">RSUBHN, RSUBHN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0111</td><td class="iformname"><a href="uabdl_advsimd.html" id="UABDL_advsimd" name="UABDL_advsimd">UABDL, UABDL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1000</td><td class="iformname"><a href="umlal_advsimd_vec.html" id="UMLAL_advsimd_vec" name="UMLAL_advsimd_vec">UMLAL, UMLAL2 (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1010</td><td class="iformname"><a href="umlsl_advsimd_vec.html" id="UMLSL_advsimd_vec" name="UMLSL_advsimd_vec">UMLSL, UMLSL2 (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1100</td><td class="iformname"><a href="umull_advsimd_vec.html" id="UMULL_advsimd_vec" name="UMULL_advsimd_vec">UMULL, UMULL2 (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1110</td><td class="iformname">UNALLOCATED</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdsame"><a id="asimdsame" name="asimdsame"><h3 class="iclass">Advanced SIMD three same</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">size</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdsame"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="shadd_advsimd.html" id="SHADD_advsimd" name="SHADD_advsimd">SHADD</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00001</td><td class="iformname"><a href="sqadd_advsimd.html" id="SQADD_advsimd" name="SQADD_advsimd">SQADD</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00010</td><td class="iformname"><a href="srhadd_advsimd.html" id="SRHADD_advsimd" name="SRHADD_advsimd">SRHADD</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00100</td><td class="iformname"><a href="shsub_advsimd.html" id="SHSUB_advsimd" name="SHSUB_advsimd">SHSUB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00101</td><td class="iformname"><a href="sqsub_advsimd.html" id="SQSUB_advsimd" name="SQSUB_advsimd">SQSUB</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00110</td><td class="iformname"><a href="cmgt_advsimd_reg.html" id="CMGT_advsimd_reg" name="CMGT_advsimd_reg">CMGT (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname"><a href="cmge_advsimd_reg.html" id="CMGE_advsimd_reg" name="CMGE_advsimd_reg">CMGE (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01000</td><td class="iformname"><a href="sshl_advsimd.html" id="SSHL_advsimd" name="SSHL_advsimd">SSHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname"><a href="sqshl_advsimd_reg.html" id="SQSHL_advsimd_reg" name="SQSHL_advsimd_reg">SQSHL (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname"><a href="srshl_advsimd.html" id="SRSHL_advsimd" name="SRSHL_advsimd">SRSHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname"><a href="sqrshl_advsimd.html" id="SQRSHL_advsimd" name="SQRSHL_advsimd">SQRSHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01100</td><td class="iformname"><a href="smax_advsimd.html" id="SMAX_advsimd" name="SMAX_advsimd">SMAX</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01101</td><td class="iformname"><a href="smin_advsimd.html" id="SMIN_advsimd" name="SMIN_advsimd">SMIN</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01110</td><td class="iformname"><a href="sabd_advsimd.html" id="SABD_advsimd" name="SABD_advsimd">SABD</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">01111</td><td class="iformname"><a href="saba_advsimd.html" id="SABA_advsimd" name="SABA_advsimd">SABA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10000</td><td class="iformname"><a href="add_advsimd.html" id="ADD_advsimd" name="ADD_advsimd">ADD (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10001</td><td class="iformname"><a href="cmtst_advsimd.html" id="CMTST_advsimd" name="CMTST_advsimd">CMTST</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10010</td><td class="iformname"><a href="mla_advsimd_vec.html" id="MLA_advsimd_vec" name="MLA_advsimd_vec">MLA (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10011</td><td class="iformname"><a href="mul_advsimd_vec.html" id="MUL_advsimd_vec" name="MUL_advsimd_vec">MUL (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10100</td><td class="iformname"><a href="smaxp_advsimd.html" id="SMAXP_advsimd" name="SMAXP_advsimd">SMAXP</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10101</td><td class="iformname"><a href="sminp_advsimd.html" id="SMINP_advsimd" name="SMINP_advsimd">SMINP</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10110</td><td class="iformname"><a href="sqdmulh_advsimd_vec.html" id="SQDMULH_advsimd_vec" name="SQDMULH_advsimd_vec">SQDMULH (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">10111</td><td class="iformname"><a href="addp_advsimd_vec.html" id="ADDP_advsimd_vec" name="ADDP_advsimd_vec">ADDP (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><a href="fmaxnm_advsimd.html" id="FMAXNM_advsimd" name="FMAXNM_advsimd">FMAXNM (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname"><a href="fmla_advsimd_vec.html" id="FMLA_advsimd_vec" name="FMLA_advsimd_vec">FMLA (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="fadd_advsimd.html" id="FADD_advsimd" name="FADD_advsimd">FADD (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fmulx_advsimd_vec.html" id="FMULX_advsimd_vec" name="FMULX_advsimd_vec">FMULX</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmeq_advsimd_reg.html" id="FCMEQ_advsimd_reg" name="FCMEQ_advsimd_reg">FCMEQ (register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><a href="fmax_advsimd.html" id="FMAX_advsimd" name="FMAX_advsimd">FMAX (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><a href="frecps_advsimd.html" id="FRECPS_advsimd" name="FRECPS_advsimd">FRECPS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00011</td><td class="iformname"><a href="and_advsimd.html" id="AND_advsimd" name="AND_advsimd">AND (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00011</td><td class="iformname"><a href="bic_advsimd_reg.html" id="BIC_advsimd_reg" name="BIC_advsimd_reg">BIC (vector, register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname"><a href="fminnm_advsimd.html" id="FMINNM_advsimd" name="FMINNM_advsimd">FMINNM (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname"><a href="fmls_advsimd_vec.html" id="FMLS_advsimd_vec" name="FMLS_advsimd_vec">FMLS (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fsub_advsimd.html" id="FSUB_advsimd" name="FSUB_advsimd">FSUB (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname"><a href="fmin_advsimd.html" id="FMIN_advsimd" name="FMIN_advsimd">FMIN (vector)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname"><a href="frsqrts_advsimd.html" id="FRSQRTS_advsimd" name="FRSQRTS_advsimd">FRSQRTS</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00011</td><td class="iformname"><a href="orr_advsimd_reg.html" id="ORR_advsimd_reg" name="ORR_advsimd_reg">ORR (vector, register)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00011</td><td class="iformname"><a href="orn_advsimd.html" id="ORN_advsimd" name="ORN_advsimd">ORN (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00000</td><td class="iformname"><a href="uhadd_advsimd.html" id="UHADD_advsimd" name="UHADD_advsimd">UHADD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00001</td><td class="iformname"><a href="uqadd_advsimd.html" id="UQADD_advsimd" name="UQADD_advsimd">UQADD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00010</td><td class="iformname"><a href="urhadd_advsimd.html" id="URHADD_advsimd" name="URHADD_advsimd">URHADD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00100</td><td class="iformname"><a href="uhsub_advsimd.html" id="UHSUB_advsimd" name="UHSUB_advsimd">UHSUB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00101</td><td class="iformname"><a href="uqsub_advsimd.html" id="UQSUB_advsimd" name="UQSUB_advsimd">UQSUB</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00110</td><td class="iformname"><a href="cmhi_advsimd.html" id="CMHI_advsimd" name="CMHI_advsimd">CMHI (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname"><a href="cmhs_advsimd.html" id="CMHS_advsimd" name="CMHS_advsimd">CMHS (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01000</td><td class="iformname"><a href="ushl_advsimd.html" id="USHL_advsimd" name="USHL_advsimd">USHL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname"><a href="uqshl_advsimd_reg.html" id="UQSHL_advsimd_reg" name="UQSHL_advsimd_reg">UQSHL (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01010</td><td class="iformname"><a href="urshl_advsimd.html" id="URSHL_advsimd" name="URSHL_advsimd">URSHL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname"><a href="uqrshl_advsimd.html" id="UQRSHL_advsimd" name="UQRSHL_advsimd">UQRSHL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01100</td><td class="iformname"><a href="umax_advsimd.html" id="UMAX_advsimd" name="UMAX_advsimd">UMAX</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01101</td><td class="iformname"><a href="umin_advsimd.html" id="UMIN_advsimd" name="UMIN_advsimd">UMIN</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01110</td><td class="iformname"><a href="uabd_advsimd.html" id="UABD_advsimd" name="UABD_advsimd">UABD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">01111</td><td class="iformname"><a href="uaba_advsimd.html" id="UABA_advsimd" name="UABA_advsimd">UABA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10000</td><td class="iformname"><a href="sub_advsimd.html" id="SUB_advsimd" name="SUB_advsimd">SUB (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10001</td><td class="iformname"><a href="cmeq_advsimd_reg.html" id="CMEQ_advsimd_reg" name="CMEQ_advsimd_reg">CMEQ (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10010</td><td class="iformname"><a href="mls_advsimd_vec.html" id="MLS_advsimd_vec" name="MLS_advsimd_vec">MLS (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10011</td><td class="iformname"><a href="pmul_advsimd.html" id="PMUL_advsimd" name="PMUL_advsimd">PMUL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10100</td><td class="iformname"><a href="umaxp_advsimd.html" id="UMAXP_advsimd" name="UMAXP_advsimd">UMAXP</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10101</td><td class="iformname"><a href="uminp_advsimd.html" id="UMINP_advsimd" name="UMINP_advsimd">UMINP</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10110</td><td class="iformname"><a href="sqrdmulh_advsimd_vec.html" id="SQRDMULH_advsimd_vec" name="SQRDMULH_advsimd_vec">SQRDMULH (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">10111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11000</td><td class="iformname"><a href="fmaxnmp_advsimd_vec.html" id="FMAXNMP_advsimd_vec" name="FMAXNMP_advsimd_vec">FMAXNMP (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11010</td><td class="iformname"><a href="faddp_advsimd_vec.html" id="FADDP_advsimd_vec" name="FADDP_advsimd_vec">FADDP (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11011</td><td class="iformname"><a href="fmul_advsimd_vec.html" id="FMUL_advsimd_vec" name="FMUL_advsimd_vec">FMUL (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmge_advsimd_reg.html" id="FCMGE_advsimd_reg" name="FCMGE_advsimd_reg">FCMGE (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11101</td><td class="iformname"><a href="facge_advsimd.html" id="FACGE_advsimd" name="FACGE_advsimd">FACGE</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11110</td><td class="iformname"><a href="fmaxp_advsimd_vec.html" id="FMAXP_advsimd_vec" name="FMAXP_advsimd_vec">FMAXP (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">0x</td><td class="bitfield">11111</td><td class="iformname"><a href="fdiv_advsimd.html" id="FDIV_advsimd" name="FDIV_advsimd">FDIV (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">00011</td><td class="iformname"><a href="eor_advsimd.html" id="EOR_advsimd" name="EOR_advsimd">EOR (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01</td><td class="bitfield">00011</td><td class="iformname"><a href="bsl_advsimd.html" id="BSL_advsimd" name="BSL_advsimd">BSL</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11000</td><td class="iformname"><a href="fminnmp_advsimd_vec.html" id="FMINNMP_advsimd_vec" name="FMINNMP_advsimd_vec">FMINNMP (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11010</td><td class="iformname"><a href="fabd_advsimd.html" id="FABD_advsimd" name="FABD_advsimd">FABD</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11100</td><td class="iformname"><a href="fcmgt_advsimd_reg.html" id="FCMGT_advsimd_reg" name="FCMGT_advsimd_reg">FCMGT (register)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11101</td><td class="iformname"><a href="facgt_advsimd.html" id="FACGT_advsimd" name="FACGT_advsimd">FACGT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11110</td><td class="iformname"><a href="fminp_advsimd_vec.html" id="FMINP_advsimd_vec" name="FMINP_advsimd_vec">FMINP (vector)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">11111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">1</td><td class="bitfield">10</td><td class="bitfield">00011</td><td class="iformname"><a href="bit_advsimd.html" id="BIT_advsimd" name="BIT_advsimd">BIT</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">00011</td><td class="iformname"><a href="bif_advsimd.html" id="BIF_advsimd" name="BIF_advsimd">BIF</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdimm"><a id="asimdimm" name="asimdimm"><h3 class="iclass">Advanced SIMD modified immediate</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">op</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr">a</td><td class="lr">b</td><td class="lr">c</td><td class="lr" colspan="4">cmode</td><td class="lr">o2</td><td class="lr">1</td><td class="lr">d</td><td class="lr">e</td><td class="lr">f</td><td class="lr">g</td><td class="lr">h</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">Q</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">cmode</th><th class="bitfields" colspan="" rowspan="">o2</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0xxx</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0xx0</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html" id="MOVI_advsimd" name="MOVI_advsimd">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_L_sl">32-bit shifted immediate</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">0xx1</td><td class="bitfield">0</td><td class="iformname"><a href="orr_advsimd_imm.html" id="ORR_advsimd_imm" name="ORR_advsimd_imm">ORR (vector, immediate)</a>
            —
            <a href="orr_advsimd_imm.html#ORR_asimdimm_L_sl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">10xx</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">10x0</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html" id="MOVI_advsimd" name="MOVI_advsimd">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_L_hl">16-bit shifted immediate</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">10x1</td><td class="bitfield">0</td><td class="iformname"><a href="orr_advsimd_imm.html" id="ORR_advsimd_imm" name="ORR_advsimd_imm">ORR (vector, immediate)</a>
            —
            <a href="orr_advsimd_imm.html#ORR_asimdimm_L_hl">16-bit</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">110x</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html" id="MOVI_advsimd" name="MOVI_advsimd">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_M_sm">32-bit shifting ones</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">110x</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html" id="MOVI_advsimd" name="MOVI_advsimd">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_N_b">8-bit</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1110</td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="iformname"><a href="fmov_advsimd.html" id="FMOV_advsimd" name="FMOV_advsimd">FMOV (vector, immediate)</a>
            —
            <a href="fmov_advsimd.html#FMOV_asimdimm_S_s">single-precision</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">1111</td><td class="bitfield">1</td><td class="iformname"><a href="fmov_advsimd.html" id="FMOV_advsimd" name="FMOV_advsimd">FMOV (vector, immediate)</a>
            —
            <a href="fmov_advsimd.html#FMOV_asimdimm_H_h">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">0xx0</td><td class="bitfield">0</td><td class="iformname"><a href="mvni_advsimd.html" id="MVNI_advsimd" name="MVNI_advsimd">MVNI</a>
            —
            <a href="mvni_advsimd.html#MVNI_asimdimm_L_sl">32-bit shifted immediate</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">0xx1</td><td class="bitfield">0</td><td class="iformname"><a href="bic_advsimd_imm.html" id="BIC_advsimd_imm" name="BIC_advsimd_imm">BIC (vector, immediate)</a>
            —
            <a href="bic_advsimd_imm.html#BIC_asimdimm_L_sl">32-bit</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">10x0</td><td class="bitfield">0</td><td class="iformname"><a href="mvni_advsimd.html" id="MVNI_advsimd" name="MVNI_advsimd">MVNI</a>
            —
            <a href="mvni_advsimd.html#MVNI_asimdimm_L_hl">16-bit shifted immediate</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">10x1</td><td class="bitfield">0</td><td class="iformname"><a href="bic_advsimd_imm.html" id="BIC_advsimd_imm" name="BIC_advsimd_imm">BIC (vector, immediate)</a>
            —
            <a href="bic_advsimd_imm.html#BIC_asimdimm_L_hl">16-bit</a></td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield">110x</td><td class="bitfield">0</td><td class="iformname"><a href="mvni_advsimd.html" id="MVNI_advsimd" name="MVNI_advsimd">MVNI</a>
            —
            <a href="mvni_advsimd.html#MVNI_asimdimm_M_sm">32-bit shifting ones</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html" id="MOVI_advsimd" name="MOVI_advsimd">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_D_ds">64-bit scalar</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1110</td><td class="bitfield">0</td><td class="iformname"><a href="movi_advsimd.html" id="MOVI_advsimd" name="MOVI_advsimd">MOVI</a>
            —
            <a href="movi_advsimd.html#MOVI_asimdimm_D2_d">64-bit vector</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1</td><td class="bitfield">1111</td><td class="bitfield">0</td><td class="iformname"><a href="fmov_advsimd.html" id="FMOV_advsimd" name="FMOV_advsimd">FMOV (vector, immediate)</a>
            —
            <a href="fmov_advsimd.html#FMOV_asimdimm_D2_d">double-precision</a></td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdshf"><a id="asimdshf" name="asimdshf"><h3 class="iclass">Advanced SIMD shift by immediate</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="4">!= 0000</td><td class="lr" colspan="3">immb</td><td class="lr" colspan="5">opcode</td><td class="lr">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr><tr class="secondrow"><td></td><td></td><td></td><td colspan="6"></td><td class="droppedname" colspan="4">immh</td><td colspan="3"></td><td colspan="5"></td><td></td><td colspan="5"></td><td colspan="5"></td></tr></tbody></table></div><div class="decode_constraints"><p>
        The following constraints also apply to this encoding: 
        immh != 0000 &amp;&amp; immh != 0000 </p></div><div class="instructiontable"><table class="instructiontable" id="asimdshf"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="2" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield">00001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">00111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">01001</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">01011</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">01101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">01111</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">10101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">1011x</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">110xx</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">11101</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield"></td><td class="bitfield">11110</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00000</td><td class="iformname"><a href="sshr_advsimd.html" id="SSHR_advsimd" name="SSHR_advsimd">SSHR</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00010</td><td class="iformname"><a href="ssra_advsimd.html" id="SSRA_advsimd" name="SSRA_advsimd">SSRA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00100</td><td class="iformname"><a href="srshr_advsimd.html" id="SRSHR_advsimd" name="SRSHR_advsimd">SRSHR</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">00110</td><td class="iformname"><a href="srsra_advsimd.html" id="SRSRA_advsimd" name="SRSRA_advsimd">SRSRA</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01000</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01010</td><td class="iformname"><a href="shl_advsimd.html" id="SHL_advsimd" name="SHL_advsimd">SHL</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">01100</td><td class="iformname">UNALLOCATED</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01110</td><td class="iformname"><a href="sqshl_advsimd_imm.html" id="SQSHL_advsimd_imm" name="SQSHL_advsimd_imm">SQSHL (immediate)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10000</td><td class="iformname"><a href="shrn_advsimd.html" id="SHRN_advsimd" name="SHRN_advsimd">SHRN, SHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10001</td><td class="iformname"><a href="rshrn_advsimd.html" id="RSHRN_advsimd" name="RSHRN_advsimd">RSHRN, RSHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10010</td><td class="iformname"><a href="sqshrn_advsimd.html" id="SQSHRN_advsimd" name="SQSHRN_advsimd">SQSHRN, SQSHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10011</td><td class="iformname"><a href="sqrshrn_advsimd.html" id="SQRSHRN_advsimd" name="SQRSHRN_advsimd">SQRSHRN, SQRSHRN2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">10100</td><td class="iformname"><a href="sshll_advsimd.html" id="SSHLL_advsimd" name="SSHLL_advsimd">SSHLL, SSHLL2</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11100</td><td class="iformname"><a href="scvtf_advsimd_fix.html" id="SCVTF_advsimd_fix" name="SCVTF_advsimd_fix">SCVTF (vector, fixed-point)</a></td></tr><tr><td class="bitfield">0</td><td class="bitfield">11111</td><td class="iformname"><a href="fcvtzs_advsimd_fix.html" id="FCVTZS_advsimd_fix" name="FCVTZS_advsimd_fix">FCVTZS (vector, fixed-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00000</td><td class="iformname"><a href="ushr_advsimd.html" id="USHR_advsimd" name="USHR_advsimd">USHR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00010</td><td class="iformname"><a href="usra_advsimd.html" id="USRA_advsimd" name="USRA_advsimd">USRA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00100</td><td class="iformname"><a href="urshr_advsimd.html" id="URSHR_advsimd" name="URSHR_advsimd">URSHR</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">00110</td><td class="iformname"><a href="ursra_advsimd.html" id="URSRA_advsimd" name="URSRA_advsimd">URSRA</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01000</td><td class="iformname"><a href="sri_advsimd.html" id="SRI_advsimd" name="SRI_advsimd">SRI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01010</td><td class="iformname"><a href="sli_advsimd.html" id="SLI_advsimd" name="SLI_advsimd">SLI</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01100</td><td class="iformname"><a href="sqshlu_advsimd.html" id="SQSHLU_advsimd" name="SQSHLU_advsimd">SQSHLU</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">01110</td><td class="iformname"><a href="uqshl_advsimd_imm.html" id="UQSHL_advsimd_imm" name="UQSHL_advsimd_imm">UQSHL (immediate)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10000</td><td class="iformname"><a href="sqshrun_advsimd.html" id="SQSHRUN_advsimd" name="SQSHRUN_advsimd">SQSHRUN, SQSHRUN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10001</td><td class="iformname"><a href="sqrshrun_advsimd.html" id="SQRSHRUN_advsimd" name="SQRSHRUN_advsimd">SQRSHRUN, SQRSHRUN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10010</td><td class="iformname"><a href="uqshrn_advsimd.html" id="UQSHRN_advsimd" name="UQSHRN_advsimd">UQSHRN, UQSHRN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10011</td><td class="iformname"><a href="uqrshrn_advsimd.html" id="UQRSHRN_advsimd" name="UQRSHRN_advsimd">UQRSHRN, UQRSHRN2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">10100</td><td class="iformname"><a href="ushll_advsimd.html" id="USHLL_advsimd" name="USHLL_advsimd">USHLL, USHLL2</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11100</td><td class="iformname"><a href="ucvtf_advsimd_fix.html" id="UCVTF_advsimd_fix" name="UCVTF_advsimd_fix">UCVTF (vector, fixed-point)</a></td></tr><tr><td class="bitfield">1</td><td class="bitfield">11111</td><td class="iformname"><a href="fcvtzu_advsimd_fix.html" id="FCVTZU_advsimd_fix" name="FCVTZU_advsimd_fix">FCVTZU (vector, fixed-point)</a></td></tr></tbody></table></div></div><hr/><div class="iclass" id="asimdelem"><a id="asimdelem" name="asimdelem"><h3 class="iclass">Advanced SIMD vector x indexed element</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">0</td><td class="lr">Q</td><td class="lr">U</td><td class="l">0</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">size</td><td class="lr">L</td><td class="lr">M</td><td class="lr" colspan="4">Rm</td><td class="lr" colspan="4">opcode</td><td class="lr">H</td><td class="lr">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="asimdelem"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">U</th><th class="bitfields" colspan="" rowspan="">size</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">01</td><td class="bitfield">1001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname"><a href="smlal_advsimd_elt.html" id="SMLAL_advsimd_elt" name="SMLAL_advsimd_elt">SMLAL, SMLAL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0011</td><td class="iformname"><a href="sqdmlal_advsimd_elt.html" id="SQDMLAL_advsimd_elt" name="SQDMLAL_advsimd_elt">SQDMLAL, SQDMLAL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0110</td><td class="iformname"><a href="smlsl_advsimd_elt.html" id="SMLSL_advsimd_elt" name="SMLSL_advsimd_elt">SMLSL, SMLSL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">0111</td><td class="iformname"><a href="sqdmlsl_advsimd_elt.html" id="SQDMLSL_advsimd_elt" name="SQDMLSL_advsimd_elt">SQDMLSL, SQDMLSL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="iformname"><a href="mul_advsimd_elt.html" id="MUL_advsimd_elt" name="MUL_advsimd_elt">MUL (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname"><a href="smull_advsimd_elt.html" id="SMULL_advsimd_elt" name="SMULL_advsimd_elt">SMULL, SMULL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="iformname"><a href="sqdmull_advsimd_elt.html" id="SQDMULL_advsimd_elt" name="SQDMULL_advsimd_elt">SQDMULL, SQDMULL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1100</td><td class="iformname"><a href="sqdmulh_advsimd_elt.html" id="SQDMULH_advsimd_elt" name="SQDMULH_advsimd_elt">SQDMULH (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1101</td><td class="iformname"><a href="sqrdmulh_advsimd_elt.html" id="SQRDMULH_advsimd_elt" name="SQRDMULH_advsimd_elt">SQRDMULH (by element)</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><a href="fmla_advsimd_elt.html" id="FMLA_advsimd_elt" name="FMLA_advsimd_elt">FMLA (by element)</a>
            —
            <a href="fmla_advsimd_elt.html#FMLA_asimdelem_RH_H">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><a href="fmls_advsimd_elt.html" id="FMLS_advsimd_elt" name="FMLS_advsimd_elt">FMLS (by element)</a>
            —
            <a href="fmls_advsimd_elt.html#FMLS_asimdelem_RH_H">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><a href="fmul_advsimd_elt.html" id="FMUL_advsimd_elt" name="FMUL_advsimd_elt">FMUL (by element)</a>
            —
            <a href="fmul_advsimd_elt.html#FMUL_asimdelem_RH_H">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0001</td><td class="iformname"><a href="fmla_advsimd_elt.html" id="FMLA_advsimd_elt" name="FMLA_advsimd_elt">FMLA (by element)</a>
            —
            <a href="fmla_advsimd_elt.html#FMLA_asimdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">0101</td><td class="iformname"><a href="fmls_advsimd_elt.html" id="FMLS_advsimd_elt" name="FMLS_advsimd_elt">FMLS (by element)</a>
            —
            <a href="fmls_advsimd_elt.html#FMLS_asimdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><a href="fmul_advsimd_elt.html" id="FMUL_advsimd_elt" name="FMUL_advsimd_elt">FMUL (by element)</a>
            —
            <a href="fmul_advsimd_elt.html#FMUL_asimdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0000</td><td class="iformname"><a href="mla_advsimd_elt.html" id="MLA_advsimd_elt" name="MLA_advsimd_elt">MLA (by element)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0010</td><td class="iformname"><a href="umlal_advsimd_elt.html" id="UMLAL_advsimd_elt" name="UMLAL_advsimd_elt">UMLAL, UMLAL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0100</td><td class="iformname"><a href="mls_advsimd_elt.html" id="MLS_advsimd_elt" name="MLS_advsimd_elt">MLS (by element)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">0110</td><td class="iformname"><a href="umlsl_advsimd_elt.html" id="UMLSL_advsimd_elt" name="UMLSL_advsimd_elt">UMLSL, UMLSL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1000</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1010</td><td class="iformname"><a href="umull_advsimd_elt.html" id="UMULL_advsimd_elt" name="UMULL_advsimd_elt">UMULL, UMULL2 (by element)</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1101</td><td class="iformname"><a href="sqrdmlah_advsimd_elt.html" id="SQRDMLAH_advsimd_elt" name="SQRDMLAH_advsimd_elt">SQRDMLAH (by element)</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield">1111</td><td class="iformname"><a href="sqrdmlsh_advsimd_elt.html" id="SQRDMLSH_advsimd_elt" name="SQRDMLSH_advsimd_elt">SQRDMLSH (by element)</a></td><td>ARMv8.1</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">00</td><td class="bitfield">1001</td><td class="iformname"><a href="fmulx_advsimd_elt.html" id="FMULX_advsimd_elt" name="FMULX_advsimd_elt">FMULX (by element)</a>
            —
            <a href="fmulx_advsimd_elt.html#FMULX_asimdelem_RH_H">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">0101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">1x</td><td class="bitfield">1001</td><td class="iformname"><a href="fmulx_advsimd_elt.html" id="FMULX_advsimd_elt" name="FMULX_advsimd_elt">FMULX (by element)</a>
            —
            <a href="fmulx_advsimd_elt.html#FMULX_asimdelem_R_SD">single-precision and double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0011</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">11</td><td class="bitfield">0111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="float2fix"><a id="float2fix" name="float2fix"><h3 class="iclass">Conversion between floating-point and fixed-point</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">type</td><td class="lr">0</td><td class="lr" colspan="2">rmode</td><td class="lr" colspan="3">opcode</td><td class="lr" colspan="6">scale</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="float2fix"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="6" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">type</th><th class="bitfields" colspan="" rowspan="">rmode</th><th class="bitfields" colspan="" rowspan="">opcode</th><th class="bitfields" colspan="" rowspan="">scale</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xx</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x0</td><td class="bitfield">00x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x1</td><td class="bitfield">01x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0x</td><td class="bitfield">00x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">01x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">0xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="scvtf_float_fix.html" id="SCVTF_float_fix" name="SCVTF_float_fix">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_S32_float2fix">32-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ucvtf_float_fix.html" id="UCVTF_float_fix" name="UCVTF_float_fix">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_S32_float2fix">32-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzs_float_fix.html" id="FCVTZS_float_fix" name="FCVTZS_float_fix">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_32S_float2fix">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzu_float_fix.html" id="FCVTZU_float_fix" name="FCVTZU_float_fix">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_32S_float2fix">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="scvtf_float_fix.html" id="SCVTF_float_fix" name="SCVTF_float_fix">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_D32_float2fix">32-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ucvtf_float_fix.html" id="UCVTF_float_fix" name="UCVTF_float_fix">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_D32_float2fix">32-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzs_float_fix.html" id="FCVTZS_float_fix" name="FCVTZS_float_fix">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_32D_float2fix">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzu_float_fix.html" id="FCVTZU_float_fix" name="FCVTZU_float_fix">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_32D_float2fix">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="scvtf_float_fix.html" id="SCVTF_float_fix" name="SCVTF_float_fix">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_H32_float2fix">32-bit to half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ucvtf_float_fix.html" id="UCVTF_float_fix" name="UCVTF_float_fix">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_H32_float2fix">32-bit to half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzs_float_fix.html" id="FCVTZS_float_fix" name="FCVTZS_float_fix">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_32H_float2fix">half-precision to 32-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzu_float_fix.html" id="FCVTZU_float_fix" name="FCVTZU_float_fix">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_32H_float2fix">half-precision to 32-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="scvtf_float_fix.html" id="SCVTF_float_fix" name="SCVTF_float_fix">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_S64_float2fix">64-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ucvtf_float_fix.html" id="UCVTF_float_fix" name="UCVTF_float_fix">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_S64_float2fix">64-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzs_float_fix.html" id="FCVTZS_float_fix" name="FCVTZS_float_fix">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_64S_float2fix">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzu_float_fix.html" id="FCVTZU_float_fix" name="FCVTZU_float_fix">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_64S_float2fix">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="scvtf_float_fix.html" id="SCVTF_float_fix" name="SCVTF_float_fix">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_D64_float2fix">64-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ucvtf_float_fix.html" id="UCVTF_float_fix" name="UCVTF_float_fix">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_D64_float2fix">64-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzs_float_fix.html" id="FCVTZS_float_fix" name="FCVTZS_float_fix">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_64D_float2fix">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzu_float_fix.html" id="FCVTZU_float_fix" name="FCVTZU_float_fix">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_64D_float2fix">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="bitfield"></td><td class="iformname"><a href="scvtf_float_fix.html" id="SCVTF_float_fix" name="SCVTF_float_fix">SCVTF (scalar, fixed-point)</a>
            —
            <a href="scvtf_float_fix.html#SCVTF_H64_float2fix">64-bit to half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="bitfield"></td><td class="iformname"><a href="ucvtf_float_fix.html" id="UCVTF_float_fix" name="UCVTF_float_fix">UCVTF (scalar, fixed-point)</a>
            —
            <a href="ucvtf_float_fix.html#UCVTF_H64_float2fix">64-bit to half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzs_float_fix.html" id="FCVTZS_float_fix" name="FCVTZS_float_fix">FCVTZS (scalar, fixed-point)</a>
            —
            <a href="fcvtzs_float_fix.html#FCVTZS_64H_float2fix">half-precision to 64-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="bitfield"></td><td class="iformname"><a href="fcvtzu_float_fix.html" id="FCVTZU_float_fix" name="FCVTZU_float_fix">FCVTZU (scalar, fixed-point)</a>
            —
            <a href="fcvtzu_float_fix.html#FCVTZU_64H_float2fix">half-precision to 64-bit</a></td><td>ARMv8.2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="float2int"><a id="float2int" name="float2int"><h3 class="iclass">Conversion between floating-point and integer</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">sf</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">type</td><td class="lr">1</td><td class="lr" colspan="2">rmode</td><td class="lr" colspan="3">opcode</td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="float2int"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">sf</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">type</th><th class="bitfields" colspan="" rowspan="">rmode</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x1</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x1</td><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">01x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield">0xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield">10x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">x1</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html" id="FCVTNS_float" name="FCVTNS_float">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html" id="FCVTNU_float" name="FCVTNU_float">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html" id="SCVTF_float_int" name="SCVTF_float_int">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_S32_float2int">32-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html" id="UCVTF_float_int" name="UCVTF_float_int">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_S32_float2int">32-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html" id="FCVTAS_float" name="FCVTAS_float">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html" id="FCVTAU_float" name="FCVTAU_float">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_S32_float2int">32-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html" id="FCVTPS_float" name="FCVTPS_float">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html" id="FCVTPU_float" name="FCVTPU_float">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html" id="FCVTMS_float" name="FCVTMS_float">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html" id="FCVTMU_float" name="FCVTMU_float">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html" id="FCVTZS_float_int" name="FCVTZS_float_int">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html" id="FCVTZU_float_int" name="FCVTZU_float_int">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_32S_float2int">single-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html" id="FCVTNS_float" name="FCVTNS_float">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html" id="FCVTNU_float" name="FCVTNU_float">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html" id="SCVTF_float_int" name="SCVTF_float_int">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_D32_float2int">32-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html" id="UCVTF_float_int" name="UCVTF_float_int">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_D32_float2int">32-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html" id="FCVTAS_float" name="FCVTAS_float">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html" id="FCVTAU_float" name="FCVTAU_float">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html" id="FCVTPS_float" name="FCVTPS_float">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html" id="FCVTPU_float" name="FCVTPU_float">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html" id="FCVTMS_float" name="FCVTMS_float">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html" id="FCVTMU_float" name="FCVTMU_float">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html" id="FCVTZS_float_int" name="FCVTZS_float_int">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html" id="FCVTZU_float_int" name="FCVTZU_float_int">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_32D_float2int">double-precision to 32-bit</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">111</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html" id="FCVTNS_float" name="FCVTNS_float">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html" id="FCVTNU_float" name="FCVTNU_float">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html" id="SCVTF_float_int" name="SCVTF_float_int">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_H32_float2int">32-bit to half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html" id="UCVTF_float_int" name="UCVTF_float_int">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_H32_float2int">32-bit to half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html" id="FCVTAS_float" name="FCVTAS_float">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html" id="FCVTAU_float" name="FCVTAU_float">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_H32_float2int">32-bit to half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html" id="FCVTPS_float" name="FCVTPS_float">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html" id="FCVTPU_float" name="FCVTPU_float">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html" id="FCVTMS_float" name="FCVTMS_float">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html" id="FCVTMU_float" name="FCVTMU_float">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html" id="FCVTZS_float_int" name="FCVTZS_float_int">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html" id="FCVTZU_float_int" name="FCVTZU_float_int">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_32H_float2int">half-precision to 32-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield"></td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html" id="FCVTNS_float" name="FCVTNS_float">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html" id="FCVTNU_float" name="FCVTNU_float">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html" id="SCVTF_float_int" name="SCVTF_float_int">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_S64_float2int">64-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html" id="UCVTF_float_int" name="UCVTF_float_int">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_S64_float2int">64-bit to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html" id="FCVTAS_float" name="FCVTAS_float">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html" id="FCVTAU_float" name="FCVTAU_float">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html" id="FCVTPS_float" name="FCVTPS_float">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html" id="FCVTPU_float" name="FCVTPU_float">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html" id="FCVTMS_float" name="FCVTMS_float">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html" id="FCVTMU_float" name="FCVTMU_float">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html" id="FCVTZS_float_int" name="FCVTZS_float_int">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html" id="FCVTZU_float_int" name="FCVTZU_float_int">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_64S_float2int">single-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">x1</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html" id="FCVTNS_float" name="FCVTNS_float">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html" id="FCVTNU_float" name="FCVTNU_float">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html" id="SCVTF_float_int" name="SCVTF_float_int">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_D64_float2int">64-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html" id="UCVTF_float_int" name="UCVTF_float_int">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_D64_float2int">64-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html" id="FCVTAS_float" name="FCVTAS_float">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html" id="FCVTAU_float" name="FCVTAU_float">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_D64_float2int">64-bit to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html" id="FCVTPS_float" name="FCVTPS_float">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html" id="FCVTPU_float" name="FCVTPU_float">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html" id="FCVTMS_float" name="FCVTMS_float">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html" id="FCVTMU_float" name="FCVTMU_float">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html" id="FCVTZS_float_int" name="FCVTZS_float_int">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html" id="FCVTZU_float_int" name="FCVTZU_float_int">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_64D_float2int">double-precision to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">x0</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="bitfield">110</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_64VX_float2int">top half of 128-bit to 64-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">01</td><td class="bitfield">111</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_V64I_float2int">64-bit to top half of 128-bit</a></td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">1x</td><td class="bitfield">11x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtns_float.html" id="FCVTNS_float" name="FCVTNS_float">FCVTNS (scalar)</a>
            —
            <a href="fcvtns_float.html#FCVTNS_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtnu_float.html" id="FCVTNU_float" name="FCVTNU_float">FCVTNU (scalar)</a>
            —
            <a href="fcvtnu_float.html#FCVTNU_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">010</td><td class="iformname"><a href="scvtf_float_int.html" id="SCVTF_float_int" name="SCVTF_float_int">SCVTF (scalar, integer)</a>
            —
            <a href="scvtf_float_int.html#SCVTF_H64_float2int">64-bit to half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">011</td><td class="iformname"><a href="ucvtf_float_int.html" id="UCVTF_float_int" name="UCVTF_float_int">UCVTF (scalar, integer)</a>
            —
            <a href="ucvtf_float_int.html#UCVTF_H64_float2int">64-bit to half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">100</td><td class="iformname"><a href="fcvtas_float.html" id="FCVTAS_float" name="FCVTAS_float">FCVTAS (scalar)</a>
            —
            <a href="fcvtas_float.html#FCVTAS_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">101</td><td class="iformname"><a href="fcvtau_float.html" id="FCVTAU_float" name="FCVTAU_float">FCVTAU (scalar)</a>
            —
            <a href="fcvtau_float.html#FCVTAU_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">110</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">111</td><td class="iformname"><a href="fmov_float_gen.html" id="FMOV_float_gen" name="FMOV_float_gen">FMOV (general)</a>
            —
            <a href="fmov_float_gen.html#FMOV_H64_float2int">64-bit to half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtps_float.html" id="FCVTPS_float" name="FCVTPS_float">FCVTPS (scalar)</a>
            —
            <a href="fcvtps_float.html#FCVTPS_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">01</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtpu_float.html" id="FCVTPU_float" name="FCVTPU_float">FCVTPU (scalar)</a>
            —
            <a href="fcvtpu_float.html#FCVTPU_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtms_float.html" id="FCVTMS_float" name="FCVTMS_float">FCVTMS (scalar)</a>
            —
            <a href="fcvtms_float.html#FCVTMS_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">10</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtmu_float.html" id="FCVTMU_float" name="FCVTMU_float">FCVTMU (scalar)</a>
            —
            <a href="fcvtmu_float.html#FCVTMU_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">000</td><td class="iformname"><a href="fcvtzs_float_int.html" id="FCVTZS_float_int" name="FCVTZS_float_int">FCVTZS (scalar, integer)</a>
            —
            <a href="fcvtzs_float_int.html#FCVTZS_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">11</td><td class="bitfield">001</td><td class="iformname"><a href="fcvtzu_float_int.html" id="FCVTZU_float_int" name="FCVTZU_float_int">FCVTZU (scalar, integer)</a>
            —
            <a href="fcvtzu_float_int.html#FCVTZU_64H_float2int">half-precision to 64-bit</a></td><td>ARMv8.2</td></tr></tbody></table></div></div><hr/><div class="iclass" id="floatdp1"><a id="floatdp1" name="floatdp1"><h3 class="iclass">Floating-point data-processing (1 source)</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">type</td><td class="lr">1</td><td class="lr" colspan="6">opcode</td><td class="l">1</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="floatdp1"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">type</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x1xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xxxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000000</td><td class="iformname"><a href="fmov_float.html" id="FMOV_float" name="FMOV_float">FMOV (register)</a>
            —
            <a href="fmov_float.html#FMOV_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000001</td><td class="iformname"><a href="fabs_float.html" id="FABS_float" name="FABS_float">FABS (scalar)</a>
            —
            <a href="fabs_float.html#FABS_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000010</td><td class="iformname"><a href="fneg_float.html" id="FNEG_float" name="FNEG_float">FNEG (scalar)</a>
            —
            <a href="fneg_float.html#FNEG_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000011</td><td class="iformname"><a href="fsqrt_float.html" id="FSQRT_float" name="FSQRT_float">FSQRT (scalar)</a>
            —
            <a href="fsqrt_float.html#FSQRT_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000100</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000101</td><td class="iformname"><a href="fcvt_float.html" id="FCVT_float" name="FCVT_float">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_DS_floatdp1">single-precision to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">000111</td><td class="iformname"><a href="fcvt_float.html" id="FCVT_float" name="FCVT_float">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_HS_floatdp1">single-precision to half-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001000</td><td class="iformname"><a href="frintn_float.html" id="FRINTN_float" name="FRINTN_float">FRINTN (scalar)</a>
            —
            <a href="frintn_float.html#FRINTN_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001001</td><td class="iformname"><a href="frintp_float.html" id="FRINTP_float" name="FRINTP_float">FRINTP (scalar)</a>
            —
            <a href="frintp_float.html#FRINTP_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001010</td><td class="iformname"><a href="frintm_float.html" id="FRINTM_float" name="FRINTM_float">FRINTM (scalar)</a>
            —
            <a href="frintm_float.html#FRINTM_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001011</td><td class="iformname"><a href="frintz_float.html" id="FRINTZ_float" name="FRINTZ_float">FRINTZ (scalar)</a>
            —
            <a href="frintz_float.html#FRINTZ_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001100</td><td class="iformname"><a href="frinta_float.html" id="FRINTA_float" name="FRINTA_float">FRINTA (scalar)</a>
            —
            <a href="frinta_float.html#FRINTA_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001110</td><td class="iformname"><a href="frintx_float.html" id="FRINTX_float" name="FRINTX_float">FRINTX (scalar)</a>
            —
            <a href="frintx_float.html#FRINTX_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">001111</td><td class="iformname"><a href="frinti_float.html" id="FRINTI_float" name="FRINTI_float">FRINTI (scalar)</a>
            —
            <a href="frinti_float.html#FRINTI_S_floatdp1">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000000</td><td class="iformname"><a href="fmov_float.html" id="FMOV_float" name="FMOV_float">FMOV (register)</a>
            —
            <a href="fmov_float.html#FMOV_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000001</td><td class="iformname"><a href="fabs_float.html" id="FABS_float" name="FABS_float">FABS (scalar)</a>
            —
            <a href="fabs_float.html#FABS_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000010</td><td class="iformname"><a href="fneg_float.html" id="FNEG_float" name="FNEG_float">FNEG (scalar)</a>
            —
            <a href="fneg_float.html#FNEG_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000011</td><td class="iformname"><a href="fsqrt_float.html" id="FSQRT_float" name="FSQRT_float">FSQRT (scalar)</a>
            —
            <a href="fsqrt_float.html#FSQRT_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000100</td><td class="iformname"><a href="fcvt_float.html" id="FCVT_float" name="FCVT_float">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_SD_floatdp1">double-precision to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000110</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">000111</td><td class="iformname"><a href="fcvt_float.html" id="FCVT_float" name="FCVT_float">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_HD_floatdp1">double-precision to half-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001000</td><td class="iformname"><a href="frintn_float.html" id="FRINTN_float" name="FRINTN_float">FRINTN (scalar)</a>
            —
            <a href="frintn_float.html#FRINTN_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001001</td><td class="iformname"><a href="frintp_float.html" id="FRINTP_float" name="FRINTP_float">FRINTP (scalar)</a>
            —
            <a href="frintp_float.html#FRINTP_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001010</td><td class="iformname"><a href="frintm_float.html" id="FRINTM_float" name="FRINTM_float">FRINTM (scalar)</a>
            —
            <a href="frintm_float.html#FRINTM_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001011</td><td class="iformname"><a href="frintz_float.html" id="FRINTZ_float" name="FRINTZ_float">FRINTZ (scalar)</a>
            —
            <a href="frintz_float.html#FRINTZ_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001100</td><td class="iformname"><a href="frinta_float.html" id="FRINTA_float" name="FRINTA_float">FRINTA (scalar)</a>
            —
            <a href="frinta_float.html#FRINTA_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001110</td><td class="iformname"><a href="frintx_float.html" id="FRINTX_float" name="FRINTX_float">FRINTX (scalar)</a>
            —
            <a href="frintx_float.html#FRINTX_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">001111</td><td class="iformname"><a href="frinti_float.html" id="FRINTI_float" name="FRINTI_float">FRINTI (scalar)</a>
            —
            <a href="frinti_float.html#FRINTI_D_floatdp1">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">10</td><td class="bitfield">00xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000000</td><td class="iformname"><a href="fmov_float.html" id="FMOV_float" name="FMOV_float">FMOV (register)</a>
            —
            <a href="fmov_float.html#FMOV_H_floatdp1">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000001</td><td class="iformname"><a href="fabs_float.html" id="FABS_float" name="FABS_float">FABS (scalar)</a>
            —
            <a href="fabs_float.html#FABS_H_floatdp1">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000010</td><td class="iformname"><a href="fneg_float.html" id="FNEG_float" name="FNEG_float">FNEG (scalar)</a>
            —
            <a href="fneg_float.html#FNEG_H_floatdp1">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000011</td><td class="iformname"><a href="fsqrt_float.html" id="FSQRT_float" name="FSQRT_float">FSQRT (scalar)</a>
            —
            <a href="fsqrt_float.html#FSQRT_H_floatdp1">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000100</td><td class="iformname"><a href="fcvt_float.html" id="FCVT_float" name="FCVT_float">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_SH_floatdp1">half-precision to single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">000101</td><td class="iformname"><a href="fcvt_float.html" id="FCVT_float" name="FCVT_float">FCVT</a>
            —
            <a href="fcvt_float.html#FCVT_DH_floatdp1">half-precision to double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00011x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001000</td><td class="iformname"><a href="frintn_float.html" id="FRINTN_float" name="FRINTN_float">FRINTN (scalar)</a>
            —
            <a href="frintn_float.html#FRINTN_H_floatdp1">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001001</td><td class="iformname"><a href="frintp_float.html" id="FRINTP_float" name="FRINTP_float">FRINTP (scalar)</a>
            —
            <a href="frintp_float.html#FRINTP_H_floatdp1">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001010</td><td class="iformname"><a href="frintm_float.html" id="FRINTM_float" name="FRINTM_float">FRINTM (scalar)</a>
            —
            <a href="frintm_float.html#FRINTM_H_floatdp1">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001011</td><td class="iformname"><a href="frintz_float.html" id="FRINTZ_float" name="FRINTZ_float">FRINTZ (scalar)</a>
            —
            <a href="frintz_float.html#FRINTZ_H_floatdp1">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001100</td><td class="iformname"><a href="frinta_float.html" id="FRINTA_float" name="FRINTA_float">FRINTA (scalar)</a>
            —
            <a href="frinta_float.html#FRINTA_H_floatdp1">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001101</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001110</td><td class="iformname"><a href="frintx_float.html" id="FRINTX_float" name="FRINTX_float">FRINTX (scalar)</a>
            —
            <a href="frintx_float.html#FRINTX_H_floatdp1">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">001111</td><td class="iformname"><a href="frinti_float.html" id="FRINTI_float" name="FRINTI_float">FRINTI (scalar)</a>
            —
            <a href="frinti_float.html#FRINTI_H_floatdp1">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="floatcmp"><a id="floatcmp" name="floatcmp"><h3 class="iclass">Floating-point compare</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">type</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="2">op</td><td class="l">1</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">opcode2</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="floatcmp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">type</th><th class="bitfields" colspan="" rowspan="">op</th><th class="bitfields" colspan="" rowspan="">opcode2</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xxxx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xxx1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xx1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><a href="fcmp_float.html" id="FCMP_float" name="FCMP_float">FCMP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">01000</td><td class="iformname"><a href="fcmp_float.html" id="FCMP_float" name="FCMP_float">FCMP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">10000</td><td class="iformname"><a href="fcmpe_float.html" id="FCMPE_float" name="FCMPE_float">FCMPE</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00</td><td class="bitfield">11000</td><td class="iformname"><a href="fcmpe_float.html" id="FCMPE_float" name="FCMPE_float">FCMPE</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><a href="fcmp_float.html" id="FCMP_float" name="FCMP_float">FCMP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">01000</td><td class="iformname"><a href="fcmp_float.html" id="FCMP_float" name="FCMP_float">FCMP</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">10000</td><td class="iformname"><a href="fcmpe_float.html" id="FCMPE_float" name="FCMPE_float">FCMPE</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00</td><td class="bitfield">11000</td><td class="iformname"><a href="fcmpe_float.html" id="FCMPE_float" name="FCMPE_float">FCMPE</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><a href="fcmp_float.html" id="FCMP_float" name="FCMP_float">FCMP</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">01000</td><td class="iformname"><a href="fcmp_float.html" id="FCMP_float" name="FCMP_float">FCMP</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">10000</td><td class="iformname"><a href="fcmpe_float.html" id="FCMPE_float" name="FCMPE_float">FCMPE</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00</td><td class="bitfield">11000</td><td class="iformname"><a href="fcmpe_float.html" id="FCMPE_float" name="FCMPE_float">FCMPE</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="floatimm"><a id="floatimm" name="floatimm"><h3 class="iclass">Floating-point immediate</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">type</td><td class="lr">1</td><td class="lr" colspan="8">imm8</td><td class="l">1</td><td>0</td><td class="r">0</td><td class="lr" colspan="5">imm5</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="floatimm"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">type</th><th class="bitfields" colspan="" rowspan="">imm5</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xxxx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xxx1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">xx1xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">x1xxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xxxx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">00000</td><td class="iformname"><a href="fmov_float_imm.html" id="FMOV_float_imm" name="FMOV_float_imm">FMOV (scalar, immediate)</a>
            —
            <a href="fmov_float_imm.html#FMOV_S_floatimm">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">00000</td><td class="iformname"><a href="fmov_float_imm.html" id="FMOV_float_imm" name="FMOV_float_imm">FMOV (scalar, immediate)</a>
            —
            <a href="fmov_float_imm.html#FMOV_D_floatimm">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">00000</td><td class="iformname"><a href="fmov_float_imm.html" id="FMOV_float_imm" name="FMOV_float_imm">FMOV (scalar, immediate)</a>
            —
            <a href="fmov_float_imm.html#FMOV_H_floatimm">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="floatccmp"><a id="floatccmp" name="floatccmp"><h3 class="iclass">Floating-point conditional compare</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">type</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="l">0</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr">op</td><td class="lr" colspan="4">nzcv</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="floatccmp"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">type</th><th class="bitfields" colspan="" rowspan="">op</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="iformname"><a href="fccmp_float.html" id="FCCMP_float" name="FCCMP_float">FCCMP</a>
            —
            <a href="fccmp_float.html#FCCMP_S_floatccmp">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="iformname"><a href="fccmpe_float.html" id="FCCMPE_float" name="FCCMPE_float">FCCMPE</a>
            —
            <a href="fccmpe_float.html#FCCMPE_S_floatccmp">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="iformname"><a href="fccmp_float.html" id="FCCMP_float" name="FCCMP_float">FCCMP</a>
            —
            <a href="fccmp_float.html#FCCMP_D_floatccmp">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="iformname"><a href="fccmpe_float.html" id="FCCMPE_float" name="FCCMPE_float">FCCMPE</a>
            —
            <a href="fccmpe_float.html#FCCMPE_D_floatccmp">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="iformname"><a href="fccmp_float.html" id="FCCMP_float" name="FCCMP_float">FCCMP</a>
            —
            <a href="fccmp_float.html#FCCMP_H_floatccmp">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="iformname"><a href="fccmpe_float.html" id="FCCMPE_float" name="FCCMPE_float">FCCMPE</a>
            —
            <a href="fccmpe_float.html#FCCMPE_H_floatccmp">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="floatdp2"><a id="floatdp2" name="floatdp2"><h3 class="iclass">Floating-point data-processing (2 source)</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">type</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">opcode</td><td class="l">1</td><td class="r">0</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="floatdp2"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="4" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">type</th><th class="bitfields" colspan="" rowspan="">opcode</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1xx1</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">1x1x</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">11xx</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0000</td><td class="iformname"><a href="fmul_float.html" id="FMUL_float" name="FMUL_float">FMUL (scalar)</a>
            —
            <a href="fmul_float.html#FMUL_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0001</td><td class="iformname"><a href="fdiv_float.html" id="FDIV_float" name="FDIV_float">FDIV (scalar)</a>
            —
            <a href="fdiv_float.html#FDIV_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0010</td><td class="iformname"><a href="fadd_float.html" id="FADD_float" name="FADD_float">FADD (scalar)</a>
            —
            <a href="fadd_float.html#FADD_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0011</td><td class="iformname"><a href="fsub_float.html" id="FSUB_float" name="FSUB_float">FSUB (scalar)</a>
            —
            <a href="fsub_float.html#FSUB_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0100</td><td class="iformname"><a href="fmax_float.html" id="FMAX_float" name="FMAX_float">FMAX (scalar)</a>
            —
            <a href="fmax_float.html#FMAX_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0101</td><td class="iformname"><a href="fmin_float.html" id="FMIN_float" name="FMIN_float">FMIN (scalar)</a>
            —
            <a href="fmin_float.html#FMIN_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0110</td><td class="iformname"><a href="fmaxnm_float.html" id="FMAXNM_float" name="FMAXNM_float">FMAXNM (scalar)</a>
            —
            <a href="fmaxnm_float.html#FMAXNM_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0111</td><td class="iformname"><a href="fminnm_float.html" id="FMINNM_float" name="FMINNM_float">FMINNM (scalar)</a>
            —
            <a href="fminnm_float.html#FMINNM_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1000</td><td class="iformname"><a href="fnmul_float.html" id="FNMUL_float" name="FNMUL_float">FNMUL (scalar)</a>
            —
            <a href="fnmul_float.html#FNMUL_S_floatdp2">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0000</td><td class="iformname"><a href="fmul_float.html" id="FMUL_float" name="FMUL_float">FMUL (scalar)</a>
            —
            <a href="fmul_float.html#FMUL_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0001</td><td class="iformname"><a href="fdiv_float.html" id="FDIV_float" name="FDIV_float">FDIV (scalar)</a>
            —
            <a href="fdiv_float.html#FDIV_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0010</td><td class="iformname"><a href="fadd_float.html" id="FADD_float" name="FADD_float">FADD (scalar)</a>
            —
            <a href="fadd_float.html#FADD_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0011</td><td class="iformname"><a href="fsub_float.html" id="FSUB_float" name="FSUB_float">FSUB (scalar)</a>
            —
            <a href="fsub_float.html#FSUB_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0100</td><td class="iformname"><a href="fmax_float.html" id="FMAX_float" name="FMAX_float">FMAX (scalar)</a>
            —
            <a href="fmax_float.html#FMAX_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0101</td><td class="iformname"><a href="fmin_float.html" id="FMIN_float" name="FMIN_float">FMIN (scalar)</a>
            —
            <a href="fmin_float.html#FMIN_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0110</td><td class="iformname"><a href="fmaxnm_float.html" id="FMAXNM_float" name="FMAXNM_float">FMAXNM (scalar)</a>
            —
            <a href="fmaxnm_float.html#FMAXNM_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0111</td><td class="iformname"><a href="fminnm_float.html" id="FMINNM_float" name="FMINNM_float">FMINNM (scalar)</a>
            —
            <a href="fminnm_float.html#FMINNM_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1000</td><td class="iformname"><a href="fnmul_float.html" id="FNMUL_float" name="FNMUL_float">FNMUL (scalar)</a>
            —
            <a href="fnmul_float.html#FNMUL_D_floatdp2">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0000</td><td class="iformname"><a href="fmul_float.html" id="FMUL_float" name="FMUL_float">FMUL (scalar)</a>
            —
            <a href="fmul_float.html#FMUL_H_floatdp2">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0001</td><td class="iformname"><a href="fdiv_float.html" id="FDIV_float" name="FDIV_float">FDIV (scalar)</a>
            —
            <a href="fdiv_float.html#FDIV_H_floatdp2">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0010</td><td class="iformname"><a href="fadd_float.html" id="FADD_float" name="FADD_float">FADD (scalar)</a>
            —
            <a href="fadd_float.html#FADD_H_floatdp2">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0011</td><td class="iformname"><a href="fsub_float.html" id="FSUB_float" name="FSUB_float">FSUB (scalar)</a>
            —
            <a href="fsub_float.html#FSUB_H_floatdp2">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0100</td><td class="iformname"><a href="fmax_float.html" id="FMAX_float" name="FMAX_float">FMAX (scalar)</a>
            —
            <a href="fmax_float.html#FMAX_H_floatdp2">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0101</td><td class="iformname"><a href="fmin_float.html" id="FMIN_float" name="FMIN_float">FMIN (scalar)</a>
            —
            <a href="fmin_float.html#FMIN_H_floatdp2">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0110</td><td class="iformname"><a href="fmaxnm_float.html" id="FMAXNM_float" name="FMAXNM_float">FMAXNM (scalar)</a>
            —
            <a href="fmaxnm_float.html#FMAXNM_H_floatdp2">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0111</td><td class="iformname"><a href="fminnm_float.html" id="FMINNM_float" name="FMINNM_float">FMINNM (scalar)</a>
            —
            <a href="fminnm_float.html#FMINNM_H_floatdp2">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1000</td><td class="iformname"><a href="fnmul_float.html" id="FNMUL_float" name="FNMUL_float">FNMUL (scalar)</a>
            —
            <a href="fnmul_float.html#FNMUL_H_floatdp2">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="floatsel"><a id="floatsel" name="floatsel"><h3 class="iclass">Floating-point conditional select</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">0</td><td class="lr" colspan="2">type</td><td class="lr">1</td><td class="lr" colspan="5">Rm</td><td class="lr" colspan="4">cond</td><td class="l">1</td><td class="r">1</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="floatsel"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="3" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">type</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10</td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="iformname"><a href="fcsel_float.html" id="FCSEL_float" name="FCSEL_float">FCSEL</a>
            —
            <a href="fcsel_float.html#FCSEL_S_floatsel">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="iformname"><a href="fcsel_float.html" id="FCSEL_float" name="FCSEL_float">FCSEL</a>
            —
            <a href="fcsel_float.html#FCSEL_D_floatsel">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="iformname"><a href="fcsel_float.html" id="FCSEL_float" name="FCSEL_float">FCSEL</a>
            —
            <a href="fcsel_float.html#FCSEL_H_floatsel">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><div class="iclass" id="floatdp3"><a id="floatdp3" name="floatdp3"><h3 class="iclass">Floating-point data-processing (3 source)</h3></a><p>These instructions are under <a href="#simd-dp">Data Processing -- Scalar Floating-Point and Advanced SIMD</a>.</p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr">M</td><td class="lr">0</td><td class="lr">S</td><td class="l">1</td><td>1</td><td>1</td><td>1</td><td class="r">1</td><td class="lr" colspan="2">type</td><td class="lr">o1</td><td class="lr" colspan="5">Rm</td><td class="lr">o0</td><td class="lr" colspan="5">Ra</td><td class="lr" colspan="5">Rn</td><td class="lr" colspan="5">Rd</td></tr></tbody></table></div><div class="instructiontable"><table class="instructiontable" id="floatdp3"><thead class="instructiontable"><tr><th class="bitfields-heading" colspan="5" rowspan="">Decode fields</th><th class="iformname" colspan="" rowspan="2">
            Instruction Details
          </th><th rowspan="2">Architecture Version</th></tr><tr><th class="bitfields" colspan="" rowspan="">M</th><th class="bitfields" colspan="" rowspan="">S</th><th class="bitfields" colspan="" rowspan="">type</th><th class="bitfields" colspan="" rowspan="">o1</th><th class="bitfields" colspan="" rowspan="">o0</th></tr></thead><tbody><tr><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield">10</td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield"></td><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmadd_float.html" id="FMADD_float" name="FMADD_float">FMADD</a>
            —
            <a href="fmadd_float.html#FMADD_S_floatdp3">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmsub_float.html" id="FMSUB_float" name="FMSUB_float">FMSUB</a>
            —
            <a href="fmsub_float.html#FMSUB_S_floatdp3">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fnmadd_float.html" id="FNMADD_float" name="FNMADD_float">FNMADD</a>
            —
            <a href="fnmadd_float.html#FNMADD_S_floatdp3">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">00</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fnmsub_float.html" id="FNMSUB_float" name="FNMSUB_float">FNMSUB</a>
            —
            <a href="fnmsub_float.html#FNMSUB_S_floatdp3">single-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmadd_float.html" id="FMADD_float" name="FMADD_float">FMADD</a>
            —
            <a href="fmadd_float.html#FMADD_D_floatdp3">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmsub_float.html" id="FMSUB_float" name="FMSUB_float">FMSUB</a>
            —
            <a href="fmsub_float.html#FMSUB_D_floatdp3">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fnmadd_float.html" id="FNMADD_float" name="FNMADD_float">FNMADD</a>
            —
            <a href="fnmadd_float.html#FNMADD_D_floatdp3">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">01</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fnmsub_float.html" id="FNMSUB_float" name="FNMSUB_float">FNMSUB</a>
            —
            <a href="fnmsub_float.html#FNMSUB_D_floatdp3">double-precision</a></td><td>-</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">0</td><td class="iformname"><a href="fmadd_float.html" id="FMADD_float" name="FMADD_float">FMADD</a>
            —
            <a href="fmadd_float.html#FMADD_H_floatdp3">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">0</td><td class="bitfield">1</td><td class="iformname"><a href="fmsub_float.html" id="FMSUB_float" name="FMSUB_float">FMSUB</a>
            —
            <a href="fmsub_float.html#FMSUB_H_floatdp3">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">0</td><td class="iformname"><a href="fnmadd_float.html" id="FNMADD_float" name="FNMADD_float">FNMADD</a>
            —
            <a href="fnmadd_float.html#FNMADD_H_floatdp3">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">0</td><td class="bitfield">0</td><td class="bitfield">11</td><td class="bitfield">1</td><td class="bitfield">1</td><td class="iformname"><a href="fnmsub_float.html" id="FNMSUB_float" name="FNMSUB_float">FNMSUB</a>
            —
            <a href="fnmsub_float.html#FNMSUB_H_floatdp3">half-precision</a></td><td>ARMv8.2</td></tr><tr><td class="bitfield">1</td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="bitfield"></td><td class="iformname">UNALLOCATED</td><td>-</td></tr></tbody></table></div></div><hr/><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="encodingindex.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="permindex.html">Permuted Index</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
        Internal version only: isa v25.07, AdvSIMD v23.0, pseudocode v31.3      
    </p><p class="copyconf">
      Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved.
      This document is Confidential.
    </p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old"><a href="../../ISA_v82A_A64_xml_00bet3.1/xhtml/encodingindex.html">ISA_v82A_A64_xml_00bet3.1 (old)</a></td><td class="explain">htmldiff from-ISA_v82A_A64_xml_00bet3.1</td><td class="new"><a href="../xhtml/encodingindex.html">(new) ISA_v82A_A64_xml_00bet3.1_OPT</a></td></tr></tbody></table></div></body></html>