# do tb_Inkrementalgeber.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# 
# Name of test bench entity
# set TestBench "tb_Inkrementalgeber"
# tb_Inkrementalgeber
# 
# Add 
# vcom -93 -work work {Inkrementalgeber.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:55:23 on Mar 25,2021
# vcom -reportprogress 300 -93 -work work Inkrementalgeber.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Inkrementalgeber
# -- Compiling architecture Inkrementalgeber_arch of Inkrementalgeber
# End time: 09:55:23 on Mar 25,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {tb_Inkrementalgeber.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 09:55:23 on Mar 25,2021
# vcom -reportprogress 300 -93 -work work tb_Inkrementalgeber.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_Inkrementalgeber
# -- Compiling architecture tb_Inkrementalgeber_arch of tb_Inkrementalgeber
# End time: 09:55:24 on Mar 25,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  $TestBench
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" tb_Inkrementalgeber 
# Start time: 09:55:24 on Mar 25,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.tb_inkrementalgeber(tb_inkrementalgeber_arch)
# Loading work.inkrementalgeber(inkrementalgeber_arch)
# 
#add wave *
# add wave -label "nRES" nRES
# Unable to lock WLF file "vsim.wlf". Retrying 1 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 2 times, errno 11
# Unable to lock WLF file "vsim.wlf". Retrying 3 times, errno 11
# Cannot# 
# <EOF>
# End time: 10:22:13 on Mar 25,2021, Elapsed time: 0:26:55
# Errors: 0, Warnings: 0
: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: persie  Hostname: x503vd  ProcessID: 2971
#           Attempting to use alternate WLF file "./wlftt62dzh".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftt62dzh
# add wave -label "CLK" CLK
# add wave -label "A" A
# add wave -label "B" B
# add wave -label "TL" TL
# add wave -label "TR" TR
# 
# 
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 400 ns
# 
# wave zoom full
# 0 ps
# 420 ns
# End time: 09:57:14 on Mar 25,2021, Elapsed time: 0:01:50
# Errors: 0, Warnings: 2
