Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Dec 12 22:05:51 2024
| Host         : Connors_laptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file controller_moving_test_control_sets_placed.rpt
| Design       : controller_moving_test
| Device       : xc7s50
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    67 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     4 |
| >= 14 to < 16      |     1 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              18 |           10 |
| No           | No                    | Yes                    |              35 |           14 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              30 |            9 |
| Yes          | No                    | Yes                    |              60 |           22 |
| Yes          | Yes                   | No                     |               6 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+----------------------------+-------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |        Enable Signal       |              Set/Reset Signal             | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+----------------------------+-------------------------------------------+------------------+----------------+--------------+
| ~slow_clk                              | dut/hub75_latch_i_1_n_0    | dut/reset                                 |                1 |              1 |         1.00 |
| ~slow_clk                              | dut/hub75_oe_i_1_n_0       | dut/reset                                 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                         |                            | mem_start/write_pixel_clk_counter_i_2_n_0 |                1 |              2 |         2.00 |
|  startup_state_nxt_reg[1]_i_2_n_0      |                            |                                           |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG                         |                            |                                           |                3 |              4 |         1.33 |
| ~slow_clk                              | dut/row_addr               | dut/reset                                 |                1 |              5 |         5.00 |
|  clk_IBUF_BUFG                         | dut/display_frame_done     | dut/SR[0]                                 |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                         | dut/E[0]                   |                                           |                2 |              6 |         3.00 |
| ~slow_clk                              |                            | dut/reset                                 |                4 |              6 |         1.50 |
| ~slow_clk                              | dut/hub75_red[1]_i_1_n_0   | dut/reset                                 |                2 |              6 |         3.00 |
| ~slow_clk                              | dut/column_addr[9]_i_1_n_0 | dut/reset                                 |                4 |             10 |         2.50 |
| ~mem_start/write_pixel_clk             |                            | mem_start/buffer_toggle                   |                3 |             12 |         4.00 |
|  write_data_reg[11]_i_2_n_0            |                            |                                           |                6 |             12 |         2.00 |
|  dut/sync_pdp_ram/addr_top[11]_i_3_n_0 | mem_start/read_en_reg_0[0] |                                           |                3 |             12 |         4.00 |
|  dut/sync_pdp_ram/addr_top[11]_i_3_n_0 | mem_start/read_en_reg[0]   |                                           |                4 |             12 |         3.00 |
|  mem_start/write_pixel_clk             |                            | mem_start/write_pixel_clk_counter_i_2_n_0 |                6 |             15 |         2.50 |
| ~slow_clk                              | dut/bit_count[31]_i_1_n_0  | dut/reset                                 |               13 |             37 |         2.85 |
+----------------------------------------+----------------------------+-------------------------------------------+------------------+----------------+--------------+


