{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1737119969364 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1737119969370 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 17 16:19:29 2025 " "Processing started: Fri Jan 17 16:19:29 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1737119969370 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119969370 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_module -c top_module" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119969370 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1737119969785 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1737119969785 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/m_twidle_11_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/m_twidle_11_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_11_bit " "Found entity 1: M_TWIDLE_11_bit" {  } { { "../M_TWIDLE_11_bit.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/M_TWIDLE_11_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/m_twidle_9_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/m_twidle_9_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_9_bit " "Found entity 1: M_TWIDLE_9_bit" {  } { { "../M_TWIDLE_9_bit.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/M_TWIDLE_9_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/m_twidle_7_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/m_twidle_7_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_7_bit " "Found entity 1: M_TWIDLE_7_bit" {  } { { "../M_TWIDLE_7_bit.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/M_TWIDLE_7_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/m_twidle_6_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/m_twidle_6_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_6_bit " "Found entity 1: M_TWIDLE_6_bit" {  } { { "../M_TWIDLE_6_bit.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/M_TWIDLE_6_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/m_twidle_0_25_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/m_twidle_0_25_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_0_25_v " "Found entity 1: M_TWIDLE_0_25_v" {  } { { "../M_TWIDLE_0_25_v.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/M_TWIDLE_0_25_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/m_twidle_0_15_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/m_twidle_0_15_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_0_15_v " "Found entity 1: M_TWIDLE_0_15_v" {  } { { "../M_TWIDLE_0_15_v.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/M_TWIDLE_0_15_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/m_twidle_0_10_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/m_twidle_0_10_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_0_10_v " "Found entity 1: M_TWIDLE_0_10_v" {  } { { "../M_TWIDLE_0_10_v.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/M_TWIDLE_0_10_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/m_twidle_0_05_v.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/m_twidle_0_05_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_0_05_v " "Found entity 1: M_TWIDLE_0_05_v" {  } { { "../M_TWIDLE_0_05_v.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/M_TWIDLE_0_05_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/twidle_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/twidle_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_16_bit " "Found entity 1: TWIDLE_16_bit" {  } { { "../TWIDLE_16_bit.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/TWIDLE_16_bit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976937 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976937 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/twidle_14_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/twidle_14_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_14_bit " "Found entity 1: TWIDLE_14_bit" {  } { { "../TWIDLE_14_bit.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/TWIDLE_14_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976939 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976939 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/twidle_12_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/twidle_12_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_12_bit " "Found entity 1: TWIDLE_12_bit" {  } { { "../TWIDLE_12_bit.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/TWIDLE_12_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/twidle_10_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/twidle_10_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_10_bit " "Found entity 1: TWIDLE_10_bit" {  } { { "../TWIDLE_10_bit.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/TWIDLE_10_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/twidle_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/twidle_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 TWIDLE_8_bit " "Found entity 1: TWIDLE_8_bit" {  } { { "../TWIDLE_8_bit.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/TWIDLE_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976952 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/m_twidle_16_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/m_twidle_16_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_16_bit " "Found entity 1: M_TWIDLE_16_bit" {  } { { "../M_TWIDLE_16_bit.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/M_TWIDLE_16_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/m_twidle_14_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/m_twidle_14_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_14_bit " "Found entity 1: M_TWIDLE_14_bit" {  } { { "../M_TWIDLE_14_bit.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/M_TWIDLE_14_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/m_twidle_12_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/m_twidle_12_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_12_bit " "Found entity 1: M_TWIDLE_12_bit" {  } { { "../M_TWIDLE_12_bit.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/M_TWIDLE_12_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976970 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/m_twidle_10_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/m_twidle_10_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_10_bit " "Found entity 1: M_TWIDLE_10_bit" {  } { { "../M_TWIDLE_10_bit.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/M_TWIDLE_10_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/m_twidle_8_bit.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/m_twidle_8_bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 M_TWIDLE_8_bit " "Found entity 1: M_TWIDLE_8_bit" {  } { { "../M_TWIDLE_8_bit.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/M_TWIDLE_8_bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/modify_radix2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/modify_radix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_RADIX2 " "Found entity 1: MODIFY_RADIX2" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/radix.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/radix.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX " "Found entity 1: RADIX" {  } { { "../RADIX.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RADIX.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "../uart_rx.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/uart_rx.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/modify_fft.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/modify_fft.v" { { "Info" "ISGN_ENTITY_NAME" "1 MODIFY_FFT " "Found entity 1: MODIFY_FFT" {  } { { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_FFT.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "../uart_tx.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/process_o_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/process_o_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 PROCESS_O_DATA " "Found entity 1: PROCESS_O_DATA" {  } { { "../PROCESS_O_DATA.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/PROCESS_O_DATA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/modifying_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/modifying_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 modifying_adder " "Found entity 1: modifying_adder" {  } { { "../modifying_adder.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/modifying_adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CLK clk top_module.v(24) " "Verilog HDL Declaration information at top_module.v(24): object \"CLK\" differs only in case from object \"clk\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/top_module.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737119976981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "RST_N rst_n top_module.v(25) " "Verilog HDL Declaration information at top_module.v(25): object \"RST_N\" differs only in case from object \"rst_n\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/top_module.v" 25 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737119976981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "invert_addr INVERT_ADDR top_module.v(48) " "Verilog HDL Declaration information at top_module.v(48): object \"invert_addr\" differs only in case from object \"INVERT_ADDR\" in the same scope" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/top_module.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737119976981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/top_module.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/top_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 top_module " "Found entity 1: top_module" {  } { { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/top_module.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "max_chanel MAX_CHANEL seg7_data2.v(51) " "Verilog HDL Declaration information at seg7_data2.v(51): object \"max_chanel\" differs only in case from object \"MAX_CHANEL\" in the same scope" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/seg7_data2.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737119976981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/seg7_data2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/seg7_data2.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data2 " "Found entity 1: seg7_data2" {  } { { "../seg7_data2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/seg7_data2.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976981 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "seg7_data.v(70) " "Verilog HDL information at seg7_data.v(70): always construct contains both blocking and non-blocking assignments" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/seg7_data.v" 70 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1737119976981 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "display DISPLAY seg7_data.v(38) " "Verilog HDL Declaration information at seg7_data.v(38): object \"display\" differs only in case from object \"DISPLAY\" in the same scope" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/seg7_data.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1737119976981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/seg7_data.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/seg7_data.v" { { "Info" "ISGN_ENTITY_NAME" "1 seg7_data " "Found entity 1: seg7_data" {  } { { "../seg7_data.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/seg7_data.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/radix2.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/radix2.v" { { "Info" "ISGN_ENTITY_NAME" "1 RADIX2 " "Found entity 1: RADIX2" {  } { { "../RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RADIX2.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/multiply.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/multiply.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiply " "Found entity 1: multiply" {  } { { "../multiply.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/multiply.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119976999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119976999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/invert_addr.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/invert_addr.v" { { "Info" "ISGN_ENTITY_NAME" "1 INVERT_ADDR " "Found entity 1: INVERT_ADDR" {  } { { "../INVERT_ADDR.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/INVERT_ADDR.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119977001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONTROL " "Found entity 1: CONTROL" {  } { { "../CONTROL.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/CONTROL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119977003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/digital chipset design/fft_sequence_dspa _test/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /digital chipset design/fft_sequence_dspa _test/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "../adder.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119977003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977003 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_module " "Elaborating entity \"top_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1737119977656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INVERT_ADDR INVERT_ADDR:INVERT_ADDR " "Elaborating entity \"INVERT_ADDR\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\"" {  } { { "../top_module.v" "INVERT_ADDR" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/top_module.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737119977656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx INVERT_ADDR:INVERT_ADDR\|uart_rx:UART_RX " "Elaborating entity \"uart_rx\" for hierarchy \"INVERT_ADDR:INVERT_ADDR\|uart_rx:UART_RX\"" {  } { { "../INVERT_ADDR.v" "UART_RX" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/INVERT_ADDR.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_FFT MODIFY_FFT:MODIFY_FFT " "Elaborating entity \"MODIFY_FFT\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\"" {  } { { "../top_module.v" "MODIFY_FFT" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/top_module.v" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONTROL MODIFY_FFT:MODIFY_FFT\|CONTROL:CONTROL " "Elaborating entity \"CONTROL\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|CONTROL:CONTROL\"" {  } { { "../MODIFY_FFT.v" "CONTROL" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_FFT.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 CONTROL.v(176) " "Verilog HDL assignment warning at CONTROL.v(176): truncated value with size 32 to match size of target (11)" {  } { { "../CONTROL.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/CONTROL.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL:CONTROL"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 CONTROL.v(189) " "Verilog HDL assignment warning at CONTROL.v(189): truncated value with size 32 to match size of target (9)" {  } { { "../CONTROL.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/CONTROL.v" 189 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|CONTROL:CONTROL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM MODIFY_FFT:MODIFY_FFT\|RAM:RAM " "Elaborating entity \"RAM\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM\"" {  } { { "../MODIFY_FFT.v" "RAM" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_FFT.v" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 RAM.v(100) " "Verilog HDL Always Construct warning at RAM.v(100): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 RAM.v(100) " "Verilog HDL Always Construct warning at RAM.v(100): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 RAM.v(100) " "Verilog HDL Always Construct warning at RAM.v(100): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 RAM.v(100) " "Verilog HDL Always Construct warning at RAM.v(100): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.data_a 0 RAM.v(58) " "Net \"cos.data_a\" at RAM.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.waddr_a 0 RAM.v(58) " "Net \"cos.waddr_a\" at RAM.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.data_a 0 RAM.v(59) " "Net \"sin.data_a\" at RAM.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.waddr_a 0 RAM.v(59) " "Net \"sin.waddr_a\" at RAM.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "cos.we_a 0 RAM.v(58) " "Net \"cos.we_a\" at RAM.v(58) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 58 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sin.we_a 0 RAM.v(59) " "Net \"sin.we_a\" at RAM.v(59) has no driver or initial value, using a default initial value '0'" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] RAM.v(100) " "Inferred latch for \"Im_o1\[0\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] RAM.v(100) " "Inferred latch for \"Im_o1\[1\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] RAM.v(100) " "Inferred latch for \"Im_o1\[2\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] RAM.v(100) " "Inferred latch for \"Im_o1\[3\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] RAM.v(100) " "Inferred latch for \"Im_o1\[4\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] RAM.v(100) " "Inferred latch for \"Im_o1\[5\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] RAM.v(100) " "Inferred latch for \"Im_o1\[6\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] RAM.v(100) " "Inferred latch for \"Im_o1\[7\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] RAM.v(100) " "Inferred latch for \"Im_o1\[8\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] RAM.v(100) " "Inferred latch for \"Im_o1\[9\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] RAM.v(100) " "Inferred latch for \"Im_o1\[10\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] RAM.v(100) " "Inferred latch for \"Im_o1\[11\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] RAM.v(100) " "Inferred latch for \"Im_o1\[12\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] RAM.v(100) " "Inferred latch for \"Im_o1\[13\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] RAM.v(100) " "Inferred latch for \"Im_o1\[14\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] RAM.v(100) " "Inferred latch for \"Im_o1\[15\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] RAM.v(100) " "Inferred latch for \"Im_o1\[16\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] RAM.v(100) " "Inferred latch for \"Im_o1\[17\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] RAM.v(100) " "Inferred latch for \"Im_o1\[18\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] RAM.v(100) " "Inferred latch for \"Im_o1\[19\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] RAM.v(100) " "Inferred latch for \"Im_o1\[20\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] RAM.v(100) " "Inferred latch for \"Im_o1\[21\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] RAM.v(100) " "Inferred latch for \"Im_o1\[22\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] RAM.v(100) " "Inferred latch for \"Im_o1\[23\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977673 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] RAM.v(100) " "Inferred latch for \"Re_o1\[0\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] RAM.v(100) " "Inferred latch for \"Re_o1\[1\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] RAM.v(100) " "Inferred latch for \"Re_o1\[2\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] RAM.v(100) " "Inferred latch for \"Re_o1\[3\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] RAM.v(100) " "Inferred latch for \"Re_o1\[4\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] RAM.v(100) " "Inferred latch for \"Re_o1\[5\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] RAM.v(100) " "Inferred latch for \"Re_o1\[6\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] RAM.v(100) " "Inferred latch for \"Re_o1\[7\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] RAM.v(100) " "Inferred latch for \"Re_o1\[8\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] RAM.v(100) " "Inferred latch for \"Re_o1\[9\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] RAM.v(100) " "Inferred latch for \"Re_o1\[10\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] RAM.v(100) " "Inferred latch for \"Re_o1\[11\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] RAM.v(100) " "Inferred latch for \"Re_o1\[12\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] RAM.v(100) " "Inferred latch for \"Re_o1\[13\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] RAM.v(100) " "Inferred latch for \"Re_o1\[14\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] RAM.v(100) " "Inferred latch for \"Re_o1\[15\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] RAM.v(100) " "Inferred latch for \"Re_o1\[16\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] RAM.v(100) " "Inferred latch for \"Re_o1\[17\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] RAM.v(100) " "Inferred latch for \"Re_o1\[18\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] RAM.v(100) " "Inferred latch for \"Re_o1\[19\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] RAM.v(100) " "Inferred latch for \"Re_o1\[20\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] RAM.v(100) " "Inferred latch for \"Re_o1\[21\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] RAM.v(100) " "Inferred latch for \"Re_o1\[22\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] RAM.v(100) " "Inferred latch for \"Re_o1\[23\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] RAM.v(100) " "Inferred latch for \"Im_o2\[0\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] RAM.v(100) " "Inferred latch for \"Im_o2\[1\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] RAM.v(100) " "Inferred latch for \"Im_o2\[2\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] RAM.v(100) " "Inferred latch for \"Im_o2\[3\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] RAM.v(100) " "Inferred latch for \"Im_o2\[4\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] RAM.v(100) " "Inferred latch for \"Im_o2\[5\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] RAM.v(100) " "Inferred latch for \"Im_o2\[6\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] RAM.v(100) " "Inferred latch for \"Im_o2\[7\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] RAM.v(100) " "Inferred latch for \"Im_o2\[8\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] RAM.v(100) " "Inferred latch for \"Im_o2\[9\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] RAM.v(100) " "Inferred latch for \"Im_o2\[10\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] RAM.v(100) " "Inferred latch for \"Im_o2\[11\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] RAM.v(100) " "Inferred latch for \"Im_o2\[12\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] RAM.v(100) " "Inferred latch for \"Im_o2\[13\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] RAM.v(100) " "Inferred latch for \"Im_o2\[14\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] RAM.v(100) " "Inferred latch for \"Im_o2\[15\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] RAM.v(100) " "Inferred latch for \"Im_o2\[16\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] RAM.v(100) " "Inferred latch for \"Im_o2\[17\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] RAM.v(100) " "Inferred latch for \"Im_o2\[18\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] RAM.v(100) " "Inferred latch for \"Im_o2\[19\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] RAM.v(100) " "Inferred latch for \"Im_o2\[20\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] RAM.v(100) " "Inferred latch for \"Im_o2\[21\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] RAM.v(100) " "Inferred latch for \"Im_o2\[22\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] RAM.v(100) " "Inferred latch for \"Im_o2\[23\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] RAM.v(100) " "Inferred latch for \"Re_o2\[0\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] RAM.v(100) " "Inferred latch for \"Re_o2\[1\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] RAM.v(100) " "Inferred latch for \"Re_o2\[2\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] RAM.v(100) " "Inferred latch for \"Re_o2\[3\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] RAM.v(100) " "Inferred latch for \"Re_o2\[4\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] RAM.v(100) " "Inferred latch for \"Re_o2\[5\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] RAM.v(100) " "Inferred latch for \"Re_o2\[6\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] RAM.v(100) " "Inferred latch for \"Re_o2\[7\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] RAM.v(100) " "Inferred latch for \"Re_o2\[8\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] RAM.v(100) " "Inferred latch for \"Re_o2\[9\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] RAM.v(100) " "Inferred latch for \"Re_o2\[10\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] RAM.v(100) " "Inferred latch for \"Re_o2\[11\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] RAM.v(100) " "Inferred latch for \"Re_o2\[12\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] RAM.v(100) " "Inferred latch for \"Re_o2\[13\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] RAM.v(100) " "Inferred latch for \"Re_o2\[14\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] RAM.v(100) " "Inferred latch for \"Re_o2\[15\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] RAM.v(100) " "Inferred latch for \"Re_o2\[16\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] RAM.v(100) " "Inferred latch for \"Re_o2\[17\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] RAM.v(100) " "Inferred latch for \"Re_o2\[18\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] RAM.v(100) " "Inferred latch for \"Re_o2\[19\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] RAM.v(100) " "Inferred latch for \"Re_o2\[20\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] RAM.v(100) " "Inferred latch for \"Re_o2\[21\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] RAM.v(100) " "Inferred latch for \"Re_o2\[22\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] RAM.v(100) " "Inferred latch for \"Re_o2\[23\]\" at RAM.v(100)" {  } { { "../RAM.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/RAM.v" 100 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|RAM:RAM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MODIFY_RADIX2 MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2 " "Elaborating entity \"MODIFY_RADIX2\" for hierarchy \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\"" {  } { { "../MODIFY_FFT.v" "MODIFY_RADIX2" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_FFT.v" 154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_temp1 MODIFY_RADIX2.v(32) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(32): inferring latch(es) for variable \"Re_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_temp1 MODIFY_RADIX2.v(32) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(32): inferring latch(es) for variable \"Im_temp1\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_temp3 MODIFY_RADIX2.v(32) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(32): inferring latch(es) for variable \"Re_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_temp3 MODIFY_RADIX2.v(32) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(32): inferring latch(es) for variable \"Im_temp3\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_temp2 MODIFY_RADIX2.v(32) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(32): inferring latch(es) for variable \"Re_temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_temp2 MODIFY_RADIX2.v(32) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(32): inferring latch(es) for variable \"Im_temp2\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o1 MODIFY_RADIX2.v(32) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(32): inferring latch(es) for variable \"Re_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o1 MODIFY_RADIX2.v(32) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(32): inferring latch(es) for variable \"Im_o1\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Re_o2 MODIFY_RADIX2.v(32) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(32): inferring latch(es) for variable \"Re_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Im_o2 MODIFY_RADIX2.v(32) " "Verilog HDL Always Construct warning at MODIFY_RADIX2.v(32): inferring latch(es) for variable \"Im_o2\", which holds its previous value in one or more paths through the always construct" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 32 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[0\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[0\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[1\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[1\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[2\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[2\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[3\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[3\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[4\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[4\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[5\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[5\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[6\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[6\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[7\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[7\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[8\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[8\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[9\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[9\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[10\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[10\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[11\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[11\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[12\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[12\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[13\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[13\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[14\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[14\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[15\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[15\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[16\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[16\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[17\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[17\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[18\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[18\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[19\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[19\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[20\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[20\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[21\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[21\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[22\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[22\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o2\[23\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o2\[23\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[0\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[0\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[1\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[1\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[2\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[2\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[3\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[3\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[4\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[4\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[5\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[5\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[6\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[6\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[7\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[7\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[8\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[8\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[9\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[9\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[10\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[10\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[11\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[11\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[12\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[12\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[13\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[13\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[14\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[14\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[15\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[15\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[16\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[16\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[17\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[17\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[18\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[18\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[19\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[19\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[20\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[20\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[21\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[21\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[22\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[22\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o2\[23\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o2\[23\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[0\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[0\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[1\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[1\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[2\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[2\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[3\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[3\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[4\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[4\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[5\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[5\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[6\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[6\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[7\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[7\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[8\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[8\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[9\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[9\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[10\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[10\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[11\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[11\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[12\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[12\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[13\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[13\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[14\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[14\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[15\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[15\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[16\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[16\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[17\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[17\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[18\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[18\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[19\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[19\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[20\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[20\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[21\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[21\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[22\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[22\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Im_o1\[23\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Im_o1\[23\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[0\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[0\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[1\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[1\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[2\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[2\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[3\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[3\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[4\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[4\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[5\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[5\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[6\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[6\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[7\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[7\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[8\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[8\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[9\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[9\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[10\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[10\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[11\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[11\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[12\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[12\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[13\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[13\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[14\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[14\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[15\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[15\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[16\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[16\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[17\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[17\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[18\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[18\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[19\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[19\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[20\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[20\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[21\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[21\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[22\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[22\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Re_o1\[23\] MODIFY_RADIX2.v(33) " "Inferred latch for \"Re_o1\[23\]\" at MODIFY_RADIX2.v(33)" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 "|top_module|MODIFY_FFT:MODIFY_FFT|MODIFY_RADIX2:MODIFY_RADIX2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PROCESS_O_DATA PROCESS_O_DATA:PROCESS_O_DATA " "Elaborating entity \"PROCESS_O_DATA\" for hierarchy \"PROCESS_O_DATA:PROCESS_O_DATA\"" {  } { { "../top_module.v" "PROCESS_O_DATA" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/top_module.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx uart_tx:UART_TX " "Elaborating entity \"uart_tx\" for hierarchy \"uart_tx:UART_TX\"" {  } { { "../top_module.v" "UART_TX" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/top_module.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737119977689 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|mem_Im_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|mem_Im_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1737119978171 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|mem_Re_rtl_0 " "Inferred RAM node \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|mem_Re_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1737119978171 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|mem_Im_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|mem_Im_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|mem_Re_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|mem_Re_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 24 " "Parameter WIDTH_A set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 24 " "Parameter WIDTH_B set to 24" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 8 " "Parameter WIDTHAD_B set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 256 " "Parameter NUMWORDS_B set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|sin_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|sin_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram0_RAM_57986bca.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram0_RAM_57986bca.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|cos_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|cos_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 14 " "Parameter WIDTH_A set to 14" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 8 " "Parameter WIDTHAD_A set to 8" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 256 " "Parameter NUMWORDS_A set to 256" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/top_module.ram1_RAM_57986bca.hdl.mif " "Parameter INIT_FILE set to db/top_module.ram1_RAM_57986bca.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1737119978550 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1737119978550 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1737119978550 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult2\"" {  } { { "../MODIFY_RADIX2.v" "Mult2" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult3 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult3\"" {  } { { "../MODIFY_RADIX2.v" "Mult3" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 35 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult6 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult6\"" {  } { { "../MODIFY_RADIX2.v" "Mult6" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult7 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult7\"" {  } { { "../MODIFY_RADIX2.v" "Mult7" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 41 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult0\"" {  } { { "../MODIFY_RADIX2.v" "Mult0" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult1\"" {  } { { "../MODIFY_RADIX2.v" "Mult1" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 34 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult4 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult4\"" {  } { { "../MODIFY_RADIX2.v" "Mult4" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737119978550 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult5 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|Mult5\"" {  } { { "../MODIFY_RADIX2.v" "Mult5" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 40 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1737119978550 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1737119978550 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|altsyncram:mem_Im_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|altsyncram:mem_Im_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737119978598 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|altsyncram:mem_Im_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|altsyncram:mem_Im_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 24 " "Parameter \"WIDTH_A\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 24 " "Parameter \"WIDTH_B\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 8 " "Parameter \"WIDTHAD_B\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 256 " "Parameter \"NUMWORDS_B\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978598 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978598 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737119978598 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_60h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_60h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_60h1 " "Found entity 1: altsyncram_60h1" {  } { { "db/altsyncram_60h1.tdf" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/Quartus/db/altsyncram_60h1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119978635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119978635 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|altsyncram:sin_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|altsyncram:sin_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737119978651 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|altsyncram:sin_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|altsyncram:sin_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978651 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram0_RAM_57986bca.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram0_RAM_57986bca.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978651 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737119978651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jm71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jm71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jm71 " "Found entity 1: altsyncram_jm71" {  } { { "db/altsyncram_jm71.tdf" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/Quartus/db/altsyncram_jm71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119978683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119978683 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|altsyncram:cos_rtl_0 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|altsyncram:cos_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737119978694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|altsyncram:cos_rtl_0 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|RAM:RAM\|altsyncram:cos_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 14 " "Parameter \"WIDTH_A\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 8 " "Parameter \"WIDTHAD_A\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 256 " "Parameter \"NUMWORDS_A\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/top_module.ram1_RAM_57986bca.hdl.mif " "Parameter \"INIT_FILE\" = \"db/top_module.ram1_RAM_57986bca.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978694 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737119978694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_km71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_km71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_km71 " "Found entity 1: altsyncram_km71" {  } { { "db/altsyncram_km71.tdf" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/Quartus/db/altsyncram_km71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119978729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119978729 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult2\"" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737119978756 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult2 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 14 " "Parameter \"LPM_WIDTHB\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 38 " "Parameter \"LPM_WIDTHP\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 38 " "Parameter \"LPM_WIDTHR\" = \"38\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978772 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978772 ""}  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737119978772 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_q6t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_q6t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_q6t " "Found entity 1: mult_q6t" {  } { { "db/mult_q6t.tdf" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/Quartus/db/mult_q6t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119978787 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119978787 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\"" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737119978835 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978835 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978835 ""}  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737119978835 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_v9t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_v9t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_v9t " "Found entity 1: mult_v9t" {  } { { "db/mult_v9t.tdf" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/Quartus/db/mult_v9t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119978851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119978851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult7 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult7\"" {  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 41 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737119978882 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult7 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult7\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 13 " "Parameter \"LPM_WIDTHB\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 37 " "Parameter \"LPM_WIDTHP\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 37 " "Parameter \"LPM_WIDTHR\" = \"37\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT YES " "Parameter \"INPUT_B_IS_CONSTANT\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978882 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119978882 ""}  } { { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 41 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737119978882 ""}
{ "Info" "IBAL_BAL_CONVERTED_DSP_SLICES" "1 " "Converted 1 DSP block slices" { { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "before 16 " "Used 16 DSP blocks before DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 16 16 " "Used 16 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 16 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1737119979065 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1737119979065 ""} { "Info" "IBAL_BAL_CONVERTED_DSP_SLICES_TO_LE" "1 " "Converted the following 1 DSP block slices to logic elements" { { "Info" "IBAL_BAL_DSP_SLICE" "Simple Multiplier (18-bit) MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\|mult_v9t:auto_generated\|mac_out4 " "DSP block slice in \"Simple Multiplier (18-bit)\" mode with output node \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\|mult_v9t:auto_generated\|mac_out4\"" { { "Info" "IBAL_BAL_MAC_OUT_NODE" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\|mult_v9t:auto_generated\|mac_out4 " "DSP block output node \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\|mult_v9t:auto_generated\|mac_out4\"" {  } { { "db/mult_v9t.tdf" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/Quartus/db/mult_v9t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 41 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_FFT.v" 154 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/top_module.v" 93 0 0 } }  } 0 270004 "DSP block output node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737119979065 ""} { "Info" "IBAL_BAL_MAC_MULT_NODE" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\|mult_v9t:auto_generated\|mac_mult3 " "DSP block multiplier node \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\|mult_v9t:auto_generated\|mac_mult3\"" {  } { { "db/mult_v9t.tdf" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/Quartus/db/mult_v9t.tdf" 49 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 41 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_FFT.v" 154 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/top_module.v" 93 0 0 } }  } 0 270005 "DSP block multiplier node \"%1!s!\"" 0 0 "Design Software" 0 -1 1737119979065 ""}  } { { "db/mult_v9t.tdf" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/Quartus/db/mult_v9t.tdf" 63 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "../MODIFY_RADIX2.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_RADIX2.v" 41 -1 0 } } { "../MODIFY_FFT.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/MODIFY_FFT.v" 154 0 0 } } { "../top_module.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/top_module.v" 93 0 0 } }  } 0 270006 "DSP block slice in \"%1!s!\" mode with output node \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979065 ""}  } {  } 0 270013 "Converted the following %1!d! DSP block slices to logic elements" 0 0 "Design Software" 0 -1 1737119979065 ""} { "Info" "IBAL_BAL_OVERALL_DSP_USAGE" "after 15 " "Used 15 DSP blocks after DSP block balancing" { { "Info" "IBAL_BAL_DSP_MODE_USAGE" "Simple Multiplier (18-bit) 15 15 " "Used 15 DSP block slices in \"Simple Multiplier (18-bit)\" mode implemented in approximately 15 DSP blocks" {  } {  } 0 270003 "Used %2!d! DSP block slices in \"%1!s!\" mode implemented in approximately %3!d! DSP blocks" 0 0 "Design Software" 0 -1 1737119979065 ""}  } {  } 0 270002 "Used %2!d! DSP blocks %1!s! DSP block balancing" 0 0 "Design Software" 0 -1 1737119979065 ""}  } {  } 0 270001 "Converted %1!d! DSP block slices" 0 0 "Analysis & Synthesis" 0 -1 1737119979065 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\|mult_v9t:auto_generated\|alt_mac_mult:mac_mult3 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\|mult_v9t:auto_generated\|alt_mac_mult:mac_mult3\"" {  } { { "db/mult_v9t.tdf" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/Quartus/db/mult_v9t.tdf" 49 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737119979106 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\|mult_v9t:auto_generated\|alt_mac_mult:mac_mult3 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\|mult_v9t:auto_generated\|alt_mac_mult:mac_mult3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_A SIGNED " "Parameter \"MULT_REPRESENTATION_A\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_REPRESENTATION_B SIGNED " "Parameter \"MULT_REPRESENTATION_B\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_PIPELINE 0 " "Parameter \"MULT_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLOCK NONE " "Parameter \"MULT_CLOCK\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_CLEAR NONE " "Parameter \"MULT_CLEAR\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_A_IS_CONSTANT NO " "Parameter \"MULT_INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MULT_INPUT_B_IS_CONSTANT NO " "Parameter \"MULT_INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 6 " "Parameter \"dataa_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 13 " "Parameter \"datab_width\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clock NONE " "Parameter \"dataa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clock NONE " "Parameter \"datab_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_clear NONE " "Parameter \"dataa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_clear NONE " "Parameter \"datab_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979106 ""}  } { { "db/mult_v9t.tdf" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/Quartus/db/mult_v9t.tdf" 49 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737119979106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_mult_68h1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_mult_68h1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_mult_68h1 " "Found entity 1: mac_mult_68h1" {  } { { "db/mac_mult_68h1.tdf" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/Quartus/db/mac_mult_68h1.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119979152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119979152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_0fo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_0fo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_0fo " "Found entity 1: mult_0fo" {  } { { "db/mult_0fo.tdf" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/Quartus/db/mult_0fo.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119979184 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119979184 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\|mult_v9t:auto_generated\|alt_mac_out:mac_out4 " "Elaborated megafunction instantiation \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\|mult_v9t:auto_generated\|alt_mac_out:mac_out4\"" {  } { { "db/mult_v9t.tdf" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/Quartus/db/mult_v9t.tdf" 63 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737119979200 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\|mult_v9t:auto_generated\|alt_mac_out:mac_out4 " "Instantiated megafunction \"MODIFY_FFT:MODIFY_FFT\|MODIFY_RADIX2:MODIFY_RADIX2\|lpm_mult:Mult6\|mult_v9t:auto_generated\|alt_mac_out:mac_out4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE OUTPUT_ONLY " "Parameter \"OPERATION_MODE\" = \"OUTPUT_ONLY\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "dataa_width 19 " "Parameter \"dataa_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datab_width 0 " "Parameter \"datab_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datac_width 0 " "Parameter \"datac_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "datad_width 0 " "Parameter \"datad_width\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_width 19 " "Parameter \"output_width\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clock NONE " "Parameter \"signa_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clock NONE " "Parameter \"signb_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clock NONE " "Parameter \"addnsub0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clock NONE " "Parameter \"addnsub1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clock NONE " "Parameter \"zeroacc_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clock NONE " "Parameter \"first_adder0_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clock NONE " "Parameter \"first_adder1_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock NONE " "Parameter \"output_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_clear NONE " "Parameter \"signa_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_clear NONE " "Parameter \"signb_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_clear NONE " "Parameter \"addnsub0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_clear NONE " "Parameter \"addnsub1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_clear NONE " "Parameter \"zeroacc_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder0_clear NONE " "Parameter \"first_adder0_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "first_adder1_clear NONE " "Parameter \"first_adder1_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clear NONE " "Parameter \"output_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clock NONE " "Parameter \"signa_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clock NONE " "Parameter \"signb_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clock NONE " "Parameter \"addnsub0_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clock NONE " "Parameter \"addnsub1_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clock NONE " "Parameter \"zeroacc_pipeline_clock\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signa_pipeline_clear NONE " "Parameter \"signa_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "signb_pipeline_clear NONE " "Parameter \"signb_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub0_pipeline_clear NONE " "Parameter \"addnsub0_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "addnsub1_pipeline_clear NONE " "Parameter \"addnsub1_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "zeroacc_pipeline_clear NONE " "Parameter \"zeroacc_pipeline_clear\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1737119979200 ""}  } { { "db/mult_v9t.tdf" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/Quartus/db/mult_v9t.tdf" 63 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1737119979200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mac_out_4s82.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mac_out_4s82.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mac_out_4s82 " "Found entity 1: mac_out_4s82" {  } { { "db/mac_out_4s82.tdf" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/Quartus/db/mac_out_4s82.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1737119979231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119979231 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "607 " "Ignored 607 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY_SUM" "4 " "Ignored 4 CARRY_SUM buffer(s)" {  } {  } 0 13016 "Ignored %1!d! CARRY_SUM buffer(s)" 0 0 "Design Software" 0 -1 1737119979391 ""} { "Info" "IMLS_MLS_IGNORED_SOFT" "603 " "Ignored 603 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1737119979391 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1737119979391 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../CONTROL.v" "" { Text "D:/Digital chipset design/FFT_sequence_DSPA _test/CONTROL.v" 114 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1737119979407 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1737119979407 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1737119979776 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "17 " "17 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1737119980288 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Digital chipset design/FFT_sequence_DSPA _test/Quartus/output_files/top_module.map.smsg " "Generated suppressed messages file D:/Digital chipset design/FFT_sequence_DSPA _test/Quartus/output_files/top_module.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119980365 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1737119980506 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1737119980506 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1844 " "Implemented 1844 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1737119980618 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1737119980618 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1734 " "Implemented 1734 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1737119980618 ""} { "Info" "ICUT_CUT_TM_RAMS" "76 " "Implemented 76 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1737119980618 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "30 " "Implemented 30 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1737119980618 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1737119980618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4840 " "Peak virtual memory: 4840 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1737119980653 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 17 16:19:40 2025 " "Processing ended: Fri Jan 17 16:19:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1737119980653 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1737119980653 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1737119980653 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1737119980653 ""}
