-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1.2 (64-bit)
-- Version: 2022.1.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity Bert_layer_Self_attention is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    v82_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v82_ce0 : OUT STD_LOGIC;
    v82_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v83_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v83_ce0 : OUT STD_LOGIC;
    v83_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v84_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v84_ce0 : OUT STD_LOGIC;
    v84_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
    v85_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
    v85_ce0 : OUT STD_LOGIC;
    v85_we0 : OUT STD_LOGIC;
    v85_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
    grp_fu_845_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_845_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
    grp_fu_845_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
    grp_fu_845_p_ce : OUT STD_LOGIC;
    grp_fu_849_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_849_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_849_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_849_p_ce : OUT STD_LOGIC;
    grp_fu_853_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_853_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_853_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_853_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_853_p_ce : OUT STD_LOGIC;
    grp_fu_857_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_857_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_857_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_857_p_ce : OUT STD_LOGIC;
    grp_fu_861_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_861_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_861_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_861_p_ce : OUT STD_LOGIC;
    grp_fu_865_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_865_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_865_p_ce : OUT STD_LOGIC;
    grp_fu_868_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_868_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
    grp_fu_868_p_ce : OUT STD_LOGIC );
end;


architecture behav of Bert_layer_Self_attention is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (12 downto 0) := "0000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (12 downto 0) := "0000000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (12 downto 0) := "0000000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (12 downto 0) := "0000001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (12 downto 0) := "0000010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (12 downto 0) := "0000100000000";
    constant ap_ST_fsm_state10 : STD_LOGIC_VECTOR (12 downto 0) := "0001000000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (12 downto 0) := "0010000000000";
    constant ap_ST_fsm_state12 : STD_LOGIC_VECTOR (12 downto 0) := "0100000000000";
    constant ap_ST_fsm_state13 : STD_LOGIC_VECTOR (12 downto 0) := "1000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv6_0 : STD_LOGIC_VECTOR (5 downto 0) := "000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_s_fu_223_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal tmp_s_reg_247 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal icmp_ln159_fu_211_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal inp_sumRow_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal inp_sumRow_ce0 : STD_LOGIC;
    signal inp_sumRow_we0 : STD_LOGIC;
    signal inp_sumRow_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_sumRow_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal inp_sumRow_ce1 : STD_LOGIC;
    signal inp_sumRow_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal Q_h_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal Q_h_V_ce0 : STD_LOGIC;
    signal Q_h_V_we0 : STD_LOGIC;
    signal Q_h_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal Q_h_V_ce1 : STD_LOGIC;
    signal Q_h_V_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal Q_h_V_ce2 : STD_LOGIC;
    signal Q_h_V_q2 : STD_LOGIC_VECTOR (23 downto 0);
    signal Q_h_V_ce3 : STD_LOGIC;
    signal Q_h_V_q3 : STD_LOGIC_VECTOR (23 downto 0);
    signal Q_h_V_ce4 : STD_LOGIC;
    signal Q_h_V_q4 : STD_LOGIC_VECTOR (23 downto 0);
    signal Q_h_V_ce5 : STD_LOGIC;
    signal Q_h_V_q5 : STD_LOGIC_VECTOR (23 downto 0);
    signal Q_h_V_ce6 : STD_LOGIC;
    signal Q_h_V_q6 : STD_LOGIC_VECTOR (23 downto 0);
    signal Q_h_V_ce7 : STD_LOGIC;
    signal Q_h_V_q7 : STD_LOGIC_VECTOR (23 downto 0);
    signal Q_h_V_ce8 : STD_LOGIC;
    signal Q_h_V_q8 : STD_LOGIC_VECTOR (23 downto 0);
    signal Q_h_V_ce9 : STD_LOGIC;
    signal Q_h_V_q9 : STD_LOGIC_VECTOR (23 downto 0);
    signal Q_h_V_ce10 : STD_LOGIC;
    signal Q_h_V_q10 : STD_LOGIC_VECTOR (23 downto 0);
    signal Q_h_V_ce11 : STD_LOGIC;
    signal Q_h_V_q11 : STD_LOGIC_VECTOR (23 downto 0);
    signal Q_h_V_ce12 : STD_LOGIC;
    signal Q_h_V_q12 : STD_LOGIC_VECTOR (23 downto 0);
    signal Q_h_V_ce13 : STD_LOGIC;
    signal Q_h_V_q13 : STD_LOGIC_VECTOR (23 downto 0);
    signal Q_h_V_ce14 : STD_LOGIC;
    signal Q_h_V_q14 : STD_LOGIC_VECTOR (23 downto 0);
    signal Q_h_V_ce15 : STD_LOGIC;
    signal Q_h_V_q15 : STD_LOGIC_VECTOR (23 downto 0);
    signal K_h_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal K_h_V_ce0 : STD_LOGIC;
    signal K_h_V_we0 : STD_LOGIC;
    signal K_h_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal K_h_V_ce1 : STD_LOGIC;
    signal K_h_V_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal K_h_V_ce2 : STD_LOGIC;
    signal K_h_V_q2 : STD_LOGIC_VECTOR (23 downto 0);
    signal K_h_V_ce3 : STD_LOGIC;
    signal K_h_V_q3 : STD_LOGIC_VECTOR (23 downto 0);
    signal K_h_V_ce4 : STD_LOGIC;
    signal K_h_V_q4 : STD_LOGIC_VECTOR (23 downto 0);
    signal K_h_V_ce5 : STD_LOGIC;
    signal K_h_V_q5 : STD_LOGIC_VECTOR (23 downto 0);
    signal K_h_V_ce6 : STD_LOGIC;
    signal K_h_V_q6 : STD_LOGIC_VECTOR (23 downto 0);
    signal K_h_V_ce7 : STD_LOGIC;
    signal K_h_V_q7 : STD_LOGIC_VECTOR (23 downto 0);
    signal K_h_V_ce8 : STD_LOGIC;
    signal K_h_V_q8 : STD_LOGIC_VECTOR (23 downto 0);
    signal K_h_V_ce9 : STD_LOGIC;
    signal K_h_V_q9 : STD_LOGIC_VECTOR (23 downto 0);
    signal K_h_V_ce10 : STD_LOGIC;
    signal K_h_V_q10 : STD_LOGIC_VECTOR (23 downto 0);
    signal K_h_V_ce11 : STD_LOGIC;
    signal K_h_V_q11 : STD_LOGIC_VECTOR (23 downto 0);
    signal K_h_V_ce12 : STD_LOGIC;
    signal K_h_V_q12 : STD_LOGIC_VECTOR (23 downto 0);
    signal K_h_V_ce13 : STD_LOGIC;
    signal K_h_V_q13 : STD_LOGIC_VECTOR (23 downto 0);
    signal K_h_V_ce14 : STD_LOGIC;
    signal K_h_V_q14 : STD_LOGIC_VECTOR (23 downto 0);
    signal K_h_V_ce15 : STD_LOGIC;
    signal K_h_V_q15 : STD_LOGIC_VECTOR (23 downto 0);
    signal V_h_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal V_h_V_ce0 : STD_LOGIC;
    signal V_h_V_we0 : STD_LOGIC;
    signal V_h_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal V_h_V_ce1 : STD_LOGIC;
    signal V_h_V_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal V_h_V_ce2 : STD_LOGIC;
    signal V_h_V_q2 : STD_LOGIC_VECTOR (23 downto 0);
    signal V_h_V_ce3 : STD_LOGIC;
    signal V_h_V_q3 : STD_LOGIC_VECTOR (23 downto 0);
    signal V_h_V_ce4 : STD_LOGIC;
    signal V_h_V_q4 : STD_LOGIC_VECTOR (23 downto 0);
    signal V_h_V_ce5 : STD_LOGIC;
    signal V_h_V_q5 : STD_LOGIC_VECTOR (23 downto 0);
    signal V_h_V_ce6 : STD_LOGIC;
    signal V_h_V_q6 : STD_LOGIC_VECTOR (23 downto 0);
    signal V_h_V_ce7 : STD_LOGIC;
    signal V_h_V_q7 : STD_LOGIC_VECTOR (23 downto 0);
    signal V_h_V_ce8 : STD_LOGIC;
    signal V_h_V_q8 : STD_LOGIC_VECTOR (23 downto 0);
    signal V_h_V_ce9 : STD_LOGIC;
    signal V_h_V_q9 : STD_LOGIC_VECTOR (23 downto 0);
    signal V_h_V_ce10 : STD_LOGIC;
    signal V_h_V_q10 : STD_LOGIC_VECTOR (23 downto 0);
    signal V_h_V_ce11 : STD_LOGIC;
    signal V_h_V_q11 : STD_LOGIC_VECTOR (23 downto 0);
    signal v95_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal v95_ce0 : STD_LOGIC;
    signal v95_we0 : STD_LOGIC;
    signal v95_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v95_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal v95_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal v95_ce1 : STD_LOGIC;
    signal v95_we1 : STD_LOGIC;
    signal v95_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal v96_V_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v96_V_0_ce0 : STD_LOGIC;
    signal v96_V_0_we0 : STD_LOGIC;
    signal v96_V_0_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v96_V_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v96_V_1_ce0 : STD_LOGIC;
    signal v96_V_1_we0 : STD_LOGIC;
    signal v96_V_1_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v96_V_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v96_V_2_ce0 : STD_LOGIC;
    signal v96_V_2_we0 : STD_LOGIC;
    signal v96_V_2_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v96_V_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v96_V_3_ce0 : STD_LOGIC;
    signal v96_V_3_we0 : STD_LOGIC;
    signal v96_V_3_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v96_V_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v96_V_4_ce0 : STD_LOGIC;
    signal v96_V_4_we0 : STD_LOGIC;
    signal v96_V_4_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v96_V_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v96_V_5_ce0 : STD_LOGIC;
    signal v96_V_5_we0 : STD_LOGIC;
    signal v96_V_5_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v96_V_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v96_V_6_ce0 : STD_LOGIC;
    signal v96_V_6_we0 : STD_LOGIC;
    signal v96_V_6_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v96_V_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v96_V_7_ce0 : STD_LOGIC;
    signal v96_V_7_we0 : STD_LOGIC;
    signal v96_V_7_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v96_V_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v96_V_8_ce0 : STD_LOGIC;
    signal v96_V_8_we0 : STD_LOGIC;
    signal v96_V_8_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v96_V_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v96_V_9_ce0 : STD_LOGIC;
    signal v96_V_9_we0 : STD_LOGIC;
    signal v96_V_9_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v96_V_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v96_V_10_ce0 : STD_LOGIC;
    signal v96_V_10_we0 : STD_LOGIC;
    signal v96_V_10_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v96_V_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal v96_V_11_ce0 : STD_LOGIC;
    signal v96_V_11_we0 : STD_LOGIC;
    signal v96_V_11_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v97_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal v97_V_ce0 : STD_LOGIC;
    signal v97_V_we0 : STD_LOGIC;
    signal v97_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v97_V_q0 : STD_LOGIC_VECTOR (23 downto 0);
    signal v97_V_ce1 : STD_LOGIC;
    signal v97_V_q1 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_Q_h_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_Q_h_V_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_Q_h_V_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_Q_h_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_K_h_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_K_h_V_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_K_h_V_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_K_h_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_V_h_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_V_h_V_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_V_h_V_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_V_h_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v82_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v82_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v83_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v83_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v84_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v84_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_inp_sumRow_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_inp_sumRow_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_inp_sumRow_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_inp_sumRow_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_v97_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_v97_V_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_v97_V_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_v97_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Attention_layer_fu_146_ap_start : STD_LOGIC;
    signal grp_Attention_layer_fu_146_ap_done : STD_LOGIC;
    signal grp_Attention_layer_fu_146_ap_idle : STD_LOGIC;
    signal grp_Attention_layer_fu_146_ap_ready : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v23_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v23_ce0 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v23_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v23_ce1 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v23_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v23_ce2 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v23_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v23_ce3 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v23_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v23_ce4 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v23_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v23_ce5 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v23_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v23_ce6 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v23_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v23_ce7 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v23_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v23_ce8 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v23_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v23_ce9 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v23_address10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v23_ce10 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v23_address11 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v23_ce11 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v23_address12 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v23_ce12 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v23_address13 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v23_ce13 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v23_address14 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v23_ce14 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v23_address15 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v23_ce15 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v24_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v24_ce0 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v24_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v24_ce1 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v24_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v24_ce2 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v24_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v24_ce3 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v24_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v24_ce4 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v24_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v24_ce5 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v24_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v24_ce6 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v24_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v24_ce7 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v24_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v24_ce8 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v24_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v24_ce9 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v24_address10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v24_ce10 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v24_address11 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v24_ce11 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v24_address12 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v24_ce12 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v24_address13 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v24_ce13 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v24_address14 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v24_ce14 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v24_address15 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Attention_layer_fu_146_v24_ce15 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v25_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Attention_layer_fu_146_v25_ce0 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v25_we0 : STD_LOGIC;
    signal grp_Attention_layer_fu_146_v25_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_253_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_253_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_253_p_ce : STD_LOGIC;
    signal grp_Attention_layer_fu_146_grp_fu_257_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_257_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_257_p_ce : STD_LOGIC;
    signal grp_Attention_layer_fu_146_grp_fu_261_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_261_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_261_p_ce : STD_LOGIC;
    signal grp_Attention_layer_fu_146_grp_fu_265_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_265_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_265_p_ce : STD_LOGIC;
    signal grp_Attention_layer_fu_146_grp_fu_269_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_269_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_269_p_ce : STD_LOGIC;
    signal grp_Attention_layer_fu_146_grp_fu_273_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_273_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_273_p_ce : STD_LOGIC;
    signal grp_Attention_layer_fu_146_grp_fu_277_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_277_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_277_p_ce : STD_LOGIC;
    signal grp_Attention_layer_fu_146_grp_fu_281_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_281_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_281_p_ce : STD_LOGIC;
    signal grp_Attention_layer_fu_146_grp_fu_285_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_285_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_285_p_ce : STD_LOGIC;
    signal grp_Attention_layer_fu_146_grp_fu_289_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_289_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_289_p_ce : STD_LOGIC;
    signal grp_Attention_layer_fu_146_grp_fu_293_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_293_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_293_p_ce : STD_LOGIC;
    signal grp_Attention_layer_fu_146_grp_fu_297_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_297_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_297_p_ce : STD_LOGIC;
    signal grp_Attention_layer_fu_146_grp_fu_301_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_301_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Attention_layer_fu_146_grp_fu_301_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_ce1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_we1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_address1 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_ce1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_grp_fu_305_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_grp_fu_305_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_grp_fu_305_p_opcode : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_grp_fu_305_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v95_address0 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v95_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v95_address1 : STD_LOGIC_VECTOR (7 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v95_ce1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_inp_sumRow_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_inp_sumRow_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_0_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_0_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_0_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_1_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_1_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_1_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_2_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_2_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_2_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_3_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_3_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_3_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_4_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_4_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_4_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_5_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_5_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_5_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_6_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_6_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_6_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_7_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_7_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_7_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_8_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_8_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_8_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_9_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_9_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_9_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_10_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_10_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_10_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_11_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_11_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_11_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_309_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_309_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_309_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_313_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_313_p_din1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_313_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_317_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_317_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_320_p_din0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_320_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_0_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_0_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_1_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_1_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_2_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_2_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_3_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_3_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_4_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_4_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_5_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_5_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_6_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_6_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_7_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_7_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_8_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_8_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_9_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_9_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_10_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_10_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_11_address0 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_11_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address2 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce2 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address3 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce3 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address4 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce4 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address5 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce5 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address6 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce6 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address7 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce7 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address8 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce8 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address9 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce9 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address10 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce10 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address11 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce11 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_ce1 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_253_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_253_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_253_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_257_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_257_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_257_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_261_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_261_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_261_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_265_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_265_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_265_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_269_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_269_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_269_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_273_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_273_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_273_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_277_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_277_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_277_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_281_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_281_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_281_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_285_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_285_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_285_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_289_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_289_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_289_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_293_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_293_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_293_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_297_p_din0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_297_p_din1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_297_p_ce : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_start : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_done : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_idle : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_ready : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v97_V_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v97_V_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v85_address0 : STD_LOGIC_VECTOR (13 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v85_ce0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v85_we0 : STD_LOGIC;
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v85_d0 : STD_LOGIC_VECTOR (23 downto 0);
    signal grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_start_reg : STD_LOGIC := '0';
    signal grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_start_reg : STD_LOGIC := '0';
    signal grp_Attention_layer_fu_146_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state10 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state10 : signal is "none";
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state12 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state12 : signal is "none";
    signal ap_CS_fsm_state13 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state13 : signal is "none";
    signal h_fu_46 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln159_fu_217_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_253_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_253_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_253_ce : STD_LOGIC;
    signal grp_fu_257_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_257_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_257_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_257_ce : STD_LOGIC;
    signal grp_fu_261_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_261_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_261_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_261_ce : STD_LOGIC;
    signal grp_fu_265_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_265_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_265_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_265_ce : STD_LOGIC;
    signal grp_fu_269_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_269_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_269_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_269_ce : STD_LOGIC;
    signal grp_fu_273_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_273_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_273_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_273_ce : STD_LOGIC;
    signal grp_fu_277_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_277_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_277_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_277_ce : STD_LOGIC;
    signal grp_fu_281_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_281_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_281_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_281_ce : STD_LOGIC;
    signal grp_fu_285_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_285_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_285_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_285_ce : STD_LOGIC;
    signal grp_fu_289_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_289_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_289_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_289_ce : STD_LOGIC;
    signal grp_fu_293_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_293_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_293_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_293_ce : STD_LOGIC;
    signal grp_fu_297_p2 : STD_LOGIC_VECTOR (71 downto 0);
    signal grp_fu_297_p0 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_297_p1 : STD_LOGIC_VECTOR (39 downto 0);
    signal grp_fu_297_ce : STD_LOGIC;
    signal grp_fu_301_ce : STD_LOGIC;
    signal grp_fu_305_ce : STD_LOGIC;
    signal grp_fu_309_ce : STD_LOGIC;
    signal grp_fu_313_ce : STD_LOGIC;
    signal grp_fu_317_ce : STD_LOGIC;
    signal grp_fu_320_ce : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_block_state3_on_subcall_done : BOOLEAN;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ST_fsm_state10_blk : STD_LOGIC;
    signal ap_ST_fsm_state11_blk : STD_LOGIC;
    signal ap_ST_fsm_state12_blk : STD_LOGIC;
    signal ap_ST_fsm_state13_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component Bert_layer_Self_attention_Pipeline_l_mh_separate_i7_l_j7 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        Q_h_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        Q_h_V_ce0 : OUT STD_LOGIC;
        Q_h_V_we0 : OUT STD_LOGIC;
        Q_h_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        K_h_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        K_h_V_ce0 : OUT STD_LOGIC;
        K_h_V_we0 : OUT STD_LOGIC;
        K_h_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        V_h_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_V_ce0 : OUT STD_LOGIC;
        V_h_V_we0 : OUT STD_LOGIC;
        V_h_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        tmp_43 : IN STD_LOGIC_VECTOR (9 downto 0);
        v82_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v82_ce0 : OUT STD_LOGIC;
        v82_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v83_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v83_ce0 : OUT STD_LOGIC;
        v83_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v84_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v84_ce0 : OUT STD_LOGIC;
        v84_q0 : IN STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Bert_layer_Self_attention_Pipeline_VITIS_LOOP_100_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        inp_sumRow_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        inp_sumRow_ce0 : OUT STD_LOGIC;
        inp_sumRow_we0 : OUT STD_LOGIC;
        inp_sumRow_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v97_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v97_V_ce0 : OUT STD_LOGIC;
        v97_V_we0 : OUT STD_LOGIC;
        v97_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Bert_layer_Attention_layer IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v23_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce0 : OUT STD_LOGIC;
        v23_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce1 : OUT STD_LOGIC;
        v23_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce2 : OUT STD_LOGIC;
        v23_q2 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce3 : OUT STD_LOGIC;
        v23_q3 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce4 : OUT STD_LOGIC;
        v23_q4 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce5 : OUT STD_LOGIC;
        v23_q5 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce6 : OUT STD_LOGIC;
        v23_q6 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce7 : OUT STD_LOGIC;
        v23_q7 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce8 : OUT STD_LOGIC;
        v23_q8 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce9 : OUT STD_LOGIC;
        v23_q9 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce10 : OUT STD_LOGIC;
        v23_q10 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce11 : OUT STD_LOGIC;
        v23_q11 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address12 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce12 : OUT STD_LOGIC;
        v23_q12 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address13 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce13 : OUT STD_LOGIC;
        v23_q13 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address14 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce14 : OUT STD_LOGIC;
        v23_q14 : IN STD_LOGIC_VECTOR (23 downto 0);
        v23_address15 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v23_ce15 : OUT STD_LOGIC;
        v23_q15 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce0 : OUT STD_LOGIC;
        v24_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce1 : OUT STD_LOGIC;
        v24_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce2 : OUT STD_LOGIC;
        v24_q2 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce3 : OUT STD_LOGIC;
        v24_q3 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce4 : OUT STD_LOGIC;
        v24_q4 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce5 : OUT STD_LOGIC;
        v24_q5 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce6 : OUT STD_LOGIC;
        v24_q6 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce7 : OUT STD_LOGIC;
        v24_q7 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce8 : OUT STD_LOGIC;
        v24_q8 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce9 : OUT STD_LOGIC;
        v24_q9 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce10 : OUT STD_LOGIC;
        v24_q10 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce11 : OUT STD_LOGIC;
        v24_q11 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address12 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce12 : OUT STD_LOGIC;
        v24_q12 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address13 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce13 : OUT STD_LOGIC;
        v24_q13 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address14 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce14 : OUT STD_LOGIC;
        v24_q14 : IN STD_LOGIC_VECTOR (23 downto 0);
        v24_address15 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v24_ce15 : OUT STD_LOGIC;
        v24_q15 : IN STD_LOGIC_VECTOR (23 downto 0);
        v25_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v25_ce0 : OUT STD_LOGIC;
        v25_we0 : OUT STD_LOGIC;
        v25_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_253_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_253_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_253_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_253_p_ce : OUT STD_LOGIC;
        grp_fu_257_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_257_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_257_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_257_p_ce : OUT STD_LOGIC;
        grp_fu_261_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_261_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_261_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_261_p_ce : OUT STD_LOGIC;
        grp_fu_265_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_265_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_265_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_265_p_ce : OUT STD_LOGIC;
        grp_fu_269_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_269_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_269_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_269_p_ce : OUT STD_LOGIC;
        grp_fu_273_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_273_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_273_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_273_p_ce : OUT STD_LOGIC;
        grp_fu_277_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_277_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_277_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_277_p_ce : OUT STD_LOGIC;
        grp_fu_281_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_281_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_281_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_281_p_ce : OUT STD_LOGIC;
        grp_fu_285_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_285_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_285_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_285_p_ce : OUT STD_LOGIC;
        grp_fu_289_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_289_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_289_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_289_p_ce : OUT STD_LOGIC;
        grp_fu_293_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_293_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_293_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_293_p_ce : OUT STD_LOGIC;
        grp_fu_297_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_297_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_297_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_297_p_ce : OUT STD_LOGIC;
        grp_fu_301_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_301_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_301_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_301_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_exp_sum_i4 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v95_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v95_ce0 : OUT STD_LOGIC;
        v95_we0 : OUT STD_LOGIC;
        v95_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v95_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v95_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v95_ce1 : OUT STD_LOGIC;
        v95_we1 : OUT STD_LOGIC;
        v95_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        v95_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_sumRow_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        inp_sumRow_ce0 : OUT STD_LOGIC;
        inp_sumRow_we0 : OUT STD_LOGIC;
        inp_sumRow_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        inp_sumRow_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
        inp_sumRow_ce1 : OUT STD_LOGIC;
        inp_sumRow_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_305_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_305_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_305_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
        grp_fu_305_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_305_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_update_i5 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v95_address0 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v95_ce0 : OUT STD_LOGIC;
        v95_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v95_address1 : OUT STD_LOGIC_VECTOR (7 downto 0);
        v95_ce1 : OUT STD_LOGIC;
        v95_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        inp_sumRow_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        inp_sumRow_ce0 : OUT STD_LOGIC;
        inp_sumRow_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        v96_V_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_0_ce0 : OUT STD_LOGIC;
        v96_V_0_we0 : OUT STD_LOGIC;
        v96_V_0_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        v96_V_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_1_ce0 : OUT STD_LOGIC;
        v96_V_1_we0 : OUT STD_LOGIC;
        v96_V_1_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        v96_V_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_2_ce0 : OUT STD_LOGIC;
        v96_V_2_we0 : OUT STD_LOGIC;
        v96_V_2_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        v96_V_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_3_ce0 : OUT STD_LOGIC;
        v96_V_3_we0 : OUT STD_LOGIC;
        v96_V_3_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        v96_V_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_4_ce0 : OUT STD_LOGIC;
        v96_V_4_we0 : OUT STD_LOGIC;
        v96_V_4_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        v96_V_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_5_ce0 : OUT STD_LOGIC;
        v96_V_5_we0 : OUT STD_LOGIC;
        v96_V_5_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        v96_V_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_6_ce0 : OUT STD_LOGIC;
        v96_V_6_we0 : OUT STD_LOGIC;
        v96_V_6_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        v96_V_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_7_ce0 : OUT STD_LOGIC;
        v96_V_7_we0 : OUT STD_LOGIC;
        v96_V_7_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        v96_V_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_8_ce0 : OUT STD_LOGIC;
        v96_V_8_we0 : OUT STD_LOGIC;
        v96_V_8_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        v96_V_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_9_ce0 : OUT STD_LOGIC;
        v96_V_9_we0 : OUT STD_LOGIC;
        v96_V_9_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        v96_V_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_10_ce0 : OUT STD_LOGIC;
        v96_V_10_we0 : OUT STD_LOGIC;
        v96_V_10_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        v96_V_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_11_ce0 : OUT STD_LOGIC;
        v96_V_11_we0 : OUT STD_LOGIC;
        v96_V_11_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        grp_fu_309_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_309_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_309_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_309_p_ce : OUT STD_LOGIC;
        grp_fu_313_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_313_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_313_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_313_p_ce : OUT STD_LOGIC;
        grp_fu_317_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_317_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_317_p_ce : OUT STD_LOGIC;
        grp_fu_320_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        grp_fu_320_p_dout0 : IN STD_LOGIC_VECTOR (63 downto 0);
        grp_fu_320_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_gemm_i6_l_j6 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v96_V_0_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_0_ce0 : OUT STD_LOGIC;
        v96_V_0_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v96_V_1_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_1_ce0 : OUT STD_LOGIC;
        v96_V_1_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v96_V_2_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_2_ce0 : OUT STD_LOGIC;
        v96_V_2_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v96_V_3_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_3_ce0 : OUT STD_LOGIC;
        v96_V_3_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v96_V_4_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_4_ce0 : OUT STD_LOGIC;
        v96_V_4_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v96_V_5_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_5_ce0 : OUT STD_LOGIC;
        v96_V_5_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v96_V_6_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_6_ce0 : OUT STD_LOGIC;
        v96_V_6_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v96_V_7_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_7_ce0 : OUT STD_LOGIC;
        v96_V_7_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v96_V_8_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_8_ce0 : OUT STD_LOGIC;
        v96_V_8_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v96_V_9_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_9_ce0 : OUT STD_LOGIC;
        v96_V_9_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v96_V_10_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_10_ce0 : OUT STD_LOGIC;
        v96_V_10_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        v96_V_11_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
        v96_V_11_ce0 : OUT STD_LOGIC;
        v96_V_11_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        V_h_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_V_ce0 : OUT STD_LOGIC;
        V_h_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        V_h_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_V_ce1 : OUT STD_LOGIC;
        V_h_V_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        V_h_V_address2 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_V_ce2 : OUT STD_LOGIC;
        V_h_V_q2 : IN STD_LOGIC_VECTOR (23 downto 0);
        V_h_V_address3 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_V_ce3 : OUT STD_LOGIC;
        V_h_V_q3 : IN STD_LOGIC_VECTOR (23 downto 0);
        V_h_V_address4 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_V_ce4 : OUT STD_LOGIC;
        V_h_V_q4 : IN STD_LOGIC_VECTOR (23 downto 0);
        V_h_V_address5 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_V_ce5 : OUT STD_LOGIC;
        V_h_V_q5 : IN STD_LOGIC_VECTOR (23 downto 0);
        V_h_V_address6 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_V_ce6 : OUT STD_LOGIC;
        V_h_V_q6 : IN STD_LOGIC_VECTOR (23 downto 0);
        V_h_V_address7 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_V_ce7 : OUT STD_LOGIC;
        V_h_V_q7 : IN STD_LOGIC_VECTOR (23 downto 0);
        V_h_V_address8 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_V_ce8 : OUT STD_LOGIC;
        V_h_V_q8 : IN STD_LOGIC_VECTOR (23 downto 0);
        V_h_V_address9 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_V_ce9 : OUT STD_LOGIC;
        V_h_V_q9 : IN STD_LOGIC_VECTOR (23 downto 0);
        V_h_V_address10 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_V_ce10 : OUT STD_LOGIC;
        V_h_V_q10 : IN STD_LOGIC_VECTOR (23 downto 0);
        V_h_V_address11 : OUT STD_LOGIC_VECTOR (9 downto 0);
        V_h_V_ce11 : OUT STD_LOGIC;
        V_h_V_q11 : IN STD_LOGIC_VECTOR (23 downto 0);
        v97_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v97_V_ce0 : OUT STD_LOGIC;
        v97_V_we0 : OUT STD_LOGIC;
        v97_V_d0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        v97_V_address1 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v97_V_ce1 : OUT STD_LOGIC;
        v97_V_q1 : IN STD_LOGIC_VECTOR (23 downto 0);
        grp_fu_253_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_253_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_253_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_253_p_ce : OUT STD_LOGIC;
        grp_fu_257_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_257_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_257_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_257_p_ce : OUT STD_LOGIC;
        grp_fu_261_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_261_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_261_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_261_p_ce : OUT STD_LOGIC;
        grp_fu_265_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_265_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_265_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_265_p_ce : OUT STD_LOGIC;
        grp_fu_269_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_269_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_269_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_269_p_ce : OUT STD_LOGIC;
        grp_fu_273_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_273_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_273_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_273_p_ce : OUT STD_LOGIC;
        grp_fu_277_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_277_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_277_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_277_p_ce : OUT STD_LOGIC;
        grp_fu_281_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_281_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_281_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_281_p_ce : OUT STD_LOGIC;
        grp_fu_285_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_285_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_285_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_285_p_ce : OUT STD_LOGIC;
        grp_fu_289_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_289_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_289_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_289_p_ce : OUT STD_LOGIC;
        grp_fu_293_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_293_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_293_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_293_p_ce : OUT STD_LOGIC;
        grp_fu_297_p_din0 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_297_p_din1 : OUT STD_LOGIC_VECTOR (39 downto 0);
        grp_fu_297_p_dout0 : IN STD_LOGIC_VECTOR (71 downto 0);
        grp_fu_297_p_ce : OUT STD_LOGIC );
    end component;


    component Bert_layer_Self_attention_Pipeline_l_mh_merge_i8_l_j8 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        v97_V_address0 : OUT STD_LOGIC_VECTOR (9 downto 0);
        v97_V_ce0 : OUT STD_LOGIC;
        v97_V_q0 : IN STD_LOGIC_VECTOR (23 downto 0);
        tmp_43 : IN STD_LOGIC_VECTOR (9 downto 0);
        v85_address0 : OUT STD_LOGIC_VECTOR (13 downto 0);
        v85_ce0 : OUT STD_LOGIC;
        v85_we0 : OUT STD_LOGIC;
        v85_d0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Bert_layer_mul_40s_40s_72_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (39 downto 0);
        din1 : IN STD_LOGIC_VECTOR (39 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (71 downto 0) );
    end component;


    component Bert_layer_fmul_32ns_32ns_32_4_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_faddfsub_32ns_32ns_32_5_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_fdiv_32ns_32ns_32_16_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_fpext_32ns_64_2_no_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (63 downto 0) );
    end component;


    component Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_Q_h_V_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address4 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address5 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address6 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address7 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address8 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address9 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address10 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address11 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address12 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce12 : IN STD_LOGIC;
        q12 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address13 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce13 : IN STD_LOGIC;
        q13 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address14 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce14 : IN STD_LOGIC;
        q14 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address15 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce15 : IN STD_LOGIC;
        q15 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Bert_layer_Self_attention_V_h_V_RAM_1WNR_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address2 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce2 : IN STD_LOGIC;
        q2 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address3 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce3 : IN STD_LOGIC;
        q3 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address4 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce4 : IN STD_LOGIC;
        q4 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address5 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce5 : IN STD_LOGIC;
        q5 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address6 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce6 : IN STD_LOGIC;
        q6 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address7 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce7 : IN STD_LOGIC;
        q7 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address8 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce8 : IN STD_LOGIC;
        q8 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address9 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce9 : IN STD_LOGIC;
        q9 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address10 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce10 : IN STD_LOGIC;
        q10 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address11 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce11 : IN STD_LOGIC;
        q11 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Bert_layer_Self_attention_v95_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (7 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component Bert_layer_Self_attention_v96_V_0_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (3 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;


    component Bert_layer_Self_attention_v97_V_RAM_AUTO_1R1W IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (23 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (23 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (23 downto 0) );
    end component;



begin
    inp_sumRow_U : component Bert_layer_Self_attention_inp_sumRow_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => inp_sumRow_address0,
        ce0 => inp_sumRow_ce0,
        we0 => inp_sumRow_we0,
        d0 => inp_sumRow_d0,
        q0 => inp_sumRow_q0,
        address1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_address1,
        ce1 => inp_sumRow_ce1,
        q1 => inp_sumRow_q1);

    Q_h_V_U : component Bert_layer_Self_attention_Q_h_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => Q_h_V_address0,
        ce0 => Q_h_V_ce0,
        we0 => Q_h_V_we0,
        d0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_Q_h_V_d0,
        q0 => Q_h_V_q0,
        address1 => grp_Attention_layer_fu_146_v23_address1,
        ce1 => Q_h_V_ce1,
        q1 => Q_h_V_q1,
        address2 => grp_Attention_layer_fu_146_v23_address2,
        ce2 => Q_h_V_ce2,
        q2 => Q_h_V_q2,
        address3 => grp_Attention_layer_fu_146_v23_address3,
        ce3 => Q_h_V_ce3,
        q3 => Q_h_V_q3,
        address4 => grp_Attention_layer_fu_146_v23_address4,
        ce4 => Q_h_V_ce4,
        q4 => Q_h_V_q4,
        address5 => grp_Attention_layer_fu_146_v23_address5,
        ce5 => Q_h_V_ce5,
        q5 => Q_h_V_q5,
        address6 => grp_Attention_layer_fu_146_v23_address6,
        ce6 => Q_h_V_ce6,
        q6 => Q_h_V_q6,
        address7 => grp_Attention_layer_fu_146_v23_address7,
        ce7 => Q_h_V_ce7,
        q7 => Q_h_V_q7,
        address8 => grp_Attention_layer_fu_146_v23_address8,
        ce8 => Q_h_V_ce8,
        q8 => Q_h_V_q8,
        address9 => grp_Attention_layer_fu_146_v23_address9,
        ce9 => Q_h_V_ce9,
        q9 => Q_h_V_q9,
        address10 => grp_Attention_layer_fu_146_v23_address10,
        ce10 => Q_h_V_ce10,
        q10 => Q_h_V_q10,
        address11 => grp_Attention_layer_fu_146_v23_address11,
        ce11 => Q_h_V_ce11,
        q11 => Q_h_V_q11,
        address12 => grp_Attention_layer_fu_146_v23_address12,
        ce12 => Q_h_V_ce12,
        q12 => Q_h_V_q12,
        address13 => grp_Attention_layer_fu_146_v23_address13,
        ce13 => Q_h_V_ce13,
        q13 => Q_h_V_q13,
        address14 => grp_Attention_layer_fu_146_v23_address14,
        ce14 => Q_h_V_ce14,
        q14 => Q_h_V_q14,
        address15 => grp_Attention_layer_fu_146_v23_address15,
        ce15 => Q_h_V_ce15,
        q15 => Q_h_V_q15);

    K_h_V_U : component Bert_layer_Self_attention_Q_h_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => K_h_V_address0,
        ce0 => K_h_V_ce0,
        we0 => K_h_V_we0,
        d0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_K_h_V_d0,
        q0 => K_h_V_q0,
        address1 => grp_Attention_layer_fu_146_v24_address1,
        ce1 => K_h_V_ce1,
        q1 => K_h_V_q1,
        address2 => grp_Attention_layer_fu_146_v24_address2,
        ce2 => K_h_V_ce2,
        q2 => K_h_V_q2,
        address3 => grp_Attention_layer_fu_146_v24_address3,
        ce3 => K_h_V_ce3,
        q3 => K_h_V_q3,
        address4 => grp_Attention_layer_fu_146_v24_address4,
        ce4 => K_h_V_ce4,
        q4 => K_h_V_q4,
        address5 => grp_Attention_layer_fu_146_v24_address5,
        ce5 => K_h_V_ce5,
        q5 => K_h_V_q5,
        address6 => grp_Attention_layer_fu_146_v24_address6,
        ce6 => K_h_V_ce6,
        q6 => K_h_V_q6,
        address7 => grp_Attention_layer_fu_146_v24_address7,
        ce7 => K_h_V_ce7,
        q7 => K_h_V_q7,
        address8 => grp_Attention_layer_fu_146_v24_address8,
        ce8 => K_h_V_ce8,
        q8 => K_h_V_q8,
        address9 => grp_Attention_layer_fu_146_v24_address9,
        ce9 => K_h_V_ce9,
        q9 => K_h_V_q9,
        address10 => grp_Attention_layer_fu_146_v24_address10,
        ce10 => K_h_V_ce10,
        q10 => K_h_V_q10,
        address11 => grp_Attention_layer_fu_146_v24_address11,
        ce11 => K_h_V_ce11,
        q11 => K_h_V_q11,
        address12 => grp_Attention_layer_fu_146_v24_address12,
        ce12 => K_h_V_ce12,
        q12 => K_h_V_q12,
        address13 => grp_Attention_layer_fu_146_v24_address13,
        ce13 => K_h_V_ce13,
        q13 => K_h_V_q13,
        address14 => grp_Attention_layer_fu_146_v24_address14,
        ce14 => K_h_V_ce14,
        q14 => K_h_V_q14,
        address15 => grp_Attention_layer_fu_146_v24_address15,
        ce15 => K_h_V_ce15,
        q15 => K_h_V_q15);

    V_h_V_U : component Bert_layer_Self_attention_V_h_V_RAM_1WNR_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => V_h_V_address0,
        ce0 => V_h_V_ce0,
        we0 => V_h_V_we0,
        d0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_V_h_V_d0,
        q0 => V_h_V_q0,
        address1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address1,
        ce1 => V_h_V_ce1,
        q1 => V_h_V_q1,
        address2 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address2,
        ce2 => V_h_V_ce2,
        q2 => V_h_V_q2,
        address3 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address3,
        ce3 => V_h_V_ce3,
        q3 => V_h_V_q3,
        address4 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address4,
        ce4 => V_h_V_ce4,
        q4 => V_h_V_q4,
        address5 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address5,
        ce5 => V_h_V_ce5,
        q5 => V_h_V_q5,
        address6 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address6,
        ce6 => V_h_V_ce6,
        q6 => V_h_V_q6,
        address7 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address7,
        ce7 => V_h_V_ce7,
        q7 => V_h_V_q7,
        address8 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address8,
        ce8 => V_h_V_ce8,
        q8 => V_h_V_q8,
        address9 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address9,
        ce9 => V_h_V_ce9,
        q9 => V_h_V_q9,
        address10 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address10,
        ce10 => V_h_V_ce10,
        q10 => V_h_V_q10,
        address11 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address11,
        ce11 => V_h_V_ce11,
        q11 => V_h_V_q11);

    v95_U : component Bert_layer_Self_attention_v95_RAM_AUTO_1R1W
    generic map (
        DataWidth => 32,
        AddressRange => 144,
        AddressWidth => 8)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v95_address0,
        ce0 => v95_ce0,
        we0 => v95_we0,
        d0 => v95_d0,
        q0 => v95_q0,
        address1 => v95_address1,
        ce1 => v95_ce1,
        we1 => v95_we1,
        d1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_d1,
        q1 => v95_q1);

    v96_V_0_U : component Bert_layer_Self_attention_v96_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v96_V_0_address0,
        ce0 => v96_V_0_ce0,
        we0 => v96_V_0_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_0_d0,
        q0 => v96_V_0_q0);

    v96_V_1_U : component Bert_layer_Self_attention_v96_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v96_V_1_address0,
        ce0 => v96_V_1_ce0,
        we0 => v96_V_1_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_1_d0,
        q0 => v96_V_1_q0);

    v96_V_2_U : component Bert_layer_Self_attention_v96_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v96_V_2_address0,
        ce0 => v96_V_2_ce0,
        we0 => v96_V_2_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_2_d0,
        q0 => v96_V_2_q0);

    v96_V_3_U : component Bert_layer_Self_attention_v96_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v96_V_3_address0,
        ce0 => v96_V_3_ce0,
        we0 => v96_V_3_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_3_d0,
        q0 => v96_V_3_q0);

    v96_V_4_U : component Bert_layer_Self_attention_v96_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v96_V_4_address0,
        ce0 => v96_V_4_ce0,
        we0 => v96_V_4_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_4_d0,
        q0 => v96_V_4_q0);

    v96_V_5_U : component Bert_layer_Self_attention_v96_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v96_V_5_address0,
        ce0 => v96_V_5_ce0,
        we0 => v96_V_5_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_5_d0,
        q0 => v96_V_5_q0);

    v96_V_6_U : component Bert_layer_Self_attention_v96_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v96_V_6_address0,
        ce0 => v96_V_6_ce0,
        we0 => v96_V_6_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_6_d0,
        q0 => v96_V_6_q0);

    v96_V_7_U : component Bert_layer_Self_attention_v96_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v96_V_7_address0,
        ce0 => v96_V_7_ce0,
        we0 => v96_V_7_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_7_d0,
        q0 => v96_V_7_q0);

    v96_V_8_U : component Bert_layer_Self_attention_v96_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v96_V_8_address0,
        ce0 => v96_V_8_ce0,
        we0 => v96_V_8_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_8_d0,
        q0 => v96_V_8_q0);

    v96_V_9_U : component Bert_layer_Self_attention_v96_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v96_V_9_address0,
        ce0 => v96_V_9_ce0,
        we0 => v96_V_9_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_9_d0,
        q0 => v96_V_9_q0);

    v96_V_10_U : component Bert_layer_Self_attention_v96_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v96_V_10_address0,
        ce0 => v96_V_10_ce0,
        we0 => v96_V_10_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_10_d0,
        q0 => v96_V_10_q0);

    v96_V_11_U : component Bert_layer_Self_attention_v96_V_0_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 12,
        AddressWidth => 4)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v96_V_11_address0,
        ce0 => v96_V_11_ce0,
        we0 => v96_V_11_we0,
        d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_11_d0,
        q0 => v96_V_11_q0);

    v97_V_U : component Bert_layer_Self_attention_v97_V_RAM_AUTO_1R1W
    generic map (
        DataWidth => 24,
        AddressRange => 768,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => v97_V_address0,
        ce0 => v97_V_ce0,
        we0 => v97_V_we0,
        d0 => v97_V_d0,
        q0 => v97_V_q0,
        address1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_address1,
        ce1 => v97_V_ce1,
        q1 => v97_V_q1);

    grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122 : component Bert_layer_Self_attention_Pipeline_l_mh_separate_i7_l_j7
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_ready,
        Q_h_V_address0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_Q_h_V_address0,
        Q_h_V_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_Q_h_V_ce0,
        Q_h_V_we0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_Q_h_V_we0,
        Q_h_V_d0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_Q_h_V_d0,
        K_h_V_address0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_K_h_V_address0,
        K_h_V_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_K_h_V_ce0,
        K_h_V_we0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_K_h_V_we0,
        K_h_V_d0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_K_h_V_d0,
        V_h_V_address0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_V_h_V_address0,
        V_h_V_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_V_h_V_ce0,
        V_h_V_we0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_V_h_V_we0,
        V_h_V_d0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_V_h_V_d0,
        tmp_43 => tmp_s_reg_247,
        v82_address0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v82_address0,
        v82_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v82_ce0,
        v82_q0 => v82_q0,
        v83_address0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v83_address0,
        v83_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v83_ce0,
        v83_q0 => v83_q0,
        v84_address0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v84_address0,
        v84_ce0 => grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v84_ce0,
        v84_q0 => v84_q0);

    grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136 : component Bert_layer_Self_attention_Pipeline_VITIS_LOOP_100_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_start,
        ap_done => grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_done,
        ap_idle => grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_ready,
        inp_sumRow_address0 => grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_inp_sumRow_address0,
        inp_sumRow_ce0 => grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_inp_sumRow_ce0,
        inp_sumRow_we0 => grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_inp_sumRow_we0,
        inp_sumRow_d0 => grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_inp_sumRow_d0);

    grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141 : component Bert_layer_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_start,
        ap_done => grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_done,
        ap_idle => grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_ready,
        v97_V_address0 => grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_v97_V_address0,
        v97_V_ce0 => grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_v97_V_ce0,
        v97_V_we0 => grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_v97_V_we0,
        v97_V_d0 => grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_v97_V_d0);

    grp_Attention_layer_fu_146 : component Bert_layer_Attention_layer
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Attention_layer_fu_146_ap_start,
        ap_done => grp_Attention_layer_fu_146_ap_done,
        ap_idle => grp_Attention_layer_fu_146_ap_idle,
        ap_ready => grp_Attention_layer_fu_146_ap_ready,
        v23_address0 => grp_Attention_layer_fu_146_v23_address0,
        v23_ce0 => grp_Attention_layer_fu_146_v23_ce0,
        v23_q0 => Q_h_V_q0,
        v23_address1 => grp_Attention_layer_fu_146_v23_address1,
        v23_ce1 => grp_Attention_layer_fu_146_v23_ce1,
        v23_q1 => Q_h_V_q1,
        v23_address2 => grp_Attention_layer_fu_146_v23_address2,
        v23_ce2 => grp_Attention_layer_fu_146_v23_ce2,
        v23_q2 => Q_h_V_q2,
        v23_address3 => grp_Attention_layer_fu_146_v23_address3,
        v23_ce3 => grp_Attention_layer_fu_146_v23_ce3,
        v23_q3 => Q_h_V_q3,
        v23_address4 => grp_Attention_layer_fu_146_v23_address4,
        v23_ce4 => grp_Attention_layer_fu_146_v23_ce4,
        v23_q4 => Q_h_V_q4,
        v23_address5 => grp_Attention_layer_fu_146_v23_address5,
        v23_ce5 => grp_Attention_layer_fu_146_v23_ce5,
        v23_q5 => Q_h_V_q5,
        v23_address6 => grp_Attention_layer_fu_146_v23_address6,
        v23_ce6 => grp_Attention_layer_fu_146_v23_ce6,
        v23_q6 => Q_h_V_q6,
        v23_address7 => grp_Attention_layer_fu_146_v23_address7,
        v23_ce7 => grp_Attention_layer_fu_146_v23_ce7,
        v23_q7 => Q_h_V_q7,
        v23_address8 => grp_Attention_layer_fu_146_v23_address8,
        v23_ce8 => grp_Attention_layer_fu_146_v23_ce8,
        v23_q8 => Q_h_V_q8,
        v23_address9 => grp_Attention_layer_fu_146_v23_address9,
        v23_ce9 => grp_Attention_layer_fu_146_v23_ce9,
        v23_q9 => Q_h_V_q9,
        v23_address10 => grp_Attention_layer_fu_146_v23_address10,
        v23_ce10 => grp_Attention_layer_fu_146_v23_ce10,
        v23_q10 => Q_h_V_q10,
        v23_address11 => grp_Attention_layer_fu_146_v23_address11,
        v23_ce11 => grp_Attention_layer_fu_146_v23_ce11,
        v23_q11 => Q_h_V_q11,
        v23_address12 => grp_Attention_layer_fu_146_v23_address12,
        v23_ce12 => grp_Attention_layer_fu_146_v23_ce12,
        v23_q12 => Q_h_V_q12,
        v23_address13 => grp_Attention_layer_fu_146_v23_address13,
        v23_ce13 => grp_Attention_layer_fu_146_v23_ce13,
        v23_q13 => Q_h_V_q13,
        v23_address14 => grp_Attention_layer_fu_146_v23_address14,
        v23_ce14 => grp_Attention_layer_fu_146_v23_ce14,
        v23_q14 => Q_h_V_q14,
        v23_address15 => grp_Attention_layer_fu_146_v23_address15,
        v23_ce15 => grp_Attention_layer_fu_146_v23_ce15,
        v23_q15 => Q_h_V_q15,
        v24_address0 => grp_Attention_layer_fu_146_v24_address0,
        v24_ce0 => grp_Attention_layer_fu_146_v24_ce0,
        v24_q0 => K_h_V_q0,
        v24_address1 => grp_Attention_layer_fu_146_v24_address1,
        v24_ce1 => grp_Attention_layer_fu_146_v24_ce1,
        v24_q1 => K_h_V_q1,
        v24_address2 => grp_Attention_layer_fu_146_v24_address2,
        v24_ce2 => grp_Attention_layer_fu_146_v24_ce2,
        v24_q2 => K_h_V_q2,
        v24_address3 => grp_Attention_layer_fu_146_v24_address3,
        v24_ce3 => grp_Attention_layer_fu_146_v24_ce3,
        v24_q3 => K_h_V_q3,
        v24_address4 => grp_Attention_layer_fu_146_v24_address4,
        v24_ce4 => grp_Attention_layer_fu_146_v24_ce4,
        v24_q4 => K_h_V_q4,
        v24_address5 => grp_Attention_layer_fu_146_v24_address5,
        v24_ce5 => grp_Attention_layer_fu_146_v24_ce5,
        v24_q5 => K_h_V_q5,
        v24_address6 => grp_Attention_layer_fu_146_v24_address6,
        v24_ce6 => grp_Attention_layer_fu_146_v24_ce6,
        v24_q6 => K_h_V_q6,
        v24_address7 => grp_Attention_layer_fu_146_v24_address7,
        v24_ce7 => grp_Attention_layer_fu_146_v24_ce7,
        v24_q7 => K_h_V_q7,
        v24_address8 => grp_Attention_layer_fu_146_v24_address8,
        v24_ce8 => grp_Attention_layer_fu_146_v24_ce8,
        v24_q8 => K_h_V_q8,
        v24_address9 => grp_Attention_layer_fu_146_v24_address9,
        v24_ce9 => grp_Attention_layer_fu_146_v24_ce9,
        v24_q9 => K_h_V_q9,
        v24_address10 => grp_Attention_layer_fu_146_v24_address10,
        v24_ce10 => grp_Attention_layer_fu_146_v24_ce10,
        v24_q10 => K_h_V_q10,
        v24_address11 => grp_Attention_layer_fu_146_v24_address11,
        v24_ce11 => grp_Attention_layer_fu_146_v24_ce11,
        v24_q11 => K_h_V_q11,
        v24_address12 => grp_Attention_layer_fu_146_v24_address12,
        v24_ce12 => grp_Attention_layer_fu_146_v24_ce12,
        v24_q12 => K_h_V_q12,
        v24_address13 => grp_Attention_layer_fu_146_v24_address13,
        v24_ce13 => grp_Attention_layer_fu_146_v24_ce13,
        v24_q13 => K_h_V_q13,
        v24_address14 => grp_Attention_layer_fu_146_v24_address14,
        v24_ce14 => grp_Attention_layer_fu_146_v24_ce14,
        v24_q14 => K_h_V_q14,
        v24_address15 => grp_Attention_layer_fu_146_v24_address15,
        v24_ce15 => grp_Attention_layer_fu_146_v24_ce15,
        v24_q15 => K_h_V_q15,
        v25_address0 => grp_Attention_layer_fu_146_v25_address0,
        v25_ce0 => grp_Attention_layer_fu_146_v25_ce0,
        v25_we0 => grp_Attention_layer_fu_146_v25_we0,
        v25_d0 => grp_Attention_layer_fu_146_v25_d0,
        grp_fu_253_p_din0 => grp_Attention_layer_fu_146_grp_fu_253_p_din0,
        grp_fu_253_p_din1 => grp_Attention_layer_fu_146_grp_fu_253_p_din1,
        grp_fu_253_p_dout0 => grp_fu_845_p_dout0,
        grp_fu_253_p_ce => grp_Attention_layer_fu_146_grp_fu_253_p_ce,
        grp_fu_257_p_din0 => grp_Attention_layer_fu_146_grp_fu_257_p_din0,
        grp_fu_257_p_din1 => grp_Attention_layer_fu_146_grp_fu_257_p_din1,
        grp_fu_257_p_dout0 => grp_fu_257_p2,
        grp_fu_257_p_ce => grp_Attention_layer_fu_146_grp_fu_257_p_ce,
        grp_fu_261_p_din0 => grp_Attention_layer_fu_146_grp_fu_261_p_din0,
        grp_fu_261_p_din1 => grp_Attention_layer_fu_146_grp_fu_261_p_din1,
        grp_fu_261_p_dout0 => grp_fu_261_p2,
        grp_fu_261_p_ce => grp_Attention_layer_fu_146_grp_fu_261_p_ce,
        grp_fu_265_p_din0 => grp_Attention_layer_fu_146_grp_fu_265_p_din0,
        grp_fu_265_p_din1 => grp_Attention_layer_fu_146_grp_fu_265_p_din1,
        grp_fu_265_p_dout0 => grp_fu_265_p2,
        grp_fu_265_p_ce => grp_Attention_layer_fu_146_grp_fu_265_p_ce,
        grp_fu_269_p_din0 => grp_Attention_layer_fu_146_grp_fu_269_p_din0,
        grp_fu_269_p_din1 => grp_Attention_layer_fu_146_grp_fu_269_p_din1,
        grp_fu_269_p_dout0 => grp_fu_269_p2,
        grp_fu_269_p_ce => grp_Attention_layer_fu_146_grp_fu_269_p_ce,
        grp_fu_273_p_din0 => grp_Attention_layer_fu_146_grp_fu_273_p_din0,
        grp_fu_273_p_din1 => grp_Attention_layer_fu_146_grp_fu_273_p_din1,
        grp_fu_273_p_dout0 => grp_fu_273_p2,
        grp_fu_273_p_ce => grp_Attention_layer_fu_146_grp_fu_273_p_ce,
        grp_fu_277_p_din0 => grp_Attention_layer_fu_146_grp_fu_277_p_din0,
        grp_fu_277_p_din1 => grp_Attention_layer_fu_146_grp_fu_277_p_din1,
        grp_fu_277_p_dout0 => grp_fu_277_p2,
        grp_fu_277_p_ce => grp_Attention_layer_fu_146_grp_fu_277_p_ce,
        grp_fu_281_p_din0 => grp_Attention_layer_fu_146_grp_fu_281_p_din0,
        grp_fu_281_p_din1 => grp_Attention_layer_fu_146_grp_fu_281_p_din1,
        grp_fu_281_p_dout0 => grp_fu_281_p2,
        grp_fu_281_p_ce => grp_Attention_layer_fu_146_grp_fu_281_p_ce,
        grp_fu_285_p_din0 => grp_Attention_layer_fu_146_grp_fu_285_p_din0,
        grp_fu_285_p_din1 => grp_Attention_layer_fu_146_grp_fu_285_p_din1,
        grp_fu_285_p_dout0 => grp_fu_285_p2,
        grp_fu_285_p_ce => grp_Attention_layer_fu_146_grp_fu_285_p_ce,
        grp_fu_289_p_din0 => grp_Attention_layer_fu_146_grp_fu_289_p_din0,
        grp_fu_289_p_din1 => grp_Attention_layer_fu_146_grp_fu_289_p_din1,
        grp_fu_289_p_dout0 => grp_fu_289_p2,
        grp_fu_289_p_ce => grp_Attention_layer_fu_146_grp_fu_289_p_ce,
        grp_fu_293_p_din0 => grp_Attention_layer_fu_146_grp_fu_293_p_din0,
        grp_fu_293_p_din1 => grp_Attention_layer_fu_146_grp_fu_293_p_din1,
        grp_fu_293_p_dout0 => grp_fu_293_p2,
        grp_fu_293_p_ce => grp_Attention_layer_fu_146_grp_fu_293_p_ce,
        grp_fu_297_p_din0 => grp_Attention_layer_fu_146_grp_fu_297_p_din0,
        grp_fu_297_p_din1 => grp_Attention_layer_fu_146_grp_fu_297_p_din1,
        grp_fu_297_p_dout0 => grp_fu_297_p2,
        grp_fu_297_p_ce => grp_Attention_layer_fu_146_grp_fu_297_p_ce,
        grp_fu_301_p_din0 => grp_Attention_layer_fu_146_grp_fu_301_p_din0,
        grp_fu_301_p_din1 => grp_Attention_layer_fu_146_grp_fu_301_p_din1,
        grp_fu_301_p_dout0 => grp_fu_849_p_dout0,
        grp_fu_301_p_ce => grp_Attention_layer_fu_146_grp_fu_301_p_ce);

    grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153 : component Bert_layer_Self_attention_Pipeline_l_exp_sum_i4
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_ready,
        v95_address0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_address0,
        v95_ce0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_ce0,
        v95_we0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_we0,
        v95_d0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_d0,
        v95_q0 => v95_q0,
        v95_address1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_address1,
        v95_ce1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_ce1,
        v95_we1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_we1,
        v95_d1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_d1,
        v95_q1 => v95_q1,
        inp_sumRow_address0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_address0,
        inp_sumRow_ce0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_ce0,
        inp_sumRow_we0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_we0,
        inp_sumRow_d0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_d0,
        inp_sumRow_address1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_address1,
        inp_sumRow_ce1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_ce1,
        inp_sumRow_q1 => inp_sumRow_q1,
        grp_fu_305_p_din0 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_grp_fu_305_p_din0,
        grp_fu_305_p_din1 => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_grp_fu_305_p_din1,
        grp_fu_305_p_opcode => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_grp_fu_305_p_opcode,
        grp_fu_305_p_dout0 => grp_fu_853_p_dout0,
        grp_fu_305_p_ce => grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_grp_fu_305_p_ce);

    grp_Self_attention_Pipeline_l_update_i5_fu_159 : component Bert_layer_Self_attention_Pipeline_l_update_i5
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_ready,
        v95_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v95_address0,
        v95_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v95_ce0,
        v95_q0 => v95_q0,
        v95_address1 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v95_address1,
        v95_ce1 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v95_ce1,
        v95_q1 => v95_q1,
        inp_sumRow_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_inp_sumRow_address0,
        inp_sumRow_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_inp_sumRow_ce0,
        inp_sumRow_q0 => inp_sumRow_q0,
        v96_V_0_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_0_address0,
        v96_V_0_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_0_ce0,
        v96_V_0_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_0_we0,
        v96_V_0_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_0_d0,
        v96_V_1_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_1_address0,
        v96_V_1_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_1_ce0,
        v96_V_1_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_1_we0,
        v96_V_1_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_1_d0,
        v96_V_2_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_2_address0,
        v96_V_2_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_2_ce0,
        v96_V_2_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_2_we0,
        v96_V_2_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_2_d0,
        v96_V_3_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_3_address0,
        v96_V_3_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_3_ce0,
        v96_V_3_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_3_we0,
        v96_V_3_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_3_d0,
        v96_V_4_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_4_address0,
        v96_V_4_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_4_ce0,
        v96_V_4_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_4_we0,
        v96_V_4_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_4_d0,
        v96_V_5_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_5_address0,
        v96_V_5_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_5_ce0,
        v96_V_5_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_5_we0,
        v96_V_5_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_5_d0,
        v96_V_6_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_6_address0,
        v96_V_6_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_6_ce0,
        v96_V_6_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_6_we0,
        v96_V_6_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_6_d0,
        v96_V_7_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_7_address0,
        v96_V_7_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_7_ce0,
        v96_V_7_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_7_we0,
        v96_V_7_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_7_d0,
        v96_V_8_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_8_address0,
        v96_V_8_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_8_ce0,
        v96_V_8_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_8_we0,
        v96_V_8_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_8_d0,
        v96_V_9_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_9_address0,
        v96_V_9_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_9_ce0,
        v96_V_9_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_9_we0,
        v96_V_9_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_9_d0,
        v96_V_10_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_10_address0,
        v96_V_10_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_10_ce0,
        v96_V_10_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_10_we0,
        v96_V_10_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_10_d0,
        v96_V_11_address0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_11_address0,
        v96_V_11_ce0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_11_ce0,
        v96_V_11_we0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_11_we0,
        v96_V_11_d0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_11_d0,
        grp_fu_309_p_din0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_309_p_din0,
        grp_fu_309_p_din1 => grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_309_p_din1,
        grp_fu_309_p_dout0 => grp_fu_857_p_dout0,
        grp_fu_309_p_ce => grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_309_p_ce,
        grp_fu_313_p_din0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_313_p_din0,
        grp_fu_313_p_din1 => grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_313_p_din1,
        grp_fu_313_p_dout0 => grp_fu_861_p_dout0,
        grp_fu_313_p_ce => grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_313_p_ce,
        grp_fu_317_p_din0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_317_p_din0,
        grp_fu_317_p_dout0 => grp_fu_865_p_dout0,
        grp_fu_317_p_ce => grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_317_p_ce,
        grp_fu_320_p_din0 => grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_320_p_din0,
        grp_fu_320_p_dout0 => grp_fu_868_p_dout0,
        grp_fu_320_p_ce => grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_320_p_ce);

    grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177 : component Bert_layer_Self_attention_Pipeline_l_gemm_i6_l_j6
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_ready,
        v96_V_0_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_0_address0,
        v96_V_0_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_0_ce0,
        v96_V_0_q0 => v96_V_0_q0,
        v96_V_1_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_1_address0,
        v96_V_1_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_1_ce0,
        v96_V_1_q0 => v96_V_1_q0,
        v96_V_2_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_2_address0,
        v96_V_2_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_2_ce0,
        v96_V_2_q0 => v96_V_2_q0,
        v96_V_3_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_3_address0,
        v96_V_3_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_3_ce0,
        v96_V_3_q0 => v96_V_3_q0,
        v96_V_4_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_4_address0,
        v96_V_4_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_4_ce0,
        v96_V_4_q0 => v96_V_4_q0,
        v96_V_5_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_5_address0,
        v96_V_5_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_5_ce0,
        v96_V_5_q0 => v96_V_5_q0,
        v96_V_6_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_6_address0,
        v96_V_6_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_6_ce0,
        v96_V_6_q0 => v96_V_6_q0,
        v96_V_7_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_7_address0,
        v96_V_7_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_7_ce0,
        v96_V_7_q0 => v96_V_7_q0,
        v96_V_8_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_8_address0,
        v96_V_8_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_8_ce0,
        v96_V_8_q0 => v96_V_8_q0,
        v96_V_9_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_9_address0,
        v96_V_9_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_9_ce0,
        v96_V_9_q0 => v96_V_9_q0,
        v96_V_10_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_10_address0,
        v96_V_10_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_10_ce0,
        v96_V_10_q0 => v96_V_10_q0,
        v96_V_11_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_11_address0,
        v96_V_11_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_11_ce0,
        v96_V_11_q0 => v96_V_11_q0,
        V_h_V_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address0,
        V_h_V_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce0,
        V_h_V_q0 => V_h_V_q0,
        V_h_V_address1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address1,
        V_h_V_ce1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce1,
        V_h_V_q1 => V_h_V_q1,
        V_h_V_address2 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address2,
        V_h_V_ce2 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce2,
        V_h_V_q2 => V_h_V_q2,
        V_h_V_address3 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address3,
        V_h_V_ce3 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce3,
        V_h_V_q3 => V_h_V_q3,
        V_h_V_address4 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address4,
        V_h_V_ce4 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce4,
        V_h_V_q4 => V_h_V_q4,
        V_h_V_address5 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address5,
        V_h_V_ce5 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce5,
        V_h_V_q5 => V_h_V_q5,
        V_h_V_address6 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address6,
        V_h_V_ce6 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce6,
        V_h_V_q6 => V_h_V_q6,
        V_h_V_address7 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address7,
        V_h_V_ce7 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce7,
        V_h_V_q7 => V_h_V_q7,
        V_h_V_address8 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address8,
        V_h_V_ce8 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce8,
        V_h_V_q8 => V_h_V_q8,
        V_h_V_address9 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address9,
        V_h_V_ce9 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce9,
        V_h_V_q9 => V_h_V_q9,
        V_h_V_address10 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address10,
        V_h_V_ce10 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce10,
        V_h_V_q10 => V_h_V_q10,
        V_h_V_address11 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address11,
        V_h_V_ce11 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce11,
        V_h_V_q11 => V_h_V_q11,
        v97_V_address0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_address0,
        v97_V_ce0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_ce0,
        v97_V_we0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_we0,
        v97_V_d0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_d0,
        v97_V_address1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_address1,
        v97_V_ce1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_ce1,
        v97_V_q1 => v97_V_q1,
        grp_fu_253_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_253_p_din0,
        grp_fu_253_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_253_p_din1,
        grp_fu_253_p_dout0 => grp_fu_845_p_dout0,
        grp_fu_253_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_253_p_ce,
        grp_fu_257_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_257_p_din0,
        grp_fu_257_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_257_p_din1,
        grp_fu_257_p_dout0 => grp_fu_257_p2,
        grp_fu_257_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_257_p_ce,
        grp_fu_261_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_261_p_din0,
        grp_fu_261_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_261_p_din1,
        grp_fu_261_p_dout0 => grp_fu_261_p2,
        grp_fu_261_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_261_p_ce,
        grp_fu_265_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_265_p_din0,
        grp_fu_265_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_265_p_din1,
        grp_fu_265_p_dout0 => grp_fu_265_p2,
        grp_fu_265_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_265_p_ce,
        grp_fu_269_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_269_p_din0,
        grp_fu_269_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_269_p_din1,
        grp_fu_269_p_dout0 => grp_fu_269_p2,
        grp_fu_269_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_269_p_ce,
        grp_fu_273_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_273_p_din0,
        grp_fu_273_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_273_p_din1,
        grp_fu_273_p_dout0 => grp_fu_273_p2,
        grp_fu_273_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_273_p_ce,
        grp_fu_277_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_277_p_din0,
        grp_fu_277_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_277_p_din1,
        grp_fu_277_p_dout0 => grp_fu_277_p2,
        grp_fu_277_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_277_p_ce,
        grp_fu_281_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_281_p_din0,
        grp_fu_281_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_281_p_din1,
        grp_fu_281_p_dout0 => grp_fu_281_p2,
        grp_fu_281_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_281_p_ce,
        grp_fu_285_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_285_p_din0,
        grp_fu_285_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_285_p_din1,
        grp_fu_285_p_dout0 => grp_fu_285_p2,
        grp_fu_285_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_285_p_ce,
        grp_fu_289_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_289_p_din0,
        grp_fu_289_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_289_p_din1,
        grp_fu_289_p_dout0 => grp_fu_289_p2,
        grp_fu_289_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_289_p_ce,
        grp_fu_293_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_293_p_din0,
        grp_fu_293_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_293_p_din1,
        grp_fu_293_p_dout0 => grp_fu_293_p2,
        grp_fu_293_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_293_p_ce,
        grp_fu_297_p_din0 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_297_p_din0,
        grp_fu_297_p_din1 => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_297_p_din1,
        grp_fu_297_p_dout0 => grp_fu_297_p2,
        grp_fu_297_p_ce => grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_297_p_ce);

    grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195 : component Bert_layer_Self_attention_Pipeline_l_mh_merge_i8_l_j8
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_start,
        ap_done => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_done,
        ap_idle => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_idle,
        ap_ready => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_ready,
        v97_V_address0 => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v97_V_address0,
        v97_V_ce0 => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v97_V_ce0,
        v97_V_q0 => v97_V_q0,
        tmp_43 => tmp_s_reg_247,
        v85_address0 => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v85_address0,
        v85_ce0 => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v85_ce0,
        v85_we0 => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v85_we0,
        v85_d0 => grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v85_d0);

    mul_40s_40s_72_2_1_U168 : component Bert_layer_mul_40s_40s_72_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        dout_WIDTH => 72)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_257_p0,
        din1 => grp_fu_257_p1,
        ce => grp_fu_257_ce,
        dout => grp_fu_257_p2);

    mul_40s_40s_72_2_1_U169 : component Bert_layer_mul_40s_40s_72_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        dout_WIDTH => 72)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_261_p0,
        din1 => grp_fu_261_p1,
        ce => grp_fu_261_ce,
        dout => grp_fu_261_p2);

    mul_40s_40s_72_2_1_U170 : component Bert_layer_mul_40s_40s_72_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        dout_WIDTH => 72)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_265_p0,
        din1 => grp_fu_265_p1,
        ce => grp_fu_265_ce,
        dout => grp_fu_265_p2);

    mul_40s_40s_72_2_1_U171 : component Bert_layer_mul_40s_40s_72_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        dout_WIDTH => 72)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_269_p0,
        din1 => grp_fu_269_p1,
        ce => grp_fu_269_ce,
        dout => grp_fu_269_p2);

    mul_40s_40s_72_2_1_U172 : component Bert_layer_mul_40s_40s_72_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        dout_WIDTH => 72)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_273_p0,
        din1 => grp_fu_273_p1,
        ce => grp_fu_273_ce,
        dout => grp_fu_273_p2);

    mul_40s_40s_72_2_1_U173 : component Bert_layer_mul_40s_40s_72_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        dout_WIDTH => 72)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_277_p0,
        din1 => grp_fu_277_p1,
        ce => grp_fu_277_ce,
        dout => grp_fu_277_p2);

    mul_40s_40s_72_2_1_U174 : component Bert_layer_mul_40s_40s_72_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        dout_WIDTH => 72)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_281_p0,
        din1 => grp_fu_281_p1,
        ce => grp_fu_281_ce,
        dout => grp_fu_281_p2);

    mul_40s_40s_72_2_1_U175 : component Bert_layer_mul_40s_40s_72_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        dout_WIDTH => 72)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_285_p0,
        din1 => grp_fu_285_p1,
        ce => grp_fu_285_ce,
        dout => grp_fu_285_p2);

    mul_40s_40s_72_2_1_U176 : component Bert_layer_mul_40s_40s_72_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        dout_WIDTH => 72)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_289_p0,
        din1 => grp_fu_289_p1,
        ce => grp_fu_289_ce,
        dout => grp_fu_289_p2);

    mul_40s_40s_72_2_1_U177 : component Bert_layer_mul_40s_40s_72_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        dout_WIDTH => 72)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_293_p0,
        din1 => grp_fu_293_p1,
        ce => grp_fu_293_ce,
        dout => grp_fu_293_p2);

    mul_40s_40s_72_2_1_U178 : component Bert_layer_mul_40s_40s_72_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 40,
        din1_WIDTH => 40,
        dout_WIDTH => 72)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_297_p0,
        din1 => grp_fu_297_p1,
        ce => grp_fu_297_ce,
        dout => grp_fu_297_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_Attention_layer_fu_146_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Attention_layer_fu_146_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                    grp_Attention_layer_fu_146_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Attention_layer_fu_146_ap_ready = ap_const_logic_1)) then 
                    grp_Attention_layer_fu_146_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln159_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln159_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state6)) then 
                    grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state10)) then 
                    grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state12)) then 
                    grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln159_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                    grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_ready = ap_const_logic_1)) then 
                    grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    h_fu_46_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                h_fu_46 <= ap_const_lv4_0;
            elsif (((icmp_ln159_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                h_fu_46 <= add_ln159_fu_217_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln159_fu_211_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    tmp_s_reg_247(9 downto 6) <= tmp_s_fu_223_p3(9 downto 6);
            end if;
        end if;
    end process;
    tmp_s_reg_247(5 downto 0) <= "000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln159_fu_211_p2, grp_Attention_layer_fu_146_ap_done, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_done, grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_done, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_done, grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9, ap_CS_fsm_state11, ap_CS_fsm_state13, ap_block_state3_on_subcall_done)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((icmp_ln159_fu_211_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (ap_const_boolean_0 = ap_block_state3_on_subcall_done))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((grp_Attention_layer_fu_146_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state6;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state6 => 
                ap_NS_fsm <= ap_ST_fsm_state7;
            when ap_ST_fsm_state7 => 
                if (((grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state7))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_state7;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_state9;
            when ap_ST_fsm_state9 => 
                if (((grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state9))) then
                    ap_NS_fsm <= ap_ST_fsm_state10;
                else
                    ap_NS_fsm <= ap_ST_fsm_state9;
                end if;
            when ap_ST_fsm_state10 => 
                ap_NS_fsm <= ap_ST_fsm_state11;
            when ap_ST_fsm_state11 => 
                if (((grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state11))) then
                    ap_NS_fsm <= ap_ST_fsm_state12;
                else
                    ap_NS_fsm <= ap_ST_fsm_state11;
                end if;
            when ap_ST_fsm_state12 => 
                ap_NS_fsm <= ap_ST_fsm_state13;
            when ap_ST_fsm_state13 => 
                if (((grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state13))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state13;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXX";
        end case;
    end process;

    K_h_V_address0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_K_h_V_address0, grp_Attention_layer_fu_146_v24_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_address0 <= grp_Attention_layer_fu_146_v24_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            K_h_V_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_K_h_V_address0;
        else 
            K_h_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    K_h_V_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_K_h_V_ce0, grp_Attention_layer_fu_146_v24_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_ce0 <= grp_Attention_layer_fu_146_v24_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            K_h_V_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_K_h_V_ce0;
        else 
            K_h_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_V_ce1_assign_proc : process(grp_Attention_layer_fu_146_v24_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_ce1 <= grp_Attention_layer_fu_146_v24_ce1;
        else 
            K_h_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_V_ce10_assign_proc : process(grp_Attention_layer_fu_146_v24_ce10, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_ce10 <= grp_Attention_layer_fu_146_v24_ce10;
        else 
            K_h_V_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_V_ce11_assign_proc : process(grp_Attention_layer_fu_146_v24_ce11, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_ce11 <= grp_Attention_layer_fu_146_v24_ce11;
        else 
            K_h_V_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_V_ce12_assign_proc : process(grp_Attention_layer_fu_146_v24_ce12, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_ce12 <= grp_Attention_layer_fu_146_v24_ce12;
        else 
            K_h_V_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_V_ce13_assign_proc : process(grp_Attention_layer_fu_146_v24_ce13, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_ce13 <= grp_Attention_layer_fu_146_v24_ce13;
        else 
            K_h_V_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_V_ce14_assign_proc : process(grp_Attention_layer_fu_146_v24_ce14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_ce14 <= grp_Attention_layer_fu_146_v24_ce14;
        else 
            K_h_V_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_V_ce15_assign_proc : process(grp_Attention_layer_fu_146_v24_ce15, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_ce15 <= grp_Attention_layer_fu_146_v24_ce15;
        else 
            K_h_V_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_V_ce2_assign_proc : process(grp_Attention_layer_fu_146_v24_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_ce2 <= grp_Attention_layer_fu_146_v24_ce2;
        else 
            K_h_V_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_V_ce3_assign_proc : process(grp_Attention_layer_fu_146_v24_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_ce3 <= grp_Attention_layer_fu_146_v24_ce3;
        else 
            K_h_V_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_V_ce4_assign_proc : process(grp_Attention_layer_fu_146_v24_ce4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_ce4 <= grp_Attention_layer_fu_146_v24_ce4;
        else 
            K_h_V_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_V_ce5_assign_proc : process(grp_Attention_layer_fu_146_v24_ce5, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_ce5 <= grp_Attention_layer_fu_146_v24_ce5;
        else 
            K_h_V_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_V_ce6_assign_proc : process(grp_Attention_layer_fu_146_v24_ce6, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_ce6 <= grp_Attention_layer_fu_146_v24_ce6;
        else 
            K_h_V_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_V_ce7_assign_proc : process(grp_Attention_layer_fu_146_v24_ce7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_ce7 <= grp_Attention_layer_fu_146_v24_ce7;
        else 
            K_h_V_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_V_ce8_assign_proc : process(grp_Attention_layer_fu_146_v24_ce8, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_ce8 <= grp_Attention_layer_fu_146_v24_ce8;
        else 
            K_h_V_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_V_ce9_assign_proc : process(grp_Attention_layer_fu_146_v24_ce9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            K_h_V_ce9 <= grp_Attention_layer_fu_146_v24_ce9;
        else 
            K_h_V_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    K_h_V_we0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_K_h_V_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            K_h_V_we0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_K_h_V_we0;
        else 
            K_h_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_address0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_Q_h_V_address0, grp_Attention_layer_fu_146_v23_address0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_address0 <= grp_Attention_layer_fu_146_v23_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Q_h_V_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_Q_h_V_address0;
        else 
            Q_h_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    Q_h_V_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_Q_h_V_ce0, grp_Attention_layer_fu_146_v23_ce0, ap_CS_fsm_state3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_ce0 <= grp_Attention_layer_fu_146_v23_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Q_h_V_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_Q_h_V_ce0;
        else 
            Q_h_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_ce1_assign_proc : process(grp_Attention_layer_fu_146_v23_ce1, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_ce1 <= grp_Attention_layer_fu_146_v23_ce1;
        else 
            Q_h_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_ce10_assign_proc : process(grp_Attention_layer_fu_146_v23_ce10, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_ce10 <= grp_Attention_layer_fu_146_v23_ce10;
        else 
            Q_h_V_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_ce11_assign_proc : process(grp_Attention_layer_fu_146_v23_ce11, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_ce11 <= grp_Attention_layer_fu_146_v23_ce11;
        else 
            Q_h_V_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_ce12_assign_proc : process(grp_Attention_layer_fu_146_v23_ce12, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_ce12 <= grp_Attention_layer_fu_146_v23_ce12;
        else 
            Q_h_V_ce12 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_ce13_assign_proc : process(grp_Attention_layer_fu_146_v23_ce13, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_ce13 <= grp_Attention_layer_fu_146_v23_ce13;
        else 
            Q_h_V_ce13 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_ce14_assign_proc : process(grp_Attention_layer_fu_146_v23_ce14, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_ce14 <= grp_Attention_layer_fu_146_v23_ce14;
        else 
            Q_h_V_ce14 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_ce15_assign_proc : process(grp_Attention_layer_fu_146_v23_ce15, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_ce15 <= grp_Attention_layer_fu_146_v23_ce15;
        else 
            Q_h_V_ce15 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_ce2_assign_proc : process(grp_Attention_layer_fu_146_v23_ce2, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_ce2 <= grp_Attention_layer_fu_146_v23_ce2;
        else 
            Q_h_V_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_ce3_assign_proc : process(grp_Attention_layer_fu_146_v23_ce3, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_ce3 <= grp_Attention_layer_fu_146_v23_ce3;
        else 
            Q_h_V_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_ce4_assign_proc : process(grp_Attention_layer_fu_146_v23_ce4, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_ce4 <= grp_Attention_layer_fu_146_v23_ce4;
        else 
            Q_h_V_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_ce5_assign_proc : process(grp_Attention_layer_fu_146_v23_ce5, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_ce5 <= grp_Attention_layer_fu_146_v23_ce5;
        else 
            Q_h_V_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_ce6_assign_proc : process(grp_Attention_layer_fu_146_v23_ce6, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_ce6 <= grp_Attention_layer_fu_146_v23_ce6;
        else 
            Q_h_V_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_ce7_assign_proc : process(grp_Attention_layer_fu_146_v23_ce7, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_ce7 <= grp_Attention_layer_fu_146_v23_ce7;
        else 
            Q_h_V_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_ce8_assign_proc : process(grp_Attention_layer_fu_146_v23_ce8, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_ce8 <= grp_Attention_layer_fu_146_v23_ce8;
        else 
            Q_h_V_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_ce9_assign_proc : process(grp_Attention_layer_fu_146_v23_ce9, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            Q_h_V_ce9 <= grp_Attention_layer_fu_146_v23_ce9;
        else 
            Q_h_V_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    Q_h_V_we0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_Q_h_V_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            Q_h_V_we0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_Q_h_V_we0;
        else 
            Q_h_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_V_address0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_V_h_V_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address0, ap_CS_fsm_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            V_h_V_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            V_h_V_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_V_h_V_address0;
        else 
            V_h_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    V_h_V_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_V_h_V_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce0, ap_CS_fsm_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            V_h_V_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            V_h_V_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_V_h_V_ce0;
        else 
            V_h_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_V_ce1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            V_h_V_ce1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce1;
        else 
            V_h_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_V_ce10_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce10, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            V_h_V_ce10 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce10;
        else 
            V_h_V_ce10 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_V_ce11_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce11, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            V_h_V_ce11 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce11;
        else 
            V_h_V_ce11 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_V_ce2_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce2, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            V_h_V_ce2 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce2;
        else 
            V_h_V_ce2 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_V_ce3_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            V_h_V_ce3 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce3;
        else 
            V_h_V_ce3 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_V_ce4_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce4, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            V_h_V_ce4 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce4;
        else 
            V_h_V_ce4 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_V_ce5_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            V_h_V_ce5 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce5;
        else 
            V_h_V_ce5 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_V_ce6_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce6, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            V_h_V_ce6 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce6;
        else 
            V_h_V_ce6 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_V_ce7_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce7, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            V_h_V_ce7 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce7;
        else 
            V_h_V_ce7 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_V_ce8_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce8, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            V_h_V_ce8 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce8;
        else 
            V_h_V_ce8 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_V_ce9_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            V_h_V_ce9 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_V_h_V_ce9;
        else 
            V_h_V_ce9 <= ap_const_logic_0;
        end if; 
    end process;


    V_h_V_we0_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_V_h_V_we0, ap_CS_fsm_state3)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            V_h_V_we0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_V_h_V_we0;
        else 
            V_h_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    add_ln159_fu_217_p2 <= std_logic_vector(unsigned(h_fu_46) + unsigned(ap_const_lv4_1));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state10 <= ap_CS_fsm(9);
    ap_CS_fsm_state11 <= ap_CS_fsm(10);
    ap_CS_fsm_state12 <= ap_CS_fsm(11);
    ap_CS_fsm_state13 <= ap_CS_fsm(12);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);
    ap_ST_fsm_state10_blk <= ap_const_logic_0;

    ap_ST_fsm_state11_blk_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state11_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state11_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state12_blk <= ap_const_logic_0;

    ap_ST_fsm_state13_blk_assign_proc : process(grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state13_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state13_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(ap_block_state3_on_subcall_done)
    begin
        if ((ap_const_boolean_1 = ap_block_state3_on_subcall_done)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_ST_fsm_state5_blk_assign_proc : process(grp_Attention_layer_fu_146_ap_done)
    begin
        if ((grp_Attention_layer_fu_146_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state5_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state5_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state6_blk <= ap_const_logic_0;

    ap_ST_fsm_state7_blk_assign_proc : process(grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state7_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state7_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state8_blk <= ap_const_logic_0;

    ap_ST_fsm_state9_blk_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_done)
    begin
        if ((grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state9_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state9_blk <= ap_const_logic_0;
        end if; 
    end process;


    ap_block_state3_on_subcall_done_assign_proc : process(grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_done, grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_done, grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_done)
    begin
                ap_block_state3_on_subcall_done <= ((grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_done = ap_const_logic_0) or (grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_done = ap_const_logic_0) or (grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_done = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, icmp_ln159_fu_211_p2)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0)) or ((icmp_ln159_fu_211_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, icmp_ln159_fu_211_p2)
    begin
        if (((icmp_ln159_fu_211_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    grp_Attention_layer_fu_146_ap_start <= grp_Attention_layer_fu_146_ap_start_reg;
    grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_start <= grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_ap_start_reg;
    grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_start <= grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_ap_start_reg;
    grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_start <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_ap_start_reg;
    grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_start <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_ap_start_reg;
    grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_start <= grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_ap_start_reg;
    grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_start <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_ap_start_reg;
    grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_start <= grp_Self_attention_Pipeline_l_update_i5_fu_159_ap_start_reg;

    grp_fu_253_ce_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_253_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_253_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_253_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_253_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_253_ce <= grp_Attention_layer_fu_146_grp_fu_253_p_ce;
        else 
            grp_fu_253_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_253_p0_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_253_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_253_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_253_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_253_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_253_p0 <= grp_Attention_layer_fu_146_grp_fu_253_p_din0;
        else 
            grp_fu_253_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_253_p1_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_253_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_253_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_253_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_253_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_253_p1 <= grp_Attention_layer_fu_146_grp_fu_253_p_din1;
        else 
            grp_fu_253_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_257_ce_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_257_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_257_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_257_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_257_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_257_ce <= grp_Attention_layer_fu_146_grp_fu_257_p_ce;
        else 
            grp_fu_257_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_257_p0_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_257_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_257_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_257_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_257_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_257_p0 <= grp_Attention_layer_fu_146_grp_fu_257_p_din0;
        else 
            grp_fu_257_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_257_p1_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_257_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_257_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_257_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_257_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_257_p1 <= grp_Attention_layer_fu_146_grp_fu_257_p_din1;
        else 
            grp_fu_257_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_261_ce_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_261_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_261_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_261_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_261_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_261_ce <= grp_Attention_layer_fu_146_grp_fu_261_p_ce;
        else 
            grp_fu_261_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_261_p0_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_261_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_261_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_261_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_261_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_261_p0 <= grp_Attention_layer_fu_146_grp_fu_261_p_din0;
        else 
            grp_fu_261_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_261_p1_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_261_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_261_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_261_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_261_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_261_p1 <= grp_Attention_layer_fu_146_grp_fu_261_p_din1;
        else 
            grp_fu_261_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_265_ce_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_265_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_265_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_265_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_265_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_265_ce <= grp_Attention_layer_fu_146_grp_fu_265_p_ce;
        else 
            grp_fu_265_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_265_p0_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_265_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_265_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_265_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_265_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_265_p0 <= grp_Attention_layer_fu_146_grp_fu_265_p_din0;
        else 
            grp_fu_265_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_265_p1_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_265_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_265_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_265_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_265_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_265_p1 <= grp_Attention_layer_fu_146_grp_fu_265_p_din1;
        else 
            grp_fu_265_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_269_ce_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_269_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_269_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_269_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_269_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_269_ce <= grp_Attention_layer_fu_146_grp_fu_269_p_ce;
        else 
            grp_fu_269_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_269_p0_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_269_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_269_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_269_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_269_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_269_p0 <= grp_Attention_layer_fu_146_grp_fu_269_p_din0;
        else 
            grp_fu_269_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_269_p1_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_269_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_269_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_269_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_269_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_269_p1 <= grp_Attention_layer_fu_146_grp_fu_269_p_din1;
        else 
            grp_fu_269_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_273_ce_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_273_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_273_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_273_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_273_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_273_ce <= grp_Attention_layer_fu_146_grp_fu_273_p_ce;
        else 
            grp_fu_273_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_273_p0_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_273_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_273_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_273_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_273_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_273_p0 <= grp_Attention_layer_fu_146_grp_fu_273_p_din0;
        else 
            grp_fu_273_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_273_p1_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_273_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_273_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_273_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_273_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_273_p1 <= grp_Attention_layer_fu_146_grp_fu_273_p_din1;
        else 
            grp_fu_273_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_277_ce_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_277_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_277_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_277_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_277_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_277_ce <= grp_Attention_layer_fu_146_grp_fu_277_p_ce;
        else 
            grp_fu_277_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_277_p0_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_277_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_277_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_277_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_277_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_277_p0 <= grp_Attention_layer_fu_146_grp_fu_277_p_din0;
        else 
            grp_fu_277_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_277_p1_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_277_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_277_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_277_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_277_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_277_p1 <= grp_Attention_layer_fu_146_grp_fu_277_p_din1;
        else 
            grp_fu_277_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_281_ce_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_281_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_281_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_281_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_281_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_281_ce <= grp_Attention_layer_fu_146_grp_fu_281_p_ce;
        else 
            grp_fu_281_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_281_p0_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_281_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_281_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_281_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_281_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_281_p0 <= grp_Attention_layer_fu_146_grp_fu_281_p_din0;
        else 
            grp_fu_281_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_281_p1_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_281_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_281_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_281_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_281_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_281_p1 <= grp_Attention_layer_fu_146_grp_fu_281_p_din1;
        else 
            grp_fu_281_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_285_ce_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_285_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_285_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_285_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_285_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_285_ce <= grp_Attention_layer_fu_146_grp_fu_285_p_ce;
        else 
            grp_fu_285_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_285_p0_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_285_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_285_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_285_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_285_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_285_p0 <= grp_Attention_layer_fu_146_grp_fu_285_p_din0;
        else 
            grp_fu_285_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_285_p1_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_285_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_285_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_285_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_285_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_285_p1 <= grp_Attention_layer_fu_146_grp_fu_285_p_din1;
        else 
            grp_fu_285_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_289_ce_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_289_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_289_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_289_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_289_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_289_ce <= grp_Attention_layer_fu_146_grp_fu_289_p_ce;
        else 
            grp_fu_289_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_289_p0_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_289_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_289_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_289_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_289_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_289_p0 <= grp_Attention_layer_fu_146_grp_fu_289_p_din0;
        else 
            grp_fu_289_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_289_p1_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_289_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_289_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_289_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_289_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_289_p1 <= grp_Attention_layer_fu_146_grp_fu_289_p_din1;
        else 
            grp_fu_289_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_293_ce_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_293_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_293_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_293_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_293_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_293_ce <= grp_Attention_layer_fu_146_grp_fu_293_p_ce;
        else 
            grp_fu_293_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_293_p0_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_293_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_293_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_293_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_293_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_293_p0 <= grp_Attention_layer_fu_146_grp_fu_293_p_din0;
        else 
            grp_fu_293_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_293_p1_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_293_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_293_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_293_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_293_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_293_p1 <= grp_Attention_layer_fu_146_grp_fu_293_p_din1;
        else 
            grp_fu_293_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_297_ce_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_297_p_ce, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_297_p_ce, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_297_ce <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_297_p_ce;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_297_ce <= grp_Attention_layer_fu_146_grp_fu_297_p_ce;
        else 
            grp_fu_297_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_297_p0_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_297_p_din0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_297_p_din0, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_297_p0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_297_p_din0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_297_p0 <= grp_Attention_layer_fu_146_grp_fu_297_p_din0;
        else 
            grp_fu_297_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_297_p1_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_297_p_din1, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_297_p_din1, ap_CS_fsm_state5, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            grp_fu_297_p1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_grp_fu_297_p_din1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_297_p1 <= grp_Attention_layer_fu_146_grp_fu_297_p_din1;
        else 
            grp_fu_297_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_301_ce_assign_proc : process(grp_Attention_layer_fu_146_grp_fu_301_p_ce, ap_CS_fsm_state5)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            grp_fu_301_ce <= grp_Attention_layer_fu_146_grp_fu_301_p_ce;
        else 
            grp_fu_301_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_305_ce_assign_proc : process(grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_grp_fu_305_p_ce, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            grp_fu_305_ce <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_grp_fu_305_p_ce;
        else 
            grp_fu_305_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_309_ce_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_309_p_ce, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_309_ce <= grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_309_p_ce;
        else 
            grp_fu_309_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_313_ce_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_313_p_ce, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_313_ce <= grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_313_p_ce;
        else 
            grp_fu_313_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_317_ce_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_317_p_ce, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_317_ce <= grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_317_p_ce;
        else 
            grp_fu_317_ce <= ap_const_logic_1;
        end if; 
    end process;


    grp_fu_320_ce_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_320_p_ce, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            grp_fu_320_ce <= grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_320_p_ce;
        else 
            grp_fu_320_ce <= ap_const_logic_1;
        end if; 
    end process;

    grp_fu_845_p_ce <= grp_fu_253_ce;
    grp_fu_845_p_din0 <= grp_fu_253_p0;
    grp_fu_845_p_din1 <= grp_fu_253_p1;
    grp_fu_849_p_ce <= grp_fu_301_ce;
    grp_fu_849_p_din0 <= grp_Attention_layer_fu_146_grp_fu_301_p_din0;
    grp_fu_849_p_din1 <= grp_Attention_layer_fu_146_grp_fu_301_p_din1;
    grp_fu_853_p_ce <= grp_fu_305_ce;
    grp_fu_853_p_din0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_grp_fu_305_p_din0;
    grp_fu_853_p_din1 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_grp_fu_305_p_din1;
    grp_fu_853_p_opcode <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_grp_fu_305_p_opcode;
    grp_fu_857_p_ce <= grp_fu_309_ce;
    grp_fu_857_p_din0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_309_p_din0;
    grp_fu_857_p_din1 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_309_p_din1;
    grp_fu_861_p_ce <= grp_fu_313_ce;
    grp_fu_861_p_din0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_313_p_din0;
    grp_fu_861_p_din1 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_313_p_din1;
    grp_fu_865_p_ce <= grp_fu_317_ce;
    grp_fu_865_p_din0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_317_p_din0;
    grp_fu_868_p_ce <= grp_fu_320_ce;
    grp_fu_868_p_din0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_grp_fu_320_p_din0;
    icmp_ln159_fu_211_p2 <= "1" when (h_fu_46 = ap_const_lv4_C) else "0";

    inp_sumRow_address0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_inp_sumRow_address0, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_address0, grp_Self_attention_Pipeline_l_update_i5_fu_159_inp_sumRow_address0, ap_CS_fsm_state3, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            inp_sumRow_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_inp_sumRow_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            inp_sumRow_address0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_sumRow_address0 <= grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_inp_sumRow_address0;
        else 
            inp_sumRow_address0 <= "XXXX";
        end if; 
    end process;


    inp_sumRow_ce0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_inp_sumRow_ce0, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_ce0, grp_Self_attention_Pipeline_l_update_i5_fu_159_inp_sumRow_ce0, ap_CS_fsm_state3, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            inp_sumRow_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_inp_sumRow_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            inp_sumRow_ce0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_sumRow_ce0 <= grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_inp_sumRow_ce0;
        else 
            inp_sumRow_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    inp_sumRow_ce1_assign_proc : process(grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_ce1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            inp_sumRow_ce1 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_ce1;
        else 
            inp_sumRow_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    inp_sumRow_d0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_inp_sumRow_d0, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_d0, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            inp_sumRow_d0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_sumRow_d0 <= grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_inp_sumRow_d0;
        else 
            inp_sumRow_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    inp_sumRow_we0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_inp_sumRow_we0, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_we0, ap_CS_fsm_state3, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            inp_sumRow_we0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_inp_sumRow_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            inp_sumRow_we0 <= grp_Self_attention_Pipeline_VITIS_LOOP_100_1_fu_136_inp_sumRow_we0;
        else 
            inp_sumRow_we0 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_s_fu_223_p3 <= (h_fu_46 & ap_const_lv6_0);
    v82_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v82_address0;
    v82_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v82_ce0;
    v83_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v83_address0;
    v83_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v83_ce0;
    v84_address0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v84_address0;
    v84_ce0 <= grp_Self_attention_Pipeline_l_mh_separate_i7_l_j7_fu_122_v84_ce0;
    v85_address0 <= grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v85_address0;
    v85_ce0 <= grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v85_ce0;
    v85_d0 <= grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v85_d0;
    v85_we0 <= grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v85_we0;

    v95_address0_assign_proc : process(grp_Attention_layer_fu_146_v25_address0, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_address0, grp_Self_attention_Pipeline_l_update_i5_fu_159_v95_address0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v95_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v95_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v95_address0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            v95_address0 <= grp_Attention_layer_fu_146_v25_address0;
        else 
            v95_address0 <= "XXXXXXXX";
        end if; 
    end process;


    v95_address1_assign_proc : process(grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_address1, grp_Self_attention_Pipeline_l_update_i5_fu_159_v95_address1, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v95_address1 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v95_address1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v95_address1 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_address1;
        else 
            v95_address1 <= "XXXXXXXX";
        end if; 
    end process;


    v95_ce0_assign_proc : process(grp_Attention_layer_fu_146_v25_ce0, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_ce0, grp_Self_attention_Pipeline_l_update_i5_fu_159_v95_ce0, ap_CS_fsm_state5, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v95_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v95_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v95_ce0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            v95_ce0 <= grp_Attention_layer_fu_146_v25_ce0;
        else 
            v95_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v95_ce1_assign_proc : process(grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_ce1, grp_Self_attention_Pipeline_l_update_i5_fu_159_v95_ce1, ap_CS_fsm_state7, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v95_ce1 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v95_ce1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v95_ce1 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_ce1;
        else 
            v95_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    v95_d0_assign_proc : process(grp_Attention_layer_fu_146_v25_d0, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_d0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v95_d0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            v95_d0 <= grp_Attention_layer_fu_146_v25_d0;
        else 
            v95_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v95_we0_assign_proc : process(grp_Attention_layer_fu_146_v25_we0, grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_we0, ap_CS_fsm_state5, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v95_we0 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            v95_we0 <= grp_Attention_layer_fu_146_v25_we0;
        else 
            v95_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v95_we1_assign_proc : process(grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_we1, ap_CS_fsm_state7)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
            v95_we1 <= grp_Self_attention_Pipeline_l_exp_sum_i4_fu_153_v95_we1;
        else 
            v95_we1 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_0_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_0_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_0_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_0_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_0_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_0_address0;
        else 
            v96_V_0_address0 <= "XXXX";
        end if; 
    end process;


    v96_V_0_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_0_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_0_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_0_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_0_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_0_ce0;
        else 
            v96_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_0_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_0_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_0_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_0_we0;
        else 
            v96_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_10_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_10_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_10_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_10_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_10_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_10_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_10_address0;
        else 
            v96_V_10_address0 <= "XXXX";
        end if; 
    end process;


    v96_V_10_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_10_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_10_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_10_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_10_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_10_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_10_ce0;
        else 
            v96_V_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_10_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_10_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_10_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_10_we0;
        else 
            v96_V_10_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_11_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_11_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_11_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_11_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_11_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_11_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_11_address0;
        else 
            v96_V_11_address0 <= "XXXX";
        end if; 
    end process;


    v96_V_11_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_11_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_11_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_11_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_11_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_11_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_11_ce0;
        else 
            v96_V_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_11_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_11_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_11_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_11_we0;
        else 
            v96_V_11_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_1_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_1_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_1_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_1_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_1_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_1_address0;
        else 
            v96_V_1_address0 <= "XXXX";
        end if; 
    end process;


    v96_V_1_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_1_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_1_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_1_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_1_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_1_ce0;
        else 
            v96_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_1_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_1_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_1_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_1_we0;
        else 
            v96_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_2_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_2_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_2_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_2_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_2_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_2_address0;
        else 
            v96_V_2_address0 <= "XXXX";
        end if; 
    end process;


    v96_V_2_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_2_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_2_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_2_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_2_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_2_ce0;
        else 
            v96_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_2_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_2_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_2_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_2_we0;
        else 
            v96_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_3_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_3_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_3_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_3_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_3_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_3_address0;
        else 
            v96_V_3_address0 <= "XXXX";
        end if; 
    end process;


    v96_V_3_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_3_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_3_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_3_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_3_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_3_ce0;
        else 
            v96_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_3_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_3_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_3_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_3_we0;
        else 
            v96_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_4_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_4_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_4_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_4_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_4_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_4_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_4_address0;
        else 
            v96_V_4_address0 <= "XXXX";
        end if; 
    end process;


    v96_V_4_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_4_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_4_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_4_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_4_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_4_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_4_ce0;
        else 
            v96_V_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_4_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_4_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_4_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_4_we0;
        else 
            v96_V_4_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_5_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_5_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_5_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_5_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_5_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_5_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_5_address0;
        else 
            v96_V_5_address0 <= "XXXX";
        end if; 
    end process;


    v96_V_5_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_5_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_5_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_5_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_5_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_5_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_5_ce0;
        else 
            v96_V_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_5_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_5_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_5_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_5_we0;
        else 
            v96_V_5_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_6_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_6_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_6_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_6_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_6_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_6_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_6_address0;
        else 
            v96_V_6_address0 <= "XXXX";
        end if; 
    end process;


    v96_V_6_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_6_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_6_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_6_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_6_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_6_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_6_ce0;
        else 
            v96_V_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_6_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_6_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_6_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_6_we0;
        else 
            v96_V_6_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_7_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_7_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_7_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_7_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_7_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_7_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_7_address0;
        else 
            v96_V_7_address0 <= "XXXX";
        end if; 
    end process;


    v96_V_7_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_7_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_7_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_7_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_7_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_7_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_7_ce0;
        else 
            v96_V_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_7_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_7_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_7_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_7_we0;
        else 
            v96_V_7_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_8_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_8_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_8_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_8_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_8_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_8_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_8_address0;
        else 
            v96_V_8_address0 <= "XXXX";
        end if; 
    end process;


    v96_V_8_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_8_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_8_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_8_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_8_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_8_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_8_ce0;
        else 
            v96_V_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_8_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_8_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_8_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_8_we0;
        else 
            v96_V_8_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_9_address0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_9_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_9_address0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_9_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_9_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_9_address0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_9_address0;
        else 
            v96_V_9_address0 <= "XXXX";
        end if; 
    end process;


    v96_V_9_ce0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_9_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_9_ce0, ap_CS_fsm_state9, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v96_V_9_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v96_V_9_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_9_ce0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_9_ce0;
        else 
            v96_V_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v96_V_9_we0_assign_proc : process(grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_9_we0, ap_CS_fsm_state9)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state9)) then 
            v96_V_9_we0 <= grp_Self_attention_Pipeline_l_update_i5_fu_159_v96_V_9_we0;
        else 
            v96_V_9_we0 <= ap_const_logic_0;
        end if; 
    end process;


    v97_V_address0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_v97_V_address0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_address0, grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v97_V_address0, ap_CS_fsm_state3, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v97_V_address0 <= grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v97_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v97_V_address0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v97_V_address0 <= grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_v97_V_address0;
        else 
            v97_V_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    v97_V_ce0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_v97_V_ce0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_ce0, grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v97_V_ce0, ap_CS_fsm_state3, ap_CS_fsm_state11, ap_CS_fsm_state13)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state13)) then 
            v97_V_ce0 <= grp_Self_attention_Pipeline_l_mh_merge_i8_l_j8_fu_195_v97_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v97_V_ce0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v97_V_ce0 <= grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_v97_V_ce0;
        else 
            v97_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    v97_V_ce1_assign_proc : process(grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_ce1, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v97_V_ce1 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_ce1;
        else 
            v97_V_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    v97_V_d0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_v97_V_d0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_d0, ap_CS_fsm_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v97_V_d0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v97_V_d0 <= grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_v97_V_d0;
        else 
            v97_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    v97_V_we0_assign_proc : process(grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_v97_V_we0, grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_we0, ap_CS_fsm_state3, ap_CS_fsm_state11)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
            v97_V_we0 <= grp_Self_attention_Pipeline_l_gemm_i6_l_j6_fu_177_v97_V_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            v97_V_we0 <= grp_Self_attention_Pipeline_VITIS_LOOP_131_1_VITIS_LOOP_132_2_fu_141_v97_V_we0;
        else 
            v97_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
