{"vcs1":{"timestamp_begin":1728212453.914451491, "rt":16.62, "ut":16.19, "st":0.73}}
{"vcselab":{"timestamp_begin":1728212470.620344012, "rt":1.24, "ut":0.46, "st":0.19}}
{"link":{"timestamp_begin":1728212471.930769889, "rt":0.68, "ut":0.15, "st":0.35}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1728212453.262158921}
{"VCS_COMP_START_TIME": 1728212453.262158921}
{"VCS_COMP_END_TIME": 1728212474.599038814}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 389172}}
{"stitch_vcselab": {"peak_mem": 240268}}
