<html><head><link type='text/css' href='style.css' rel='stylesheet'></head><body class='pgBgnd'>
<h3 align='center'>Equations</h3>
<table width='90%' align='center' border='1' cellpadding='0' cellspacing='0'>
<tr><td>
</td></tr><tr><td>
********** Mapped Logic **********
</td></tr><tr><td>
FDCPE_Arbitration/BusActive: FDCPE port map (Arbitration/BusActive,Arbitration/BusActive_D,BCLK,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Arbitration/BusActive_D <= ((NOT nTIP)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nREQ1 AND NOT nGNT1)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nREQ3 AND NOT nGNT3)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nREQ2 AND NOT nGNT2)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nREQ0 AND NOT nGNT0));
</td></tr><tr><td>
FDCPE_Arbitration/Mtrien_nBB: FDCPE port map (Arbitration/Mtrien_nBB,Arbitration/Mtrien_nBB_D,BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;Arbitration/Mtrien_nBB_D <= (nGNT0 AND nGNT1 AND nGNT2 AND nGNT3 AND NOT nBG);
</td></tr><tr><td>
FDCPE_E: FDCPE port map (E,E_D,NOT MC6800/MY7,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;E_D <= ((MC6800/ECount(1) AND MC6800/ECount(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MC6800/ECount(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (E AND NOT MC6800/ECount(1) AND NOT MC6800/ECount(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MC6800/ECount(3))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MC6800/ECount(0) AND NOT MC6800/ECount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MC6800/ECount(2) AND MC6800/ECount(3)));
</td></tr><tr><td>
</td></tr><tr><td>
</td></tr><tr><td>
FTCPE_MC6800/ECount0: FTCPE port map (MC6800/ECount(0),'1',NOT MC6800/MY7,'0','0');
</td></tr><tr><td>
FTCPE_MC6800/ECount1: FTCPE port map (MC6800/ECount(1),MC6800/ECount_T(1),NOT MC6800/MY7,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MC6800/ECount_T(1) <= ((NOT MC6800/ECount(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT MC6800/ECount(1) AND NOT MC6800/ECount(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MC6800/ECount(3)));
</td></tr><tr><td>
FTCPE_MC6800/ECount2: FTCPE port map (MC6800/ECount(2),MC6800/ECount_T(2),NOT MC6800/MY7,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MC6800/ECount_T(2) <= (MC6800/ECount(0) AND MC6800/ECount(1));
</td></tr><tr><td>
FTCPE_MC6800/ECount3: FTCPE port map (MC6800/ECount(3),MC6800/ECount_T(3),NOT MC6800/MY7,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MC6800/ECount_T(3) <= ((MC6800/ECount(0) AND MC6800/ECount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	MC6800/ECount(2))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (MC6800/ECount(0) AND NOT MC6800/ECount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MC6800/ECount(2) AND MC6800/ECount(3)));
</td></tr><tr><td>
FTCPE_MC6800/MY14: FTCPE port map (MC6800/MY14,'1',CLK28,'0','0');
</td></tr><tr><td>
FTCPE_MC6800/MY7: FTCPE port map (MC6800/MY7,'1',MC6800/MY14,'0','0');
</td></tr><tr><td>
FDCPE_MC6800/VMACycle: FDCPE port map (MC6800/VMACycle,MC6800/VMACycle_D,NOT CLK7,NOT nRESET,'0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;MC6800/VMACycle_D <= (NOT nVPA AND NOT MC6800/ECount(0) AND MC6800/ECount(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT MC6800/ECount(2) AND NOT MC6800/ECount(3));
</td></tr><tr><td>
FTCPE_RESET/ResetCounter0: FTCPE port map (RESET/ResetCounter(0),RESET/ResetCounter_T(0),BCLK,'0','0',nBTNRST);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RESET/ResetCounter_T(0) <= ((RESET/ResetCounter(2) AND NOT RESET/ResetCounter(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RESET/ResetCounter(3) AND NOT RESET/ResetCounter(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RESET/ResetCounter(2) AND NOT RESET/ResetCounter(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT RESET/ResetCounter(3) AND NOT RESET/ResetCounter(1) AND nRESET));
</td></tr><tr><td>
FTCPE_RESET/ResetCounter1: FTCPE port map (RESET/ResetCounter(1),RESET/ResetCounter(0),BCLK,'0','0',nBTNRST);
</td></tr><tr><td>
FTCPE_RESET/ResetCounter2: FTCPE port map (RESET/ResetCounter(2),RESET/ResetCounter_T(2),BCLK,'0','0',nBTNRST);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RESET/ResetCounter_T(2) <= ((RESET/ResetCounter(0) AND RESET/ResetCounter(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RESET/ResetCounter(2) AND NOT RESET/ResetCounter(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RESET/ResetCounter(3) AND NOT RESET/ResetCounter(1)));
</td></tr><tr><td>
FTCPE_RESET/ResetCounter3: FTCPE port map (RESET/ResetCounter(3),RESET/ResetCounter_T(3),BCLK,'0','0',nBTNRST);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;RESET/ResetCounter_T(3) <= ((RESET/ResetCounter(2) AND RESET/ResetCounter(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RESET/ResetCounter(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (RESET/ResetCounter(2) AND NOT RESET/ResetCounter(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RESET/ResetCounter(3) AND NOT RESET/ResetCounter(1)));
</td></tr><tr><td>
FDCPE_nBB: FDCPE port map (nBB_I,nBB,BCLK,'0','0');
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nBB <= (nGNT0 AND nGNT1 AND nGNT2 AND nGNT3);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nBB <= nBB_I when nBB_OE = '1' else 'Z';
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nBB_OE <= NOT Arbitration/Mtrien_nBB;
</td></tr><tr><td>
FDCPE_nBG: FDCPE port map (nBG,nBG_D,BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nBG_D <= (nREQ3 AND nREQ2 AND nREQ1 AND nREQ0 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Arbitration/BusActive);
</td></tr><tr><td>
</td></tr><tr><td>
nCIA0 <= NOT (((A(19) AND A(18) AND A(17) AND A(16) AND A(15) AND A(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(13) AND NOT A(12) AND NOT nTIP AND A(20) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(23) AND NOT A(22) AND A(21) AND NOT A(30) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND NOT FC(2) AND nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(19) AND A(18) AND A(17) AND A(16) AND A(15) AND A(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(13) AND NOT A(12) AND NOT nTIP AND A(20) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(23) AND NOT A(22) AND A(21) AND NOT A(30) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND NOT FC(1) AND nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(19) AND A(18) AND A(17) AND A(16) AND A(15) AND A(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(13) AND NOT A(12) AND NOT nTIP AND A(20) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(23) AND NOT A(22) AND A(21) AND NOT A(30) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND NOT FC(0) AND nRESET)));
</td></tr><tr><td>
</td></tr><tr><td>
nCIA1 <= NOT (((A(19) AND A(18) AND A(17) AND A(16) AND A(15) AND A(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(13) AND A(12) AND NOT nTIP AND A(20) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(23) AND NOT A(22) AND A(21) AND NOT A(30) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND NOT FC(2) AND nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(19) AND A(18) AND A(17) AND A(16) AND A(15) AND A(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(13) AND A(12) AND NOT nTIP AND A(20) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(23) AND NOT A(22) AND A(21) AND NOT A(30) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND NOT FC(1) AND nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(19) AND A(18) AND A(17) AND A(16) AND A(15) AND A(14) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(13) AND A(12) AND NOT nTIP AND A(20) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(23) AND NOT A(22) AND A(21) AND NOT A(30) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND NOT FC(0) AND nRESET)));
</td></tr><tr><td>
FDCPE_nGNT0: FDCPE port map (nGNT0,nGNT0_D,BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nGNT0_D <= (NOT nREQ0 AND NOT Arbitration/BusActive);
</td></tr><tr><td>
FDCPE_nGNT1: FDCPE port map (nGNT1,nGNT1_D,BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nGNT1_D <= (NOT nREQ1 AND nREQ0 AND NOT Arbitration/BusActive);
</td></tr><tr><td>
FDCPE_nGNT2: FDCPE port map (nGNT2,nGNT2_D,BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nGNT2_D <= (NOT nREQ2 AND nREQ1 AND nREQ0 AND NOT Arbitration/BusActive);
</td></tr><tr><td>
FDCPE_nGNT3: FDCPE port map (nGNT3,nGNT3_D,BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nGNT3_D <= (NOT nREQ3 AND nREQ2 AND nREQ1 AND nREQ0 AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT Arbitration/BusActive);
</td></tr><tr><td>
FDCPE_nLDS: FDCPE port map (nLDS,nLDS_D,CLK7,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nLDS_D <= (SIZ(0) AND NOT SIZ(1) AND NOT A(0));
</td></tr><tr><td>
FDCPE_nLLBE: FDCPE port map (nLLBE,nLLBE_D,BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nLLBE_D <= ((NOT RnW AND SIZ(0) AND NOT SIZ(1) AND NOT A(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RnW AND SIZ(0) AND NOT SIZ(1) AND NOT A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RnW AND NOT SIZ(0) AND SIZ(1) AND NOT A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RnW AND SIZ(1) AND NOT A(0) AND NOT A(1)));
</td></tr><tr><td>
FDCPE_nLMBE: FDCPE port map (nLMBE,nLMBE_D,BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nLMBE_D <= ((NOT RnW AND A(0) AND A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RnW AND SIZ(0) AND NOT SIZ(1) AND NOT A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RnW AND NOT SIZ(0) AND SIZ(1) AND NOT A(0) AND NOT A(1)));
</td></tr><tr><td>
</td></tr><tr><td>
nRAMEN <= NOT (((NOT A(19) AND NOT A(18) AND NOT A(17) AND NOT nTIP AND NOT OVL AND NOT A(20) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(23) AND NOT A(22) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND NOT A(30) AND NOT A(29) AND NOT A(31) AND NOT FC(2) AND nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(19) AND NOT A(18) AND NOT A(17) AND NOT nTIP AND NOT OVL AND NOT A(20) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(23) AND NOT A(22) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND NOT A(30) AND NOT A(29) AND NOT A(31) AND NOT FC(1) AND nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(19) AND NOT A(18) AND NOT A(17) AND NOT nTIP AND NOT OVL AND NOT A(20) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(23) AND NOT A(22) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(21) AND NOT A(30) AND NOT A(29) AND NOT A(31) AND NOT FC(0) AND nRESET)));
</td></tr><tr><td>
</td></tr><tr><td>
nREGEN <= NOT (((NOT nTIP AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND A(22) AND NOT A(30) AND NOT A(29) AND NOT A(31) AND NOT FC(2) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nTIP AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND A(22) AND NOT A(30) AND NOT A(29) AND NOT A(31) AND NOT FC(1) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT nTIP AND NOT A(28) AND NOT A(27) AND NOT A(26) AND NOT A(25) AND NOT A(24) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	A(23) AND A(22) AND NOT A(30) AND NOT A(29) AND NOT A(31) AND NOT FC(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	nRESET)));
</td></tr><tr><td>
FDCPE_nRESET: FDCPE port map (nRESET,'1',BCLK,NOT nBTNRST,'0',nRESET_CE);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nRESET_CE <= (RESET/ResetCounter(2) AND NOT RESET/ResetCounter(0) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	RESET/ResetCounter(3) AND NOT RESET/ResetCounter(1));
</td></tr><tr><td>
</td></tr><tr><td>
nROMOE <= NOT (((A(19) AND NOT nTIP AND NOT OVL AND A(20) AND NOT A(28) AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(23) AND A(22) AND A(21) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(31) AND RnW AND NOT FC(2) AND nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(19) AND NOT nTIP AND NOT OVL AND A(20) AND NOT A(28) AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(23) AND A(22) AND A(21) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(31) AND RnW AND NOT FC(1) AND nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(19) AND NOT nTIP AND NOT OVL AND A(20) AND NOT A(28) AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND NOT A(25) AND NOT A(24) AND A(23) AND A(22) AND A(21) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(31) AND RnW AND NOT FC(0) AND nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(19) AND NOT nTIP AND OVL AND NOT A(20) AND NOT A(28) AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(31) AND RnW AND NOT FC(2) AND nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(19) AND NOT nTIP AND OVL AND NOT A(20) AND NOT A(28) AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(31) AND RnW AND NOT FC(1) AND nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT A(19) AND NOT nTIP AND OVL AND NOT A(20) AND NOT A(28) AND NOT A(27) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(26) AND NOT A(25) AND NOT A(24) AND NOT A(23) AND NOT A(22) AND NOT A(21) AND NOT A(30) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(29) AND NOT A(31) AND RnW AND NOT FC(0) AND nRESET)));
</td></tr><tr><td>
</td></tr><tr><td>
nRTCRD <= NOT (((A(19) AND A(18) AND A(20) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(23) AND A(22) AND NOT A(21) AND NOT A(30) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND RnW AND NOT FC(2) AND nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(19) AND A(18) AND A(20) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(23) AND A(22) AND NOT A(21) AND NOT A(30) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND RnW AND NOT FC(1) AND nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(19) AND A(18) AND A(20) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(23) AND A(22) AND NOT A(21) AND NOT A(30) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND RnW AND NOT FC(0) AND nRESET)));
</td></tr><tr><td>
</td></tr><tr><td>
nRTCWR <= NOT (((A(19) AND A(18) AND A(20) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(23) AND A(22) AND NOT A(21) AND NOT A(30) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND NOT RnW AND NOT FC(2) AND nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(19) AND A(18) AND A(20) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(23) AND A(22) AND NOT A(21) AND NOT A(30) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND NOT RnW AND NOT FC(1) AND nRESET)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (A(19) AND A(18) AND A(20) AND NOT A(28) AND NOT A(27) AND NOT A(26) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(25) AND NOT A(24) AND A(23) AND A(22) AND NOT A(21) AND NOT A(30) AND NOT A(29) AND 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	NOT A(31) AND NOT RnW AND NOT FC(0) AND nRESET)));
</td></tr><tr><td>
FDCPE_nUDS: FDCPE port map (nUDS,A(0),CLK7,'0',NOT nRESET);
</td></tr><tr><td>
FDCPE_nUMBE: FDCPE port map (nUMBE,nUMBE_D,BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nUMBE_D <= ((NOT RnW AND A(1))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RnW AND SIZ(0) AND NOT SIZ(1) AND NOT A(0)));
</td></tr><tr><td>
FDCPE_nUUBE: FDCPE port map (nUUBE,nUUBE_D,BCLK,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nUUBE_D <= ((NOT RnW AND A(0))
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (NOT RnW AND A(1)));
</td></tr><tr><td>
FDCPE_nVMA: FDCPE port map (nVMA,nVMA_D,NOT CLK7,'0',NOT nRESET);
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;nVMA_D <= ((nVPA)
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp;	OR (nVMA AND NOT MC6800/VMACycle));
</td></tr><tr><td>
Register Legend:
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FDCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; FTCPE (Q,D,C,CLR,PRE,CE); 
<br/>&nbsp;&nbsp;&nbsp;&nbsp;&nbsp; LDCP  (Q,D,G,CLR,PRE); 
</td></tr><tr><td>
</td></tr>
</table>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
