/***************************************************************************
 *     Copyright (c) 1999-2014, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Fri Nov 21 03:17:42 2014
 *                 Full Compile MD5 Checksum a864c4f4573b20b1fbd30dec73f44d49
 *                   (minus title and desc)
 *                 MD5 Checksum              1ad54f1d3bce15a0b4fb1c3ec998d42d
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 *
 ***************************************************************************/

#ifndef BCHP_UNIMAC_CORE0_UNI3_H__
#define BCHP_UNIMAC_CORE0_UNI3_H__

/***************************************************************************
 *UNIMAC_CORE0_UNI3 - Unimac Core Registers
 ***************************************************************************/
#define BCHP_UNIMAC_CORE0_UNI3_UMAC_DUMMY        0x00400800 /* UniMAC Dummy Register */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_HD_BKP_CNTL 0x00400804 /* UniMAC Half Duplex Backpressure Control Register */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD        0x00400808 /* UniMAC Command Register */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MAC0       0x0040080c /* UniMAC MAC 0 */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MAC1       0x00400810 /* UniMAC MAC 1 */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_LEN    0x00400814 /* UniMAC Frame Length */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PAUSE_QUANT 0x00400818 /* UniMAC Pause Quanta */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_TS_SEQ_ID 0x0040083c /* Transmit Two Step Timestamp Sequence ID */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE       0x00400844 /* UniMAC Mode */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_TAG0   0x00400848 /* UniMAC Preamble Outer TAG 0 */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_TAG1   0x0040084c /* UniMAC Preamble Outer TAG 1 */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RX_PAUSE_QUANTA_SCALE 0x00400850 /* UniMAC Rx pause quanta scale */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_PREAMBLE 0x00400854 /* UniMAC Tx preamble */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_IPG_LEN 0x0040085c /* UniMAC Inter Packet Gap */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_XOFF_TIMER 0x00400860 /* XOFF value for PFC Tx packet */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL   0x00400864 /* UniMAC EEE Control */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MII_EEE_LPI_TIMER 0x00400868 /* UniMAC MII EEE  LPI Timer */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_GMII_EEE_LPI_TIMER 0x0040086c /* UniMAC GMII EEE  LPI Timer */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_REF_COUNT 0x00400870 /* UniMAC EEE Reference Count */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TIMESTAMP_ADJUST 0x00400874 /* 1588 one step timestamp control */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RX_PKT_DROP_STATUS 0x00400878 /* UniMAC Rx Pkt Drop Status */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_SYMMETRIC_IDLE_THRESHOLD 0x0040087c /* UniMAC Symmetric Idle Threshold */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MII_EEE_WAKE_TIMER 0x00400880 /* UniMAC MII EEE  Wake Timer */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_GMII_EEE_WAKE_TIMER 0x00400884 /* UniMAC GMII EEE  Wake Timer */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_REV_ID     0x00400888 /* UniMAC Revision ID */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_TYPE   0x00400b00 /* Programmable ethertype for PFC */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_OPCODE 0x00400b04 /* Programmable opcode for PFC */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_DA_0   0x00400b08 /* Lower 32 bits of programmable DA for PFC */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_DA_1   0x00400b0c /* Upper 16 bits of programmable DA for PFC */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MACSEC_PROG_TX_CRC 0x00400b10 /* UniMAC Programmable CRC value */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MACSEC_CNTRL 0x00400b14 /* UniMAC Misc. MACSEC Control Register */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TS_STATUS_CNTRL 0x00400b18 /* UniMAC Timestamp Status */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_TS_DATA 0x00400b1c /* UniMAC Timestamp Data */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PAUSE_CNTRL 0x00400b30 /* UniMAC Repetitive Pause Control in TX direction */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TXFIFO_FLUSH 0x00400b34 /* UniMAC TX Flush */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RXFIFO_STAT 0x00400b38 /* UniMAC RX FIFO Status */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TXFIFO_STAT 0x00400b3c /* UniMAC TX FIFO Status */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL   0x00400b40 /* UniMAC PFC Control */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_REFRESH_CTRL 0x00400b44 /* UniMAC PFC Refresh Control */

/***************************************************************************
 *UMAC_DUMMY - UniMAC Dummy Register
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UMAC_DUMMY :: reserved0 [31:08] */
#define BCHP_UNIMAC_CORE0_UNI3_UMAC_DUMMY_reserved0_MASK           0xffffff00
#define BCHP_UNIMAC_CORE0_UNI3_UMAC_DUMMY_reserved0_SHIFT          8

/* UNIMAC_CORE0_UNI3 :: UMAC_DUMMY :: umac_dummy [07:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UMAC_DUMMY_umac_dummy_MASK          0x000000ff
#define BCHP_UNIMAC_CORE0_UNI3_UMAC_DUMMY_umac_dummy_SHIFT         0

/***************************************************************************
 *UNIMAC_HD_BKP_CNTL - UniMAC Half Duplex Backpressure Control Register
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_HD_BKP_CNTL :: reserved0 [31:07] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_HD_BKP_CNTL_reserved0_MASK   0xffffff80
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_HD_BKP_CNTL_reserved0_SHIFT  7

/* UNIMAC_CORE0_UNI3 :: UNIMAC_HD_BKP_CNTL :: ipg_config_rx [06:02] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_HD_BKP_CNTL_ipg_config_rx_MASK 0x0000007c
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_HD_BKP_CNTL_ipg_config_rx_SHIFT 2
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_HD_BKP_CNTL_ipg_config_rx_DEFAULT 0x00000005

/* UNIMAC_CORE0_UNI3 :: UNIMAC_HD_BKP_CNTL :: hd_fc_bkoff_ok [01:01] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_HD_BKP_CNTL_hd_fc_bkoff_ok_MASK 0x00000002
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_HD_BKP_CNTL_hd_fc_bkoff_ok_SHIFT 1
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_HD_BKP_CNTL_hd_fc_bkoff_ok_DEFAULT 0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_HD_BKP_CNTL :: hd_fc_ena [00:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_HD_BKP_CNTL_hd_fc_ena_MASK   0x00000001
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_HD_BKP_CNTL_hd_fc_ena_SHIFT  0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_HD_BKP_CNTL_hd_fc_ena_DEFAULT 0x00000000

/***************************************************************************
 *UNIMAC_CMD - UniMAC Command Register
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: reserved0 [31:31] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_reserved0_MASK           0x80000000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_reserved0_SHIFT          31

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: runt_filter_dis [30:30] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_runt_filter_dis_MASK     0x40000000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_runt_filter_dis_SHIFT    30
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_runt_filter_dis_DEFAULT  0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: txrx_en_config [29:29] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_txrx_en_config_MASK      0x20000000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_txrx_en_config_SHIFT     29
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_txrx_en_config_DEFAULT   0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: tx_pause_ignore [28:28] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_tx_pause_ignore_MASK     0x10000000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_tx_pause_ignore_SHIFT    28
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_tx_pause_ignore_DEFAULT  0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: prbl_ena [27:27] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_prbl_ena_MASK            0x08000000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_prbl_ena_SHIFT           27
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_prbl_ena_DEFAULT         0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: rx_err_disc [26:26] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_rx_err_disc_MASK         0x04000000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_rx_err_disc_SHIFT        26
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_rx_err_disc_DEFAULT      0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: rmt_loop_ena [25:25] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_rmt_loop_ena_MASK        0x02000000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_rmt_loop_ena_SHIFT       25
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_rmt_loop_ena_DEFAULT     0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: no_lgth_check [24:24] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_no_lgth_check_MASK       0x01000000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_no_lgth_check_SHIFT      24
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_no_lgth_check_DEFAULT    0x00000001

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: cntl_frm_ena [23:23] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_cntl_frm_ena_MASK        0x00800000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_cntl_frm_ena_SHIFT       23
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_cntl_frm_ena_DEFAULT     0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: ena_ext_config [22:22] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_ena_ext_config_MASK      0x00400000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_ena_ext_config_SHIFT     22
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_ena_ext_config_DEFAULT   0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: reserved1 [21:16] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_reserved1_MASK           0x003f0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_reserved1_SHIFT          16

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: lcl_loop_ena [15:15] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_lcl_loop_ena_MASK        0x00008000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_lcl_loop_ena_SHIFT       15
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_lcl_loop_ena_DEFAULT     0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: reserved2 [14:14] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_reserved2_MASK           0x00004000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_reserved2_SHIFT          14

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: sw_reset [13:13] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_sw_reset_MASK            0x00002000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_sw_reset_SHIFT           13
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_sw_reset_DEFAULT         0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: reserved3 [12:11] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_reserved3_MASK           0x00001800
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_reserved3_SHIFT          11

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: hd_ena [10:10] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_hd_ena_MASK              0x00000400
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_hd_ena_SHIFT             10
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_hd_ena_DEFAULT           0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: tx_addr_ins [09:09] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_tx_addr_ins_MASK         0x00000200
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_tx_addr_ins_SHIFT        9
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_tx_addr_ins_DEFAULT      0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: rx_pause_ignore [08:08] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_rx_pause_ignore_MASK     0x00000100
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_rx_pause_ignore_SHIFT    8
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_rx_pause_ignore_DEFAULT  0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: pause_fwd [07:07] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_pause_fwd_MASK           0x00000080
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_pause_fwd_SHIFT          7
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_pause_fwd_DEFAULT        0x00000001

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: crc_fwd [06:06] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_crc_fwd_MASK             0x00000040
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_crc_fwd_SHIFT            6
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_crc_fwd_DEFAULT          0x00000001

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: pad_en [05:05] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_pad_en_MASK              0x00000020
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_pad_en_SHIFT             5
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_pad_en_DEFAULT           0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: promis_en [04:04] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_promis_en_MASK           0x00000010
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_promis_en_SHIFT          4
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_promis_en_DEFAULT        0x00000001

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: eth_speed [03:02] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_eth_speed_MASK           0x0000000c
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_eth_speed_SHIFT          2
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_eth_speed_DEFAULT        0x00000002

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: rx_ena [01:01] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_rx_ena_MASK              0x00000002
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_rx_ena_SHIFT             1
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_rx_ena_DEFAULT           0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_CMD :: tx_ena [00:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_tx_ena_MASK              0x00000001
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_tx_ena_SHIFT             0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_CMD_tx_ena_DEFAULT           0x00000000

/***************************************************************************
 *UNIMAC_MAC0 - UniMAC MAC 0
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_MAC0 :: mac_0 [31:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MAC0_mac_0_MASK              0xffffffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MAC0_mac_0_SHIFT             0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MAC0_mac_0_DEFAULT           0x00000000

/***************************************************************************
 *UNIMAC_MAC1 - UniMAC MAC 1
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_MAC1 :: reserved0 [31:16] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MAC1_reserved0_MASK          0xffff0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MAC1_reserved0_SHIFT         16

/* UNIMAC_CORE0_UNI3 :: UNIMAC_MAC1 :: mac_1 [15:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MAC1_mac_1_MASK              0x0000ffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MAC1_mac_1_SHIFT             0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MAC1_mac_1_DEFAULT           0x00000000

/***************************************************************************
 *UNIMAC_FRM_LEN - UniMAC Frame Length
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_FRM_LEN :: reserved0 [31:14] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_LEN_reserved0_MASK       0xffffc000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_LEN_reserved0_SHIFT      14

/* UNIMAC_CORE0_UNI3 :: UNIMAC_FRM_LEN :: frame_length [13:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_LEN_frame_length_MASK    0x00003fff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_LEN_frame_length_SHIFT   0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_LEN_frame_length_DEFAULT 0x000005ee

/***************************************************************************
 *UNIMAC_PAUSE_QUANT - UniMAC Pause Quanta
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_PAUSE_QUANT :: reserved0 [31:16] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PAUSE_QUANT_reserved0_MASK   0xffff0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PAUSE_QUANT_reserved0_SHIFT  16

/* UNIMAC_CORE0_UNI3 :: UNIMAC_PAUSE_QUANT :: pause_quant [15:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PAUSE_QUANT_pause_quant_MASK 0x0000ffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PAUSE_QUANT_pause_quant_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PAUSE_QUANT_pause_quant_DEFAULT 0x0000ffff

/***************************************************************************
 *UNIMAC_TX_TS_SEQ_ID - Transmit Two Step Timestamp Sequence ID
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_TX_TS_SEQ_ID :: reserved0 [31:17] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_TS_SEQ_ID_reserved0_MASK  0xfffe0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_TS_SEQ_ID_reserved0_SHIFT 17

/* UNIMAC_CORE0_UNI3 :: UNIMAC_TX_TS_SEQ_ID :: tsts_valid [16:16] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_TS_SEQ_ID_tsts_valid_MASK 0x00010000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_TS_SEQ_ID_tsts_valid_SHIFT 16

/* UNIMAC_CORE0_UNI3 :: UNIMAC_TX_TS_SEQ_ID :: tsts_seq_id [15:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_TS_SEQ_ID_tsts_seq_id_MASK 0x0000ffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_TS_SEQ_ID_tsts_seq_id_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_TS_SEQ_ID_tsts_seq_id_DEFAULT 0x00000000

/***************************************************************************
 *UNIMAC_MODE - UniMAC Mode
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_MODE :: reserved0 [31:06] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE_reserved0_MASK          0xffffffc0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE_reserved0_SHIFT         6

/* UNIMAC_CORE0_UNI3 :: UNIMAC_MODE :: mac_link_stat [05:05] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE_mac_link_stat_MASK      0x00000020
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE_mac_link_stat_SHIFT     5
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE_mac_link_stat_DEFAULT   0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_MODE :: mac_tx_pause [04:04] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE_mac_tx_pause_MASK       0x00000010
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE_mac_tx_pause_SHIFT      4
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE_mac_tx_pause_DEFAULT    0x00000001

/* UNIMAC_CORE0_UNI3 :: UNIMAC_MODE :: mac_rx_pause [03:03] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE_mac_rx_pause_MASK       0x00000008
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE_mac_rx_pause_SHIFT      3
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE_mac_rx_pause_DEFAULT    0x00000001

/* UNIMAC_CORE0_UNI3 :: UNIMAC_MODE :: mac_duplex [02:02] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE_mac_duplex_MASK         0x00000004
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE_mac_duplex_SHIFT        2
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE_mac_duplex_DEFAULT      0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_MODE :: mac_speed [01:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE_mac_speed_MASK          0x00000003
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE_mac_speed_SHIFT         0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MODE_mac_speed_DEFAULT       0x00000002

/***************************************************************************
 *UNIMAC_FRM_TAG0 - UniMAC Preamble Outer TAG 0
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_FRM_TAG0 :: reserved0 [31:16] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_TAG0_reserved0_MASK      0xffff0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_TAG0_reserved0_SHIFT     16

/* UNIMAC_CORE0_UNI3 :: UNIMAC_FRM_TAG0 :: outer_tag [15:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_TAG0_outer_tag_MASK      0x0000ffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_TAG0_outer_tag_SHIFT     0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_TAG0_outer_tag_DEFAULT   0x00008100

/***************************************************************************
 *UNIMAC_FRM_TAG1 - UniMAC Preamble Outer TAG 1
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_FRM_TAG1 :: reserved0 [31:16] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_TAG1_reserved0_MASK      0xffff0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_TAG1_reserved0_SHIFT     16

/* UNIMAC_CORE0_UNI3 :: UNIMAC_FRM_TAG1 :: inner_tag [15:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_TAG1_inner_tag_MASK      0x0000ffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_TAG1_inner_tag_SHIFT     0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_FRM_TAG1_inner_tag_DEFAULT   0x00008100

/***************************************************************************
 *UNIMAC_RX_PAUSE_QUANTA_SCALE - UniMAC Rx pause quanta scale
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_RX_PAUSE_QUANTA_SCALE :: reserved0 [31:18] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RX_PAUSE_QUANTA_SCALE_reserved0_MASK 0xfffc0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RX_PAUSE_QUANTA_SCALE_reserved0_SHIFT 18

/* UNIMAC_CORE0_UNI3 :: UNIMAC_RX_PAUSE_QUANTA_SCALE :: scale_fix [17:17] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RX_PAUSE_QUANTA_SCALE_scale_fix_MASK 0x00020000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RX_PAUSE_QUANTA_SCALE_scale_fix_SHIFT 17

/* UNIMAC_CORE0_UNI3 :: UNIMAC_RX_PAUSE_QUANTA_SCALE :: scale_control [16:16] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RX_PAUSE_QUANTA_SCALE_scale_control_MASK 0x00010000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RX_PAUSE_QUANTA_SCALE_scale_control_SHIFT 16

/* UNIMAC_CORE0_UNI3 :: UNIMAC_RX_PAUSE_QUANTA_SCALE :: scale_value [15:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RX_PAUSE_QUANTA_SCALE_scale_value_MASK 0x0000ffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RX_PAUSE_QUANTA_SCALE_scale_value_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RX_PAUSE_QUANTA_SCALE_scale_value_DEFAULT 0x00000000

/***************************************************************************
 *UNIMAC_TX_PREAMBLE - UniMAC Tx preamble
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_TX_PREAMBLE :: reserved0 [31:03] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_PREAMBLE_reserved0_MASK   0xfffffff8
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_PREAMBLE_reserved0_SHIFT  3

/* UNIMAC_CORE0_UNI3 :: UNIMAC_TX_PREAMBLE :: preamble [02:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_PREAMBLE_preamble_MASK    0x00000007
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_PREAMBLE_preamble_SHIFT   0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_PREAMBLE_preamble_DEFAULT 0x00000007

/***************************************************************************
 *UNIMAC_TX_IPG_LEN - UniMAC Inter Packet Gap
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_TX_IPG_LEN :: reserved0 [31:05] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_IPG_LEN_reserved0_MASK    0xffffffe0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_IPG_LEN_reserved0_SHIFT   5

/* UNIMAC_CORE0_UNI3 :: UNIMAC_TX_IPG_LEN :: tx_ipg_len [04:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_IPG_LEN_tx_ipg_len_MASK   0x0000001f
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_IPG_LEN_tx_ipg_len_SHIFT  0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_IPG_LEN_tx_ipg_len_DEFAULT 0x00000000

/***************************************************************************
 *UNIMAC_PFC_XOFF_TIMER - XOFF value for PFC Tx packet
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_XOFF_TIMER :: reserved0 [31:16] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_XOFF_TIMER_reserved0_MASK 0xffff0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_XOFF_TIMER_reserved0_SHIFT 16

/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_XOFF_TIMER :: pfc_timer_value [15:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_XOFF_TIMER_pfc_timer_value_MASK 0x0000ffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_XOFF_TIMER_pfc_timer_value_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_XOFF_TIMER_pfc_timer_value_DEFAULT 0x0000ffff

/***************************************************************************
 *UNIMAC_EEE_CTRL - UniMAC EEE Control
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_EEE_CTRL :: reserved0 [31:08] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_reserved0_MASK      0xffffff00
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_reserved0_SHIFT     8

/* UNIMAC_CORE0_UNI3 :: UNIMAC_EEE_CTRL :: lp_idle_prediction_mode [07:07] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_lp_idle_prediction_mode_MASK 0x00000080
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_lp_idle_prediction_mode_SHIFT 7
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_lp_idle_prediction_mode_DEFAULT 0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_EEE_CTRL :: dis_eee_10m [06:06] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_dis_eee_10m_MASK    0x00000040
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_dis_eee_10m_SHIFT   6
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_dis_eee_10m_DEFAULT 0x00000001

/* UNIMAC_CORE0_UNI3 :: UNIMAC_EEE_CTRL :: eee_txclk_dis [05:05] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_eee_txclk_dis_MASK  0x00000020
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_eee_txclk_dis_SHIFT 5
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_eee_txclk_dis_DEFAULT 0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_EEE_CTRL :: rx_fifo_check [04:04] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_rx_fifo_check_MASK  0x00000010
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_rx_fifo_check_SHIFT 4
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_rx_fifo_check_DEFAULT 0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_EEE_CTRL :: eee_en [03:03] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_eee_en_MASK         0x00000008
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_eee_en_SHIFT        3
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_eee_en_DEFAULT      0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_EEE_CTRL :: en_lpi_tx_pause [02:02] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_en_lpi_tx_pause_MASK 0x00000004
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_en_lpi_tx_pause_SHIFT 2
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_en_lpi_tx_pause_DEFAULT 0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_EEE_CTRL :: en_lpi_tx_pfc [01:01] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_en_lpi_tx_pfc_MASK  0x00000002
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_en_lpi_tx_pfc_SHIFT 1
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_en_lpi_tx_pfc_DEFAULT 0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_EEE_CTRL :: en_lpi_rx_pause [00:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_en_lpi_rx_pause_MASK 0x00000001
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_en_lpi_rx_pause_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_CTRL_en_lpi_rx_pause_DEFAULT 0x00000000

/***************************************************************************
 *UNIMAC_MII_EEE_LPI_TIMER - UniMAC MII EEE  LPI Timer
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_MII_EEE_LPI_TIMER :: mii_eee_lpi_timer [31:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MII_EEE_LPI_TIMER_mii_eee_lpi_timer_MASK 0xffffffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MII_EEE_LPI_TIMER_mii_eee_lpi_timer_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MII_EEE_LPI_TIMER_mii_eee_lpi_timer_DEFAULT 0x00000022

/***************************************************************************
 *UNIMAC_GMII_EEE_LPI_TIMER - UniMAC GMII EEE  LPI Timer
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_GMII_EEE_LPI_TIMER :: gmii_eee_lpi_timer [31:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_GMII_EEE_LPI_TIMER_gmii_eee_lpi_timer_MASK 0xffffffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_GMII_EEE_LPI_TIMER_gmii_eee_lpi_timer_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_GMII_EEE_LPI_TIMER_gmii_eee_lpi_timer_DEFAULT 0x0000003c

/***************************************************************************
 *UNIMAC_EEE_REF_COUNT - UniMAC EEE Reference Count
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_EEE_REF_COUNT :: reserved0 [31:16] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_REF_COUNT_reserved0_MASK 0xffff0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_REF_COUNT_reserved0_SHIFT 16

/* UNIMAC_CORE0_UNI3 :: UNIMAC_EEE_REF_COUNT :: eee_reference_count [15:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_REF_COUNT_eee_reference_count_MASK 0x0000ffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_REF_COUNT_eee_reference_count_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_EEE_REF_COUNT_eee_reference_count_DEFAULT 0x0000007d

/***************************************************************************
 *UNIMAC_TIMESTAMP_ADJUST - 1588 one step timestamp control
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_TIMESTAMP_ADJUST :: reserved0 [31:11] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TIMESTAMP_ADJUST_reserved0_MASK 0xfffff800
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TIMESTAMP_ADJUST_reserved0_SHIFT 11

/* UNIMAC_CORE0_UNI3 :: UNIMAC_TIMESTAMP_ADJUST :: auto_adjust [10:10] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TIMESTAMP_ADJUST_auto_adjust_MASK 0x00000400
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TIMESTAMP_ADJUST_auto_adjust_SHIFT 10

/* UNIMAC_CORE0_UNI3 :: UNIMAC_TIMESTAMP_ADJUST :: enable_1588 [09:09] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TIMESTAMP_ADJUST_enable_1588_MASK 0x00000200
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TIMESTAMP_ADJUST_enable_1588_SHIFT 9

/* UNIMAC_CORE0_UNI3 :: UNIMAC_TIMESTAMP_ADJUST :: adjust_offset [08:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TIMESTAMP_ADJUST_adjust_offset_MASK 0x000001ff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TIMESTAMP_ADJUST_adjust_offset_SHIFT 0

/***************************************************************************
 *UNIMAC_RX_PKT_DROP_STATUS - UniMAC Rx Pkt Drop Status
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_RX_PKT_DROP_STATUS :: reserved0 [31:01] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RX_PKT_DROP_STATUS_reserved0_MASK 0xfffffffe
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RX_PKT_DROP_STATUS_reserved0_SHIFT 1

/* UNIMAC_CORE0_UNI3 :: UNIMAC_RX_PKT_DROP_STATUS :: rx_ipg_invalid [00:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RX_PKT_DROP_STATUS_rx_ipg_invalid_MASK 0x00000001
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RX_PKT_DROP_STATUS_rx_ipg_invalid_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RX_PKT_DROP_STATUS_rx_ipg_invalid_DEFAULT 0x00000000

/***************************************************************************
 *UNIMAC_SYMMETRIC_IDLE_THRESHOLD - UniMAC Symmetric Idle Threshold
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_SYMMETRIC_IDLE_THRESHOLD :: reserved0 [31:16] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_SYMMETRIC_IDLE_THRESHOLD_reserved0_MASK 0xffff0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_SYMMETRIC_IDLE_THRESHOLD_reserved0_SHIFT 16

/* UNIMAC_CORE0_UNI3 :: UNIMAC_SYMMETRIC_IDLE_THRESHOLD :: threshold_value [15:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_SYMMETRIC_IDLE_THRESHOLD_threshold_value_MASK 0x0000ffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_SYMMETRIC_IDLE_THRESHOLD_threshold_value_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_SYMMETRIC_IDLE_THRESHOLD_threshold_value_DEFAULT 0x00000000

/***************************************************************************
 *UNIMAC_MII_EEE_WAKE_TIMER - UniMAC MII EEE  Wake Timer
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_MII_EEE_WAKE_TIMER :: reserved0 [31:16] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MII_EEE_WAKE_TIMER_reserved0_MASK 0xffff0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MII_EEE_WAKE_TIMER_reserved0_SHIFT 16

/* UNIMAC_CORE0_UNI3 :: UNIMAC_MII_EEE_WAKE_TIMER :: mii_eee_wake_timer [15:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MII_EEE_WAKE_TIMER_mii_eee_wake_timer_MASK 0x0000ffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MII_EEE_WAKE_TIMER_mii_eee_wake_timer_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MII_EEE_WAKE_TIMER_mii_eee_wake_timer_DEFAULT 0x00000011

/***************************************************************************
 *UNIMAC_GMII_EEE_WAKE_TIMER - UniMAC GMII EEE  Wake Timer
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_GMII_EEE_WAKE_TIMER :: reserved0 [31:16] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_GMII_EEE_WAKE_TIMER_reserved0_MASK 0xffff0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_GMII_EEE_WAKE_TIMER_reserved0_SHIFT 16

/* UNIMAC_CORE0_UNI3 :: UNIMAC_GMII_EEE_WAKE_TIMER :: gmii_eee_wake_timer [15:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_GMII_EEE_WAKE_TIMER_gmii_eee_wake_timer_MASK 0x0000ffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_GMII_EEE_WAKE_TIMER_gmii_eee_wake_timer_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_GMII_EEE_WAKE_TIMER_gmii_eee_wake_timer_DEFAULT 0x0000001e

/***************************************************************************
 *UNIMAC_REV_ID - UniMAC Revision ID
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_REV_ID :: reserved0 [31:24] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_REV_ID_reserved0_MASK        0xff000000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_REV_ID_reserved0_SHIFT       24

/* UNIMAC_CORE0_UNI3 :: UNIMAC_REV_ID :: revision_id_major [23:16] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_REV_ID_revision_id_major_MASK 0x00ff0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_REV_ID_revision_id_major_SHIFT 16
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_REV_ID_revision_id_major_DEFAULT 0x00000003

/* UNIMAC_CORE0_UNI3 :: UNIMAC_REV_ID :: revision_id_minor [15:08] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_REV_ID_revision_id_minor_MASK 0x0000ff00
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_REV_ID_revision_id_minor_SHIFT 8
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_REV_ID_revision_id_minor_DEFAULT 0x00000006

/* UNIMAC_CORE0_UNI3 :: UNIMAC_REV_ID :: patch [07:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_REV_ID_patch_MASK            0x000000ff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_REV_ID_patch_SHIFT           0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_REV_ID_patch_DEFAULT         0x00000000

/***************************************************************************
 *UNIMAC_PFC_TYPE - Programmable ethertype for PFC
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_TYPE :: reserved0 [31:16] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_TYPE_reserved0_MASK      0xffff0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_TYPE_reserved0_SHIFT     16

/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_TYPE :: pfc_type [15:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_TYPE_pfc_type_MASK       0x0000ffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_TYPE_pfc_type_SHIFT      0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_TYPE_pfc_type_DEFAULT    0x00008808

/***************************************************************************
 *UNIMAC_PFC_OPCODE - Programmable opcode for PFC
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_OPCODE :: reserved0 [31:16] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_OPCODE_reserved0_MASK    0xffff0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_OPCODE_reserved0_SHIFT   16

/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_OPCODE :: pfc_opcode [15:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_OPCODE_pfc_opcode_MASK   0x0000ffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_OPCODE_pfc_opcode_SHIFT  0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_OPCODE_pfc_opcode_DEFAULT 0x00000101

/***************************************************************************
 *UNIMAC_PFC_DA_0 - Lower 32 bits of programmable DA for PFC
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_DA_0 :: da_low [31:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_DA_0_da_low_MASK         0xffffffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_DA_0_da_low_SHIFT        0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_DA_0_da_low_DEFAULT      0xc2000001

/***************************************************************************
 *UNIMAC_PFC_DA_1 - Upper 16 bits of programmable DA for PFC
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_DA_1 :: reserved0 [31:16] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_DA_1_reserved0_MASK      0xffff0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_DA_1_reserved0_SHIFT     16

/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_DA_1 :: da_high [15:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_DA_1_da_high_MASK        0x0000ffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_DA_1_da_high_SHIFT       0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_DA_1_da_high_DEFAULT     0x00000180

/***************************************************************************
 *UNIMAC_MACSEC_PROG_TX_CRC - UniMAC Programmable CRC value
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_MACSEC_PROG_TX_CRC :: macsec_prog_tx_crc [31:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MACSEC_PROG_TX_CRC_macsec_prog_tx_crc_MASK 0xffffffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MACSEC_PROG_TX_CRC_macsec_prog_tx_crc_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MACSEC_PROG_TX_CRC_macsec_prog_tx_crc_DEFAULT 0x00000000

/***************************************************************************
 *UNIMAC_MACSEC_CNTRL - UniMAC Misc. MACSEC Control Register
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_MACSEC_CNTRL :: reserved0 [31:03] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MACSEC_CNTRL_reserved0_MASK  0xfffffff8
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MACSEC_CNTRL_reserved0_SHIFT 3

/* UNIMAC_CORE0_UNI3 :: UNIMAC_MACSEC_CNTRL :: tx_crc_program [02:02] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MACSEC_CNTRL_tx_crc_program_MASK 0x00000004
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MACSEC_CNTRL_tx_crc_program_SHIFT 2
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MACSEC_CNTRL_tx_crc_program_DEFAULT 0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_MACSEC_CNTRL :: tx_crc_corrupt_en [01:01] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MACSEC_CNTRL_tx_crc_corrupt_en_MASK 0x00000002
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MACSEC_CNTRL_tx_crc_corrupt_en_SHIFT 1
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MACSEC_CNTRL_tx_crc_corrupt_en_DEFAULT 0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_MACSEC_CNTRL :: tx_lanuch_en [00:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MACSEC_CNTRL_tx_lanuch_en_MASK 0x00000001
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MACSEC_CNTRL_tx_lanuch_en_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_MACSEC_CNTRL_tx_lanuch_en_DEFAULT 0x00000000

/***************************************************************************
 *UNIMAC_TS_STATUS_CNTRL - UniMAC Timestamp Status
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_TS_STATUS_CNTRL :: reserved0 [31:04] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TS_STATUS_CNTRL_reserved0_MASK 0xfffffff0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TS_STATUS_CNTRL_reserved0_SHIFT 4

/* UNIMAC_CORE0_UNI3 :: UNIMAC_TS_STATUS_CNTRL :: word_avail [03:02] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TS_STATUS_CNTRL_word_avail_MASK 0x0000000c
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TS_STATUS_CNTRL_word_avail_SHIFT 2
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TS_STATUS_CNTRL_word_avail_DEFAULT 0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_TS_STATUS_CNTRL :: tx_ts_fifo_empty [01:01] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TS_STATUS_CNTRL_tx_ts_fifo_empty_MASK 0x00000002
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TS_STATUS_CNTRL_tx_ts_fifo_empty_SHIFT 1
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TS_STATUS_CNTRL_tx_ts_fifo_empty_DEFAULT 0x00000001

/* UNIMAC_CORE0_UNI3 :: UNIMAC_TS_STATUS_CNTRL :: tx_ts_fifo_full [00:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TS_STATUS_CNTRL_tx_ts_fifo_full_MASK 0x00000001
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TS_STATUS_CNTRL_tx_ts_fifo_full_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TS_STATUS_CNTRL_tx_ts_fifo_full_DEFAULT 0x00000000

/***************************************************************************
 *UNIMAC_TX_TS_DATA - UniMAC Timestamp Data
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_TX_TS_DATA :: tx_ts_data [31:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_TS_DATA_tx_ts_data_MASK   0xffffffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_TS_DATA_tx_ts_data_SHIFT  0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TX_TS_DATA_tx_ts_data_DEFAULT 0x00000000

/***************************************************************************
 *UNIMAC_PAUSE_CNTRL - UniMAC Repetitive Pause Control in TX direction
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_PAUSE_CNTRL :: reserved0 [31:18] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PAUSE_CNTRL_reserved0_MASK   0xfffc0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PAUSE_CNTRL_reserved0_SHIFT  18

/* UNIMAC_CORE0_UNI3 :: UNIMAC_PAUSE_CNTRL :: pause_control_en [17:17] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PAUSE_CNTRL_pause_control_en_MASK 0x00020000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PAUSE_CNTRL_pause_control_en_SHIFT 17
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PAUSE_CNTRL_pause_control_en_DEFAULT 0x00000001

/* UNIMAC_CORE0_UNI3 :: UNIMAC_PAUSE_CNTRL :: pause_timer [16:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PAUSE_CNTRL_pause_timer_MASK 0x0001ffff
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PAUSE_CNTRL_pause_timer_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PAUSE_CNTRL_pause_timer_DEFAULT 0x0000ffff

/***************************************************************************
 *UNIMAC_TXFIFO_FLUSH - UniMAC TX Flush
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_TXFIFO_FLUSH :: reserved0 [31:01] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TXFIFO_FLUSH_reserved0_MASK  0xfffffffe
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TXFIFO_FLUSH_reserved0_SHIFT 1

/* UNIMAC_CORE0_UNI3 :: UNIMAC_TXFIFO_FLUSH :: tx_flush [00:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TXFIFO_FLUSH_tx_flush_MASK   0x00000001
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TXFIFO_FLUSH_tx_flush_SHIFT  0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TXFIFO_FLUSH_tx_flush_DEFAULT 0x00000000

/***************************************************************************
 *UNIMAC_RXFIFO_STAT - UniMAC RX FIFO Status
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_RXFIFO_STAT :: reserved0 [31:02] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RXFIFO_STAT_reserved0_MASK   0xfffffffc
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RXFIFO_STAT_reserved0_SHIFT  2

/* UNIMAC_CORE0_UNI3 :: UNIMAC_RXFIFO_STAT :: rxfifo_status [01:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RXFIFO_STAT_rxfifo_status_MASK 0x00000003
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RXFIFO_STAT_rxfifo_status_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_RXFIFO_STAT_rxfifo_status_DEFAULT 0x00000000

/***************************************************************************
 *UNIMAC_TXFIFO_STAT - UniMAC TX FIFO Status
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_TXFIFO_STAT :: reserved0 [31:02] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TXFIFO_STAT_reserved0_MASK   0xfffffffc
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TXFIFO_STAT_reserved0_SHIFT  2

/* UNIMAC_CORE0_UNI3 :: UNIMAC_TXFIFO_STAT :: txfifo_overrun [01:01] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TXFIFO_STAT_txfifo_overrun_MASK 0x00000002
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TXFIFO_STAT_txfifo_overrun_SHIFT 1
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TXFIFO_STAT_txfifo_overrun_DEFAULT 0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_TXFIFO_STAT :: txfifo_underrun [00:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TXFIFO_STAT_txfifo_underrun_MASK 0x00000001
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TXFIFO_STAT_txfifo_underrun_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_TXFIFO_STAT_txfifo_underrun_DEFAULT 0x00000000

/***************************************************************************
 *UNIMAC_PFC_CTRL - UniMAC PFC Control
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_CTRL :: reserved0 [31:06] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_reserved0_MASK      0xffffffc0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_reserved0_SHIFT     6

/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_CTRL :: pfc_stats_en [05:05] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_pfc_stats_en_MASK   0x00000020
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_pfc_stats_en_SHIFT  5
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_pfc_stats_en_DEFAULT 0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_CTRL :: rx_pass_pfc_frm [04:04] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_rx_pass_pfc_frm_MASK 0x00000010
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_rx_pass_pfc_frm_SHIFT 4
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_rx_pass_pfc_frm_DEFAULT 0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_CTRL :: reserved1 [03:03] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_reserved1_MASK      0x00000008
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_reserved1_SHIFT     3

/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_CTRL :: force_pfc_xon [02:02] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_force_pfc_xon_MASK  0x00000004
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_force_pfc_xon_SHIFT 2
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_force_pfc_xon_DEFAULT 0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_CTRL :: ppp_en_rx [01:01] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_ppp_en_rx_MASK      0x00000002
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_ppp_en_rx_SHIFT     1
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_ppp_en_rx_DEFAULT   0x00000000

/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_CTRL :: ppp_en_tx [00:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_ppp_en_tx_MASK      0x00000001
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_ppp_en_tx_SHIFT     0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_CTRL_ppp_en_tx_DEFAULT   0x00000000

/***************************************************************************
 *UNIMAC_PFC_REFRESH_CTRL - UniMAC PFC Refresh Control
 ***************************************************************************/
/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_REFRESH_CTRL :: pfc_refresh_timer [31:16] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_REFRESH_CTRL_pfc_refresh_timer_MASK 0xffff0000
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_REFRESH_CTRL_pfc_refresh_timer_SHIFT 16
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_REFRESH_CTRL_pfc_refresh_timer_DEFAULT 0x00007fff

/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_REFRESH_CTRL :: reserved0 [15:01] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_REFRESH_CTRL_reserved0_MASK 0x0000fffe
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_REFRESH_CTRL_reserved0_SHIFT 1

/* UNIMAC_CORE0_UNI3 :: UNIMAC_PFC_REFRESH_CTRL :: ppp_refresh_en [00:00] */
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_REFRESH_CTRL_ppp_refresh_en_MASK 0x00000001
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_REFRESH_CTRL_ppp_refresh_en_SHIFT 0
#define BCHP_UNIMAC_CORE0_UNI3_UNIMAC_PFC_REFRESH_CTRL_ppp_refresh_en_DEFAULT 0x00000000

#endif /* #ifndef BCHP_UNIMAC_CORE0_UNI3_H__ */

/* End of File */
