[2025-09-18 01:22:43] START suite=qualcomm_srv trace=srv274_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv274_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000001 cycles: 2606565 heartbeat IPC: 3.836 cumulative IPC: 3.836 (Simulation time: 00 hr 00 min 39 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5050166 heartbeat IPC: 4.092 cumulative IPC: 3.96 (Simulation time: 00 hr 01 min 16 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5050166 cumulative IPC: 3.96 (Simulation time: 00 hr 01 min 16 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5050166 cumulative IPC: 3.96 (Simulation time: 00 hr 01 min 16 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14245607 heartbeat IPC: 1.087 cumulative IPC: 1.087 (Simulation time: 00 hr 02 min 23 sec)
Heartbeat CPU 0 instructions: 40000007 cycles: 23371035 heartbeat IPC: 1.096 cumulative IPC: 1.092 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 32519694 heartbeat IPC: 1.093 cumulative IPC: 1.092 (Simulation time: 00 hr 04 min 32 sec)
Heartbeat CPU 0 instructions: 60000012 cycles: 41557748 heartbeat IPC: 1.106 cumulative IPC: 1.096 (Simulation time: 00 hr 05 min 37 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 50692077 heartbeat IPC: 1.095 cumulative IPC: 1.095 (Simulation time: 00 hr 06 min 43 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 59802637 heartbeat IPC: 1.098 cumulative IPC: 1.096 (Simulation time: 00 hr 07 min 56 sec)
Heartbeat CPU 0 instructions: 90000016 cycles: 69048096 heartbeat IPC: 1.082 cumulative IPC: 1.094 (Simulation time: 00 hr 09 min 02 sec)
Heartbeat CPU 0 instructions: 100000020 cycles: 78135584 heartbeat IPC: 1.1 cumulative IPC: 1.095 (Simulation time: 00 hr 10 min 10 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv274_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 110000022 cycles: 87231544 heartbeat IPC: 1.099 cumulative IPC: 1.095 (Simulation time: 00 hr 11 min 15 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 91315327 cumulative IPC: 1.095 (Simulation time: 00 hr 12 min 29 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 91315327 cumulative IPC: 1.095 (Simulation time: 00 hr 12 min 29 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv274_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.095 instructions: 100000003 cycles: 91315327
CPU 0 Branch Prediction Accuracy: 90.94% MPKI: 15.95 Average ROB Occupancy at Mispredict: 26.07
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.3805
BRANCH_INDIRECT: 0.4198
BRANCH_CONDITIONAL: 12.99
BRANCH_DIRECT_CALL: 0.929
BRANCH_INDIRECT_CALL: 0.6045
BRANCH_RETURN: 0.622


====Backend Stall Breakdown====
ROB_STALL: 32918
LQ_STALL: 0
SQ_STALL: 532346


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 79.03125
REPLAY_LOAD: 53.735294
NON_REPLAY_LOAD: 12.929832

== Total ==
ADDR_TRANS: 2529
REPLAY_LOAD: 1827
NON_REPLAY_LOAD: 28562

== Counts ==
ADDR_TRANS: 32
REPLAY_LOAD: 34
NON_REPLAY_LOAD: 2209

cpu0->cpu0_STLB TOTAL        ACCESS:    1872966 HIT:    1868715 MISS:       4251 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    1872966 HIT:    1868715 MISS:       4251 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 250.7 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    8586444 HIT:    7372243 MISS:    1214201 MSHR_MERGE:      51966
cpu0->cpu0_L2C LOAD         ACCESS:    6767838 HIT:    5824948 MISS:     942890 MSHR_MERGE:       6211
cpu0->cpu0_L2C RFO          ACCESS:     556210 HIT:     400013 MISS:     156197 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     256839 HIT:     165761 MISS:      91078 MSHR_MERGE:      45755
cpu0->cpu0_L2C WRITE        ACCESS:     997804 HIT:     980963 MISS:      16841 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:       7753 HIT:        558 MISS:       7195 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     208651 ISSUED:     174586 USEFUL:       7424 USELESS:      11953
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 33.96 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15008482 HIT:    8012974 MISS:    6995508 MSHR_MERGE:    1658683
cpu0->cpu0_L1I LOAD         ACCESS:   15008482 HIT:    8012974 MISS:    6995508 MSHR_MERGE:    1658683
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 15.07 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30957327 HIT:   27313278 MISS:    3644049 MSHR_MERGE:    1557611
cpu0->cpu0_L1D LOAD         ACCESS:   17125479 HIT:   15313981 MISS:    1811498 MSHR_MERGE:     380485
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     473613 HIT:     308173 MISS:     165440 MSHR_MERGE:      73978
cpu0->cpu0_L1D WRITE        ACCESS:   13349583 HIT:   11690314 MISS:    1659269 MSHR_MERGE:    1103059
cpu0->cpu0_L1D TRANSLATION  ACCESS:       8652 HIT:        810 MISS:       7842 MSHR_MERGE:         89
cpu0->cpu0_L1D PREFETCH REQUESTED:     688903 ISSUED:     473613 USEFUL:      19393 USELESS:      44016
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 21.04 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12454919 HIT:   10538437 MISS:    1916482 MSHR_MERGE:     962154
cpu0->cpu0_ITLB LOAD         ACCESS:   12454919 HIT:   10538437 MISS:    1916482 MSHR_MERGE:     962154
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.105 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28934745 HIT:   27702762 MISS:    1231983 MSHR_MERGE:     313345
cpu0->cpu0_DTLB LOAD         ACCESS:   28934745 HIT:   27702762 MISS:    1231983 MSHR_MERGE:     313345
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 6.057 cycles
cpu0->LLC TOTAL        ACCESS:    1394009 HIT:    1337442 MISS:      56567 MSHR_MERGE:       1610
cpu0->LLC LOAD         ACCESS:     936677 HIT:     919167 MISS:      17510 MSHR_MERGE:        135
cpu0->LLC RFO          ACCESS:     156193 HIT:     132517 MISS:      23676 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      45322 HIT:      34339 MISS:      10983 MSHR_MERGE:       1475
cpu0->LLC WRITE        ACCESS:     248622 HIT:     248416 MISS:        206 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:       7195 HIT:       3003 MISS:       4192 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 108 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       3119
  ROW_BUFFER_MISS:      51629
  AVG DBUS CONGESTED CYCLE: 3.498
Channel 0 WQ ROW_BUFFER_HIT:        835
  ROW_BUFFER_MISS:      19360
  FULL:          0
Channel 0 REFRESHES ISSUED:       7610

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       518331       433846        87209         2224
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            2          116          374          311
  STLB miss resolved @ L2C                0           91          141          263           73
  STLB miss resolved @ LLC                0          104          275         1589          604
  STLB miss resolved @ MEM                0            1          284         2274         2291

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             163599        47431      1263224       148489          351
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            0          101           68           41
  STLB miss resolved @ L2C                0           48           86           24            7
  STLB miss resolved @ LLC                0           65          242          345           46
  STLB miss resolved @ MEM                0            1           86          214          141
[2025-09-18 01:35:12] END   suite=qualcomm_srv trace=srv274_ap (rc=0)
