#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Tue May 13 14:28:10 2025
# Process ID: 1890653
# Current directory: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output
# Command line: vivado
# Log file: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/vivado.log
# Journal file: /home/mianoble/Downloads/gmt_tools-main/rand_soc/output/vivado.jou
#-----------------------------------------------------------
start_gui
create_project test_project_1 /home/mianoble/Documents/vivado/test_project_1 -part xc7z020clg484-1
set_property board_part em.avnet.com:zed:part0:1.4 [current_project]
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
connect_bd_net [get_bd_pins processing_system7_0/FCLK_CLK0] [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
make_wrapper -files [get_files /home/mianoble/Documents/vivado/test_project_1/test_project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse /home/mianoble/Documents/vivado/test_project_1/test_project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 10
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/mianoble/Documents/vivado/test_project_1/design_1_wrapper.xsa
open_run impl_1
write_hw_platform -fixed -include_bit -force -file /home/mianoble/Documents/vivado/test_project_1/design_1_wrapper.xsa
launch_simulation
source design_1_wrapper.tcl
close_sim
