Classic Timing Analyzer report for top_de2
Tue Dec 10 17:40:54 2013
Quartus II Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Classic Timing Analyzer Deprecation
  3. Timing Analyzer Summary
  4. Timing Analyzer Settings
  5. Clock Settings Summary
  6. Parallel Compilation
  7. Clock Setup: 'clock_50mhz'
  8. Clock Setup: 'altera_internal_jtag~TCKUTAP'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



---------------------------------------
; Classic Timing Analyzer Deprecation ;
---------------------------------------
Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                             ;
+---------------------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Type                                        ; Slack ; Required Time ; Actual Time                      ; From                                                                                                  ; To                                                                    ; From Clock                   ; To Clock                     ; Failed Paths ;
+---------------------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------+------------------------------+--------------+
; Worst-case tsu                              ; N/A   ; None          ; 5.492 ns                         ; rst                                                                                                   ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7] ; --                           ; clock_50mhz                  ; 0            ;
; Worst-case tco                              ; N/A   ; None          ; 10.488 ns                        ; vga:inst3|vga_read:read_and_output|red_out                                                            ; vga_r[0]                                                              ; clock_50mhz                  ; --                           ; 0            ;
; Worst-case tpd                              ; N/A   ; None          ; 2.612 ns                         ; altera_internal_jtag~TDO                                                                              ; altera_reserved_tdo                                                   ; --                           ; --                           ; 0            ;
; Worst-case th                               ; N/A   ; None          ; 2.387 ns                         ; dbg_inputs[5]                                                                                         ; controller:inst4|inv_inputs[5]                                        ; --                           ; clock_50mhz                  ; 0            ;
; Clock Setup: 'clock_50mhz'                  ; N/A   ; None          ; 119.33 MHz ( period = 8.380 ns ) ; controller:inst4|cur_state.move_left_3                                                                ; piece_lut:inst7|cur_y_out[4]                                          ; clock_50mhz                  ; clock_50mhz                  ; 0            ;
; Clock Setup: 'altera_internal_jtag~TCKUTAP' ; N/A   ; None          ; 135.57 MHz ( period = 7.376 ns ) ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0] ; sld_hub:auto_hub|tdo                                                  ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; 0            ;
; Total number of failed paths                ;       ;               ;                                  ;                                                                                                       ;                                                                       ;                              ;                              ; 0            ;
+---------------------------------------------+-------+---------------+----------------------------------+-------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------+------------------------------+------------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C35F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                                          ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name              ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock_50mhz                  ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; altera_internal_jtag~TCKUTAP ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+------------------------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock_50mhz'                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                      ; To                              ; From Clock  ; To Clock    ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 119.33 MHz ( period = 8.380 ns )                    ; controller:inst4|cur_state.move_left_3                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.173 ns                ;
; N/A                                     ; 120.35 MHz ( period = 8.309 ns )                    ; controller:inst4|cur_state.move_left_3                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.102 ns                ;
; N/A                                     ; 120.39 MHz ( period = 8.306 ns )                    ; controller:inst4|cur_state.first_draw_3                                                   ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.082 ns                ;
; N/A                                     ; 121.01 MHz ( period = 8.264 ns )                    ; controller:inst4|cur_state.space_1                                                        ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.040 ns                ;
; N/A                                     ; 121.43 MHz ( period = 8.235 ns )                    ; controller:inst4|cur_state.first_draw_3                                                   ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.011 ns                ;
; N/A                                     ; 121.68 MHz ( period = 8.218 ns )                    ; controller:inst4|cur_state.move_left_3                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.011 ns                ;
; N/A                                     ; 121.68 MHz ( period = 8.218 ns )                    ; controller:inst4|cur_state.game_over                                                      ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 8.010 ns                ;
; N/A                                     ; 122.06 MHz ( period = 8.193 ns )                    ; controller:inst4|cur_state.space_1                                                        ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.969 ns                ;
; N/A                                     ; 122.37 MHz ( period = 8.172 ns )                    ; controller:inst4|cur_state.move_right_2                                                   ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.948 ns                ;
; N/A                                     ; 122.74 MHz ( period = 8.147 ns )                    ; controller:inst4|cur_state.game_over                                                      ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.939 ns                ;
; N/A                                     ; 122.79 MHz ( period = 8.144 ns )                    ; controller:inst4|cur_state.first_draw_3                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.920 ns                ;
; N/A                                     ; 122.87 MHz ( period = 8.139 ns )                    ; controller:inst4|cur_state.move_left_6                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.932 ns                ;
; N/A                                     ; 123.14 MHz ( period = 8.121 ns )                    ; controller:inst4|cur_state.draw                                                           ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.898 ns                ;
; N/A                                     ; 123.43 MHz ( period = 8.102 ns )                    ; controller:inst4|cur_state.space_1                                                        ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.878 ns                ;
; N/A                                     ; 123.44 MHz ( period = 8.101 ns )                    ; controller:inst4|cur_state.move_right_2                                                   ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.877 ns                ;
; N/A                                     ; 123.59 MHz ( period = 8.091 ns )                    ; controller:inst4|cur_state.move_left_3                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.884 ns                ;
; N/A                                     ; 123.70 MHz ( period = 8.084 ns )                    ; controller:inst4|cur_state.collision_4                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.861 ns                ;
; N/A                                     ; 123.95 MHz ( period = 8.068 ns )                    ; controller:inst4|cur_state.move_left_6                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.861 ns                ;
; N/A                                     ; 124.13 MHz ( period = 8.056 ns )                    ; controller:inst4|cur_state.game_over                                                      ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.848 ns                ;
; N/A                                     ; 124.22 MHz ( period = 8.050 ns )                    ; controller:inst4|cur_state.move_down_3                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.826 ns                ;
; N/A                                     ; 124.22 MHz ( period = 8.050 ns )                    ; controller:inst4|cur_state.draw                                                           ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.827 ns                ;
; N/A                                     ; 124.30 MHz ( period = 8.045 ns )                    ; controller:inst4|cur_state.rotate_ccw_3                                                   ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.838 ns                ;
; N/A                                     ; 124.39 MHz ( period = 8.039 ns )                    ; controller:inst4|cur_state.move_left_2                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.815 ns                ;
; N/A                                     ; 124.41 MHz ( period = 8.038 ns )                    ; controller:inst4|cur_state.reset_timers_a_1                                               ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.830 ns                ;
; N/A                                     ; 124.49 MHz ( period = 8.033 ns )                    ; controller:inst4|cur_state.move_left_1                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.810 ns                ;
; N/A                                     ; 124.56 MHz ( period = 8.028 ns )                    ; vga:inst3|vga_np_check:np_check|in_np_state                                               ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.808 ns                ;
; N/A                                     ; 124.73 MHz ( period = 8.017 ns )                    ; controller:inst4|cur_state.first_draw_3                                                   ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.793 ns                ;
; N/A                                     ; 124.80 MHz ( period = 8.013 ns )                    ; controller:inst4|cur_state.collision_4                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.790 ns                ;
; N/A                                     ; 124.84 MHz ( period = 8.010 ns )                    ; controller:inst4|cur_state.move_right_2                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.786 ns                ;
; N/A                                     ; 124.95 MHz ( period = 8.003 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.780 ns                ;
; N/A                                     ; 125.00 MHz ( period = 8.000 ns )                    ; vga:inst3|vga_score_check:score_check|in_score_state                                      ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.780 ns                ;
; N/A                                     ; 125.33 MHz ( period = 7.979 ns )                    ; controller:inst4|cur_state.move_down_3                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.755 ns                ;
; N/A                                     ; 125.36 MHz ( period = 7.977 ns )                    ; controller:inst4|cur_state.move_left_6                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.770 ns                ;
; N/A                                     ; 125.39 MHz ( period = 7.975 ns )                    ; controller:inst4|cur_state.space_1                                                        ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.751 ns                ;
; N/A                                     ; 125.41 MHz ( period = 7.974 ns )                    ; controller:inst4|cur_state.rotate_ccw_3                                                   ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.767 ns                ;
; N/A                                     ; 125.45 MHz ( period = 7.971 ns )                    ; controller:inst4|cur_state.move_down_4                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.763 ns                ;
; N/A                                     ; 125.50 MHz ( period = 7.968 ns )                    ; controller:inst4|cur_state.move_left_2                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.744 ns                ;
; N/A                                     ; 125.57 MHz ( period = 7.964 ns )                    ; controller:inst4|cur_state.space_2                                                        ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.757 ns                ;
; N/A                                     ; 125.60 MHz ( period = 7.962 ns )                    ; controller:inst4|cur_state.move_left_1                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.739 ns                ;
; N/A                                     ; 125.64 MHz ( period = 7.959 ns )                    ; controller:inst4|cur_state.draw                                                           ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.736 ns                ;
; N/A                                     ; 125.79 MHz ( period = 7.950 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1] ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.730 ns                ;
; N/A                                     ; 126.02 MHz ( period = 7.935 ns )                    ; controller:inst4|cur_state.move_right_3                                                   ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.728 ns                ;
; N/A                                     ; 126.07 MHz ( period = 7.932 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.709 ns                ;
; N/A                                     ; 126.12 MHz ( period = 7.929 ns )                    ; controller:inst4|cur_state.game_over                                                      ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.721 ns                ;
; N/A                                     ; 126.17 MHz ( period = 7.926 ns )                    ; controller:inst4|cur_state.move_left_3                                                    ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.719 ns                ;
; N/A                                     ; 126.20 MHz ( period = 7.924 ns )                    ; controller:inst4|cur_state.rotate_ccw_2                                                   ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.700 ns                ;
; N/A                                     ; 126.23 MHz ( period = 7.922 ns )                    ; controller:inst4|cur_state.collision_4                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.699 ns                ;
; N/A                                     ; 126.25 MHz ( period = 7.921 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]    ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.701 ns                ;
; N/A                                     ; 126.41 MHz ( period = 7.911 ns )                    ; controller:inst4|cur_state.reset_timers_a_1                                               ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.703 ns                ;
; N/A                                     ; 126.49 MHz ( period = 7.906 ns )                    ; controller:inst4|cur_state.put_back_3                                                     ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.682 ns                ;
; N/A                                     ; 126.58 MHz ( period = 7.900 ns )                    ; controller:inst4|cur_state.move_down_4                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.692 ns                ;
; N/A                                     ; 126.69 MHz ( period = 7.893 ns )                    ; controller:inst4|cur_state.space_2                                                        ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.686 ns                ;
; N/A                                     ; 126.77 MHz ( period = 7.888 ns )                    ; controller:inst4|cur_state.move_down_3                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.664 ns                ;
; N/A                                     ; 126.86 MHz ( period = 7.883 ns )                    ; controller:inst4|cur_state.rotate_ccw_3                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.676 ns                ;
; N/A                                     ; 126.86 MHz ( period = 7.883 ns )                    ; controller:inst4|cur_state.move_right_2                                                   ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.659 ns                ;
; N/A                                     ; 126.89 MHz ( period = 7.881 ns )                    ; controller:inst4|cur_state.move_left_10                                                   ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.673 ns                ;
; N/A                                     ; 126.95 MHz ( period = 7.877 ns )                    ; controller:inst4|cur_state.move_left_2                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.653 ns                ;
; N/A                                     ; 127.05 MHz ( period = 7.871 ns )                    ; controller:inst4|cur_state.move_left_1                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.648 ns                ;
; N/A                                     ; 127.16 MHz ( period = 7.864 ns )                    ; controller:inst4|cur_state.move_right_3                                                   ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.657 ns                ;
; N/A                                     ; 127.31 MHz ( period = 7.855 ns )                    ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0] ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.635 ns                ;
; N/A                                     ; 127.34 MHz ( period = 7.853 ns )                    ; controller:inst4|cur_state.drop_overflow                                                  ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.630 ns                ;
; N/A                                     ; 127.34 MHz ( period = 7.853 ns )                    ; controller:inst4|cur_state.rotate_ccw_2                                                   ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.629 ns                ;
; N/A                                     ; 127.36 MHz ( period = 7.852 ns )                    ; controller:inst4|cur_state.first_draw_3                                                   ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.628 ns                ;
; N/A                                     ; 127.39 MHz ( period = 7.850 ns )                    ; controller:inst4|cur_state.move_left_6                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.643 ns                ;
; N/A                                     ; 127.45 MHz ( period = 7.846 ns )                    ; controller:inst4|cur_state.move_right_1                                                   ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.625 ns                ;
; N/A                                     ; 127.50 MHz ( period = 7.843 ns )                    ; controller:inst4|cur_state.reset_timers_a_1                                               ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.635 ns                ;
; N/A                                     ; 127.53 MHz ( period = 7.841 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.618 ns                ;
; N/A                                     ; 127.60 MHz ( period = 7.837 ns )                    ; controller:inst4|cur_state.hard_drop_1                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.629 ns                ;
; N/A                                     ; 127.63 MHz ( period = 7.835 ns )                    ; controller:inst4|cur_state.put_back_3                                                     ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.611 ns                ;
; N/A                                     ; 127.68 MHz ( period = 7.832 ns )                    ; controller:inst4|cur_state.draw                                                           ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.609 ns                ;
; N/A                                     ; 127.76 MHz ( period = 7.827 ns )                    ; controller:inst4|cur_state.soft_drop_3                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.618 ns                ;
; N/A                                     ; 127.76 MHz ( period = 7.827 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                  ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.609 ns                ;
; N/A                                     ; 127.94 MHz ( period = 7.816 ns )                    ; controller:inst4|cur_state.soft_drop_2                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.608 ns                ;
; N/A                                     ; 128.04 MHz ( period = 7.810 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.589 ns                ;
; N/A                                     ; 128.04 MHz ( period = 7.810 ns )                    ; controller:inst4|cur_state.move_left_10                                                   ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.602 ns                ;
; N/A                                     ; 128.04 MHz ( period = 7.810 ns )                    ; controller:inst4|cur_state.space_1                                                        ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.586 ns                ;
; N/A                                     ; 128.06 MHz ( period = 7.809 ns )                    ; controller:inst4|cur_state.move_down_4                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.601 ns                ;
; N/A                                     ; 128.17 MHz ( period = 7.802 ns )                    ; controller:inst4|cur_state.space_2                                                        ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.595 ns                ;
; N/A                                     ; 128.19 MHz ( period = 7.801 ns )                    ; controller:inst4|cur_state.move_left_5                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.587 ns                ;
; N/A                                     ; 128.29 MHz ( period = 7.795 ns )                    ; controller:inst4|cur_state.collision_4                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.572 ns                ;
; N/A                                     ; 128.50 MHz ( period = 7.782 ns )                    ; controller:inst4|cur_state.drop_overflow                                                  ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.559 ns                ;
; N/A                                     ; 128.62 MHz ( period = 7.775 ns )                    ; controller:inst4|cur_state.move_right_1                                                   ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.554 ns                ;
; N/A                                     ; 128.65 MHz ( period = 7.773 ns )                    ; controller:inst4|cur_state.move_right_3                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.566 ns                ;
; N/A                                     ; 128.67 MHz ( period = 7.772 ns )                    ; controller:inst4|cur_state.reset_timers_a_1                                               ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.564 ns                ;
; N/A                                     ; 128.77 MHz ( period = 7.766 ns )                    ; controller:inst4|cur_state.hard_drop_1                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.558 ns                ;
; N/A                                     ; 128.80 MHz ( period = 7.764 ns )                    ; controller:inst4|cur_state.game_over                                                      ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.556 ns                ;
; N/A                                     ; 128.83 MHz ( period = 7.762 ns )                    ; controller:inst4|cur_state.rotate_ccw_2                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.538 ns                ;
; N/A                                     ; 128.85 MHz ( period = 7.761 ns )                    ; controller:inst4|cur_state.move_down_3                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.537 ns                ;
; N/A                                     ; 128.93 MHz ( period = 7.756 ns )                    ; controller:inst4|cur_state.rotate_ccw_3                                                   ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.549 ns                ;
; N/A                                     ; 128.93 MHz ( period = 7.756 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                  ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.538 ns                ;
; N/A                                     ; 129.03 MHz ( period = 7.750 ns )                    ; controller:inst4|cur_state.move_left_2                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.526 ns                ;
; N/A                                     ; 129.07 MHz ( period = 7.748 ns )                    ; controller:inst4|cur_state.first_draw_2                                                   ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.540 ns                ;
; N/A                                     ; 129.07 MHz ( period = 7.748 ns )                    ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]    ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.528 ns                ;
; N/A                                     ; 129.13 MHz ( period = 7.744 ns )                    ; controller:inst4|cur_state.put_back_3                                                     ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.520 ns                ;
; N/A                                     ; 129.13 MHz ( period = 7.744 ns )                    ; controller:inst4|cur_state.move_left_1                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.521 ns                ;
; N/A                                     ; 129.18 MHz ( period = 7.741 ns )                    ; controller:inst4|cur_state.draw_next_piece_1                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.533 ns                ;
; N/A                                     ; 129.22 MHz ( period = 7.739 ns )                    ; de_piece:inst6|state.reset                                                                ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.509 ns                ;
; N/A                                     ; 129.22 MHz ( period = 7.739 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.518 ns                ;
; N/A                                     ; 129.23 MHz ( period = 7.738 ns )                    ; controller:inst4|cur_state.move_left_3                                                    ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.531 ns                ;
; N/A                                     ; 129.27 MHz ( period = 7.736 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.529 ns                ;
; N/A                                     ; 129.28 MHz ( period = 7.735 ns )                    ; controller:inst4|cur_state.rotate_cw_2                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.511 ns                ;
; N/A                                     ; 129.30 MHz ( period = 7.734 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                  ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.516 ns                ;
; N/A                                     ; 129.33 MHz ( period = 7.732 ns )                    ; controller:inst4|cur_state.soft_drop_1                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.511 ns                ;
; N/A                                     ; 129.37 MHz ( period = 7.730 ns )                    ; controller:inst4|cur_state.move_left_11                                                   ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.507 ns                ;
; N/A                                     ; 129.37 MHz ( period = 7.730 ns )                    ; controller:inst4|cur_state.move_left_5                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.516 ns                ;
; N/A                                     ; 129.50 MHz ( period = 7.722 ns )                    ; controller:inst4|cur_state.move_left_9                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.514 ns                ;
; N/A                                     ; 129.55 MHz ( period = 7.719 ns )                    ; controller:inst4|cur_state.move_left_10                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.511 ns                ;
; N/A                                     ; 129.57 MHz ( period = 7.718 ns )                    ; controller:inst4|cur_state.move_right_2                                                   ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.494 ns                ;
; N/A                                     ; 129.63 MHz ( period = 7.714 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.491 ns                ;
; N/A                                     ; 129.72 MHz ( period = 7.709 ns )                    ; controller:inst4|cur_state.move_left_7                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.495 ns                ;
; N/A                                     ; 129.79 MHz ( period = 7.705 ns )                    ; check_mask:inst5|state.wait_for_ram                                                       ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.482 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; piece_lut:inst7|rom_addr[1]                                                               ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.505 ns                ;
; N/A                                     ; 129.87 MHz ( period = 7.700 ns )                    ; controller:inst4|cur_state.soft_drop_3                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.491 ns                ;
; N/A                                     ; 129.95 MHz ( period = 7.695 ns )                    ; controller:inst4|cur_state.first_draw_4                                                   ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.472 ns                ;
; N/A                                     ; 130.02 MHz ( period = 7.691 ns )                    ; controller:inst4|cur_state.drop_overflow                                                  ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.468 ns                ;
; N/A                                     ; 130.06 MHz ( period = 7.689 ns )                    ; controller:inst4|cur_state.soft_drop_2                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.481 ns                ;
; N/A                                     ; 130.11 MHz ( period = 7.686 ns )                    ; controller:inst4|cur_state.move_right_4                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.477 ns                ;
; N/A                                     ; 130.12 MHz ( period = 7.685 ns )                    ; controller:inst4|cur_state.move_left_6                                                    ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.478 ns                ;
; N/A                                     ; 130.14 MHz ( period = 7.684 ns )                    ; controller:inst4|cur_state.move_right_1                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.463 ns                ;
; N/A                                     ; 130.17 MHz ( period = 7.682 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                               ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.473 ns                ;
; N/A                                     ; 130.17 MHz ( period = 7.682 ns )                    ; controller:inst4|cur_state.move_down_4                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.474 ns                ;
; N/A                                     ; 130.23 MHz ( period = 7.679 ns )                    ; piece_lut:inst7|mask[0]                                                                   ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.445 ns                ;
; N/A                                     ; 130.26 MHz ( period = 7.677 ns )                    ; controller:inst4|cur_state.first_draw_2                                                   ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.469 ns                ;
; N/A                                     ; 130.29 MHz ( period = 7.675 ns )                    ; controller:inst4|cur_state.hard_drop_1                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.467 ns                ;
; N/A                                     ; 130.29 MHz ( period = 7.675 ns )                    ; controller:inst4|cur_state.space_2                                                        ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.468 ns                ;
; N/A                                     ; 130.38 MHz ( period = 7.670 ns )                    ; controller:inst4|cur_state.put_back_1                                                     ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.449 ns                ;
; N/A                                     ; 130.43 MHz ( period = 7.667 ns )                    ; controller:inst4|cur_state.draw                                                           ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.444 ns                ;
; N/A                                     ; 130.45 MHz ( period = 7.666 ns )                    ; controller:inst4|cur_state.space_4                                                        ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.452 ns                ;
; N/A                                     ; 130.46 MHz ( period = 7.665 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.458 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; controller:inst4|cur_state.rotate_cw_2                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.440 ns                ;
; N/A                                     ; 130.48 MHz ( period = 7.664 ns )                    ; controller:inst4|cur_state.first_draw_3                                                   ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.440 ns                ;
; N/A                                     ; 130.50 MHz ( period = 7.663 ns )                    ; controller:inst4|cur_state.clear_shift_2                                                  ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.445 ns                ;
; N/A                                     ; 130.53 MHz ( period = 7.661 ns )                    ; controller:inst4|cur_state.soft_drop_1                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.440 ns                ;
; N/A                                     ; 130.57 MHz ( period = 7.659 ns )                    ; controller:inst4|cur_state.move_left_11                                                   ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.436 ns                ;
; N/A                                     ; 130.75 MHz ( period = 7.648 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.427 ns                ;
; N/A                                     ; 130.79 MHz ( period = 7.646 ns )                    ; controller:inst4|cur_state.move_right_3                                                   ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.439 ns                ;
; N/A                                     ; 130.80 MHz ( period = 7.645 ns )                    ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]       ; sr_if:inst2|do2                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.425 ns                ;
; N/A                                     ; 130.89 MHz ( period = 7.640 ns )                    ; draw_score:inst13|state.writing                                                           ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.398 ns                ;
; N/A                                     ; 130.89 MHz ( period = 7.640 ns )                    ; controller:inst4|cur_state.space_5                                                        ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.433 ns                ;
; N/A                                     ; 130.92 MHz ( period = 7.638 ns )                    ; controller:inst4|cur_state.move_left_7                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.424 ns                ;
; N/A                                     ; 130.98 MHz ( period = 7.635 ns )                    ; controller:inst4|cur_state.rotate_ccw_2                                                   ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.411 ns                ;
; N/A                                     ; 131.03 MHz ( period = 7.632 ns )                    ; controller:inst4|cur_state.soft_drop_3                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.423 ns                ;
; N/A                                     ; 131.06 MHz ( period = 7.630 ns )                    ; controller:inst4|cur_state.rotate_cw_4                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.423 ns                ;
; N/A                                     ; 131.06 MHz ( period = 7.630 ns )                    ; controller:inst4|cur_state.collision_4                                                    ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.407 ns                ;
; N/A                                     ; 131.08 MHz ( period = 7.629 ns )                    ; piece_lut:inst7|rom_addr[1]                                                               ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.434 ns                ;
; N/A                                     ; 131.11 MHz ( period = 7.627 ns )                    ; controller:inst4|cur_state.clear_shift_3                                                  ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.409 ns                ;
; N/A                                     ; 131.16 MHz ( period = 7.624 ns )                    ; controller:inst4|cur_state.first_draw_4                                                   ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.401 ns                ;
; N/A                                     ; 131.20 MHz ( period = 7.622 ns )                    ; controller:inst4|cur_state.space_1                                                        ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.398 ns                ;
; N/A                                     ; 131.22 MHz ( period = 7.621 ns )                    ; controller:inst4|cur_state.soft_drop_2                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.413 ns                ;
; N/A                                     ; 131.27 MHz ( period = 7.618 ns )                    ; controller:inst4|cur_state.draw_next_piece_4                                              ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.410 ns                ;
; N/A                                     ; 131.29 MHz ( period = 7.617 ns )                    ; controller:inst4|cur_state.put_back_3                                                     ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.393 ns                ;
; N/A                                     ; 131.34 MHz ( period = 7.614 ns )                    ; controller:inst4|cur_state.draw_next_piece_1                                              ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.406 ns                ;
; N/A                                     ; 131.53 MHz ( period = 7.603 ns )                    ; controller:inst4|cur_state.put_back_4                                                     ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.380 ns                ;
; N/A                                     ; 131.60 MHz ( period = 7.599 ns )                    ; controller:inst4|cur_state.put_back_1                                                     ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.378 ns                ;
; N/A                                     ; 131.65 MHz ( period = 7.596 ns )                    ; controller:inst4|cur_state.move_left_4                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.389 ns                ;
; N/A                                     ; 131.65 MHz ( period = 7.596 ns )                    ; controller:inst4|cur_state.move_down_3                                                    ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 131.67 MHz ( period = 7.595 ns )                    ; controller:inst4|cur_state.move_left_9                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.387 ns                ;
; N/A                                     ; 131.67 MHz ( period = 7.595 ns )                    ; controller:inst4|cur_state.space_4                                                        ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.381 ns                ;
; N/A                                     ; 131.70 MHz ( period = 7.593 ns )                    ; controller:inst4|cur_state.move_down_1                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.372 ns                ;
; N/A                                     ; 131.70 MHz ( period = 7.593 ns )                    ; controller:inst4|cur_state.move_left_3                                                    ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.380 ns                ;
; N/A                                     ; 131.72 MHz ( period = 7.592 ns )                    ; controller:inst4|cur_state.move_left_10                                                   ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.384 ns                ;
; N/A                                     ; 131.73 MHz ( period = 7.591 ns )                    ; controller:inst4|cur_state.rotate_ccw_3                                                   ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.384 ns                ;
; N/A                                     ; 131.82 MHz ( period = 7.586 ns )                    ; controller:inst4|cur_state.first_draw_2                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.378 ns                ;
; N/A                                     ; 131.84 MHz ( period = 7.585 ns )                    ; controller:inst4|cur_state.move_left_2                                                    ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.361 ns                ;
; N/A                                     ; 131.94 MHz ( period = 7.579 ns )                    ; controller:inst4|cur_state.move_left_1                                                    ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.356 ns                ;
; N/A                                     ; 132.00 MHz ( period = 7.576 ns )                    ; controller:inst4|cur_state.game_over                                                      ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.368 ns                ;
; N/A                                     ; 132.03 MHz ( period = 7.574 ns )                    ; controller:inst4|cur_state.rotate_cw_3                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.367 ns                ;
; N/A                                     ; 132.05 MHz ( period = 7.573 ns )                    ; controller:inst4|cur_state.rotate_cw_2                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.349 ns                ;
; N/A                                     ; 132.10 MHz ( period = 7.570 ns )                    ; controller:inst4|cur_state.soft_drop_1                                                    ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.349 ns                ;
; N/A                                     ; 132.12 MHz ( period = 7.569 ns )                    ; controller:inst4|cur_state.space_5                                                        ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.362 ns                ;
; N/A                                     ; 132.14 MHz ( period = 7.568 ns )                    ; controller:inst4|cur_state.move_left_11                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.345 ns                ;
; N/A                                     ; 132.15 MHz ( period = 7.567 ns )                    ; controller:inst4|cur_state.collision_1                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.358 ns                ;
; N/A                                     ; 132.17 MHz ( period = 7.566 ns )                    ; controller:inst4|cur_state.rotate_ccw_1                                                   ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.342 ns                ;
; N/A                                     ; 132.21 MHz ( period = 7.564 ns )                    ; controller:inst4|cur_state.drop_overflow                                                  ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.341 ns                ;
; N/A                                     ; 132.21 MHz ( period = 7.564 ns )                    ; controller:inst4|cur_state.move_left_3                                                    ; piece_lut:inst7|cur_rom_addr[3] ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.336 ns                ;
; N/A                                     ; 132.26 MHz ( period = 7.561 ns )                    ; controller:inst4|cur_state.soft_drop_3                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.352 ns                ;
; N/A                                     ; 132.29 MHz ( period = 7.559 ns )                    ; controller:inst4|cur_state.move_right_4                                                   ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.350 ns                ;
; N/A                                     ; 132.33 MHz ( period = 7.557 ns )                    ; controller:inst4|cur_state.move_right_1                                                   ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.336 ns                ;
; N/A                                     ; 132.35 MHz ( period = 7.556 ns )                    ; controller:inst4|cur_state.clear_shift_3                                                  ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.338 ns                ;
; N/A                                     ; 132.36 MHz ( period = 7.555 ns )                    ; controller:inst4|cur_state.reset_timers_b_2                                               ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.346 ns                ;
; N/A                                     ; 132.45 MHz ( period = 7.550 ns )                    ; controller:inst4|cur_state.soft_drop_2                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.342 ns                ;
; N/A                                     ; 132.47 MHz ( period = 7.549 ns )                    ; controller:inst4|cur_state.key                                                            ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.326 ns                ;
; N/A                                     ; 132.49 MHz ( period = 7.548 ns )                    ; controller:inst4|cur_state.hard_drop_1                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.340 ns                ;
; N/A                                     ; 132.63 MHz ( period = 7.540 ns )                    ; controller:inst4|cur_state.clear_shift_1                                                  ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.322 ns                ;
; N/A                                     ; 132.64 MHz ( period = 7.539 ns )                    ; piece_lut:inst7|rom_addr[5]                                                               ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.344 ns                ;
; N/A                                     ; 132.75 MHz ( period = 7.533 ns )                    ; controller:inst4|cur_state.first_draw_4                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.310 ns                ;
; N/A                                     ; 132.77 MHz ( period = 7.532 ns )                    ; controller:inst4|cur_state.put_back_4                                                     ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.309 ns                ;
; N/A                                     ; 132.80 MHz ( period = 7.530 ns )                    ; controller:inst4|cur_state.move_right_2                                                   ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.306 ns                ;
; N/A                                     ; 132.94 MHz ( period = 7.522 ns )                    ; controller:inst4|cur_state.move_down_1                                                    ; piece_lut:inst7|cur_y_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.301 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; cs_compare:inst15|state.check_row                                                         ; sr_if:inst2|do1                 ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.299 ns                ;
; N/A                                     ; 132.96 MHz ( period = 7.521 ns )                    ; controller:inst4|cur_state.gen_piece_2                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.300 ns                ;
; N/A                                     ; 133.00 MHz ( period = 7.519 ns )                    ; controller:inst4|cur_state.collision_5                                                    ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.305 ns                ;
; N/A                                     ; 133.00 MHz ( period = 7.519 ns )                    ; controller:inst4|cur_state.first_draw_3                                                   ; piece_lut:inst7|cur_x_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.289 ns                ;
; N/A                                     ; 133.03 MHz ( period = 7.517 ns )                    ; piece_lut:inst7|rom_addr[3]                                                               ; piece_lut:inst7|cur_y_out[4]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.324 ns                ;
; N/A                                     ; 133.03 MHz ( period = 7.517 ns )                    ; controller:inst4|cur_state.move_down_4                                                    ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.309 ns                ;
; N/A                                     ; 133.16 MHz ( period = 7.510 ns )                    ; controller:inst4|cur_state.space_2                                                        ; piece_lut:inst7|cur_y_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.303 ns                ;
; N/A                                     ; 133.23 MHz ( period = 7.506 ns )                    ; controller:inst4|cur_state.rotate_ccw_4                                                   ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.297 ns                ;
; N/A                                     ; 133.28 MHz ( period = 7.503 ns )                    ; controller:inst4|cur_state.rotate_cw_4                                                    ; piece_lut:inst7|cur_x_out[2]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.296 ns                ;
; N/A                                     ; 133.32 MHz ( period = 7.501 ns )                    ; controller:inst4|cur_state.drop_timer_reset                                               ; piece_lut:inst7|cur_x_out[3]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.278 ns                ;
; N/A                                     ; 133.39 MHz ( period = 7.497 ns )                    ; controller:inst4|cur_state.move_left_6                                                    ; piece_lut:inst7|cur_y_out[1]    ; clock_50mhz ; clock_50mhz ; None                        ; None                      ; 7.290 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                           ;                                 ;             ;             ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------+---------------------------------+-------------+-------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'altera_internal_jtag~TCKUTAP'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                                                                                             ; To                                                                                                                                                                                             ; From Clock                   ; To Clock                     ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 135.57 MHz ( period = 7.376 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]                                                                                                            ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.485 ns                ;
; N/A                                     ; 136.02 MHz ( period = 7.352 ns )                    ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.472 ns                ;
; N/A                                     ; 146.97 MHz ( period = 6.804 ns )                    ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.198 ns                ;
; N/A                                     ; 149.75 MHz ( period = 6.678 ns )                    ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                             ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.127 ns                ;
; N/A                                     ; 151.29 MHz ( period = 6.610 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.094 ns                ;
; N/A                                     ; 153.70 MHz ( period = 6.506 ns )                    ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.049 ns                ;
; N/A                                     ; 154.75 MHz ( period = 6.462 ns )                    ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.016 ns                ;
; N/A                                     ; 154.80 MHz ( period = 6.460 ns )                    ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.026 ns                ;
; N/A                                     ; 155.38 MHz ( period = 6.436 ns )                    ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 3.014 ns                ;
; N/A                                     ; 156.25 MHz ( period = 6.400 ns )                    ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.985 ns                ;
; N/A                                     ; 158.88 MHz ( period = 6.294 ns )                    ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.943 ns                ;
; N/A                                     ; 163.13 MHz ( period = 6.130 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out|dffs[0]                   ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.862 ns                ;
; N/A                                     ; 172.12 MHz ( period = 5.810 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out|dffs[0]                 ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.681 ns                ;
; N/A                                     ; 173.07 MHz ( period = 5.778 ns )                    ; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.683 ns                ;
; N/A                                     ; 176.99 MHz ( period = 5.650 ns )                    ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.624 ns                ;
; N/A                                     ; 179.21 MHz ( period = 5.580 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                              ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.574 ns                ;
; N/A                                     ; 180.90 MHz ( period = 5.528 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[0]                                                                                                        ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.546 ns                ;
; N/A                                     ; 186.85 MHz ( period = 5.352 ns )                    ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                  ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.465 ns                ;
; N/A                                     ; 189.75 MHz ( period = 5.270 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 189.75 MHz ( period = 5.270 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 189.75 MHz ( period = 5.270 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 189.75 MHz ( period = 5.270 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 189.75 MHz ( period = 5.270 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 189.75 MHz ( period = 5.270 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 189.75 MHz ( period = 5.270 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 189.75 MHz ( period = 5.270 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 189.75 MHz ( period = 5.270 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 189.75 MHz ( period = 5.270 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[41] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 190.44 MHz ( period = 5.251 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.037 ns                ;
; N/A                                     ; 190.44 MHz ( period = 5.251 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.037 ns                ;
; N/A                                     ; 190.44 MHz ( period = 5.251 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.037 ns                ;
; N/A                                     ; 190.44 MHz ( period = 5.251 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.037 ns                ;
; N/A                                     ; 190.44 MHz ( period = 5.251 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.037 ns                ;
; N/A                                     ; 190.44 MHz ( period = 5.251 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.037 ns                ;
; N/A                                     ; 190.44 MHz ( period = 5.251 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.037 ns                ;
; N/A                                     ; 190.44 MHz ( period = 5.251 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.037 ns                ;
; N/A                                     ; 190.44 MHz ( period = 5.251 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.037 ns                ;
; N/A                                     ; 190.44 MHz ( period = 5.251 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[77] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.037 ns                ;
; N/A                                     ; 190.84 MHz ( period = 5.240 ns )                    ; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.414 ns                ;
; N/A                                     ; 190.95 MHz ( period = 5.237 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 190.95 MHz ( period = 5.237 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 190.95 MHz ( period = 5.237 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 190.95 MHz ( period = 5.237 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 190.95 MHz ( period = 5.237 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 190.95 MHz ( period = 5.237 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 190.95 MHz ( period = 5.237 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 190.95 MHz ( period = 5.237 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 190.95 MHz ( period = 5.237 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 190.95 MHz ( period = 5.237 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[23] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.995 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.995 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.995 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.995 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.995 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.995 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.995 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.995 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.995 ns                ;
; N/A                                     ; 191.13 MHz ( period = 5.232 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[22] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.995 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.994 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.994 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.994 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.994 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.994 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.994 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.994 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.994 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.994 ns                ;
; N/A                                     ; 191.17 MHz ( period = 5.231 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[20] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.994 ns                ;
; N/A                                     ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 195.27 MHz ( period = 5.121 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a20~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[21] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.884 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 197.16 MHz ( period = 5.072 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[78] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.858 ns                ;
; N/A                                     ; 197.78 MHz ( period = 5.056 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 197.78 MHz ( period = 5.056 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 197.78 MHz ( period = 5.056 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 197.78 MHz ( period = 5.056 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 197.78 MHz ( period = 5.056 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 197.78 MHz ( period = 5.056 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 197.78 MHz ( period = 5.056 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 197.78 MHz ( period = 5.056 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 197.78 MHz ( period = 5.056 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 197.78 MHz ( period = 5.056 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[42] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 200.08 MHz ( period = 4.998 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[46] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 201.49 MHz ( period = 4.963 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.734 ns                ;
; N/A                                     ; 201.49 MHz ( period = 4.963 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.734 ns                ;
; N/A                                     ; 201.49 MHz ( period = 4.963 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.734 ns                ;
; N/A                                     ; 201.49 MHz ( period = 4.963 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.734 ns                ;
; N/A                                     ; 201.49 MHz ( period = 4.963 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.734 ns                ;
; N/A                                     ; 201.49 MHz ( period = 4.963 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.734 ns                ;
; N/A                                     ; 201.49 MHz ( period = 4.963 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.734 ns                ;
; N/A                                     ; 201.49 MHz ( period = 4.963 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.734 ns                ;
; N/A                                     ; 201.49 MHz ( period = 4.963 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.734 ns                ;
; N/A                                     ; 201.49 MHz ( period = 4.963 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[61] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.734 ns                ;
; N/A                                     ; 201.86 MHz ( period = 4.954 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 201.86 MHz ( period = 4.954 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 201.86 MHz ( period = 4.954 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 201.86 MHz ( period = 4.954 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 201.86 MHz ( period = 4.954 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 201.86 MHz ( period = 4.954 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 201.86 MHz ( period = 4.954 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 201.86 MHz ( period = 4.954 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 201.86 MHz ( period = 4.954 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 201.86 MHz ( period = 4.954 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[44] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 202.18 MHz ( period = 4.946 ns )                    ; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                     ; sld_hub:auto_hub|tdo                                                                                                                                                                           ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 2.267 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.714 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.714 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.714 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.714 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.714 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.714 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.714 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.714 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.714 ns                ;
; N/A                                     ; 202.22 MHz ( period = 4.945 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[45] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.714 ns                ;
; N/A                                     ; 202.72 MHz ( period = 4.933 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 202.72 MHz ( period = 4.933 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 202.72 MHz ( period = 4.933 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 202.72 MHz ( period = 4.933 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 202.72 MHz ( period = 4.933 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 202.72 MHz ( period = 4.933 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 202.72 MHz ( period = 4.933 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 202.72 MHz ( period = 4.933 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 202.72 MHz ( period = 4.933 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 202.72 MHz ( period = 4.933 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[60] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.704 ns                ;
; N/A                                     ; 202.88 MHz ( period = 4.929 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; 202.88 MHz ( period = 4.929 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; 202.88 MHz ( period = 4.929 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; 202.88 MHz ( period = 4.929 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; 202.88 MHz ( period = 4.929 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; 202.88 MHz ( period = 4.929 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; 202.88 MHz ( period = 4.929 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; 202.88 MHz ( period = 4.929 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; 202.88 MHz ( period = 4.929 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; 202.88 MHz ( period = 4.929 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a44~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[47] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.698 ns                ;
; N/A                                     ; 203.29 MHz ( period = 4.919 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.29 MHz ( period = 4.919 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.29 MHz ( period = 4.919 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.29 MHz ( period = 4.919 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.29 MHz ( period = 4.919 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.29 MHz ( period = 4.919 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.29 MHz ( period = 4.919 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.29 MHz ( period = 4.919 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.29 MHz ( period = 4.919 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 203.29 MHz ( period = 4.919 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[63] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.690 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 204.67 MHz ( period = 4.886 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a40~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[43] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.667 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 205.63 MHz ( period = 4.863 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a60~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[62] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.634 ns                ;
; N/A                                     ; 206.14 MHz ( period = 4.851 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg0 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.637 ns                ;
; N/A                                     ; 206.14 MHz ( period = 4.851 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg1 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.637 ns                ;
; N/A                                     ; 206.14 MHz ( period = 4.851 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg2 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.637 ns                ;
; N/A                                     ; 206.14 MHz ( period = 4.851 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg3 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.637 ns                ;
; N/A                                     ; 206.14 MHz ( period = 4.851 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg4 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.637 ns                ;
; N/A                                     ; 206.14 MHz ( period = 4.851 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg5 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.637 ns                ;
; N/A                                     ; 206.14 MHz ( period = 4.851 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg6 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.637 ns                ;
; N/A                                     ; 206.14 MHz ( period = 4.851 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg7 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.637 ns                ;
; N/A                                     ; 206.14 MHz ( period = 4.851 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg8 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.637 ns                ;
; N/A                                     ; 206.14 MHz ( period = 4.851 ns )                    ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_a604:auto_generated|altsyncram_ghq1:altsyncram1|ram_block2a76~porta_address_reg9 ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out|dffs[79] ; altera_internal_jtag~TCKUTAP ; altera_internal_jtag~TCKUTAP ; None                        ; None                      ; 4.637 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                                                                                                  ;                                                                                                                                                                                                ;                              ;                              ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+------------------------------+-----------------------------+---------------------------+-------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tsu                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+
; Slack                                   ; Required tsu                                        ; Actual tsu ; From ; To                                                                                                  ; To Clock    ;
+-----------------------------------------+-----------------------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+
; N/A                                     ; None                                                ; 5.492 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.492 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[6]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.492 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[1]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.492 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[2]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.492 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[4]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.492 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[5]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.492 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[0]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.492 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[7]                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.392 ns   ; rst  ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[2]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.278 ns   ; rst  ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[1]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.278 ns   ; rst  ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[0]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.278 ns   ; rst  ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[2]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.278 ns   ; rst  ; vga:inst3|vga_field_trans_reset:field_translation_reset|vga_counter_4bit:mem_addr_counter|state[3]  ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.250 ns   ; rst  ; timer:inst9|cur_count[4]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.250 ns   ; rst  ; timer:inst9|cur_count[7]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.250 ns   ; rst  ; timer:inst9|cur_count[6]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.250 ns   ; rst  ; timer:inst9|cur_count[5]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.250 ns   ; rst  ; timer:inst9|cur_count[2]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.250 ns   ; rst  ; timer:inst9|cur_count[3]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.250 ns   ; rst  ; timer:inst9|cur_count[0]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.250 ns   ; rst  ; timer:inst9|cur_count[1]                                                                            ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.155 ns   ; rst  ; timer:inst9|state.vga_high                                                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.152 ns   ; rst  ; timer:inst9|state.vga_low                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.050 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[8]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.050 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[6]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.050 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[5]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.050 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[3]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.050 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[7]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.050 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[2]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.050 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[9]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.050 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[4]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.050 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[1]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 5.050 ns   ; rst  ; vga:inst3|vga_counter:counter|vga_counter_10bit:pos_y_counter|state[0]                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.994 ns   ; rst  ; timer:inst9|state.done                                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.882 ns   ; rst  ; timer:inst9|state.check                                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.881 ns   ; rst  ; timer:inst9|state.reset                                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.875 ns   ; rst  ; timer:inst9|cur_ready                                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.613 ns   ; rst  ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[1]        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.598 ns   ; rst  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[4]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.591 ns   ; rst  ; vga:inst3|vga_sync:sync|h_sync_state                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.561 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.561 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.561 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.561 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.561 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.561 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.561 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.552 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.552 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.552 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.552 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.552 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.552 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.552 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.552 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.552 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.550 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.550 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.550 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.550 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.550 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.550 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.550 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.550 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.540 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.540 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.540 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.540 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.540 ns   ; rst  ; vga:inst3|vga_sync:sync|v_sync_state                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.540 ns   ; rst  ; vga:inst3|vga_field_check:field_check|in_field_state                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.540 ns   ; rst  ; vga:inst3|vga_field_check:field_check|end_field_line_state                                          ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.520 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.520 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.520 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.520 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.520 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.389 ns   ; rst  ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[3]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.389 ns   ; rst  ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[2]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.372 ns   ; rst  ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[0]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.372 ns   ; rst  ; vga:inst3|vga_score_trans:score_translation|vga_counter_3bit:mem_addr_counter|state[1]              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.368 ns   ; rst  ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[1]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.368 ns   ; rst  ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[0]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.367 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[0]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.365 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[1]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.348 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.348 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.348 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.348 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.348 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.348 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.348 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.348 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.348 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.346 ns   ; rst  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[5]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.346 ns   ; rst  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[6]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.346 ns   ; rst  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[2]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.343 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.343 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.343 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.343 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.343 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.343 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.343 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.343 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.343 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.343 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.343 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.343 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.343 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.343 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.343 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.343 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.339 ns   ; rst  ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[7]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.338 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.337 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.337 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.337 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.337 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:2:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.325 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.325 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.325 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.325 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.325 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.325 ns   ; rst  ; sr_if:inst2|sr_tower:\generate_tower:4:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.324 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[4]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.324 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[3]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.324 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[5]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.324 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[6]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.302 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[2]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.189 ns   ; rst  ; controller:inst4|cur_timer_1_time[1]                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.189 ns   ; rst  ; controller:inst4|cur_timer_1_time[0]                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.189 ns   ; rst  ; controller:inst4|cur_timer_1_reset                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.189 ns   ; rst  ; vga:inst3|vga_np_trans_reset:np_translation_reset|vga_counter_2bit:mem_addr_counter|state[0]        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.158 ns   ; rst  ; controller:inst4|cur_piece[0]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.158 ns   ; rst  ; controller:inst4|cur_lut_piece_type[0]                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.158 ns   ; rst  ; controller:inst4|cur_piece[2]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.158 ns   ; rst  ; controller:inst4|cur_lut_piece_type[2]                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.158 ns   ; rst  ; controller:inst4|cur_future_piece[0]                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.155 ns   ; rst  ; controller:inst4|cur_timer_1_start                                                                  ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.153 ns   ; rst  ; cs_compare:inst15|state.notify_score                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.147 ns   ; rst  ; controller:inst4|cur_y[2]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.147 ns   ; rst  ; controller:inst4|cur_y_new[2]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.136 ns   ; rst  ; controller:inst4|inv_inputs[2]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.136 ns   ; rst  ; controller:inst4|inv_inputs[1]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.136 ns   ; rst  ; controller:inst4|inv_inputs[0]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.136 ns   ; rst  ; controller:inst4|inv_inputs[3]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.136 ns   ; rst  ; controller:inst4|inv_inputs[7]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.136 ns   ; rst  ; controller:inst4|inv_inputs[6]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.136 ns   ; rst  ; controller:inst4|inv_inputs[5]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.136 ns   ; rst  ; controller:inst4|inv_inputs[4]                                                                      ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.136 ns   ; rst  ; controller:inst4|cur_timer_1_time[4]                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.126 ns   ; rst  ; piece_lut:inst7|cur_x_out[3]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.126 ns   ; rst  ; piece_lut:inst7|cur_y_out[4]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.126 ns   ; rst  ; piece_lut:inst7|cur_x_out[2]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.126 ns   ; rst  ; piece_lut:inst7|cur_y_out[3]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.126 ns   ; rst  ; piece_lut:inst7|cur_y_out[0]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.126 ns   ; rst  ; piece_lut:inst7|cur_y_out[1]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.126 ns   ; rst  ; piece_lut:inst7|cur_y_out[2]                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.106 ns   ; rst  ; controller:inst4|cur_draw_erase_start                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.106 ns   ; rst  ; piece_lut:inst7|cur_mask[6]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.106 ns   ; rst  ; piece_lut:inst7|cur_mask[3]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.106 ns   ; rst  ; piece_lut:inst7|cur_mask[5]                                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst  ; controller:inst4|cur_y[0]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst  ; controller:inst4|cur_lut_y[0]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst  ; controller:inst4|cur_y[1]                                                                           ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst  ; controller:inst4|cur_lut_y[1]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst  ; controller:inst4|cur_y_new[0]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.091 ns   ; rst  ; controller:inst4|cur_y_new[1]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.088 ns   ; rst  ; controller:inst4|cur_check_start                                                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.088 ns   ; rst  ; controller:inst4|cur_draw_erase_draw                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.088 ns   ; rst  ; controller:inst4|cur_piece[1]                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.088 ns   ; rst  ; controller:inst4|cur_lut_piece_type[1]                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.088 ns   ; rst  ; controller:inst4|cur_future_piece[2]                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.088 ns   ; rst  ; controller:inst4|cur_future_piece[1]                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.031 ns   ; rst  ; controller:inst4|cur_state.draw_next_piece_4                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.031 ns   ; rst  ; controller:inst4|cur_state.move_left_9                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.031 ns   ; rst  ; controller:inst4|cur_state.game_over                                                                ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.031 ns   ; rst  ; controller:inst4|cur_state.move_down_4                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.031 ns   ; rst  ; controller:inst4|cur_state.move_left_10                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.031 ns   ; rst  ; controller:inst4|cur_state.first_draw_2                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.027 ns   ; rst  ; controller:inst4|cur_state.hard_drop_1                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 4.021 ns   ; rst  ; controller:inst4|cur_state.soft_drop_2                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.988 ns   ; rst  ; controller:inst4|cur_state.reset_timers_a_2                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.988 ns   ; rst  ; draw_score:inst13|state.writing                                                                     ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.988 ns   ; rst  ; draw_score:inst13|state.done                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.979 ns   ; rst  ; controller:inst4|cur_state.reset_timers_b_1                                                         ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.978 ns   ; rst  ; draw_score:inst13|state.reset                                                                       ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.959 ns   ; rst  ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[6]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.958 ns   ; rst  ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[5]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.956 ns   ; rst  ; piece_lut:inst7|state.output                                                                        ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.954 ns   ; rst  ; controller:inst4|cur_state.put_back_1                                                               ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.954 ns   ; rst  ; vga:inst3|vga_np_trans:np_translation|vga_counter_8bitset:mem_addr_counter|state[4]                 ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.953 ns   ; rst  ; controller:inst4|cur_state.move_right_1                                                             ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.951 ns   ; rst  ; controller:inst4|cur_state.soft_drop_1                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.951 ns   ; rst  ; controller:inst4|cur_state.move_down_1                                                              ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.936 ns   ; rst  ; vga:inst3|vga_field_trans:field_translation|vga_counter_8bitset:mem_addr_counter|state[7]           ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.896 ns   ; rst  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.896 ns   ; rst  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.896 ns   ; rst  ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[1]                                    ; clock_50mhz ;
; N/A                                     ; None                                                ; 3.893 ns   ; rst  ; controller:inst4|cur_state.reset_timers_a_1                                                         ; clock_50mhz ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;      ;                                                                                                     ;             ;
+-----------------------------------------+-----------------------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------+
; tco                                                                                                         ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; Slack ; Required tco ; Actual tco ; From                                          ; To        ; From Clock  ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+
; N/A   ; None         ; 10.488 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[0]  ; clock_50mhz ;
; N/A   ; None         ; 10.286 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[1]  ; clock_50mhz ;
; N/A   ; None         ; 10.286 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[2]  ; clock_50mhz ;
; N/A   ; None         ; 10.263 ns  ; vga:inst3|vga_read:read_and_output|v_sync_out ; vga_vsync ; clock_50mhz ;
; N/A   ; None         ; 10.224 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[5]  ; clock_50mhz ;
; N/A   ; None         ; 10.214 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[3]  ; clock_50mhz ;
; N/A   ; None         ; 10.214 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[4]  ; clock_50mhz ;
; N/A   ; None         ; 10.200 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[7]  ; clock_50mhz ;
; N/A   ; None         ; 10.190 ns  ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[6]  ; clock_50mhz ;
; N/A   ; None         ; 9.979 ns   ; vga:inst3|vga_read:read_and_output|h_sync_out ; vga_hsync ; clock_50mhz ;
; N/A   ; None         ; 9.940 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.940 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.932 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[4]  ; clock_50mhz ;
; N/A   ; None         ; 9.932 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[5]  ; clock_50mhz ;
; N/A   ; None         ; 9.930 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[2]  ; clock_50mhz ;
; N/A   ; None         ; 9.930 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[3]  ; clock_50mhz ;
; N/A   ; None         ; 9.916 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[8]  ; clock_50mhz ;
; N/A   ; None         ; 9.916 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_r[9]  ; clock_50mhz ;
; N/A   ; None         ; 9.717 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[8]  ; clock_50mhz ;
; N/A   ; None         ; 9.717 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[9]  ; clock_50mhz ;
; N/A   ; None         ; 9.707 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[7]  ; clock_50mhz ;
; N/A   ; None         ; 9.687 ns   ; vga:inst3|vga_read:read_and_output|red_out    ; vga_g[6]  ; clock_50mhz ;
; N/A   ; None         ; 9.672 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[0]  ; clock_50mhz ;
; N/A   ; None         ; 9.672 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[1]  ; clock_50mhz ;
; N/A   ; None         ; 9.632 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[2]  ; clock_50mhz ;
; N/A   ; None         ; 9.622 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[3]  ; clock_50mhz ;
; N/A   ; None         ; 9.472 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[4]  ; clock_50mhz ;
; N/A   ; None         ; 9.462 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[5]  ; clock_50mhz ;
; N/A   ; None         ; 9.452 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[6]  ; clock_50mhz ;
; N/A   ; None         ; 9.452 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[7]  ; clock_50mhz ;
; N/A   ; None         ; 9.442 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[8]  ; clock_50mhz ;
; N/A   ; None         ; 9.442 ns   ; vga:inst3|vga_read:read_and_output|blue_out   ; vga_b[9]  ; clock_50mhz ;
; N/A   ; None         ; 8.652 ns   ; gen6mhz:inst1|count[2]                        ; 6mhz_clk  ; clock_50mhz ;
; N/A   ; None         ; 8.379 ns   ; gen6mhz:inst1|count[2]                        ; vga_clk   ; clock_50mhz ;
+-------+--------------+------------+-----------------------------------------------+-----------+-------------+


+----------------------------------------------------------------------------------------------+
; tpd                                                                                          ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; Slack ; Required P2P Time ; Actual P2P Time ; From                     ; To                  ;
+-------+-------------------+-----------------+--------------------------+---------------------+
; N/A   ; None              ; 2.612 ns        ; altera_internal_jtag~TDO ; altera_reserved_tdo ;
+-------+-------------------+-----------------+--------------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; th                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; Minimum Slack                           ; Required th                                         ; Actual th ; From                         ; To                                                                                                                                                                                                                                           ; To Clock                     ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+
; N/A                                     ; None                                                ; 2.387 ns  ; dbg_inputs[5]                ; controller:inst4|inv_inputs[5]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 2.158 ns  ; dbg_inputs[6]                ; controller:inst4|inv_inputs[6]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.925 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|irsr_reg[8]                                                                                                                                                                                                                 ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.872 ns  ; dbg_inputs[4]                ; controller:inst4|inv_inputs[4]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.838 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.833 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.698 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|lpm_shiftreg:status_register|dffs[16]                                                                                                                                   ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.695 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|bypass_reg_out                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.626 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.613 ns  ; dbg_inputs[7]                ; controller:inst4|inv_inputs[7]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; 1.612 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.571 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.571 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.568 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.568 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.568 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.568 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.566 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.564 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.547 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.546 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.544 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.541 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.530 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.528 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.521 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.519 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                          ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.519 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|reset_ena_reg                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.478 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|jtag_ir_reg[9]                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.476 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|tdo_bypass_reg                                                                                                                                                                                                              ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.439 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize|dffs[248] ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 1.373 ns  ; altera_internal_jtag~TDIUTAP ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[3]                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.869 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.544 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.544 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|virtual_dr_scan_reg                                                                                                                                                                                                         ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.459 ns  ; altera_internal_jtag~TDIUTAP ; sld_hub:auto_hub|node_ena[1]~reg0                                                                                                                                                                                                            ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; 0.390 ns  ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[0]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.309 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                             ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.415 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.415 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][2]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.415 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.415 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][3]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.415 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][4]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.415 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][5]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.415 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][6]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.415 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|irf_reg[1][7]                                                                                                                                                                                                               ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.454 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][1]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.454 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][2]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.454 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][0]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.454 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][3]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.454 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][4]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.454 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][5]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.454 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][6]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -0.454 ns ; altera_internal_jtag~TMSUTAP ; sld_hub:auto_hub|shadow_irf_reg[1][7]                                                                                                                                                                                                        ; altera_internal_jtag~TCKUTAP ;
; N/A                                     ; None                                                ; -1.334 ns ; dbg_inputs[2]                ; controller:inst4|inv_inputs[2]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.356 ns ; dbg_inputs[1]                ; controller:inst4|inv_inputs[1]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -1.972 ns ; dbg_inputs[3]                ; controller:inst4|inv_inputs[3]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.341 ns ; rst                          ; check_mask:inst5|state.wait_for_ram                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.344 ns ; rst                          ; controller:inst4|cur_state.collision_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.344 ns ; rst                          ; controller:inst4|cur_state.move_right_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.344 ns ; rst                          ; controller:inst4|cur_state.reset                                                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.384 ns ; rst                          ; cs_compare:inst15|cs_shift:shift|state.check                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.397 ns ; dbg_inputs[0]                ; controller:inst4|inv_inputs[0]                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.518 ns ; rst                          ; cs_compare:inst15|cs_shift:shift|state.init_decrease                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.526 ns ; rst                          ; cs_compare:inst15|state.ready                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.601 ns ; rst                          ; controller:inst4|cur_state.space_2                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.601 ns ; rst                          ; controller:inst4|cur_state.rotate_cw_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.601 ns ; rst                          ; controller:inst4|cur_state.space_5                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.601 ns ; rst                          ; controller:inst4|cur_state.move_left_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.601 ns ; rst                          ; controller:inst4|cur_state.move_left_6                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.601 ns ; rst                          ; controller:inst4|cur_state.rotate_ccw_3                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.601 ns ; rst                          ; controller:inst4|cur_state.move_right_3                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.605 ns ; rst                          ; check_mask:inst5|state.rust                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.607 ns ; rst                          ; controller:inst4|cur_state.space_3                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.607 ns ; rst                          ; controller:inst4|cur_state.move_left_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.607 ns ; rst                          ; check_mask:inst5|state.output                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.607 ns ; rst                          ; check_mask:inst5|state.wait_for_lut                                                                                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.607 ns ; rst                          ; check_mask:inst5|state.startup                                                                                                                                                                                                               ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.610 ns ; rst                          ; controller:inst4|cur_state.rotate_cw_4                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.610 ns ; rst                          ; controller:inst4|cur_state.rotate_ccw_4                                                                                                                                                                                                      ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.611 ns ; rst                          ; cs_compare:inst15|cs_shift:shift|state.lock                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.611 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:0:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.614 ns ; rst                          ; cs_compare:inst15|state.lock                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.624 ns ; rst                          ; cs_compare:inst15|state.init                                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.638 ns ; rst                          ; cs_compare:inst15|state.check_row_done                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.638 ns ; rst                          ; cs_compare:inst15|state.check_row                                                                                                                                                                                                            ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.638 ns ; rst                          ; cs_compare:inst15|state.trigger                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.643 ns ; rst                          ; cs_compare:inst15|row_full                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.643 ns ; rst                          ; npg:inst10|npg_ff:L1|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.649 ns ; rst                          ; cs_compare:inst15|cs_shift:shift|state.ready                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.650 ns ; rst                          ; npg:inst10|npg_ff:L3|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.651 ns ; rst                          ; npg:inst10|npg_ff:L2|q                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.653 ns ; rst                          ; cs_compare:inst15|cs_7bc:counter_7_bit|state[4]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.653 ns ; rst                          ; cs_compare:inst15|cs_7bc:counter_7_bit|state[3]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.653 ns ; rst                          ; cs_compare:inst15|cs_7bc:counter_7_bit|state[6]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.653 ns ; rst                          ; cs_compare:inst15|cs_7bc:counter_7_bit|state[5]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.653 ns ; rst                          ; cs_compare:inst15|cs_7bc:counter_7_bit|state[1]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.653 ns ; rst                          ; cs_compare:inst15|cs_7bc:counter_7_bit|state[0]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.653 ns ; rst                          ; cs_compare:inst15|cs_7bc:counter_7_bit|state[2]                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.653 ns ; rst                          ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[4]                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.742 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.742 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.751 ns ; rst                          ; controller:inst4|cur_rot[0]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.751 ns ; rst                          ; controller:inst4|cur_lut_rot[0]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.751 ns ; rst                          ; controller:inst4|cur_rot[1]                                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.751 ns ; rst                          ; controller:inst4|cur_lut_rot[1]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.751 ns ; rst                          ; controller:inst4|cur_rot_new[0]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.751 ns ; rst                          ; controller:inst4|cur_rot_new[1]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.755 ns ; rst                          ; controller:inst4|cur_clear_shift_start                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.755 ns ; rst                          ; piece_lut:inst7|new_change                                                                                                                                                                                                                   ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns ; rst                          ; check_mask:inst5|empty_s                                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns ; rst                          ; check_mask:inst5|pixel[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns ; rst                          ; check_mask:inst5|pixel[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[4]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[6]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[0]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[1]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.786 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[5]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.794 ns ; rst                          ; controller:inst4|cur_state.collision_3                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.794 ns ; rst                          ; controller:inst4|cur_state.space_6                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.813 ns ; rst                          ; cs_compare:inst15|cs_shift:shift|state.init                                                                                                                                                                                                  ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.832 ns ; rst                          ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[3]                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.832 ns ; rst                          ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[0]                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.832 ns ; rst                          ; cs_compare:inst15|cs_shift:shift|cs_7bcws:counter_7_bit|state[1]                                                                                                                                                                             ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.868 ns ; rst                          ; controller:inst4|cur_state.move_left_8                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.872 ns ; rst                          ; controller:inst4|cur_state.clear_shift_1                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.873 ns ; rst                          ; controller:inst4|cur_state.init                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.875 ns ; rst                          ; controller:inst4|cur_state.clear_shift_2                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.875 ns ; rst                          ; controller:inst4|cur_state.clear_shift_3                                                                                                                                                                                                     ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.875 ns ; rst                          ; controller:inst4|cur_state.gen_piece_1                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.886 ns ; rst                          ; controller:inst4|cur_state.move_left_7                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.889 ns ; rst                          ; controller:inst4|cur_state.collision_5                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.897 ns ; rst                          ; controller:inst4|cur_state.move_left_5                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.898 ns ; rst                          ; controller:inst4|cur_state.space_4                                                                                                                                                                                                           ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.936 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.936 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.936 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.936 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.936 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.936 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.970 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.970 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.970 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.970 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.970 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.970 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.970 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.970 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.970 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.970 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.970 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.970 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.970 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.970 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.970 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.970 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:3:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -2.983 ns ; rst                          ; draw_score:inst13|i[0]                                                                                                                                                                                                                       ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.002 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[3]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.009 ns ; rst                          ; controller:inst4|cur_x[2]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.009 ns ; rst                          ; controller:inst4|cur_lut_x[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.009 ns ; rst                          ; controller:inst4|cur_x[1]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.009 ns ; rst                          ; controller:inst4|cur_lut_x[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.009 ns ; rst                          ; controller:inst4|cur_x_new[2]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.009 ns ; rst                          ; controller:inst4|cur_x_new[1]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.024 ns ; rst                          ; controller:inst4|cur_draw_score_draw                                                                                                                                                                                                         ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.046 ns ; rst                          ; piece_lut:inst7|cur_rom_addr[2]                                                                                                                                                                                                              ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.070 ns ; rst                          ; controller:inst4|cur_x[0]                                                                                                                                                                                                                    ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.070 ns ; rst                          ; controller:inst4|cur_lut_x[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.070 ns ; rst                          ; controller:inst4|cur_x_new[0]                                                                                                                                                                                                                ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.117 ns ; rst                          ; cs_compare:inst15|cs_shift:shift|state.write                                                                                                                                                                                                 ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.174 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.174 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.174 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.174 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.174 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.174 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.174 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.174 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.174 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.174 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_8|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.174 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.195 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.195 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.195 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.195 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.195 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.195 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.195 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:2:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.195 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.195 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:6:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.195 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.195 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:4:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.195 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.195 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.195 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:1:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.195 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_7|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.195 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:0:bit4_mod|dfr11:dfr11_6|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.199 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:7:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.199 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:5:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; N/A                                     ; None                                                ; -3.199 ns ; rst                          ; sr_if:inst2|sr_tower:\generate_tower:1:tower_mod|bit4:\generate_bit4:3:bit4_mod|dfr11:dfr11_0|Q_INT                                                                                                                                          ; clock_50mhz                  ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;           ;                              ;                                                                                                                                                                                                                                              ;                              ;
+-----------------------------------------+-----------------------------------------------------+-----------+------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version
    Info: Processing started: Tue Dec 10 17:40:53 2013
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off de2 -c top_de2 --timing_analysis_only
Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents.
Info: Parallel compilation is enabled and will use 8 of the 8 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock_50mhz" is an undefined clock
    Info: Assuming node "altera_internal_jtag~TCKUTAP" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "gen6mhz:inst1|count[2]" as buffer
Info: Clock "clock_50mhz" has Internal fmax of 119.33 MHz between source register "controller:inst4|cur_state.move_left_3" and destination register "piece_lut:inst7|cur_y_out[4]" (period= 8.38 ns)
    Info: + Longest register to register delay is 8.173 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y23_N9; Fanout = 5; REG Node = 'controller:inst4|cur_state.move_left_3'
        Info: 2: + IC(0.526 ns) + CELL(0.398 ns) = 0.924 ns; Loc. = LCCOMB_X35_Y23_N6; Fanout = 1; COMB Node = 'controller:inst4|WideOr11~5'
        Info: 3: + IC(0.258 ns) + CELL(0.150 ns) = 1.332 ns; Loc. = LCCOMB_X35_Y23_N24; Fanout = 2; COMB Node = 'controller:inst4|WideOr11~6'
        Info: 4: + IC(0.911 ns) + CELL(0.275 ns) = 2.518 ns; Loc. = LCCOMB_X42_Y23_N28; Fanout = 7; COMB Node = 'controller:inst4|WideOr4~5'
        Info: 5: + IC(0.272 ns) + CELL(0.416 ns) = 3.206 ns; Loc. = LCCOMB_X42_Y23_N16; Fanout = 4; COMB Node = 'controller:inst4|Selector47~1'
        Info: 6: + IC(0.288 ns) + CELL(0.437 ns) = 3.931 ns; Loc. = LCCOMB_X42_Y23_N14; Fanout = 3; COMB Node = 'controller:inst4|Selector47~3'
        Info: 7: + IC(0.269 ns) + CELL(0.271 ns) = 4.471 ns; Loc. = LCCOMB_X42_Y23_N12; Fanout = 2; COMB Node = 'controller:inst4|Selector38~1'
        Info: 8: + IC(0.247 ns) + CELL(0.150 ns) = 4.868 ns; Loc. = LCCOMB_X42_Y23_N0; Fanout = 1; COMB Node = 'controller:inst4|Selector6~3'
        Info: 9: + IC(0.247 ns) + CELL(0.150 ns) = 5.265 ns; Loc. = LCCOMB_X42_Y23_N4; Fanout = 4; COMB Node = 'controller:inst4|Selector6'
        Info: 10: + IC(0.280 ns) + CELL(0.275 ns) = 5.820 ns; Loc. = LCCOMB_X42_Y23_N26; Fanout = 3; COMB Node = 'piece_lut:inst7|Add3~0'
        Info: 11: + IC(0.264 ns) + CELL(0.420 ns) = 6.504 ns; Loc. = LCCOMB_X42_Y23_N20; Fanout = 2; COMB Node = 'piece_lut:inst7|Add3~3'
        Info: 12: + IC(0.711 ns) + CELL(0.393 ns) = 7.608 ns; Loc. = LCCOMB_X41_Y24_N18; Fanout = 2; COMB Node = 'piece_lut:inst7|cur_y_out[2]~10'
        Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.679 ns; Loc. = LCCOMB_X41_Y24_N20; Fanout = 1; COMB Node = 'piece_lut:inst7|cur_y_out[3]~12'
        Info: 14: + IC(0.000 ns) + CELL(0.410 ns) = 8.089 ns; Loc. = LCCOMB_X41_Y24_N22; Fanout = 1; COMB Node = 'piece_lut:inst7|cur_y_out[4]~13'
        Info: 15: + IC(0.000 ns) + CELL(0.084 ns) = 8.173 ns; Loc. = LCFF_X41_Y24_N23; Fanout = 2; REG Node = 'piece_lut:inst7|cur_y_out[4]'
        Info: Total cell delay = 3.900 ns ( 47.72 % )
        Info: Total interconnect delay = 4.273 ns ( 52.28 % )
    Info: - Smallest clock skew is 0.007 ns
        Info: + Shortest clock path from clock "clock_50mhz" to destination register is 4.708 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.548 ns) + CELL(0.787 ns) = 2.334 ns; Loc. = LCFF_X2_Y18_N13; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.824 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G0; Fanout = 1705; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 4.708 ns; Loc. = LCFF_X41_Y24_N23; Fanout = 2; REG Node = 'piece_lut:inst7|cur_y_out[4]'
            Info: Total cell delay = 2.323 ns ( 49.34 % )
            Info: Total interconnect delay = 2.385 ns ( 50.66 % )
        Info: - Longest clock path from clock "clock_50mhz" to source register is 4.701 ns
            Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
            Info: 2: + IC(0.548 ns) + CELL(0.787 ns) = 2.334 ns; Loc. = LCFF_X2_Y18_N13; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
            Info: 3: + IC(0.824 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G0; Fanout = 1705; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
            Info: 4: + IC(1.006 ns) + CELL(0.537 ns) = 4.701 ns; Loc. = LCFF_X35_Y23_N9; Fanout = 5; REG Node = 'controller:inst4|cur_state.move_left_3'
            Info: Total cell delay = 2.323 ns ( 49.42 % )
            Info: Total interconnect delay = 2.378 ns ( 50.58 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
Info: Clock "altera_internal_jtag~TCKUTAP" has Internal fmax of 135.57 MHz between source register "sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]" and destination register "sld_hub:auto_hub|tdo" (period= 7.376 ns)
    Info: + Longest register to register delay is 3.485 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y27_N3; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]'
        Info: 2: + IC(0.509 ns) + CELL(0.437 ns) = 0.946 ns; Loc. = LCCOMB_X20_Y27_N16; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~2'
        Info: 3: + IC(0.709 ns) + CELL(0.150 ns) = 1.805 ns; Loc. = LCCOMB_X21_Y26_N30; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~3'
        Info: 4: + IC(0.249 ns) + CELL(0.420 ns) = 2.474 ns; Loc. = LCCOMB_X21_Y26_N8; Fanout = 1; COMB Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|tdo~4'
        Info: 5: + IC(0.251 ns) + CELL(0.275 ns) = 3.000 ns; Loc. = LCCOMB_X21_Y26_N0; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~3'
        Info: 6: + IC(0.251 ns) + CELL(0.150 ns) = 3.401 ns; Loc. = LCCOMB_X21_Y26_N16; Fanout = 1; COMB Node = 'sld_hub:auto_hub|tdo~5'
        Info: 7: + IC(0.000 ns) + CELL(0.084 ns) = 3.485 ns; Loc. = LCFF_X21_Y26_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
        Info: Total cell delay = 1.516 ns ( 43.50 % )
        Info: Total interconnect delay = 1.969 ns ( 56.50 % )
    Info: - Smallest clock skew is 0.011 ns
        Info: + Shortest clock path from clock "altera_internal_jtag~TCKUTAP" to destination register is 4.417 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 753; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 4.417 ns; Loc. = LCFF_X21_Y26_N17; Fanout = 2; REG Node = 'sld_hub:auto_hub|tdo'
            Info: Total cell delay = 0.537 ns ( 12.16 % )
            Info: Total interconnect delay = 3.880 ns ( 87.84 % )
        Info: - Longest clock path from clock "altera_internal_jtag~TCKUTAP" to source register is 4.406 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; CLK Node = 'altera_internal_jtag~TCKUTAP'
            Info: 2: + IC(2.874 ns) + CELL(0.000 ns) = 2.874 ns; Loc. = CLKCTRL_G1; Fanout = 753; COMB Node = 'altera_internal_jtag~TCKUTAPclkctrl'
            Info: 3: + IC(0.995 ns) + CELL(0.537 ns) = 4.406 ns; Loc. = LCFF_X20_Y27_N3; Fanout = 1; REG Node = 'sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[0]'
            Info: Total cell delay = 0.537 ns ( 12.19 % )
            Info: Total interconnect delay = 3.869 ns ( 87.81 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Info: tsu for register "vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]" (data pin = "rst", clock pin = "clock_50mhz") is 5.492 ns
    Info: + Longest pin to register delay is 10.224 ns
        Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 439; PIN Node = 'rst'
        Info: 2: + IC(7.926 ns) + CELL(0.245 ns) = 9.023 ns; Loc. = LCCOMB_X45_Y29_N4; Fanout = 8; COMB Node = 'vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|process_0~0'
        Info: 3: + IC(0.691 ns) + CELL(0.510 ns) = 10.224 ns; Loc. = LCFF_X46_Y28_N21; Fanout = 7; REG Node = 'vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]'
        Info: Total cell delay = 1.607 ns ( 15.72 % )
        Info: Total interconnect delay = 8.617 ns ( 84.28 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clock_50mhz" to destination register is 4.696 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.548 ns) + CELL(0.787 ns) = 2.334 ns; Loc. = LCFF_X2_Y18_N13; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.824 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G0; Fanout = 1705; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 4.696 ns; Loc. = LCFF_X46_Y28_N21; Fanout = 7; REG Node = 'vga:inst3|vga_counter:counter|vga_counter_8bit:pos_x_counter|state[3]'
        Info: Total cell delay = 2.323 ns ( 49.47 % )
        Info: Total interconnect delay = 2.373 ns ( 50.53 % )
Info: tco from clock "clock_50mhz" to destination pin "vga_r[0]" through register "vga:inst3|vga_read:read_and_output|red_out" is 10.488 ns
    Info: + Longest clock path from clock "clock_50mhz" to source register is 4.708 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.548 ns) + CELL(0.787 ns) = 2.334 ns; Loc. = LCFF_X2_Y18_N13; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.824 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G0; Fanout = 1705; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.013 ns) + CELL(0.537 ns) = 4.708 ns; Loc. = LCFF_X40_Y30_N29; Fanout = 20; REG Node = 'vga:inst3|vga_read:read_and_output|red_out'
        Info: Total cell delay = 2.323 ns ( 49.34 % )
        Info: Total interconnect delay = 2.385 ns ( 50.66 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 5.530 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X40_Y30_N29; Fanout = 20; REG Node = 'vga:inst3|vga_read:read_and_output|red_out'
        Info: 2: + IC(2.732 ns) + CELL(2.798 ns) = 5.530 ns; Loc. = PIN_C8; Fanout = 0; PIN Node = 'vga_r[0]'
        Info: Total cell delay = 2.798 ns ( 50.60 % )
        Info: Total interconnect delay = 2.732 ns ( 49.40 % )
Info: Longest tpd from source pin "altera_internal_jtag~TDO" to destination pin "altera_reserved_tdo" is 2.612 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = JTAG_X1_Y19_N0; Fanout = 1; PIN Node = 'altera_internal_jtag~TDO'
    Info: 2: + IC(0.000 ns) + CELL(2.612 ns) = 2.612 ns; Loc. = PIN_M7; Fanout = 0; PIN Node = 'altera_reserved_tdo'
    Info: Total cell delay = 2.612 ns ( 100.00 % )
Info: th for register "controller:inst4|inv_inputs[5]" (data pin = "dbg_inputs[5]", clock pin = "clock_50mhz") is 2.387 ns
    Info: + Longest clock path from clock "clock_50mhz" to destination register is 4.710 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clock_50mhz'
        Info: 2: + IC(0.548 ns) + CELL(0.787 ns) = 2.334 ns; Loc. = LCFF_X2_Y18_N13; Fanout = 4; REG Node = 'gen6mhz:inst1|count[2]'
        Info: 3: + IC(0.824 ns) + CELL(0.000 ns) = 3.158 ns; Loc. = CLKCTRL_G0; Fanout = 1705; COMB Node = 'gen6mhz:inst1|count[2]~clkctrl'
        Info: 4: + IC(1.015 ns) + CELL(0.537 ns) = 4.710 ns; Loc. = LCFF_X43_Y24_N3; Fanout = 2; REG Node = 'controller:inst4|inv_inputs[5]'
        Info: Total cell delay = 2.323 ns ( 49.32 % )
        Info: Total interconnect delay = 2.387 ns ( 50.68 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 2.589 ns
        Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N26; Fanout = 1; PIN Node = 'dbg_inputs[5]'
        Info: 2: + IC(1.356 ns) + CELL(0.150 ns) = 2.505 ns; Loc. = LCCOMB_X43_Y24_N2; Fanout = 1; COMB Node = 'controller:inst4|inv_inputs[5]~2'
        Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.589 ns; Loc. = LCFF_X43_Y24_N3; Fanout = 2; REG Node = 'controller:inst4|inv_inputs[5]'
        Info: Total cell delay = 1.233 ns ( 47.62 % )
        Info: Total interconnect delay = 1.356 ns ( 52.38 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 210 megabytes
    Info: Processing ended: Tue Dec 10 17:40:55 2013
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


