ðŸš¦ TRAFFIC LIGHT CONTROLLER
OVERVIEW

This project implements a single-direction Traffic Light Controller using a Finite State Machine (FSM).
The controller simulates real-world traffic signal behavior by cycling through RED, GREEN, and YELLOW states in a fixed, safe sequence.

The design is synchronous, lightweight, and suitable for educational use, RTL design practice, and integration into FPGA or ASIC-based systems.

FEATURES

â€¢ Traffic Signal Control
â€¢ Sequential control of RED, GREEN, and YELLOW lights

â€¢ FSM-Based Design
â€¢ Moore FSM implementation
â€¢ Deterministic and glitch-free outputs

â€¢ Synchronous Operation
â€¢ State transitions on rising edge of the clock

â€¢ Safe Reset Behavior
â€¢ System initializes to RED state on reset

â€¢ Extensible Architecture
â€¢ Can be extended with timers, pedestrian signals, or multi-direction control

INPUT PORTS
Signal	Description
clk	System clock
reset	Resets the controller to RED state
OUTPUT PORTS
Signal	Description
red	Red traffic signal
green	Green traffic signal
yellow	Yellow traffic signal

Only one output is asserted at any time.

FUNCTIONAL MODES
â€¢ a. RED Mode
The controller activates the RED signal, indicating that traffic must stop.

â€¢ b. GREEN Mode
The controller activates the GREEN signal, allowing vehicles to proceed.

â€¢ c. YELLOW Mode
The controller activates the YELLOW signal, warning that the signal will soon return to RED.

State Sequence
RED â†’ GREEN â†’ YELLOW â†’ RED



Each state is maintained for a predefined number of clock cycles before transitioning to the next state.

STATE DIAGRAM
![image alt](https://github.com/Bhaskar-Repana/Verification-of-Traffic_Controller-using-UVM/blob/b6d55d9929acf9d295adb924775915ae8a83a687/ChatGPT%20Image%20Jan%2020%2C%202026%2C%2002_01_56%20PM.png)
BLOCK DIAGRAM
DESIGN NOTES

â€¢ Moore FSM ensures stable outputs
â€¢ Reset guarantees a safe startup condition
â€¢ Clock-driven design simplifies timing analysis

APPLICATIONS
â€¢ Traffic signal simulation
â€¢ FSM learning reference
â€¢ RTL design practice
â€¢ FPGA/ASIC prototyping
