// Seed: 1601385063
module module_0 ();
  final $display(1, id_1);
  tri   id_2;
  uwire id_3 = 1'b0 + id_2;
  assign id_1 = 1 ==? 1 <= id_3 - id_2;
endmodule
module module_0 (
    output tri1 id_0,
    output tri1 id_1,
    input wand module_1,
    input wand id_3,
    input supply0 id_4,
    output wor id_5,
    output wor id_6,
    output wire id_7,
    input wor id_8
);
  wire  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ;
  xor (
      id_0,
      id_10,
      id_11,
      id_12,
      id_13,
      id_14,
      id_15,
      id_16,
      id_17,
      id_18,
      id_19,
      id_20,
      id_21,
      id_22,
      id_23,
      id_24,
      id_25,
      id_26,
      id_27,
      id_28,
      id_29,
      id_3,
      id_30,
      id_31,
      id_32,
      id_33,
      id_34,
      id_35,
      id_36,
      id_4,
      id_8);
  module_0();
endmodule
