// Seed: 1228243679
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_7;
endmodule
module module_1 #(
    parameter id_3 = 32'd90,
    parameter id_9 = 32'd59
) (
    output wor id_0,
    output uwire id_1,
    output uwire id_2,
    input uwire _id_3,
    output uwire id_4,
    output wor id_5,
    output supply0 id_6,
    output uwire id_7,
    input tri id_8,
    input wand _id_9,
    output wire id_10,
    output wor id_11,
    output supply0 id_12,
    input supply1 id_13
);
  wire [id_9 : -1  +  -1  -  id_3] id_15;
  wire [1 : 1] id_16;
  module_0 modCall_1 (
      id_16,
      id_16,
      id_16,
      id_16,
      id_16,
      id_15
  );
endmodule
