Source Block: hdl/library/axi_logic_analyzer/axi_logic_analyzer_reg.v@94:104@HdlIdDef
  reg     [15:0]  up_overwrite_data = 0;
  reg     [15:0]  up_od_pp_n = 0;
  reg             up_triggered = 0;

  wire    [15:0]  up_input_data;
  wire            adc_triggered;

  always @(negedge up_rstn or posedge up_clk) begin
    if (up_rstn == 0) begin
      up_wack <= 'd0;
      up_scratch <= 'd0;

Diff Content:
- 99   wire            adc_triggered;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_logic_analyzer/axi_logic_analyzer_reg.v@93:103
  reg     [15:0]  up_overwrite_enable = 0;
  reg     [15:0]  up_overwrite_data = 0;
  reg     [15:0]  up_od_pp_n = 0;
  reg             up_triggered = 0;

  wire    [15:0]  up_input_data;
  wire            adc_triggered;

  always @(negedge up_rstn or posedge up_clk) begin
    if (up_rstn == 0) begin
      up_wack <= 'd0;

