[
  {
    "id": "e0eab586-5974-4a06-a705-bdf3d7b85baf",
    "human_readable_id": 0,
    "title": "apb",
    "type": "MODULE",
    "description": "Verilog module apb is defined in line 2",
    "text_unit_ids": "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v:2:2.",
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "1fa5d542-1834-458e-8023-f5d866604828",
    "human_readable_id": 1,
    "title": "PCLK",
    "type": "PORT",
    "description": "Verilog port 'PCLK' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 3 to line 3. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also a sensitive signal within an always block in module 'apb'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#3:3"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "cda17330-2ee1-40b1-870f-2ed96ad32550",
    "human_readable_id": 3,
    "title": "PRESETn",
    "type": "PORT",
    "description": "Verilog port 'PRESETn' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 4 to line 4. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#4:4"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "094db003-69ee-4e64-b35f-d5d8723f1b98",
    "human_readable_id": 5,
    "title": "PSELx",
    "type": "PORT",
    "description": "Verilog port 'PSELx' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 5 to line 5. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#5:5"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "a89816a6-5a45-4afe-bc92-41dd31429e48",
    "human_readable_id": 7,
    "title": "PWRITE",
    "type": "PORT",
    "description": "Verilog port 'PWRITE' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 6 to line 6. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#6:6"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "f882530e-f51c-4184-a991-bd11e96f1e6c",
    "human_readable_id": 9,
    "title": "PENABLE",
    "type": "PORT",
    "description": "Verilog port 'PENABLE' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 7 to line 7. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#7:7"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "64e40a78-cf3a-4b91-8d4e-bcf254e82bf3",
    "human_readable_id": 11,
    "title": "PADDR",
    "type": "PORT",
    "description": "Verilog port 'PADDR' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 8 to line 8. Its direction is 'input'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#8:8"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "27781a66-095a-4295-98a7-3a26d342c5a9",
    "human_readable_id": 13,
    "title": "PWDATA",
    "type": "PORT",
    "description": "Verilog port 'PWDATA' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 9 to line 9. Its direction is 'input'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#9:9"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "bdaf95c9-b73d-4ce0-bfe1-cc5e1f1ea574",
    "human_readable_id": 15,
    "title": "READ_DATA_ON_RX",
    "type": "PORT",
    "description": "Verilog port 'READ_DATA_ON_RX' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 10 to line 10. Its direction is 'input'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Input'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#10:10"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "d8fba04f-a8cf-47a4-bcab-4ddb6b666697",
    "human_readable_id": 17,
    "title": "ERROR",
    "type": "PORT",
    "description": "Verilog port 'ERROR' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 11 to line 11. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also right hand side in assignment 'Assign: PSLVERR = ERROR' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 30 to line 30.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#11:11"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e473d27f-f82e-4627-a6d2-3d1a72f1bde3",
    "human_readable_id": 19,
    "title": "TX_EMPTY",
    "type": "PORT",
    "description": "Verilog port 'TX_EMPTY' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 12 to line 12. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also right hand side in assignment 'Assign: INT_TX = TX_EMPTY' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 31 to line 31.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#12:12"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "be98c6ee-3012-4a81-9544-0f0fb25c0df9",
    "human_readable_id": 21,
    "title": "RX_EMPTY",
    "type": "PORT",
    "description": "Verilog port 'RX_EMPTY' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 13 to line 13. Its direction is 'input'. It is a 1-bit signal. Its AST node type is 'Input'. It is also right hand side in assignment 'Assign: INT_RX = RX_EMPTY' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 32 to line 32.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#13:13"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9b2a6bfa-ad81-41a5-9920-6f510fccee61",
    "human_readable_id": 23,
    "title": "PRDATA",
    "type": "PORT",
    "description": "Verilog port 'PRDATA' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 14 to line 14. Its direction is 'output'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 29 to line 29.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#14:14"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "04a105dd-7b92-4626-83ad-903a32266ffd",
    "human_readable_id": 25,
    "title": "INTERNAL_I2C_REGISTER_CONFIG",
    "type": "PORT",
    "description": "Verilog port 'INTERNAL_I2C_REGISTER_CONFIG' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 15 to line 15. Its direction is 'output'. Its bit-width is from MSB 13 to LSB 0. Its AST node type is 'Output'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#15:15"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "99402582-a260-42f5-b108-a54f482a5e65",
    "human_readable_id": 27,
    "title": "INTERNAL_I2C_REGISTER_TIMEOUT",
    "type": "PORT",
    "description": "Verilog port 'INTERNAL_I2C_REGISTER_TIMEOUT' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 16 to line 16. Its direction is 'output'. Its bit-width is from MSB 13 to LSB 0. Its AST node type is 'Output'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#16:16"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "741d6278-7aef-4ec9-93e8-f2ea7b33efaa",
    "human_readable_id": 29,
    "title": "WRITE_DATA_ON_TX",
    "type": "PORT",
    "description": "Verilog port 'WRITE_DATA_ON_TX' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 17 to line 17. Its direction is 'output'. Its bit-width is from MSB 31 to LSB 0. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 28 to line 28.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#17:17"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e5b210bb-b609-4351-9bd8-e5909833bf00",
    "human_readable_id": 31,
    "title": "WR_ENA",
    "type": "PORT",
    "description": "Verilog port 'WR_ENA' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 18 to line 18. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 25 to line 25.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#18:18"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "b41ddf7b-e1fa-4d93-828b-2a9eac82f9f7",
    "human_readable_id": 33,
    "title": "RD_ENA",
    "type": "PORT",
    "description": "Verilog port 'RD_ENA' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 19 to line 19. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 26 to line 26.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#19:19"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "eeb59461-72bb-49dc-b7cd-f7cd442386b2",
    "human_readable_id": 35,
    "title": "PREADY",
    "type": "PORT",
    "description": "Verilog port 'PREADY' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 20 to line 20. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 27 to line 27.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#20:20"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "0796f5c9-e41d-43bb-b4df-8868166b3639",
    "human_readable_id": 37,
    "title": "PSLVERR",
    "type": "PORT",
    "description": "Verilog port 'PSLVERR' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 21 to line 21. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: PSLVERR = ERROR' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 30 to line 30.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#21:21"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "658102ff-f11d-48cf-bd34-347d1fe4278f",
    "human_readable_id": 39,
    "title": "INT_RX",
    "type": "PORT",
    "description": "Verilog port 'INT_RX' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 22 to line 22. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: INT_RX = RX_EMPTY' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 32 to line 32.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#22:22"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "48916cb2-1e52-4a5e-aaeb-6d14410ff22f",
    "human_readable_id": 41,
    "title": "INT_TX",
    "type": "PORT",
    "description": "Verilog port 'INT_TX' is defined within module 'apb' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v'  from line 23 to line 23. Its direction is 'output'. It is a 1-bit signal. Its AST node type is 'Output'. It is also left hand side in assignment 'Assign: INT_TX = TX_EMPTY' in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 31 to line 31.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#23:23"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7ba25b9e-a0c5-42b0-8f32-84df0c1b8247",
    "human_readable_id": 43,
    "title": "INTERNAL_I2C_REGISTER_CONFIG",
    "type": "REGISTER",
    "description": "Verilog **register** 'INTERNAL_I2C_REGISTER_CONFIG' is defined within module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 15 to line 15. Its **bit-width** is from MSB 13 to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'apb'. It is also  as the left-hand side within an always block at line 52 in module 'apb'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#15:15"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "77fd9edc-f310-4ad8-a7c8-02f36ab3336b",
    "human_readable_id": 45,
    "title": "INTERNAL_I2C_REGISTER_TIMEOUT",
    "type": "REGISTER",
    "description": "Verilog **register** 'INTERNAL_I2C_REGISTER_TIMEOUT' is defined within module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 16 to line 16. Its **bit-width** is from MSB 13 to LSB 0. It is an **unsigned** register. Its **AST node type** is 'Reg'. It is also driven as the left-hand side within an always block in module 'apb'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#16:16"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "7f2ed216-49e3-434d-82fd-7536933ca53f",
    "human_readable_id": 47,
    "title": "Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 25 to line 25. The **left-hand side (LHS)** is 'WR_ENA' and the **right-hand side (RHS)** is '(((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#25:25"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "31ac2a5d-053e-4a28-858a-dd3cf2a38211",
    "human_readable_id": 48,
    "title": "(((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '(((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0' in module 'apb'. It is right hand side in assignment Assign: WR_ENA = (((((PWRITE == 1'b1) & (PENABLE == 1'b1)) & (PADDR == 32'd0)) & (PSELx == 1'b1)))? 1'b1:1'b0 in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 25 to line 25.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#25:25#RHS"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "da6e7da1-2150-4da7-ab47-8e9547655647",
    "human_readable_id": 53,
    "title": "Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 26 to line 26. The **left-hand side (LHS)** is 'RD_ENA' and the **right-hand side (RHS)** is '(((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#26:26"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "834c038b-99af-493e-be10-c2623c20b107",
    "human_readable_id": 54,
    "title": "(((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '(((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0' in module 'apb'. It is right hand side in assignment Assign: RD_ENA = (((((PWRITE == 1'b0) & (PENABLE == 1'b1)) & (PADDR == 32'd4)) & (PSELx == 1'b1)))? 1'b1:1'b0 in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 26 to line 26.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#26:26#RHS"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "9f5df5ec-d816-4788-9739-417b18f99b93",
    "human_readable_id": 59,
    "title": "Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 27 to line 27. The **left-hand side (LHS)** is 'PREADY' and the **right-hand side (RHS)** is '((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#27:27"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "c2856ad2-04d9-4015-a363-945074eb3d3a",
    "human_readable_id": 60,
    "title": "((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0",
    "type": "RHS_ASSIGN",
    "description": "An signal '((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0' in module 'apb'. It is right hand side in assignment Assign: PREADY = ((((((WR_ENA == 1'b1) | (RD_ENA == 1'b1)) | (PADDR == 32'd8)) | (PADDR == 32'd12)) & ((PENABLE == 1'b1) & (PSELx == 1'b1))))? 1'b1:1'b0 in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 27 to line 27.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#27:27#RHS"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "3020a50b-a97d-4a15-acb6-87a3cf082c10",
    "human_readable_id": 65,
    "title": "Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 28 to line 28. The **left-hand side (LHS)** is 'WRITE_DATA_ON_TX' and the **right-hand side (RHS)** is '((PADDR == 32'd0))? PWDATA:PWDATA'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#28:28"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "3ae828d3-6faf-4a85-8460-201df8b8b60e",
    "human_readable_id": 66,
    "title": "((PADDR == 32'd0))? PWDATA:PWDATA",
    "type": "RHS_ASSIGN",
    "description": "An signal '((PADDR == 32'd0))? PWDATA:PWDATA' in module 'apb'. It is right hand side in assignment Assign: WRITE_DATA_ON_TX = ((PADDR == 32'd0))? PWDATA:PWDATA in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 28 to line 28.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#28:28#RHS"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "07802ad9-e738-414c-9f4f-e75bc87080d5",
    "human_readable_id": 71,
    "title": "Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 29 to line 29. The **left-hand side (LHS)** is 'PRDATA' and the **right-hand side (RHS)** is '((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#29:29"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "17134617-3d3e-4096-8188-669157168f55",
    "human_readable_id": 72,
    "title": "((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX",
    "type": "RHS_ASSIGN",
    "description": "An signal '((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX' in module 'apb'. It is right hand side in assignment Assign: PRDATA = ((PADDR == 32'd4))? READ_DATA_ON_RX:READ_DATA_ON_RX in file C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 29 to line 29.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#29:29#RHS"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "2bfbc950-4798-4b1a-ad8b-106f00888049",
    "human_readable_id": 77,
    "title": "Assign: PSLVERR = ERROR",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 30 to line 30. The **left-hand side (LHS)** is 'PSLVERR' and the **right-hand side (RHS)** is 'ERROR'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#30:30"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "36f119c2-c947-4c2d-a4d8-9e55cb2b723a",
    "human_readable_id": 82,
    "title": "Assign: INT_TX = TX_EMPTY",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 31 to line 31. The **left-hand side (LHS)** is 'INT_TX' and the **right-hand side (RHS)** is 'TX_EMPTY'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#31:31"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "e9aa038f-63e7-427e-b2d8-28ce13f9b260",
    "human_readable_id": 87,
    "title": "Assign: INT_RX = RX_EMPTY",
    "type": "ASSIGNMENT",
    "description": "This is an **assignment statement** defined in module 'apb'  in file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' from line 32 to line 32. The **left-hand side (LHS)** is 'INT_RX' and the **right-hand side (RHS)** is 'RX_EMPTY'. It has a **left-hand side (LHS) delay** of 'None'. It has a **right-hand side (RHS) delay** of 'None'. Its **AST node type** is 'Assign'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#32:32"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "0e31fbb5-923f-4b32-b575-fd6284cf02a3",
    "human_readable_id": 92,
    "title": "Always Block (sequential) @ (posedge PCLK)",
    "type": "ALWAYS_BLOCK",
    "description": "An **always block** (sequential logic) in module 'apb' from file 'C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v' lines 33-52. It is sensitive to: posedge PCLK. Its AST node type is 'Always'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#33:52"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "b05c134a-75e3-46f4-8601-66eca4250270",
    "human_readable_id": 96,
    "title": "14'd0",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 37 in apb in C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 33 to line 52 It is also  as the left-hand side within an always block at line 38 in module 'apb'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#RHS_ALWAYS_INTERNAL_I2C_REGISTER_CONFIG"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  },
  {
    "id": "4d52b028-ff2f-418d-adc1-4e35abbf6c3c",
    "human_readable_id": 98,
    "title": "PWDATA[13:0]",
    "type": "RHS_ALWASY",
    "description": "It is a right hand side in always block which is at 44 in apb in C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v from line 33 to line 52 It is also  as the left-hand side within an always block at line 48 in module 'apb'.",
    "text_unit_ids": [
      "C:\\Users\\huijie\\Desktop\\graphrag\\svtest\\pre_rtl\\apb.v#RHS_ALWAYS_INTERNAL_I2C_REGISTER_CONFIG"
    ],
    "frequency": 1,
    "degree": 0,
    "x": 0,
    "y": 0
  }
]