Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Jul 15 17:46:29 2022
| Host         : luoboLaptopYoga14s running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-fgg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 22 register/latch pins with no clock driven by root clock pin: u_IO_Bus/u_led_driver/u_led_clk_div/clk_led_o_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_miniRV/u_EX_MEM/mem_data_sel_o_reg[0]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_miniRV/u_EX_MEM/mem_data_sel_o_reg[1]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: u_miniRV/u_EX_MEM/mem_data_sel_o_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_miniRV/u_IF_ID/inst_o_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_miniRV/u_IF_ID/inst_o_reg[12]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_miniRV/u_IF_ID/inst_o_reg[13]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_miniRV/u_IF_ID/inst_o_reg[14]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_miniRV/u_IF_ID/inst_o_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_miniRV/u_IF_ID/inst_o_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_miniRV/u_IF_ID/inst_o_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_miniRV/u_IF_ID/inst_o_reg[4]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_miniRV/u_IF_ID/inst_o_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: u_miniRV/u_IF_ID/inst_o_reg[6]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 118 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.415        0.000                      0                75319        0.027        0.000                      0                75319        3.000        0.000                       0                  8888  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk_i               {0.000 5.000}      10.000          100.000         
  clk_out1_cpu_clk  {0.000 10.000}     20.000          50.000          
  clkfbout_cpu_clk  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_cpu_clk        0.415        0.000                      0                75319        0.027        0.000                      0                75319        8.750        0.000                       0                  8884  
  clkfbout_cpu_clk                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y1  u_cpu_clk/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y1  u_cpu_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpu_clk/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpu_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpu_clk/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y1  u_cpu_clk/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_cpu_clk
  To Clock:  clk_out1_cpu_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.415ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.027ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 u_miniRV/u_EX_MEM/alu_res_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/RAMS64E_A/ADR3
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk fall@10.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 0.456ns (4.878%)  route 8.892ns (95.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 8.101 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.637    -2.354    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X36Y58         FDCE                                         r  u_miniRV/u_EX_MEM/alu_res_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.898 r  u_miniRV/u_EX_MEM/alu_res_o_reg[5]/Q
                         net (fo=8196, routed)        8.892     6.994    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/A3
    SLICE_X74Y149        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk_i (IN)
                         net (fo=0)                   0.000    10.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 f  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 f  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.585     8.101    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/WCLK
    SLICE_X74Y149        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism             -0.508     7.593    
                         clock uncertainty           -0.108     7.486    
    SLICE_X74Y149        RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.077     7.409    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          7.409    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 u_miniRV/u_EX_MEM/alu_res_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/RAMS64E_B/ADR3
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk fall@10.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 0.456ns (4.878%)  route 8.892ns (95.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 8.101 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.637    -2.354    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X36Y58         FDCE                                         r  u_miniRV/u_EX_MEM/alu_res_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.898 r  u_miniRV/u_EX_MEM/alu_res_o_reg[5]/Q
                         net (fo=8196, routed)        8.892     6.994    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/A3
    SLICE_X74Y149        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk_i (IN)
                         net (fo=0)                   0.000    10.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 f  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 f  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.585     8.101    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/WCLK
    SLICE_X74Y149        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/RAMS64E_B/CLK  (IS_INVERTED)
                         clock pessimism             -0.508     7.593    
                         clock uncertainty           -0.108     7.486    
    SLICE_X74Y149        RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.077     7.409    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          7.409    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 u_miniRV/u_EX_MEM/alu_res_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/RAMS64E_C/ADR3
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk fall@10.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 0.456ns (4.878%)  route 8.892ns (95.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 8.101 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.637    -2.354    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X36Y58         FDCE                                         r  u_miniRV/u_EX_MEM/alu_res_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.898 r  u_miniRV/u_EX_MEM/alu_res_o_reg[5]/Q
                         net (fo=8196, routed)        8.892     6.994    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/A3
    SLICE_X74Y149        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk_i (IN)
                         net (fo=0)                   0.000    10.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 f  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 f  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.585     8.101    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/WCLK
    SLICE_X74Y149        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/RAMS64E_C/CLK  (IS_INVERTED)
                         clock pessimism             -0.508     7.593    
                         clock uncertainty           -0.108     7.486    
    SLICE_X74Y149        RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.077     7.409    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          7.409    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 u_miniRV/u_EX_MEM/alu_res_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/RAMS64E_D/ADR3
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk fall@10.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        9.348ns  (logic 0.456ns (4.878%)  route 8.892ns (95.122%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 8.101 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.637    -2.354    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X36Y58         FDCE                                         r  u_miniRV/u_EX_MEM/alu_res_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.898 r  u_miniRV/u_EX_MEM/alu_res_o_reg[5]/Q
                         net (fo=8196, routed)        8.892     6.994    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/A3
    SLICE_X74Y149        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk_i (IN)
                         net (fo=0)                   0.000    10.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 f  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 f  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.585     8.101    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/WCLK
    SLICE_X74Y149        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/RAMS64E_D/CLK  (IS_INVERTED)
                         clock pessimism             -0.508     7.593    
                         clock uncertainty           -0.108     7.486    
    SLICE_X74Y149        RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.077     7.409    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_15360_15615_17_17/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          7.409    
                         arrival time                          -6.994    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 u_miniRV/u_EX_MEM/alu_res_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_A/ADR3
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk fall@10.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 0.456ns (4.895%)  route 8.861ns (95.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 8.101 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.637    -2.354    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X36Y58         FDCE                                         r  u_miniRV/u_EX_MEM/alu_res_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.898 r  u_miniRV/u_EX_MEM/alu_res_o_reg[5]/Q
                         net (fo=8196, routed)        8.861     6.963    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/A3
    SLICE_X76Y148        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk_i (IN)
                         net (fo=0)                   0.000    10.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 f  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 f  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.585     8.101    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/WCLK
    SLICE_X76Y148        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism             -0.508     7.593    
                         clock uncertainty           -0.108     7.486    
    SLICE_X76Y148        RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.077     7.409    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          7.409    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 u_miniRV/u_EX_MEM/alu_res_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_B/ADR3
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk fall@10.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 0.456ns (4.895%)  route 8.861ns (95.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 8.101 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.637    -2.354    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X36Y58         FDCE                                         r  u_miniRV/u_EX_MEM/alu_res_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.898 r  u_miniRV/u_EX_MEM/alu_res_o_reg[5]/Q
                         net (fo=8196, routed)        8.861     6.963    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/A3
    SLICE_X76Y148        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk_i (IN)
                         net (fo=0)                   0.000    10.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 f  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 f  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.585     8.101    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/WCLK
    SLICE_X76Y148        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_B/CLK  (IS_INVERTED)
                         clock pessimism             -0.508     7.593    
                         clock uncertainty           -0.108     7.486    
    SLICE_X76Y148        RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.077     7.409    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          7.409    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 u_miniRV/u_EX_MEM/alu_res_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_C/ADR3
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk fall@10.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 0.456ns (4.895%)  route 8.861ns (95.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 8.101 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.637    -2.354    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X36Y58         FDCE                                         r  u_miniRV/u_EX_MEM/alu_res_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.898 r  u_miniRV/u_EX_MEM/alu_res_o_reg[5]/Q
                         net (fo=8196, routed)        8.861     6.963    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/A3
    SLICE_X76Y148        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk_i (IN)
                         net (fo=0)                   0.000    10.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 f  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 f  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.585     8.101    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/WCLK
    SLICE_X76Y148        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_C/CLK  (IS_INVERTED)
                         clock pessimism             -0.508     7.593    
                         clock uncertainty           -0.108     7.486    
    SLICE_X76Y148        RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.077     7.409    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          7.409    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.446ns  (required time - arrival time)
  Source:                 u_miniRV/u_EX_MEM/alu_res_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_D/ADR3
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk fall@10.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        9.317ns  (logic 0.456ns (4.895%)  route 8.861ns (95.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.899ns = ( 8.101 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.354ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.637    -2.354    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X36Y58         FDCE                                         r  u_miniRV/u_EX_MEM/alu_res_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y58         FDCE (Prop_fdce_C_Q)         0.456    -1.898 r  u_miniRV/u_EX_MEM/alu_res_o_reg[5]/Q
                         net (fo=8196, routed)        8.861     6.963    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/A3
    SLICE_X76Y148        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk_i (IN)
                         net (fo=0)                   0.000    10.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 f  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 f  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.585     8.101    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/WCLK
    SLICE_X76Y148        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_D/CLK  (IS_INVERTED)
                         clock pessimism             -0.508     7.593    
                         clock uncertainty           -0.108     7.486    
    SLICE_X76Y148        RAMS64E (Setup_rams64e_CLK_ADR3)
                                                     -0.077     7.409    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_7424_7679_4_4/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          7.409    
                         arrival time                          -6.963    
  -------------------------------------------------------------------
                         slack                                  0.446    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 u_miniRV/u_EX_MEM/alu_res_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_28_28/RAMS64E_A/ADR4
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk fall@10.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 0.456ns (4.940%)  route 8.775ns (95.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.636    -2.355    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X35Y59         FDCE                                         r  u_miniRV/u_EX_MEM/alu_res_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.456    -1.899 r  u_miniRV/u_EX_MEM/alu_res_o_reg[6]/Q
                         net (fo=8196, routed)        8.775     6.876    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_28_28/A4
    SLICE_X88Y109        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_28_28/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk_i (IN)
                         net (fo=0)                   0.000    10.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 f  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 f  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.597     8.113    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_28_28/WCLK
    SLICE_X88Y109        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_28_28/RAMS64E_A/CLK  (IS_INVERTED)
                         clock pessimism             -0.508     7.605    
                         clock uncertainty           -0.108     7.498    
    SLICE_X88Y109        RAMS64E (Setup_rams64e_CLK_ADR4)
                                                     -0.114     7.384    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_28_28/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.508ns  (required time - arrival time)
  Source:                 u_miniRV/u_EX_MEM/alu_res_o_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_28_28/RAMS64E_B/ADR4
                            (falling edge-triggered cell RAMS64E clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_cpu_clk fall@10.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        9.231ns  (logic 0.456ns (4.940%)  route 8.775ns (95.060%))
  Logic Levels:           0  
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.887ns = ( 8.113 - 10.000 ) 
    Source Clock Delay      (SCD):    -2.355ns
    Clock Pessimism Removal (CPR):    -0.508ns
  Clock Uncertainty:      0.108ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.203ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.545     1.545 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.798    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.590    -5.792 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.704    -4.087    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.991 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.636    -2.355    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X35Y59         FDCE                                         r  u_miniRV/u_EX_MEM/alu_res_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y59         FDCE (Prop_fdce_C_Q)         0.456    -1.899 r  u_miniRV/u_EX_MEM/alu_res_o_reg[6]/Q
                         net (fo=8196, routed)        8.775     6.876    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_28_28/A4
    SLICE_X88Y109        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_28_28/RAMS64E_B/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk fall edge)
                                                     10.000    10.000 f  
    Y18                                               0.000    10.000 f  clk_i (IN)
                         net (fo=0)                   0.000    10.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         1.474    11.474 f  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    12.655    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.855     4.800 f  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.625     6.425    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.516 f  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        1.597     8.113    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_28_28/WCLK
    SLICE_X88Y109        RAMS64E                                      r  u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_28_28/RAMS64E_B/CLK  (IS_INVERTED)
                         clock pessimism             -0.508     7.605    
                         clock uncertainty           -0.108     7.498    
    SLICE_X88Y109        RAMS64E (Setup_rams64e_CLK_ADR4)
                                                     -0.114     7.384    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_10752_11007_28_28/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -6.876    
  -------------------------------------------------------------------
                         slack                                  0.508    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 u_miniRV/u_ID_EX/pc4_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_miniRV/u_EX_MEM/pc4_o_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.028%)  route 0.220ns (60.972%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.559    -0.492    u_miniRV/u_ID_EX/clk_out1
    SLICE_X51Y64         FDCE                                         r  u_miniRV/u_ID_EX/pc4_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y64         FDCE (Prop_fdce_C_Q)         0.141    -0.351 r  u_miniRV/u_ID_EX/pc4_o_reg[12]/Q
                         net (fo=1, routed)           0.220    -0.130    u_miniRV/u_EX_MEM/pc4_o_reg[31]_1[12]
    SLICE_X52Y62         FDCE                                         r  u_miniRV/u_EX_MEM/pc4_o_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.828    -0.263    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X52Y62         FDCE                                         r  u_miniRV/u_EX_MEM/pc4_o_reg[12]/C
                         clock pessimism              0.036    -0.228    
    SLICE_X52Y62         FDCE (Hold_fdce_C_D)         0.070    -0.158    u_miniRV/u_EX_MEM/pc4_o_reg[12]
  -------------------------------------------------------------------
                         required time                          0.158    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 u_miniRV/u_ID_EX/pc4_o_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_miniRV/u_EX_MEM/pc4_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.141ns (38.980%)  route 0.221ns (61.020%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.264ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.559    -0.492    u_miniRV/u_ID_EX/clk_out1
    SLICE_X51Y65         FDCE                                         r  u_miniRV/u_ID_EX/pc4_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDCE (Prop_fdce_C_Q)         0.141    -0.351 r  u_miniRV/u_ID_EX/pc4_o_reg[0]/Q
                         net (fo=1, routed)           0.221    -0.130    u_miniRV/u_EX_MEM/pc4_o_reg[31]_1[0]
    SLICE_X52Y63         FDCE                                         r  u_miniRV/u_EX_MEM/pc4_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.827    -0.264    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X52Y63         FDCE                                         r  u_miniRV/u_EX_MEM/pc4_o_reg[0]/C
                         clock pessimism              0.036    -0.229    
    SLICE_X52Y63         FDCE (Hold_fdce_C_D)         0.070    -0.159    u_miniRV/u_EX_MEM/pc4_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.159    
                         arrival time                          -0.130    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 u_miniRV/u_ID_EX/pc4_o_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_miniRV/u_EX_MEM/pc4_o_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.128ns (36.432%)  route 0.223ns (63.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.261ns
    Source Clock Delay      (SCD):    -0.491ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.560    -0.491    u_miniRV/u_ID_EX/clk_out1
    SLICE_X51Y62         FDCE                                         r  u_miniRV/u_ID_EX/pc4_o_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y62         FDCE (Prop_fdce_C_Q)         0.128    -0.363 r  u_miniRV/u_ID_EX/pc4_o_reg[9]/Q
                         net (fo=1, routed)           0.223    -0.139    u_miniRV/u_EX_MEM/pc4_o_reg[31]_1[9]
    SLICE_X52Y60         FDCE                                         r  u_miniRV/u_EX_MEM/pc4_o_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.830    -0.261    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X52Y60         FDCE                                         r  u_miniRV/u_EX_MEM/pc4_o_reg[9]/C
                         clock pessimism              0.036    -0.226    
    SLICE_X52Y60         FDCE (Hold_fdce_C_D)         0.016    -0.210    u_miniRV/u_EX_MEM/pc4_o_reg[9]
  -------------------------------------------------------------------
                         required time                          0.210    
                         arrival time                          -0.139    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 u_miniRV/u_ID_EX/pc4_o_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_miniRV/u_EX_MEM/pc4_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.128ns (36.529%)  route 0.222ns (63.471%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.558    -0.493    u_miniRV/u_ID_EX/clk_out1
    SLICE_X49Y67         FDCE                                         r  u_miniRV/u_ID_EX/pc4_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y67         FDCE (Prop_fdce_C_Q)         0.128    -0.365 r  u_miniRV/u_ID_EX/pc4_o_reg[2]/Q
                         net (fo=1, routed)           0.222    -0.142    u_miniRV/u_EX_MEM/pc4_o_reg[31]_1[2]
    SLICE_X52Y67         FDCE                                         r  u_miniRV/u_EX_MEM/pc4_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.824    -0.267    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X52Y67         FDCE                                         r  u_miniRV/u_EX_MEM/pc4_o_reg[2]/C
                         clock pessimism              0.036    -0.232    
    SLICE_X52Y67         FDCE (Hold_fdce_C_D)         0.017    -0.215    u_miniRV/u_EX_MEM/pc4_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 u_miniRV/u_ID_EX/pc4_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_miniRV/u_EX_MEM/pc4_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.148ns (40.229%)  route 0.220ns (59.771%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.556    -0.495    u_miniRV/u_ID_EX/clk_out1
    SLICE_X46Y69         FDCE                                         r  u_miniRV/u_ID_EX/pc4_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y69         FDCE (Prop_fdce_C_Q)         0.148    -0.347 r  u_miniRV/u_ID_EX/pc4_o_reg[4]/Q
                         net (fo=1, routed)           0.220    -0.127    u_miniRV/u_EX_MEM/pc4_o_reg[31]_1[4]
    SLICE_X53Y70         FDCE                                         r  u_miniRV/u_EX_MEM/pc4_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.821    -0.270    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X53Y70         FDCE                                         r  u_miniRV/u_EX_MEM/pc4_o_reg[4]/C
                         clock pessimism              0.036    -0.235    
    SLICE_X53Y70         FDCE (Hold_fdce_C_D)         0.013    -0.222    u_miniRV/u_EX_MEM/pc4_o_reg[4]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 u_miniRV/u_ID_EX/pc4_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_miniRV/u_EX_MEM/pc4_o_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.141ns (33.207%)  route 0.284ns (66.793%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.036ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.557    -0.494    u_miniRV/u_ID_EX/clk_out1
    SLICE_X48Y68         FDCE                                         r  u_miniRV/u_ID_EX/pc4_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y68         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  u_miniRV/u_ID_EX/pc4_o_reg[1]/Q
                         net (fo=1, routed)           0.284    -0.069    u_miniRV/u_EX_MEM/pc4_o_reg[31]_1[1]
    SLICE_X53Y70         FDCE                                         r  u_miniRV/u_EX_MEM/pc4_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.821    -0.270    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X53Y70         FDCE                                         r  u_miniRV/u_EX_MEM/pc4_o_reg[1]/C
                         clock pessimism              0.036    -0.235    
    SLICE_X53Y70         FDCE (Hold_fdce_C_D)         0.070    -0.165    u_miniRV/u_EX_MEM/pc4_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.165    
                         arrival time                          -0.069    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 u_miniRV/u_EX_MEM/pc4_o_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_miniRV/u_MEM_WB/pc4_o_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.268ns
    Source Clock Delay      (SCD):    -0.497ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.554    -0.497    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X47Y71         FDCE                                         r  u_miniRV/u_EX_MEM/pc4_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.356 r  u_miniRV/u_EX_MEM/pc4_o_reg[5]/Q
                         net (fo=1, routed)           0.056    -0.300    u_miniRV/u_MEM_WB/pc4_o_reg[31]_0[5]
    SLICE_X47Y71         FDCE                                         r  u_miniRV/u_MEM_WB/pc4_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.823    -0.268    u_miniRV/u_MEM_WB/clk_out1
    SLICE_X47Y71         FDCE                                         r  u_miniRV/u_MEM_WB/pc4_o_reg[5]/C
                         clock pessimism             -0.228    -0.497    
    SLICE_X47Y71         FDCE (Hold_fdce_C_D)         0.076    -0.421    u_miniRV/u_MEM_WB/pc4_o_reg[5]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_miniRV/u_ID_EX/rf_we_o_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_miniRV/u_EX_MEM/rf_we_o_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.257ns
    Source Clock Delay      (SCD):    -0.488ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.563    -0.488    u_miniRV/u_ID_EX/clk_out1
    SLICE_X47Y58         FDCE                                         r  u_miniRV/u_ID_EX/rf_we_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y58         FDCE (Prop_fdce_C_Q)         0.141    -0.347 r  u_miniRV/u_ID_EX/rf_we_o_reg/Q
                         net (fo=1, routed)           0.056    -0.291    u_miniRV/u_EX_MEM/rf_we_o
    SLICE_X47Y58         FDCE                                         r  u_miniRV/u_EX_MEM/rf_we_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.834    -0.257    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X47Y58         FDCE                                         r  u_miniRV/u_EX_MEM/rf_we_o_reg/C
                         clock pessimism             -0.230    -0.488    
    SLICE_X47Y58         FDCE (Hold_fdce_C_D)         0.075    -0.413    u_miniRV/u_EX_MEM/rf_we_o_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 u_miniRV/u_EX_MEM/pc4_o_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_miniRV/u_MEM_WB/pc4_o_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.557    -0.494    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X43Y70         FDCE                                         r  u_miniRV/u_EX_MEM/pc4_o_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDCE (Prop_fdce_C_Q)         0.141    -0.353 r  u_miniRV/u_EX_MEM/pc4_o_reg[29]/Q
                         net (fo=1, routed)           0.056    -0.297    u_miniRV/u_MEM_WB/pc4_o_reg[31]_0[29]
    SLICE_X43Y70         FDCE                                         r  u_miniRV/u_MEM_WB/pc4_o_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.825    -0.266    u_miniRV/u_MEM_WB/clk_out1
    SLICE_X43Y70         FDCE                                         r  u_miniRV/u_MEM_WB/pc4_o_reg[29]/C
                         clock pessimism             -0.227    -0.494    
    SLICE_X43Y70         FDCE (Hold_fdce_C_D)         0.075    -0.419    u_miniRV/u_MEM_WB/pc4_o_reg[29]
  -------------------------------------------------------------------
                         required time                          0.419    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 u_miniRV/u_EX_MEM/alu_res_o_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            u_miniRV/u_MEM_WB/alu_res_o_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_cpu_clk  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_cpu_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_cpu_clk rise@0.000ns - clk_out1_cpu_clk rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.263ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.312     0.312 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.752    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.339    -1.586 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.510    -1.076    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.050 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.559    -0.492    u_miniRV/u_EX_MEM/clk_out1
    SLICE_X32Y71         FDCE                                         r  u_miniRV/u_EX_MEM/alu_res_o_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y71         FDCE (Prop_fdce_C_Q)         0.141    -0.351 r  u_miniRV/u_EX_MEM/alu_res_o_reg[22]/Q
                         net (fo=2, routed)           0.065    -0.285    u_miniRV/u_MEM_WB/alu_res_o_reg[31]_0[22]
    SLICE_X32Y71         FDCE                                         r  u_miniRV/u_MEM_WB/alu_res_o_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_cpu_clk rise edge)
                                                      0.000     0.000 r  
    Y18                                               0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clk/inst/clk_in1
    Y18                  IBUF (Prop_ibuf_I_O)         0.501     0.501 r  u_cpu_clk/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.982    u_cpu_clk/inst/clk_in1_cpu_clk
    PLLE2_ADV_X0Y1       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.657    -1.675 r  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.556    -1.120    u_cpu_clk/inst/clk_out1_cpu_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.091 r  u_cpu_clk/inst/clkout1_buf/O
                         net (fo=8882, routed)        0.828    -0.263    u_miniRV/u_MEM_WB/clk_out1
    SLICE_X32Y71         FDCE                                         r  u_miniRV/u_MEM_WB/alu_res_o_reg[22]/C
                         clock pessimism             -0.228    -0.492    
    SLICE_X32Y71         FDCE (Hold_fdce_C_D)         0.075    -0.417    u_miniRV/u_MEM_WB/alu_res_o_reg[22]
  -------------------------------------------------------------------
                         required time                          0.417    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.131    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_cpu_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_cpu_clk/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   u_cpu_clk/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X44Y58    u_miniRV/u_ID_EX/A_sel_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X45Y56    u_miniRV/u_ID_EX/B_sel_o_reg/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X41Y56    u_miniRV/u_ID_EX/alu_op_o_reg[0]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X40Y56    u_miniRV/u_ID_EX/alu_op_o_reg[1]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X41Y56    u_miniRV/u_ID_EX/alu_op_o_reg[2]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X41Y56    u_miniRV/u_ID_EX/alu_op_o_reg[3]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X39Y59    u_miniRV/u_ID_EX/alu_op_o_reg[4]/C
Min Period        n/a     FDCE/C             n/a            1.000         20.000      19.000     SLICE_X44Y76    u_IO_Bus/led_data_reg[0]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_cpu_clk/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X14Y119   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X14Y119   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X14Y119   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X14Y119   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_12032_12287_23_23/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y126   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_12_12/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y126   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_12_12/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y126   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_12_12/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X58Y126   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_14336_14591_12_12/RAMS64E_D/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X84Y71    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_24_24/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X84Y71    u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_2816_3071_24_24/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X62Y157   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_17_17/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X62Y157   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_17_17/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X62Y157   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_17_17/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X62Y157   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_5376_5631_17_17/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y158   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_22_22/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y158   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_22_22/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y158   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_22_22/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X42Y158   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_22_22/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X62Y158   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_7_7/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK        n/a            1.250         10.000      8.750      SLICE_X62Y158   u_IO_Bus/u_MEM/U_dram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_3328_3583_7_7/RAMS64E_B/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cpu_clk
  To Clock:  clkfbout_cpu_clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cpu_clk
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { u_cpu_clk/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y3   u_cpu_clk/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  u_cpu_clk/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y1  u_cpu_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y1  u_cpu_clk/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y1  u_cpu_clk/inst/plle2_adv_inst/CLKFBOUT



