
*** Running vivado
    with args -log design_1_myOLEDrgb_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_myOLEDrgb_0_0.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source design_1_myOLEDrgb_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'f:/01_SoC/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
WARNING: [IP_Flow 19-1663] Duplicate IP found for 'xilinx.com:user:mySimpleIO:1.0'. The one found in IP location 'f:/01_SoC/ip_repo/mySimpleIO_1.0' will take precedence over the same IP in location f:/01_SoC/ip_repo/myLED_1.0
Command: synth_design -top design_1_myOLEDrgb_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11924 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 755.547 ; gain = 177.992
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_myOLEDrgb_0_0' [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_myOLEDrgb_0_0/synth/design_1_myOLEDrgb_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'myOLEDrgb_v1_0' [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/myOLEDrgb_v1_0.v:4]
	Parameter C_S00_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S00_AXI_ADDR_WIDTH bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'myOLEDrgb_v1_0_S00_AXI' [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/myOLEDrgb_v1_0_S00_AXI.v:4]
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter ADDR_LSB bound to: 2 - type: integer 
	Parameter OPT_MEM_ADDR_BITS bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/myOLEDrgb_v1_0_S00_AXI.v:262]
INFO: [Synth 8-226] default block is never used [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/myOLEDrgb_v1_0_S00_AXI.v:498]
WARNING: [Synth 8-6014] Unused sequential element slv_reg2_reg was removed.  [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/myOLEDrgb_v1_0_S00_AXI.v:244]
WARNING: [Synth 8-6014] Unused sequential element slv_reg3_reg was removed.  [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/myOLEDrgb_v1_0_S00_AXI.v:245]
WARNING: [Synth 8-6014] Unused sequential element slv_reg4_reg was removed.  [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/myOLEDrgb_v1_0_S00_AXI.v:246]
INFO: [Synth 8-6155] done synthesizing module 'myOLEDrgb_v1_0_S00_AXI' (1#1) [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/myOLEDrgb_v1_0_S00_AXI.v:4]
INFO: [Synth 8-6157] synthesizing module 'spi_master' [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/spi_master.v:24]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter IDLE bound to: 2'b00 
	Parameter TRANSFER bound to: 2'b01 
	Parameter DONE bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/spi_master.v:93]
INFO: [Synth 8-6155] done synthesizing module 'spi_master' (2#1) [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/spi_master.v:24]
WARNING: [Synth 8-7023] instance 'spi' of module 'spi_master' has 10 connections declared, but only 8 given [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/myOLEDrgb_v1_0.v:96]
INFO: [Synth 8-6157] synthesizing module 'spi_controller' [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/init_controller.v:260]
	Parameter IDLE bound to: 4'b0000 
	Parameter RES_WAIT bound to: 4'b0001 
	Parameter INIT bound to: 4'b0010 
	Parameter LOAD_CMD bound to: 4'b0011 
	Parameter SEND_CMD bound to: 4'b0100 
	Parameter WAIT_CMD bound to: 4'b0101 
	Parameter NEXT_CMD bound to: 4'b0110 
	Parameter WAIT_VCC bound to: 4'b0111 
	Parameter WAIT_PMOD bound to: 4'b1000 
	Parameter TURN_ON bound to: 4'b1001 
	Parameter LOAD_PIXEL bound to: 4'b1010 
	Parameter SEND_PIXEL bound to: 4'b1011 
	Parameter DONE bound to: 4'b1100 
INFO: [Synth 8-155] case statement is not full and has no default [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/init_controller.v:372]
WARNING: [Synth 8-6014] Unused sequential element data_index_reg was removed.  [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/init_controller.v:363]
WARNING: [Synth 8-5788] Register data_o_reg in module spi_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/init_controller.v:404]
INFO: [Synth 8-6155] done synthesizing module 'spi_controller' (3#1) [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/init_controller.v:260]
INFO: [Synth 8-6155] done synthesizing module 'myOLEDrgb_v1_0' (4#1) [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ipshared/4810/hdl/myOLEDrgb_v1_0.v:4]
INFO: [Synth 8-6155] done synthesizing module 'design_1_myOLEDrgb_0_0' (5#1) [f:/01_SoC/myOLEDrgb/myOLEDrgb.srcs/sources_1/bd/design_1/ip/design_1_myOLEDrgb_0_0/synth/design_1_myOLEDrgb_0_0.v:57]
WARNING: [Synth 8-3331] design spi_controller has unconnected port spi_busy_i
WARNING: [Synth 8-3331] design spi_controller has unconnected port pixel_valid_i
WARNING: [Synth 8-3331] design myOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 821.887 ; gain = 244.332
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 821.887 ; gain = 244.332
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 821.887 ; gain = 244.332
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 939.688 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 940.738 ; gain = 1.051
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 940.738 ; gain = 363.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 940.738 ; gain = 363.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 940.738 ; gain = 363.184
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'spi_master'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              001 |                               00
                TRANSFER |                              010 |                               01
                    DONE |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'spi_master'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 940.738 ; gain = 363.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 14    
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 17    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	  16 Input     32 Bit        Muxes := 13    
	   3 Input      8 Bit        Muxes := 1     
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 5     
	  13 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myOLEDrgb_v1_0_S00_AXI 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 14    
	                6 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 13    
	  16 Input     32 Bit        Muxes := 13    
	   2 Input      1 Bit        Muxes := 5     
Module spi_master 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
	   3 Input      1 Bit        Muxes := 5     
Module spi_controller 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	  13 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 14    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design design_1_myOLEDrgb_0_0 has port CS driven by constant 0
WARNING: [Synth 8-3331] design myOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[2]
WARNING: [Synth 8-3331] design myOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[1]
WARNING: [Synth 8-3331] design myOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_AWPROT[0]
WARNING: [Synth 8-3331] design myOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[2]
WARNING: [Synth 8-3331] design myOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[1]
WARNING: [Synth 8-3331] design myOLEDrgb_v1_0_S00_AXI has unconnected port S_AXI_ARPROT[0]
INFO: [Synth 8-3886] merging instance 'inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rresp_reg[0]' (FDRE) to 'inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_rresp_reg[1] )
INFO: [Synth 8-3886] merging instance 'inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_bresp_reg[0]' (FDRE) to 'inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_bresp_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst/myOLEDrgb_v1_0_S00_AXI_inst/axi_bresp_reg[1] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 940.738 ; gain = 363.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+-----------------------+------------+---------------+----------------+
|Module Name            | RTL Object | Depth x Width | Implemented As | 
+-----------------------+------------+---------------+----------------+
|spi_controller         | p_0_out    | 64x8          | LUT            | 
|design_1_myOLEDrgb_0_0 | p_0_out    | 64x8          | LUT            | 
+-----------------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 940.738 ; gain = 363.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 940.738 ; gain = 363.184
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 943.207 ; gain = 365.652
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 949.418 ; gain = 371.863
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 949.418 ; gain = 371.863
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 949.418 ; gain = 371.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 949.418 ; gain = 371.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 949.418 ; gain = 371.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 949.418 ; gain = 371.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     8|
|2     |LUT1   |     4|
|3     |LUT2   |    10|
|4     |LUT3   |    11|
|5     |LUT4   |    78|
|6     |LUT5   |    49|
|7     |LUT6   |   175|
|8     |MUXF7  |     2|
|9     |MUXF8  |     1|
|10    |FDCE   |    37|
|11    |FDPE   |     2|
|12    |FDRE   |   501|
|13    |FDSE   |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------------------------+-----------------------+------+
|      |Instance                        |Module                 |Cells |
+------+--------------------------------+-----------------------+------+
|1     |top                             |                       |   879|
|2     |  inst                          |myOLEDrgb_v1_0         |   879|
|3     |    controller                  |spi_controller         |   142|
|4     |    myOLEDrgb_v1_0_S00_AXI_inst |myOLEDrgb_v1_0_S00_AXI |   685|
|5     |    spi                         |spi_master             |    52|
+------+--------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 949.418 ; gain = 371.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 949.418 ; gain = 253.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 949.418 ; gain = 371.863
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 961.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
35 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 961.344 ; gain = 660.277
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 961.344 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/design_1_myOLEDrgb_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_myOLEDrgb_0_0, cache-ID = 5e0e16dbae9037f7
INFO: [Coretcl 2-1174] Renamed 4 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 961.344 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'F:/01_SoC/myOLEDrgb/myOLEDrgb.runs/design_1_myOLEDrgb_0_0_synth_1/design_1_myOLEDrgb_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_myOLEDrgb_0_0_utilization_synth.rpt -pb design_1_myOLEDrgb_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Dec 11 01:31:19 2024...
