<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.3"/>
<title>rfdc: xrfdc_hw.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="HTML_custom.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="xlogo_bg.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">rfdc
   </div>
   <div id="projectbrief">Xilinx SDK Drivers API Documentation</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.3 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Overview</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="globals.html"><span>APIs</span></a></li>
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="pages.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('xrfdc__hw_8h.html','');});
</script>
<div id="doc-content">
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle">
<div class="title">xrfdc_hw.h File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ac9f8c8a63f0b462fe9d58b097ce69e8a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#ac9f8c8a63f0b462fe9d58b097ce69e8a">XRFdc_ReadReg64</a>(InstancePtr, BaseAddress, RegOffset)&#160;&#160;&#160;XRFdc_In64(InstancePtr-&gt;io, ((u32)RegOffset + (u32)BaseAddress))</td></tr>
<tr class="memdesc:ac9f8c8a63f0b462fe9d58b097ce69e8a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a register.  <a href="#ac9f8c8a63f0b462fe9d58b097ce69e8a"></a><br/></td></tr>
<tr class="separator:ac9f8c8a63f0b462fe9d58b097ce69e8a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b65f7c1f2e3b221e27261a1d2c4ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a48b65f7c1f2e3b221e27261a1d2c4ec3">XRFdc_WriteReg64</a>(InstancePtr, BaseAddress, RegOffset, RegisterValue)</td></tr>
<tr class="memdesc:a48b65f7c1f2e3b221e27261a1d2c4ec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to a register.  <a href="#a48b65f7c1f2e3b221e27261a1d2c4ec3"></a><br/></td></tr>
<tr class="separator:a48b65f7c1f2e3b221e27261a1d2c4ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a731c664a38baba8f030dfa31da4cb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a9a731c664a38baba8f030dfa31da4cb3">XRFdc_ReadReg</a>(InstancePtr, BaseAddress, RegOffset)&#160;&#160;&#160;XRFdc_In32((InstancePtr-&gt;io), ((u32)BaseAddress + (u32)RegOffset))</td></tr>
<tr class="memdesc:a9a731c664a38baba8f030dfa31da4cb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a register.  <a href="#a9a731c664a38baba8f030dfa31da4cb3"></a><br/></td></tr>
<tr class="separator:a9a731c664a38baba8f030dfa31da4cb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a325feda106c46bd899aa82ebc351c72d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a325feda106c46bd899aa82ebc351c72d">XRFdc_WriteReg</a>(InstancePtr, BaseAddress, RegOffset, RegisterValue)</td></tr>
<tr class="memdesc:a325feda106c46bd899aa82ebc351c72d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to a register.  <a href="#a325feda106c46bd899aa82ebc351c72d"></a><br/></td></tr>
<tr class="separator:a325feda106c46bd899aa82ebc351c72d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0617225f23684b78001b141ad96d5ee5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a0617225f23684b78001b141ad96d5ee5">XRFdc_ReadReg16</a>(InstancePtr, BaseAddress, RegOffset)&#160;&#160;&#160;XRFdc_In16((InstancePtr-&gt;io), ((u32)RegOffset + (u32)BaseAddress))</td></tr>
<tr class="memdesc:a0617225f23684b78001b141ad96d5ee5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a register.  <a href="#a0617225f23684b78001b141ad96d5ee5"></a><br/></td></tr>
<tr class="separator:a0617225f23684b78001b141ad96d5ee5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad87e168d6ea69d69382b9212aa1267ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#ad87e168d6ea69d69382b9212aa1267ba">XRFdc_WriteReg16</a>(InstancePtr, BaseAddress, RegOffset, RegisterValue)</td></tr>
<tr class="memdesc:ad87e168d6ea69d69382b9212aa1267ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to a register.  <a href="#ad87e168d6ea69d69382b9212aa1267ba"></a><br/></td></tr>
<tr class="separator:ad87e168d6ea69d69382b9212aa1267ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c1ddd61213bde8ea4d392532e8d0dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a8c1ddd61213bde8ea4d392532e8d0dbb">XRFdc_ReadReg8</a>(InstancePtr, BaseAddress, RegOffset)&#160;&#160;&#160;XRFdc_In8((InstancePtr-&gt;io), ((u32)RegOffset + (u32)BaseAddress))</td></tr>
<tr class="memdesc:a8c1ddd61213bde8ea4d392532e8d0dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Read a register.  <a href="#a8c1ddd61213bde8ea4d392532e8d0dbb"></a><br/></td></tr>
<tr class="separator:a8c1ddd61213bde8ea4d392532e8d0dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa10f5b7c24b2d9c3faa14a8cab8ae1db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#aa10f5b7c24b2d9c3faa14a8cab8ae1db">XRFdc_WriteReg8</a>(InstancePtr, BaseAddress, RegOffset, RegisterValue)</td></tr>
<tr class="memdesc:aa10f5b7c24b2d9c3faa14a8cab8ae1db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Write to a register.  <a href="#aa10f5b7c24b2d9c3faa14a8cab8ae1db"></a><br/></td></tr>
<tr class="separator:aa10f5b7c24b2d9c3faa14a8cab8ae1db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Register Map</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Register offsets from the base address of an RFDC ADC and DAC device. </p>
</div></td></tr>
<tr class="memitem:gad414fcd2907e700f3fb0c67b0ec982f8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad414fcd2907e700f3fb0c67b0ec982f8">XRFDC_CLK_EN_OFFSET</a>&#160;&#160;&#160;0x000U</td></tr>
<tr class="memdesc:gad414fcd2907e700f3fb0c67b0ec982f8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Clock Enable Register.  <a href="group__rfdc__v6__0.html#gad414fcd2907e700f3fb0c67b0ec982f8"></a><br/></td></tr>
<tr class="separator:gad414fcd2907e700f3fb0c67b0ec982f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadc8b1508d65831d7ecfc17ada17d8e21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadc8b1508d65831d7ecfc17ada17d8e21">XRFDC_ADC_DEBUG_RST_OFFSET</a>&#160;&#160;&#160;0x004U</td></tr>
<tr class="memdesc:gadc8b1508d65831d7ecfc17ada17d8e21"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Debug Reset Register.  <a href="group__rfdc__v6__0.html#gadc8b1508d65831d7ecfc17ada17d8e21"></a><br/></td></tr>
<tr class="separator:gadc8b1508d65831d7ecfc17ada17d8e21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22d11bb8767ab5d566fbd01f8e4e0f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga22d11bb8767ab5d566fbd01f8e4e0f96">XRFDC_ADC_FABRIC_RATE_OFFSET</a>&#160;&#160;&#160;0x008U</td></tr>
<tr class="memdesc:ga22d11bb8767ab5d566fbd01f8e4e0f96"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Fabric Rate Register.  <a href="group__rfdc__v6__0.html#ga22d11bb8767ab5d566fbd01f8e4e0f96"></a><br/></td></tr>
<tr class="separator:ga22d11bb8767ab5d566fbd01f8e4e0f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc7664790ca254ad00577f7a968e2280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacc7664790ca254ad00577f7a968e2280">XRFDC_ADC_FABRIC_OFFSET</a>&#160;&#160;&#160;0x00CU</td></tr>
<tr class="memdesc:gacc7664790ca254ad00577f7a968e2280"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Fabric Register.  <a href="group__rfdc__v6__0.html#gacc7664790ca254ad00577f7a968e2280"></a><br/></td></tr>
<tr class="separator:gacc7664790ca254ad00577f7a968e2280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga812676621b88662c3fa99a69131d8bf7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga812676621b88662c3fa99a69131d8bf7">XRFDC_ADC_FABRIC_ISR_OFFSET</a>&#160;&#160;&#160;0x010U</td></tr>
<tr class="memdesc:ga812676621b88662c3fa99a69131d8bf7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Fabric ISR Register.  <a href="group__rfdc__v6__0.html#ga812676621b88662c3fa99a69131d8bf7"></a><br/></td></tr>
<tr class="separator:ga812676621b88662c3fa99a69131d8bf7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga710b4810bc6d4f845a743d52d337b824"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga710b4810bc6d4f845a743d52d337b824">XRFDC_DAC_FABRIC_ISR_OFFSET</a>&#160;&#160;&#160;0x014U</td></tr>
<tr class="memdesc:ga710b4810bc6d4f845a743d52d337b824"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Fabric ISR Register.  <a href="group__rfdc__v6__0.html#ga710b4810bc6d4f845a743d52d337b824"></a><br/></td></tr>
<tr class="separator:ga710b4810bc6d4f845a743d52d337b824"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae8d0fd30082364e9c6e1492d9861356"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaae8d0fd30082364e9c6e1492d9861356">XRFDC_ADC_FABRIC_IMR_OFFSET</a>&#160;&#160;&#160;0x014U</td></tr>
<tr class="memdesc:gaae8d0fd30082364e9c6e1492d9861356"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Fabric IMR Register.  <a href="group__rfdc__v6__0.html#gaae8d0fd30082364e9c6e1492d9861356"></a><br/></td></tr>
<tr class="separator:gaae8d0fd30082364e9c6e1492d9861356"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadec02b825d78a1a837c763b963784f4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadec02b825d78a1a837c763b963784f4d">XRFDC_DAC_FABRIC_IMR_OFFSET</a>&#160;&#160;&#160;0x018U</td></tr>
<tr class="memdesc:gadec02b825d78a1a837c763b963784f4d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Fabric IMR Register.  <a href="group__rfdc__v6__0.html#gadec02b825d78a1a837c763b963784f4d"></a><br/></td></tr>
<tr class="separator:gadec02b825d78a1a837c763b963784f4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga49a9f3a64f3fa49b9b88b6ef4e87def1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga49a9f3a64f3fa49b9b88b6ef4e87def1">XRFDC_ADC_FABRIC_DBG_OFFSET</a>&#160;&#160;&#160;0x018U</td></tr>
<tr class="memdesc:ga49a9f3a64f3fa49b9b88b6ef4e87def1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Fabric Debug Register.  <a href="group__rfdc__v6__0.html#ga49a9f3a64f3fa49b9b88b6ef4e87def1"></a><br/></td></tr>
<tr class="separator:ga49a9f3a64f3fa49b9b88b6ef4e87def1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga122ceb1d0f0a5759d11e1c3b092b1de4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga122ceb1d0f0a5759d11e1c3b092b1de4">XRFDC_ADC_UPDATE_DYN_OFFSET</a>&#160;&#160;&#160;0x01CU</td></tr>
<tr class="memdesc:ga122ceb1d0f0a5759d11e1c3b092b1de4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Update Dynamic Register.  <a href="group__rfdc__v6__0.html#ga122ceb1d0f0a5759d11e1c3b092b1de4"></a><br/></td></tr>
<tr class="separator:ga122ceb1d0f0a5759d11e1c3b092b1de4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbf203eff6b1c80ae2eab5524e736622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabbf203eff6b1c80ae2eab5524e736622">XRFDC_DAC_UPDATE_DYN_OFFSET</a>&#160;&#160;&#160;0x020U</td></tr>
<tr class="memdesc:gabbf203eff6b1c80ae2eab5524e736622"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Update Dynamic Register.  <a href="group__rfdc__v6__0.html#gabbf203eff6b1c80ae2eab5524e736622"></a><br/></td></tr>
<tr class="separator:gabbf203eff6b1c80ae2eab5524e736622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1007bbbd1a42619b1e77246d6ee5e524"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1007bbbd1a42619b1e77246d6ee5e524">XRFDC_ADC_FIFO_LTNC_CRL_OFFSET</a>&#160;&#160;&#160;0x020U</td></tr>
<tr class="memdesc:ga1007bbbd1a42619b1e77246d6ee5e524"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC FIFO Latency Control Register.  <a href="group__rfdc__v6__0.html#ga1007bbbd1a42619b1e77246d6ee5e524"></a><br/></td></tr>
<tr class="separator:ga1007bbbd1a42619b1e77246d6ee5e524"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5dca150079590927aacc387663dfc9c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5dca150079590927aacc387663dfc9c5">XRFDC_ADC_DEC_ISR_OFFSET</a>&#160;&#160;&#160;0x030U</td></tr>
<tr class="memdesc:ga5dca150079590927aacc387663dfc9c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Decoder interface ISR Register.  <a href="group__rfdc__v6__0.html#ga5dca150079590927aacc387663dfc9c5"></a><br/></td></tr>
<tr class="separator:ga5dca150079590927aacc387663dfc9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cf5ab6c54a67d3797ca786b4c14be22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4cf5ab6c54a67d3797ca786b4c14be22">XRFDC_DAC_DATAPATH_OFFSET</a>&#160;&#160;&#160;0x034U</td></tr>
<tr class="memdesc:ga4cf5ab6c54a67d3797ca786b4c14be22"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Decoder interface IMR Register.  <a href="group__rfdc__v6__0.html#ga4cf5ab6c54a67d3797ca786b4c14be22"></a><br/></td></tr>
<tr class="separator:ga4cf5ab6c54a67d3797ca786b4c14be22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab9e237efa681e56c07512e2abf42e49b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab9e237efa681e56c07512e2abf42e49b">XRFDC_ADC_DEC_IMR_OFFSET</a>&#160;&#160;&#160;0x034U</td></tr>
<tr class="memdesc:gab9e237efa681e56c07512e2abf42e49b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Decoder interface IMR Register.  <a href="group__rfdc__v6__0.html#gab9e237efa681e56c07512e2abf42e49b"></a><br/></td></tr>
<tr class="separator:gab9e237efa681e56c07512e2abf42e49b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga177754ef4dacef7d7b62b82b7067093f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga177754ef4dacef7d7b62b82b7067093f">XRFDC_DATPATH_ISR_OFFSET</a>&#160;&#160;&#160;0x038U</td></tr>
<tr class="memdesc:ga177754ef4dacef7d7b62b82b7067093f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Data Path ISR Register.  <a href="group__rfdc__v6__0.html#ga177754ef4dacef7d7b62b82b7067093f"></a><br/></td></tr>
<tr class="separator:ga177754ef4dacef7d7b62b82b7067093f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf44fa273f4e1ae98251eb2c788ecb82b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf44fa273f4e1ae98251eb2c788ecb82b">XRFDC_DATPATH_IMR_OFFSET</a>&#160;&#160;&#160;0x03CU</td></tr>
<tr class="memdesc:gaf44fa273f4e1ae98251eb2c788ecb82b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Data Path IMR Register.  <a href="group__rfdc__v6__0.html#gaf44fa273f4e1ae98251eb2c788ecb82b"></a><br/></td></tr>
<tr class="separator:gaf44fa273f4e1ae98251eb2c788ecb82b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99982520ba7d95d1a934a07fc07b3943"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga99982520ba7d95d1a934a07fc07b3943">XRFDC_ADC_DECI_CONFIG_OFFSET</a>&#160;&#160;&#160;0x040U</td></tr>
<tr class="memdesc:ga99982520ba7d95d1a934a07fc07b3943"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Decimation Config Register.  <a href="group__rfdc__v6__0.html#ga99982520ba7d95d1a934a07fc07b3943"></a><br/></td></tr>
<tr class="separator:ga99982520ba7d95d1a934a07fc07b3943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga500c30f98d7b3b461ea75a0d03a17e55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga500c30f98d7b3b461ea75a0d03a17e55">XRFDC_DAC_INTERP_CTRL_OFFSET</a>&#160;&#160;&#160;0x040U</td></tr>
<tr class="memdesc:ga500c30f98d7b3b461ea75a0d03a17e55"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Interpolation Control Register.  <a href="group__rfdc__v6__0.html#ga500c30f98d7b3b461ea75a0d03a17e55"></a><br/></td></tr>
<tr class="separator:ga500c30f98d7b3b461ea75a0d03a17e55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a862371dfeb8508daf6da3338becbdb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4a862371dfeb8508daf6da3338becbdb">XRFDC_ADC_DECI_MODE_OFFSET</a>&#160;&#160;&#160;0x044U</td></tr>
<tr class="memdesc:ga4a862371dfeb8508daf6da3338becbdb"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Decimation mode Register.  <a href="group__rfdc__v6__0.html#ga4a862371dfeb8508daf6da3338becbdb"></a><br/></td></tr>
<tr class="separator:ga4a862371dfeb8508daf6da3338becbdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9291cdab5a8ff89253c5e4dbbd5771db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9291cdab5a8ff89253c5e4dbbd5771db">XRFDC_DAC_ITERP_DATA_OFFSET</a>&#160;&#160;&#160;0x044U</td></tr>
<tr class="memdesc:ga9291cdab5a8ff89253c5e4dbbd5771db"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC interpolation data.  <a href="group__rfdc__v6__0.html#ga9291cdab5a8ff89253c5e4dbbd5771db"></a><br/></td></tr>
<tr class="separator:ga9291cdab5a8ff89253c5e4dbbd5771db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bbc470522469695707753b75a33e82d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0bbc470522469695707753b75a33e82d">XRFDC_ADC_MXR_CFG0_OFFSET</a>&#160;&#160;&#160;0x080U</td></tr>
<tr class="memdesc:ga0bbc470522469695707753b75a33e82d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC I channel mixer config Register.  <a href="group__rfdc__v6__0.html#ga0bbc470522469695707753b75a33e82d"></a><br/></td></tr>
<tr class="separator:ga0bbc470522469695707753b75a33e82d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b75961d384cede50cca4d0fae50c623"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1b75961d384cede50cca4d0fae50c623">XRFDC_ADC_MXR_CFG1_OFFSET</a>&#160;&#160;&#160;0x084U</td></tr>
<tr class="memdesc:ga1b75961d384cede50cca4d0fae50c623"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Q channel mixer config Register.  <a href="group__rfdc__v6__0.html#ga1b75961d384cede50cca4d0fae50c623"></a><br/></td></tr>
<tr class="separator:ga1b75961d384cede50cca4d0fae50c623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ebb53254fa0a4439ca102bf98a2e60c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0ebb53254fa0a4439ca102bf98a2e60c">XRFDC_MXR_MODE_OFFSET</a>&#160;&#160;&#160;0x088U</td></tr>
<tr class="memdesc:ga0ebb53254fa0a4439ca102bf98a2e60c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC mixer mode Register.  <a href="group__rfdc__v6__0.html#ga0ebb53254fa0a4439ca102bf98a2e60c"></a><br/></td></tr>
<tr class="separator:ga0ebb53254fa0a4439ca102bf98a2e60c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4dde6d2ec4eb16f045d3a2400e4f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaef4dde6d2ec4eb16f045d3a2400e4f19">XRFDC_NCO_UPDT_OFFSET</a>&#160;&#160;&#160;0x08CU</td></tr>
<tr class="memdesc:gaef4dde6d2ec4eb16f045d3a2400e4f19"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC NCO Update mode Register.  <a href="group__rfdc__v6__0.html#gaef4dde6d2ec4eb16f045d3a2400e4f19"></a><br/></td></tr>
<tr class="separator:gaef4dde6d2ec4eb16f045d3a2400e4f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89750f53c53bf9b803b7f4b1e6baf47d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga89750f53c53bf9b803b7f4b1e6baf47d">XRFDC_NCO_RST_OFFSET</a>&#160;&#160;&#160;0x090U</td></tr>
<tr class="memdesc:ga89750f53c53bf9b803b7f4b1e6baf47d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC NCO Phase Reset Register.  <a href="group__rfdc__v6__0.html#ga89750f53c53bf9b803b7f4b1e6baf47d"></a><br/></td></tr>
<tr class="separator:ga89750f53c53bf9b803b7f4b1e6baf47d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga63604df4de7c15ca615a3556499b2260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga63604df4de7c15ca615a3556499b2260">XRFDC_ADC_NCO_FQWD_UPP_OFFSET</a>&#160;&#160;&#160;0x094U</td></tr>
<tr class="memdesc:ga63604df4de7c15ca615a3556499b2260"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC NCO Frequency Word[47:32] Register.  <a href="group__rfdc__v6__0.html#ga63604df4de7c15ca615a3556499b2260"></a><br/></td></tr>
<tr class="separator:ga63604df4de7c15ca615a3556499b2260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1844134f5177f1ccec8eb9b11ab05e33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1844134f5177f1ccec8eb9b11ab05e33">XRFDC_ADC_NCO_FQWD_MID_OFFSET</a>&#160;&#160;&#160;0x098U</td></tr>
<tr class="memdesc:ga1844134f5177f1ccec8eb9b11ab05e33"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC NCO Frequency Word[31:16] Register.  <a href="group__rfdc__v6__0.html#ga1844134f5177f1ccec8eb9b11ab05e33"></a><br/></td></tr>
<tr class="separator:ga1844134f5177f1ccec8eb9b11ab05e33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1127c44e2f1c220a40704269365edf18"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1127c44e2f1c220a40704269365edf18">XRFDC_ADC_NCO_FQWD_LOW_OFFSET</a>&#160;&#160;&#160;0x09CU</td></tr>
<tr class="memdesc:ga1127c44e2f1c220a40704269365edf18"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC NCO Frequency Word[15:0] Register.  <a href="group__rfdc__v6__0.html#ga1127c44e2f1c220a40704269365edf18"></a><br/></td></tr>
<tr class="separator:ga1127c44e2f1c220a40704269365edf18"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab08fa7dedfc69dccb3e9ff72b128df80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab08fa7dedfc69dccb3e9ff72b128df80">XRFDC_NCO_PHASE_UPP_OFFSET</a>&#160;&#160;&#160;0x0A0U</td></tr>
<tr class="memdesc:gab08fa7dedfc69dccb3e9ff72b128df80"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC NCO Phase[17:16] Register.  <a href="group__rfdc__v6__0.html#gab08fa7dedfc69dccb3e9ff72b128df80"></a><br/></td></tr>
<tr class="separator:gab08fa7dedfc69dccb3e9ff72b128df80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98aa4878d8ddb1d681f33a1221185398"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga98aa4878d8ddb1d681f33a1221185398">XRFDC_NCO_PHASE_LOW_OFFSET</a>&#160;&#160;&#160;0x0A4U</td></tr>
<tr class="memdesc:ga98aa4878d8ddb1d681f33a1221185398"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC NCO Phase[15:0] Register.  <a href="group__rfdc__v6__0.html#ga98aa4878d8ddb1d681f33a1221185398"></a><br/></td></tr>
<tr class="separator:ga98aa4878d8ddb1d681f33a1221185398"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf73e35ca19fb6ac80abbfcb30437674"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabf73e35ca19fb6ac80abbfcb30437674">XRFDC_ADC_NCO_PHASE_MOD_OFFSET</a>&#160;&#160;&#160;0x0A8U</td></tr>
<tr class="memdesc:gabf73e35ca19fb6ac80abbfcb30437674"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC NCO Phase Mode Register.  <a href="group__rfdc__v6__0.html#gabf73e35ca19fb6ac80abbfcb30437674"></a><br/></td></tr>
<tr class="separator:gabf73e35ca19fb6ac80abbfcb30437674"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56cc565194c7196b1eb05e3943ba46cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga56cc565194c7196b1eb05e3943ba46cd">XRFDC_QMC_UPDT_OFFSET</a>&#160;&#160;&#160;0x0C8U</td></tr>
<tr class="memdesc:ga56cc565194c7196b1eb05e3943ba46cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC QMC Update Mode Register.  <a href="group__rfdc__v6__0.html#ga56cc565194c7196b1eb05e3943ba46cd"></a><br/></td></tr>
<tr class="separator:ga56cc565194c7196b1eb05e3943ba46cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd6eb2446c86b9f8aab5878f7bcea9ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafd6eb2446c86b9f8aab5878f7bcea9ca">XRFDC_QMC_CFG_OFFSET</a>&#160;&#160;&#160;0x0CCU</td></tr>
<tr class="memdesc:gafd6eb2446c86b9f8aab5878f7bcea9ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC QMC Config Register.  <a href="group__rfdc__v6__0.html#gafd6eb2446c86b9f8aab5878f7bcea9ca"></a><br/></td></tr>
<tr class="separator:gafd6eb2446c86b9f8aab5878f7bcea9ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf361c4825b276fc7fe5d86cdefaaf4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadf361c4825b276fc7fe5d86cdefaaf4c">XRFDC_QMC_OFF_OFFSET</a>&#160;&#160;&#160;0x0D0U</td></tr>
<tr class="memdesc:gadf361c4825b276fc7fe5d86cdefaaf4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC QMC Offset Correction Register.  <a href="group__rfdc__v6__0.html#gadf361c4825b276fc7fe5d86cdefaaf4c"></a><br/></td></tr>
<tr class="separator:gadf361c4825b276fc7fe5d86cdefaaf4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga194b4b88e868b4265846fdd5f2477647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga194b4b88e868b4265846fdd5f2477647">XRFDC_QMC_GAIN_OFFSET</a>&#160;&#160;&#160;0x0D4U</td></tr>
<tr class="memdesc:ga194b4b88e868b4265846fdd5f2477647"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC QMC Gain Correction Register.  <a href="group__rfdc__v6__0.html#ga194b4b88e868b4265846fdd5f2477647"></a><br/></td></tr>
<tr class="separator:ga194b4b88e868b4265846fdd5f2477647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac3ae417057fbc9457e804936ec9004cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac3ae417057fbc9457e804936ec9004cc">XRFDC_QMC_PHASE_OFFSET</a>&#160;&#160;&#160;0x0D8U</td></tr>
<tr class="memdesc:gac3ae417057fbc9457e804936ec9004cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC QMC Phase Correction Register.  <a href="group__rfdc__v6__0.html#gac3ae417057fbc9457e804936ec9004cc"></a><br/></td></tr>
<tr class="separator:gac3ae417057fbc9457e804936ec9004cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8133892750e33d55d1f17ed50eee2314"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8133892750e33d55d1f17ed50eee2314">XRFDC_ADC_CRSE_DLY_UPDT_OFFSET</a>&#160;&#160;&#160;0x0DCU</td></tr>
<tr class="memdesc:ga8133892750e33d55d1f17ed50eee2314"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Coarse Delay Update Register.  <a href="group__rfdc__v6__0.html#ga8133892750e33d55d1f17ed50eee2314"></a><br/></td></tr>
<tr class="separator:ga8133892750e33d55d1f17ed50eee2314"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaff8002a03630bc9b752b4b34187404af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaff8002a03630bc9b752b4b34187404af">XRFDC_DAC_CRSE_DLY_UPDT_OFFSET</a>&#160;&#160;&#160;0x0E0U</td></tr>
<tr class="memdesc:gaff8002a03630bc9b752b4b34187404af"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Coarse Delay Update Register.  <a href="group__rfdc__v6__0.html#gaff8002a03630bc9b752b4b34187404af"></a><br/></td></tr>
<tr class="separator:gaff8002a03630bc9b752b4b34187404af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae335d227c3e199508e6b0452ba3f6296"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae335d227c3e199508e6b0452ba3f6296">XRFDC_ADC_CRSE_DLY_CFG_OFFSET</a>&#160;&#160;&#160;0x0E0U</td></tr>
<tr class="memdesc:gae335d227c3e199508e6b0452ba3f6296"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Coarse delay Config Register.  <a href="group__rfdc__v6__0.html#gae335d227c3e199508e6b0452ba3f6296"></a><br/></td></tr>
<tr class="separator:gae335d227c3e199508e6b0452ba3f6296"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae784e08ee24ab9bba6fe122bd1b00119"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae784e08ee24ab9bba6fe122bd1b00119">XRFDC_DAC_CRSE_DLY_CFG_OFFSET</a>&#160;&#160;&#160;0x0DCU</td></tr>
<tr class="memdesc:gae784e08ee24ab9bba6fe122bd1b00119"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Coarse delay Config Register.  <a href="group__rfdc__v6__0.html#gae784e08ee24ab9bba6fe122bd1b00119"></a><br/></td></tr>
<tr class="separator:gae784e08ee24ab9bba6fe122bd1b00119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadcc2fbf2c2eb8fa22a74c70694bf87b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadcc2fbf2c2eb8fa22a74c70694bf87b6">XRFDC_ADC_DAT_SCAL_CFG_OFFSET</a>&#160;&#160;&#160;0x0E4U</td></tr>
<tr class="memdesc:gadcc2fbf2c2eb8fa22a74c70694bf87b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Data Scaling Config Register.  <a href="group__rfdc__v6__0.html#gadcc2fbf2c2eb8fa22a74c70694bf87b6"></a><br/></td></tr>
<tr class="separator:gadcc2fbf2c2eb8fa22a74c70694bf87b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4594c23883f6356a94c447a638288575"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4594c23883f6356a94c447a638288575">XRFDC_ADC_SWITCH_MATRX_OFFSET</a>&#160;&#160;&#160;0x0E8U</td></tr>
<tr class="memdesc:ga4594c23883f6356a94c447a638288575"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Switch Matrix Config Register.  <a href="group__rfdc__v6__0.html#ga4594c23883f6356a94c447a638288575"></a><br/></td></tr>
<tr class="separator:ga4594c23883f6356a94c447a638288575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga618e1be96c3d091ed26b9186c5da8d50"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga618e1be96c3d091ed26b9186c5da8d50">XRFDC_ADC_TRSHD0_CFG_OFFSET</a>&#160;&#160;&#160;0x0ECU</td></tr>
<tr class="memdesc:ga618e1be96c3d091ed26b9186c5da8d50"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold0 Config Register.  <a href="group__rfdc__v6__0.html#ga618e1be96c3d091ed26b9186c5da8d50"></a><br/></td></tr>
<tr class="separator:ga618e1be96c3d091ed26b9186c5da8d50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3782c386a46e229271fce06ebe2b94"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafc3782c386a46e229271fce06ebe2b94">XRFDC_ADC_TRSHD0_AVG_UP_OFFSET</a>&#160;&#160;&#160;0x0F0U</td></tr>
<tr class="memdesc:gafc3782c386a46e229271fce06ebe2b94"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold0 Average[31:16] Register.  <a href="group__rfdc__v6__0.html#gafc3782c386a46e229271fce06ebe2b94"></a><br/></td></tr>
<tr class="separator:gafc3782c386a46e229271fce06ebe2b94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1fb61cf86024132b24efbde6924c1024"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1fb61cf86024132b24efbde6924c1024">XRFDC_ADC_TRSHD0_AVG_LO_OFFSET</a>&#160;&#160;&#160;0x0F4U</td></tr>
<tr class="memdesc:ga1fb61cf86024132b24efbde6924c1024"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold0 Average[15:0] Register.  <a href="group__rfdc__v6__0.html#ga1fb61cf86024132b24efbde6924c1024"></a><br/></td></tr>
<tr class="separator:ga1fb61cf86024132b24efbde6924c1024"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaceb9bd0439d92cceac590d9ea9b1c1bf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaceb9bd0439d92cceac590d9ea9b1c1bf">XRFDC_ADC_TRSHD0_UNDER_OFFSET</a>&#160;&#160;&#160;0x0F8U</td></tr>
<tr class="memdesc:gaceb9bd0439d92cceac590d9ea9b1c1bf"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold0 Under Threshold Register.  <a href="group__rfdc__v6__0.html#gaceb9bd0439d92cceac590d9ea9b1c1bf"></a><br/></td></tr>
<tr class="separator:gaceb9bd0439d92cceac590d9ea9b1c1bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d852a948038475db38f73493268e1a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2d852a948038475db38f73493268e1a0">XRFDC_ADC_TRSHD0_OVER_OFFSET</a>&#160;&#160;&#160;0x0FCU</td></tr>
<tr class="memdesc:ga2d852a948038475db38f73493268e1a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold0 Over Threshold Register.  <a href="group__rfdc__v6__0.html#ga2d852a948038475db38f73493268e1a0"></a><br/></td></tr>
<tr class="separator:ga2d852a948038475db38f73493268e1a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad9c1f8e41d63cbb570c6ca8e4dd2602d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad9c1f8e41d63cbb570c6ca8e4dd2602d">XRFDC_ADC_TRSHD1_CFG_OFFSET</a>&#160;&#160;&#160;0x100U</td></tr>
<tr class="memdesc:gad9c1f8e41d63cbb570c6ca8e4dd2602d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold1 Config Register.  <a href="group__rfdc__v6__0.html#gad9c1f8e41d63cbb570c6ca8e4dd2602d"></a><br/></td></tr>
<tr class="separator:gad9c1f8e41d63cbb570c6ca8e4dd2602d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab2ab09d8237ffb91f5c064a5fe5c9c79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab2ab09d8237ffb91f5c064a5fe5c9c79">XRFDC_ADC_TRSHD1_AVG_UP_OFFSET</a>&#160;&#160;&#160;0x104U</td></tr>
<tr class="memdesc:gab2ab09d8237ffb91f5c064a5fe5c9c79"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold1 Average[31:16] Register.  <a href="group__rfdc__v6__0.html#gab2ab09d8237ffb91f5c064a5fe5c9c79"></a><br/></td></tr>
<tr class="separator:gab2ab09d8237ffb91f5c064a5fe5c9c79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9f44d7132eab56d77b666b95ebaa5974"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9f44d7132eab56d77b666b95ebaa5974">XRFDC_ADC_TRSHD1_AVG_LO_OFFSET</a>&#160;&#160;&#160;0x108U</td></tr>
<tr class="memdesc:ga9f44d7132eab56d77b666b95ebaa5974"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold1 Average[15:0] Register.  <a href="group__rfdc__v6__0.html#ga9f44d7132eab56d77b666b95ebaa5974"></a><br/></td></tr>
<tr class="separator:ga9f44d7132eab56d77b666b95ebaa5974"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c94834dee093323be3e7cf0bd66a409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5c94834dee093323be3e7cf0bd66a409">XRFDC_ADC_TRSHD1_UNDER_OFFSET</a>&#160;&#160;&#160;0x10CU</td></tr>
<tr class="memdesc:ga5c94834dee093323be3e7cf0bd66a409"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold1 Under Threshold Register.  <a href="group__rfdc__v6__0.html#ga5c94834dee093323be3e7cf0bd66a409"></a><br/></td></tr>
<tr class="separator:ga5c94834dee093323be3e7cf0bd66a409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3085d89c7943e580f3457da407e202f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3085d89c7943e580f3457da407e202f5">XRFDC_ADC_TRSHD1_OVER_OFFSET</a>&#160;&#160;&#160;0x110U</td></tr>
<tr class="memdesc:ga3085d89c7943e580f3457da407e202f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Threshold1 Over Threshold Register.  <a href="group__rfdc__v6__0.html#ga3085d89c7943e580f3457da407e202f5"></a><br/></td></tr>
<tr class="separator:ga3085d89c7943e580f3457da407e202f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34a11c34bb81c3124539cf8b7d54da5d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga34a11c34bb81c3124539cf8b7d54da5d">XRFDC_ADC_FEND_DAT_CRL_OFFSET</a>&#160;&#160;&#160;0x140U</td></tr>
<tr class="memdesc:ga34a11c34bb81c3124539cf8b7d54da5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Front end Data Control Register.  <a href="group__rfdc__v6__0.html#ga34a11c34bb81c3124539cf8b7d54da5d"></a><br/></td></tr>
<tr class="separator:ga34a11c34bb81c3124539cf8b7d54da5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacaa9a2ac591c8000d815f63e881d00f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacaa9a2ac591c8000d815f63e881d00f1">XRFDC_ADC_TI_DCB_CRL0_OFFSET</a>&#160;&#160;&#160;0x144U</td></tr>
<tr class="memdesc:gacaa9a2ac591c8000d815f63e881d00f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time Interleaved digital correction block gain control0 Register.  <a href="group__rfdc__v6__0.html#gacaa9a2ac591c8000d815f63e881d00f1"></a><br/></td></tr>
<tr class="separator:gacaa9a2ac591c8000d815f63e881d00f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac98e45d6a55cf51119a9f0a3cd93e348"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac98e45d6a55cf51119a9f0a3cd93e348">XRFDC_ADC_TI_DCB_CRL1_OFFSET</a>&#160;&#160;&#160;0x148U</td></tr>
<tr class="memdesc:gac98e45d6a55cf51119a9f0a3cd93e348"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time Interleaved digital correction block gain control1 Register.  <a href="group__rfdc__v6__0.html#gac98e45d6a55cf51119a9f0a3cd93e348"></a><br/></td></tr>
<tr class="separator:gac98e45d6a55cf51119a9f0a3cd93e348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga833f68798597f327180f9a55725ced8e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga833f68798597f327180f9a55725ced8e">XRFDC_ADC_TI_DCB_CRL2_OFFSET</a>&#160;&#160;&#160;0x14CU</td></tr>
<tr class="memdesc:ga833f68798597f327180f9a55725ced8e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time Interleaved digital correction block gain control2 Register.  <a href="group__rfdc__v6__0.html#ga833f68798597f327180f9a55725ced8e"></a><br/></td></tr>
<tr class="separator:ga833f68798597f327180f9a55725ced8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabb2e0265fbc3b6dbe3218eb87cb34de1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabb2e0265fbc3b6dbe3218eb87cb34de1">XRFDC_ADC_TI_DCB_CRL3_OFFSET</a>&#160;&#160;&#160;0x150U</td></tr>
<tr class="memdesc:gabb2e0265fbc3b6dbe3218eb87cb34de1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time Interleaved digital correction block gain control3 Register.  <a href="group__rfdc__v6__0.html#gabb2e0265fbc3b6dbe3218eb87cb34de1"></a><br/></td></tr>
<tr class="separator:gabb2e0265fbc3b6dbe3218eb87cb34de1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga92a974ea3a027dab8edf9a752317f182"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga92a974ea3a027dab8edf9a752317f182">XRFDC_ADC_TI_TISK_CRL0_OFFSET</a>&#160;&#160;&#160;0x154U</td></tr>
<tr class="memdesc:ga92a974ea3a027dab8edf9a752317f182"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew correction control bits0 Register.  <a href="group__rfdc__v6__0.html#ga92a974ea3a027dab8edf9a752317f182"></a><br/></td></tr>
<tr class="separator:ga92a974ea3a027dab8edf9a752317f182"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad46a818c4133624a1cdcc45400d932"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8ad46a818c4133624a1cdcc45400d932">XRFDC_DAC_MC_CFG0_OFFSET</a>&#160;&#160;&#160;0x1C4U</td></tr>
<tr class="memdesc:ga8ad46a818c4133624a1cdcc45400d932"><td class="mdescLeft">&#160;</td><td class="mdescRight">Static Configuration data for DAC Analog.  <a href="group__rfdc__v6__0.html#ga8ad46a818c4133624a1cdcc45400d932"></a><br/></td></tr>
<tr class="separator:ga8ad46a818c4133624a1cdcc45400d932"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a58a307c4ad73f6da874f4ff88f786a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0a58a307c4ad73f6da874f4ff88f786a">XRFDC_ADC_TI_TISK_CRL1_OFFSET</a>&#160;&#160;&#160;0x158U</td></tr>
<tr class="memdesc:ga0a58a307c4ad73f6da874f4ff88f786a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew correction control bits1 Register.  <a href="group__rfdc__v6__0.html#ga0a58a307c4ad73f6da874f4ff88f786a"></a><br/></td></tr>
<tr class="separator:ga0a58a307c4ad73f6da874f4ff88f786a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83a421b462df8000e86125f3251bfbe1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga83a421b462df8000e86125f3251bfbe1">XRFDC_ADC_TI_TISK_CRL2_OFFSET</a>&#160;&#160;&#160;0x15CU</td></tr>
<tr class="memdesc:ga83a421b462df8000e86125f3251bfbe1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew correction control bits2 Register.  <a href="group__rfdc__v6__0.html#ga83a421b462df8000e86125f3251bfbe1"></a><br/></td></tr>
<tr class="separator:ga83a421b462df8000e86125f3251bfbe1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0dc9c1df0ec6589af4829817a8591a74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0dc9c1df0ec6589af4829817a8591a74">XRFDC_ADC_TI_TISK_CRL3_OFFSET</a>&#160;&#160;&#160;0x160U</td></tr>
<tr class="memdesc:ga0dc9c1df0ec6589af4829817a8591a74"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew correction control bits3 Register.  <a href="group__rfdc__v6__0.html#ga0dc9c1df0ec6589af4829817a8591a74"></a><br/></td></tr>
<tr class="separator:ga0dc9c1df0ec6589af4829817a8591a74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad24b75c24ec043f409e8219abab7b262"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad24b75c24ec043f409e8219abab7b262">XRFDC_ADC_TI_TISK_CRL4_OFFSET</a>&#160;&#160;&#160;0x164U</td></tr>
<tr class="memdesc:gad24b75c24ec043f409e8219abab7b262"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew correction control bits4 Register.  <a href="group__rfdc__v6__0.html#gad24b75c24ec043f409e8219abab7b262"></a><br/></td></tr>
<tr class="separator:gad24b75c24ec043f409e8219abab7b262"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf3e5b06abc8d03f292ca3d902234fe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabf3e5b06abc8d03f292ca3d902234fe5">XRFDC_ADC_TI_TISK_DAC0_OFFSET</a>&#160;&#160;&#160;0x168U</td></tr>
<tr class="memdesc:gabf3e5b06abc8d03f292ca3d902234fe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch0 Register.  <a href="group__rfdc__v6__0.html#gabf3e5b06abc8d03f292ca3d902234fe5"></a><br/></td></tr>
<tr class="separator:gabf3e5b06abc8d03f292ca3d902234fe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga831959bfe4c483d08cb77623f1f13edd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga831959bfe4c483d08cb77623f1f13edd">XRFDC_ADC_TI_TISK_DAC1_OFFSET</a>&#160;&#160;&#160;0x16CU</td></tr>
<tr class="memdesc:ga831959bfe4c483d08cb77623f1f13edd"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch1 Register.  <a href="group__rfdc__v6__0.html#ga831959bfe4c483d08cb77623f1f13edd"></a><br/></td></tr>
<tr class="separator:ga831959bfe4c483d08cb77623f1f13edd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6148f6116c9e220d2751b771326798a6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6148f6116c9e220d2751b771326798a6">XRFDC_ADC_TI_TISK_DAC2_OFFSET</a>&#160;&#160;&#160;0x170U</td></tr>
<tr class="memdesc:ga6148f6116c9e220d2751b771326798a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch2 Register.  <a href="group__rfdc__v6__0.html#ga6148f6116c9e220d2751b771326798a6"></a><br/></td></tr>
<tr class="separator:ga6148f6116c9e220d2751b771326798a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga951a4a7cf568a41b10e143d8da78ec21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga951a4a7cf568a41b10e143d8da78ec21">XRFDC_ADC_TI_TISK_DAC3_OFFSET</a>&#160;&#160;&#160;0x174U</td></tr>
<tr class="memdesc:ga951a4a7cf568a41b10e143d8da78ec21"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch3 Register.  <a href="group__rfdc__v6__0.html#ga951a4a7cf568a41b10e143d8da78ec21"></a><br/></td></tr>
<tr class="separator:ga951a4a7cf568a41b10e143d8da78ec21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga20348181af19eb3ac2ac6d49dc06834c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga20348181af19eb3ac2ac6d49dc06834c">XRFDC_ADC_TI_TISK_DACP0_OFFSET</a>&#160;&#160;&#160;0x178U</td></tr>
<tr class="memdesc:ga20348181af19eb3ac2ac6d49dc06834c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch0 Register.  <a href="group__rfdc__v6__0.html#ga20348181af19eb3ac2ac6d49dc06834c"></a><br/></td></tr>
<tr class="separator:ga20348181af19eb3ac2ac6d49dc06834c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85877361f037c79c8c2f71bb49e8188b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga85877361f037c79c8c2f71bb49e8188b">XRFDC_ADC_TI_TISK_DACP1_OFFSET</a>&#160;&#160;&#160;0x17CU</td></tr>
<tr class="memdesc:ga85877361f037c79c8c2f71bb49e8188b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch1 Register.  <a href="group__rfdc__v6__0.html#ga85877361f037c79c8c2f71bb49e8188b"></a><br/></td></tr>
<tr class="separator:ga85877361f037c79c8c2f71bb49e8188b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf74869e0ed59ad127a80d1794309a731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf74869e0ed59ad127a80d1794309a731">XRFDC_ADC_TI_TISK_DACP2_OFFSET</a>&#160;&#160;&#160;0x180U</td></tr>
<tr class="memdesc:gaf74869e0ed59ad127a80d1794309a731"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch2 Register.  <a href="group__rfdc__v6__0.html#gaf74869e0ed59ad127a80d1794309a731"></a><br/></td></tr>
<tr class="separator:gaf74869e0ed59ad127a80d1794309a731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga368bfc98cb9a6108f075a83f55e29cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga368bfc98cb9a6108f075a83f55e29cb7">XRFDC_ADC_TI_TISK_DACP3_OFFSET</a>&#160;&#160;&#160;0x184U</td></tr>
<tr class="memdesc:ga368bfc98cb9a6108f075a83f55e29cb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Time skew DAC cal code of subadc ch3 Register.  <a href="group__rfdc__v6__0.html#ga368bfc98cb9a6108f075a83f55e29cb7"></a><br/></td></tr>
<tr class="separator:ga368bfc98cb9a6108f075a83f55e29cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf58758e5a7e4d0cdcbef777c033202b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf58758e5a7e4d0cdcbef777c033202b1">XRFDC_ADC0_SUBDRP_ADDR_OFFSET</a>&#160;&#160;&#160;0x198U</td></tr>
<tr class="memdesc:gaf58758e5a7e4d0cdcbef777c033202b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0, sub-drp address of target Register  <a href="group__rfdc__v6__0.html#gaf58758e5a7e4d0cdcbef777c033202b1"></a><br/></td></tr>
<tr class="separator:gaf58758e5a7e4d0cdcbef777c033202b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacf9d29ac3311c4a2a673f8afc773610f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacf9d29ac3311c4a2a673f8afc773610f">XRFDC_ADC0_SUBDRP_DAT_OFFSET</a>&#160;&#160;&#160;0x19CU</td></tr>
<tr class="memdesc:gacf9d29ac3311c4a2a673f8afc773610f"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0, sub-drp data of target Register  <a href="group__rfdc__v6__0.html#gacf9d29ac3311c4a2a673f8afc773610f"></a><br/></td></tr>
<tr class="separator:gacf9d29ac3311c4a2a673f8afc773610f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2f8277f13b756250b604fd42453d1d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad2f8277f13b756250b604fd42453d1d6">XRFDC_ADC1_SUBDRP_ADDR_OFFSET</a>&#160;&#160;&#160;0x1A0U</td></tr>
<tr class="memdesc:gad2f8277f13b756250b604fd42453d1d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1, sub-drp address of target Register  <a href="group__rfdc__v6__0.html#gad2f8277f13b756250b604fd42453d1d6"></a><br/></td></tr>
<tr class="separator:gad2f8277f13b756250b604fd42453d1d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed2f1d6d6a61add79f48a6434a26a5f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaed2f1d6d6a61add79f48a6434a26a5f6">XRFDC_ADC1_SUBDRP_DAT_OFFSET</a>&#160;&#160;&#160;0x1A4U</td></tr>
<tr class="memdesc:gaed2f1d6d6a61add79f48a6434a26a5f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1, sub-drp data of target Register  <a href="group__rfdc__v6__0.html#gaed2f1d6d6a61add79f48a6434a26a5f6"></a><br/></td></tr>
<tr class="separator:gaed2f1d6d6a61add79f48a6434a26a5f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae776186e5723ee23daf435b30da7ef0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae776186e5723ee23daf435b30da7ef0c">XRFDC_ADC2_SUBDRP_ADDR_OFFSET</a>&#160;&#160;&#160;0x1A8U</td></tr>
<tr class="memdesc:gae776186e5723ee23daf435b30da7ef0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2, sub-drp address of target Register  <a href="group__rfdc__v6__0.html#gae776186e5723ee23daf435b30da7ef0c"></a><br/></td></tr>
<tr class="separator:gae776186e5723ee23daf435b30da7ef0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaed1425b39e2b6a47c40e32ac337db699"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaed1425b39e2b6a47c40e32ac337db699">XRFDC_ADC2_SUBDRP_DAT_OFFSET</a>&#160;&#160;&#160;0x1ACU</td></tr>
<tr class="memdesc:gaed1425b39e2b6a47c40e32ac337db699"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2, sub-drp data of target Register  <a href="group__rfdc__v6__0.html#gaed1425b39e2b6a47c40e32ac337db699"></a><br/></td></tr>
<tr class="separator:gaed1425b39e2b6a47c40e32ac337db699"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafd0735c2bbd0854179362bd70c355658"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafd0735c2bbd0854179362bd70c355658">XRFDC_ADC3_SUBDRP_ADDR_OFFSET</a>&#160;&#160;&#160;0x1B0U</td></tr>
<tr class="memdesc:gafd0735c2bbd0854179362bd70c355658"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3, sub-drp address of target Register  <a href="group__rfdc__v6__0.html#gafd0735c2bbd0854179362bd70c355658"></a><br/></td></tr>
<tr class="separator:gafd0735c2bbd0854179362bd70c355658"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7035f446284f27a9faf2c0ea1c3e9a71"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7035f446284f27a9faf2c0ea1c3e9a71">XRFDC_ADC3_SUBDRP_DAT_OFFSET</a>&#160;&#160;&#160;0x1B4U</td></tr>
<tr class="memdesc:ga7035f446284f27a9faf2c0ea1c3e9a71"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3, sub-drp data of target Register  <a href="group__rfdc__v6__0.html#ga7035f446284f27a9faf2c0ea1c3e9a71"></a><br/></td></tr>
<tr class="separator:ga7035f446284f27a9faf2c0ea1c3e9a71"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0ba67f71fca4764e31413f3f3a3833ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0ba67f71fca4764e31413f3f3a3833ae">XRFDC_ADC_RX_MC_PWRDWN_OFFSET</a>&#160;&#160;&#160;0x1C0U</td></tr>
<tr class="memdesc:ga0ba67f71fca4764e31413f3f3a3833ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Static configuration bits for ADC(RX) analog Register.  <a href="group__rfdc__v6__0.html#ga0ba67f71fca4764e31413f3f3a3833ae"></a><br/></td></tr>
<tr class="separator:ga0ba67f71fca4764e31413f3f3a3833ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ee1b46f3d577063eb34450e58046ae3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8ee1b46f3d577063eb34450e58046ae3">XRFDC_ADC_DAC_MC_CFG0_OFFSET</a>&#160;&#160;&#160;0x1C4U</td></tr>
<tr class="memdesc:ga8ee1b46f3d577063eb34450e58046ae3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC Static configuration bits for ADC/DAC analog Register.  <a href="group__rfdc__v6__0.html#ga8ee1b46f3d577063eb34450e58046ae3"></a><br/></td></tr>
<tr class="separator:ga8ee1b46f3d577063eb34450e58046ae3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7fc76441cb561c9b1a5cfe45c19a3ea9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7fc76441cb561c9b1a5cfe45c19a3ea9">XRFDC_ADC_DAC_MC_CFG1_OFFSET</a>&#160;&#160;&#160;0x1C8U</td></tr>
<tr class="memdesc:ga7fc76441cb561c9b1a5cfe45c19a3ea9"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC Static configuration bits for ADC/DAC analog Register.  <a href="group__rfdc__v6__0.html#ga7fc76441cb561c9b1a5cfe45c19a3ea9"></a><br/></td></tr>
<tr class="separator:ga7fc76441cb561c9b1a5cfe45c19a3ea9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7ee17f4d76b2f205d1498847f4e0cfa3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7ee17f4d76b2f205d1498847f4e0cfa3">XRFDC_ADC_DAC_MC_CFG2_OFFSET</a>&#160;&#160;&#160;0x1CCU</td></tr>
<tr class="memdesc:ga7ee17f4d76b2f205d1498847f4e0cfa3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC/DAC Static configuration bits for ADC/DAC analog Register.  <a href="group__rfdc__v6__0.html#ga7ee17f4d76b2f205d1498847f4e0cfa3"></a><br/></td></tr>
<tr class="separator:ga7ee17f4d76b2f205d1498847f4e0cfa3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga254695ad1dfc8e8feae3086f391852f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga254695ad1dfc8e8feae3086f391852f0">XRFDC_DAC_MC_CFG3_OFFSET</a>&#160;&#160;&#160;0x1D0U</td></tr>
<tr class="memdesc:ga254695ad1dfc8e8feae3086f391852f0"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Static configuration bits for DAC analog Register.  <a href="group__rfdc__v6__0.html#ga254695ad1dfc8e8feae3086f391852f0"></a><br/></td></tr>
<tr class="separator:ga254695ad1dfc8e8feae3086f391852f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84b7b15491770ceaf1a587bb0b4e7d76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga84b7b15491770ceaf1a587bb0b4e7d76">XRFDC_ADC_RXPR_MC_CFG0_OFFSET</a>&#160;&#160;&#160;0x1D0U</td></tr>
<tr class="memdesc:ga84b7b15491770ceaf1a587bb0b4e7d76"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC RX Pair static Configuration Register.  <a href="group__rfdc__v6__0.html#ga84b7b15491770ceaf1a587bb0b4e7d76"></a><br/></td></tr>
<tr class="separator:ga84b7b15491770ceaf1a587bb0b4e7d76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f47e8bc1b303ca30865495626d070e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga48f47e8bc1b303ca30865495626d070e">XRFDC_ADC_RXPR_MC_CFG1_OFFSET</a>&#160;&#160;&#160;0x1D4U</td></tr>
<tr class="memdesc:ga48f47e8bc1b303ca30865495626d070e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC RX Pair static Configuration Register.  <a href="group__rfdc__v6__0.html#ga48f47e8bc1b303ca30865495626d070e"></a><br/></td></tr>
<tr class="separator:ga48f47e8bc1b303ca30865495626d070e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9b9cd24665a2a7f0c4c10358968e616"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa9b9cd24665a2a7f0c4c10358968e616">XRFDC_ADC_TI_DCBSTS0_BG_OFFSET</a>&#160;&#160;&#160;0x200U</td></tr>
<tr class="memdesc:gaa9b9cd24665a2a7f0c4c10358968e616"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status0 BG Register.  <a href="group__rfdc__v6__0.html#gaa9b9cd24665a2a7f0c4c10358968e616"></a><br/></td></tr>
<tr class="separator:gaa9b9cd24665a2a7f0c4c10358968e616"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8960c84f9cb08826475301a3aa8321b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae8960c84f9cb08826475301a3aa8321b">XRFDC_ADC_TI_DCBSTS0_FG_OFFSET</a>&#160;&#160;&#160;0x204U</td></tr>
<tr class="memdesc:gae8960c84f9cb08826475301a3aa8321b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status0 FG Register.  <a href="group__rfdc__v6__0.html#gae8960c84f9cb08826475301a3aa8321b"></a><br/></td></tr>
<tr class="separator:gae8960c84f9cb08826475301a3aa8321b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3591a0a28304e5c255b0b579424c72f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3591a0a28304e5c255b0b579424c72f6">XRFDC_ADC_TI_DCBSTS1_BG_OFFSET</a>&#160;&#160;&#160;0x208U</td></tr>
<tr class="memdesc:ga3591a0a28304e5c255b0b579424c72f6"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status1 BG Register.  <a href="group__rfdc__v6__0.html#ga3591a0a28304e5c255b0b579424c72f6"></a><br/></td></tr>
<tr class="separator:ga3591a0a28304e5c255b0b579424c72f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae1494617f5af8c1e1640639d46b7356d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae1494617f5af8c1e1640639d46b7356d">XRFDC_ADC_TI_DCBSTS1_FG_OFFSET</a>&#160;&#160;&#160;0x20CU</td></tr>
<tr class="memdesc:gae1494617f5af8c1e1640639d46b7356d"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status1 FG Register.  <a href="group__rfdc__v6__0.html#gae1494617f5af8c1e1640639d46b7356d"></a><br/></td></tr>
<tr class="separator:gae1494617f5af8c1e1640639d46b7356d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c370ecdd9018569eaec4122978543a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga87c370ecdd9018569eaec4122978543a">XRFDC_ADC_TI_DCBSTS2_BG_OFFSET</a>&#160;&#160;&#160;0x210U</td></tr>
<tr class="memdesc:ga87c370ecdd9018569eaec4122978543a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status2 BG Register.  <a href="group__rfdc__v6__0.html#ga87c370ecdd9018569eaec4122978543a"></a><br/></td></tr>
<tr class="separator:ga87c370ecdd9018569eaec4122978543a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95679cb1d9980374f8d1ca9715ad4e79"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga95679cb1d9980374f8d1ca9715ad4e79">XRFDC_ADC_TI_DCBSTS2_FG_OFFSET</a>&#160;&#160;&#160;0x214U</td></tr>
<tr class="memdesc:ga95679cb1d9980374f8d1ca9715ad4e79"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status2 FG Register.  <a href="group__rfdc__v6__0.html#ga95679cb1d9980374f8d1ca9715ad4e79"></a><br/></td></tr>
<tr class="separator:ga95679cb1d9980374f8d1ca9715ad4e79"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d0f75c08ebb278f12d58237fae8f268"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0d0f75c08ebb278f12d58237fae8f268">XRFDC_ADC_TI_DCBSTS3_BG_OFFSET</a>&#160;&#160;&#160;0x218U</td></tr>
<tr class="memdesc:ga0d0f75c08ebb278f12d58237fae8f268"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status3 BG Register.  <a href="group__rfdc__v6__0.html#ga0d0f75c08ebb278f12d58237fae8f268"></a><br/></td></tr>
<tr class="separator:ga0d0f75c08ebb278f12d58237fae8f268"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga22e0c5475801baa8ab27e2585efe73a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga22e0c5475801baa8ab27e2585efe73a1">XRFDC_ADC_TI_DCBSTS3_FG_OFFSET</a>&#160;&#160;&#160;0x21CU</td></tr>
<tr class="memdesc:ga22e0c5475801baa8ab27e2585efe73a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status3 FG Register.  <a href="group__rfdc__v6__0.html#ga22e0c5475801baa8ab27e2585efe73a1"></a><br/></td></tr>
<tr class="separator:ga22e0c5475801baa8ab27e2585efe73a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0683daf3842e55947f2590409c7689c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0683daf3842e55947f2590409c7689c8">XRFDC_ADC_TI_DCBSTS4_MB_OFFSET</a>&#160;&#160;&#160;0x220U</td></tr>
<tr class="memdesc:ga0683daf3842e55947f2590409c7689c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status4 MSB Register.  <a href="group__rfdc__v6__0.html#ga0683daf3842e55947f2590409c7689c8"></a><br/></td></tr>
<tr class="separator:ga0683daf3842e55947f2590409c7689c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae41a399d2c1545340dbf878e7dd46d6b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae41a399d2c1545340dbf878e7dd46d6b">XRFDC_ADC_TI_DCBSTS4_LB_OFFSET</a>&#160;&#160;&#160;0x224U</td></tr>
<tr class="memdesc:gae41a399d2c1545340dbf878e7dd46d6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status4 LSB Register.  <a href="group__rfdc__v6__0.html#gae41a399d2c1545340dbf878e7dd46d6b"></a><br/></td></tr>
<tr class="separator:gae41a399d2c1545340dbf878e7dd46d6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf789871a8733c7ea34d8982863ded76b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf789871a8733c7ea34d8982863ded76b">XRFDC_ADC_TI_DCBSTS5_MB_OFFSET</a>&#160;&#160;&#160;0x228U</td></tr>
<tr class="memdesc:gaf789871a8733c7ea34d8982863ded76b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status5 MSB Register.  <a href="group__rfdc__v6__0.html#gaf789871a8733c7ea34d8982863ded76b"></a><br/></td></tr>
<tr class="separator:gaf789871a8733c7ea34d8982863ded76b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb32c778cebfd78ef44d6a12e0450795"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaeb32c778cebfd78ef44d6a12e0450795">XRFDC_ADC_TI_DCBSTS5_LB_OFFSET</a>&#160;&#160;&#160;0x22CU</td></tr>
<tr class="memdesc:gaeb32c778cebfd78ef44d6a12e0450795"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status5 LSB Register.  <a href="group__rfdc__v6__0.html#gaeb32c778cebfd78ef44d6a12e0450795"></a><br/></td></tr>
<tr class="separator:gaeb32c778cebfd78ef44d6a12e0450795"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga336b625d54c7e8b1f62d6e6bf84f2400"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga336b625d54c7e8b1f62d6e6bf84f2400">XRFDC_ADC_TI_DCBSTS6_MB_OFFSET</a>&#160;&#160;&#160;0x230U</td></tr>
<tr class="memdesc:ga336b625d54c7e8b1f62d6e6bf84f2400"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status6 MSB Register.  <a href="group__rfdc__v6__0.html#ga336b625d54c7e8b1f62d6e6bf84f2400"></a><br/></td></tr>
<tr class="separator:ga336b625d54c7e8b1f62d6e6bf84f2400"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5e95d6c8b0296aaf4e6c52915f900d1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5e95d6c8b0296aaf4e6c52915f900d1c">XRFDC_ADC_TI_DCBSTS6_LB_OFFSET</a>&#160;&#160;&#160;0x234U</td></tr>
<tr class="memdesc:ga5e95d6c8b0296aaf4e6c52915f900d1c"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status6 LSB Register.  <a href="group__rfdc__v6__0.html#ga5e95d6c8b0296aaf4e6c52915f900d1c"></a><br/></td></tr>
<tr class="separator:ga5e95d6c8b0296aaf4e6c52915f900d1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21c0ca01de997d435f2b2f5f25c0905a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga21c0ca01de997d435f2b2f5f25c0905a">XRFDC_ADC_TI_DCBSTS7_MB_OFFSET</a>&#160;&#160;&#160;0x238U</td></tr>
<tr class="memdesc:ga21c0ca01de997d435f2b2f5f25c0905a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status7 MSB Register.  <a href="group__rfdc__v6__0.html#ga21c0ca01de997d435f2b2f5f25c0905a"></a><br/></td></tr>
<tr class="separator:ga21c0ca01de997d435f2b2f5f25c0905a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga72749b4926ec17562b963c5cda563329"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga72749b4926ec17562b963c5cda563329">XRFDC_ADC_TI_DCBSTS7_LB_OFFSET</a>&#160;&#160;&#160;0x23CU</td></tr>
<tr class="memdesc:ga72749b4926ec17562b963c5cda563329"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DCB Status7 LSB Register.  <a href="group__rfdc__v6__0.html#ga72749b4926ec17562b963c5cda563329"></a><br/></td></tr>
<tr class="separator:ga72749b4926ec17562b963c5cda563329"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad639e19f23a2fcf293866343cb0a14b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad639e19f23a2fcf293866343cb0a14b5">XRFDC_ADC_FIFO_LTNCY_LB_OFFSET</a>&#160;&#160;&#160;0x280U</td></tr>
<tr class="memdesc:gad639e19f23a2fcf293866343cb0a14b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC FIFO Latency measurement LSB Register.  <a href="group__rfdc__v6__0.html#gad639e19f23a2fcf293866343cb0a14b5"></a><br/></td></tr>
<tr class="separator:gad639e19f23a2fcf293866343cb0a14b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97aee097a4dcc23d5b2cf292247a92d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga97aee097a4dcc23d5b2cf292247a92d4">XRFDC_ADC_FIFO_LTNCY_MB_OFFSET</a>&#160;&#160;&#160;0x284U</td></tr>
<tr class="memdesc:ga97aee097a4dcc23d5b2cf292247a92d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC FIFO Latency measurement MSB Register.  <a href="group__rfdc__v6__0.html#ga97aee097a4dcc23d5b2cf292247a92d4"></a><br/></td></tr>
<tr class="separator:ga97aee097a4dcc23d5b2cf292247a92d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e226a0a8cb536930a8755160afef0b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4e226a0a8cb536930a8755160afef0b3">XRFDC_DAC_DECODER_CTRL_OFFSET</a>&#160;&#160;&#160;0x180U</td></tr>
<tr class="memdesc:ga4e226a0a8cb536930a8755160afef0b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Unary Decoder/ Randomizer settings.  <a href="group__rfdc__v6__0.html#ga4e226a0a8cb536930a8755160afef0b3"></a><br/></td></tr>
<tr class="separator:ga4e226a0a8cb536930a8755160afef0b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0cc20a9ffe3f8b77fbc5ccf52fcdece0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0cc20a9ffe3f8b77fbc5ccf52fcdece0">XRFDC_DAC_DECODER_CLK_OFFSET</a>&#160;&#160;&#160;0x184U</td></tr>
<tr class="memdesc:ga0cc20a9ffe3f8b77fbc5ccf52fcdece0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decoder Clock enable.  <a href="group__rfdc__v6__0.html#ga0cc20a9ffe3f8b77fbc5ccf52fcdece0"></a><br/></td></tr>
<tr class="separator:ga0cc20a9ffe3f8b77fbc5ccf52fcdece0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6bf5f2749b975c1438cf616ace8d9cf5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6bf5f2749b975c1438cf616ace8d9cf5">XRFDC_ADC_SIG_DETECT_CTRL_OFFSET</a>&#160;&#160;&#160;0x114</td></tr>
<tr class="memdesc:ga6bf5f2749b975c1438cf616ace8d9cf5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Signal Detector Control.  <a href="group__rfdc__v6__0.html#ga6bf5f2749b975c1438cf616ace8d9cf5"></a><br/></td></tr>
<tr class="separator:ga6bf5f2749b975c1438cf616ace8d9cf5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga981f11ef001e7db951a5a8689b35a834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga981f11ef001e7db951a5a8689b35a834">XRFDC_ADC_SIG_DETECT_THRESHOLD0_LEVEL_OFFSET</a>&#160;&#160;&#160;0x118</td></tr>
<tr class="memdesc:ga981f11ef001e7db951a5a8689b35a834"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Signal Detector Theshold 0.  <a href="group__rfdc__v6__0.html#ga981f11ef001e7db951a5a8689b35a834"></a><br/></td></tr>
<tr class="separator:ga981f11ef001e7db951a5a8689b35a834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f41376ae3dfa8ecb3f7e941ec47b9b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6f41376ae3dfa8ecb3f7e941ec47b9b2">XRFDC_ADC_SIG_DETECT_THRESHOLD0_CNT_ON_OFFSET</a>&#160;&#160;&#160;0x11C</td></tr>
<tr class="memdesc:ga6f41376ae3dfa8ecb3f7e941ec47b9b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Signal Detector Theshold 0 on Counter.  <a href="group__rfdc__v6__0.html#ga6f41376ae3dfa8ecb3f7e941ec47b9b2"></a><br/></td></tr>
<tr class="separator:ga6f41376ae3dfa8ecb3f7e941ec47b9b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a71eba2a62cc09614ae99f28f978839"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2a71eba2a62cc09614ae99f28f978839">XRFDC_ADC_SIG_DETECT_THRESHOLD0_CNT_OFF_OFFSET</a>&#160;&#160;&#160;0x120</td></tr>
<tr class="memdesc:ga2a71eba2a62cc09614ae99f28f978839"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Signal Detector Theshold 0 off Counter.  <a href="group__rfdc__v6__0.html#ga2a71eba2a62cc09614ae99f28f978839"></a><br/></td></tr>
<tr class="separator:ga2a71eba2a62cc09614ae99f28f978839"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13bff8062c7b6a6b667c7b28ae7c05d3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga13bff8062c7b6a6b667c7b28ae7c05d3">XRFDC_ADC_SIG_DETECT_THRESHOLD1_LEVEL_OFFSET</a>&#160;&#160;&#160;0x124</td></tr>
<tr class="memdesc:ga13bff8062c7b6a6b667c7b28ae7c05d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Signal Detector Theshold 1.  <a href="group__rfdc__v6__0.html#ga13bff8062c7b6a6b667c7b28ae7c05d3"></a><br/></td></tr>
<tr class="separator:ga13bff8062c7b6a6b667c7b28ae7c05d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga486998d1ff78df9d1de279e5062709c3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga486998d1ff78df9d1de279e5062709c3">XRFDC_ADC_SIG_DETECT_THRESHOLD1_CNT_ON_OFFSET</a>&#160;&#160;&#160;0x128</td></tr>
<tr class="memdesc:ga486998d1ff78df9d1de279e5062709c3"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Signal Detector Theshold 1 on Counter.  <a href="group__rfdc__v6__0.html#ga486998d1ff78df9d1de279e5062709c3"></a><br/></td></tr>
<tr class="separator:ga486998d1ff78df9d1de279e5062709c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga965e95b59475ec138ad6c03c6745a347"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga965e95b59475ec138ad6c03c6745a347">XRFDC_ADC_SIG_DETECT_THRESHOLD1_CNT_OFF_OFFSET</a>&#160;&#160;&#160;0x12C</td></tr>
<tr class="memdesc:ga965e95b59475ec138ad6c03c6745a347"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Signal Detector Theshold 1 off Counter.  <a href="group__rfdc__v6__0.html#ga965e95b59475ec138ad6c03c6745a347"></a><br/></td></tr>
<tr class="separator:ga965e95b59475ec138ad6c03c6745a347"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa67ab2c03336c3a227c7544970a1d542"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa67ab2c03336c3a227c7544970a1d542">XRFDC_ADC_SIG_DETECT_MAGN_OFFSET</a>&#160;&#160;&#160;0x130</td></tr>
<tr class="memdesc:gaa67ab2c03336c3a227c7544970a1d542"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Signal Detector Magintude.  <a href="group__rfdc__v6__0.html#gaa67ab2c03336c3a227c7544970a1d542"></a><br/></td></tr>
<tr class="separator:gaa67ab2c03336c3a227c7544970a1d542"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga372af5c040222f82f0444ffce935cade"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga372af5c040222f82f0444ffce935cade">XRFDC_HSCOM_CLK_DSTR_OFFSET</a>&#160;&#160;&#160;0x088U</td></tr>
<tr class="memdesc:ga372af5c040222f82f0444ffce935cade"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Distribution Register.  <a href="group__rfdc__v6__0.html#ga372af5c040222f82f0444ffce935cade"></a><br/></td></tr>
<tr class="separator:ga372af5c040222f82f0444ffce935cade"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae912b6d3a4ed2f38e98b532ac4400f54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae912b6d3a4ed2f38e98b532ac4400f54">XRFDC_HSCOM_CLK_DSTR_MASK</a>&#160;&#160;&#160;0xC788U</td></tr>
<tr class="memdesc:gae912b6d3a4ed2f38e98b532ac4400f54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Distribution Register.  <a href="group__rfdc__v6__0.html#gae912b6d3a4ed2f38e98b532ac4400f54"></a><br/></td></tr>
<tr class="separator:gae912b6d3a4ed2f38e98b532ac4400f54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga832bf9156241ed1634d2c591d128bb02"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga832bf9156241ed1634d2c591d128bb02">XRFDC_HSCOM_CLK_DSTR_MASK_ALT</a>&#160;&#160;&#160;0x1870U</td></tr>
<tr class="memdesc:ga832bf9156241ed1634d2c591d128bb02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Distribution Register for Intratile.  <a href="group__rfdc__v6__0.html#ga832bf9156241ed1634d2c591d128bb02"></a><br/></td></tr>
<tr class="separator:ga832bf9156241ed1634d2c591d128bb02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8228c0e5440a1835d0ec58b4c9544615"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8228c0e5440a1835d0ec58b4c9544615">XRFDC_HSCOM_PWR_OFFSET</a>&#160;&#160;&#160;0x094</td></tr>
<tr class="memdesc:ga8228c0e5440a1835d0ec58b4c9544615"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control register during power-up sequence.  <a href="group__rfdc__v6__0.html#ga8228c0e5440a1835d0ec58b4c9544615"></a><br/></td></tr>
<tr class="separator:ga8228c0e5440a1835d0ec58b4c9544615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a79e7c792cd12ec17b708411f078db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga13a79e7c792cd12ec17b708411f078db">XRFDC_HSCOM_CLK_DIV_OFFSET</a>&#160;&#160;&#160;0xB0</td></tr>
<tr class="memdesc:ga13a79e7c792cd12ec17b708411f078db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fabric clk out divider.  <a href="group__rfdc__v6__0.html#ga13a79e7c792cd12ec17b708411f078db"></a><br/></td></tr>
<tr class="separator:ga13a79e7c792cd12ec17b708411f078db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf435fb23268bd664f1708e79aae3141a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf435fb23268bd664f1708e79aae3141a">XRFDC_HSCOM_PWR_STATE_OFFSET</a>&#160;&#160;&#160;0xB4</td></tr>
<tr class="memdesc:gaf435fb23268bd664f1708e79aae3141a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Check powerup state.  <a href="group__rfdc__v6__0.html#gaf435fb23268bd664f1708e79aae3141a"></a><br/></td></tr>
<tr class="separator:gaf435fb23268bd664f1708e79aae3141a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89f025f88acd17f1226901735df769d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga89f025f88acd17f1226901735df769d9">XRFDC_HSCOM_UPDT_DYN_OFFSET</a>&#160;&#160;&#160;0x0B8</td></tr>
<tr class="memdesc:ga89f025f88acd17f1226901735df769d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger the update dynamic event.  <a href="group__rfdc__v6__0.html#ga89f025f88acd17f1226901735df769d9"></a><br/></td></tr>
<tr class="separator:ga89f025f88acd17f1226901735df769d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad7d23db0f88f4b4111f92f7448127b8b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad7d23db0f88f4b4111f92f7448127b8b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_HSCOM_EFUSE_2_OFFSET</b>&#160;&#160;&#160;0x144</td></tr>
<tr class="separator:gad7d23db0f88f4b4111f92f7448127b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe01e9fab71fc942e2e76c8384186000"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafe01e9fab71fc942e2e76c8384186000">XRFDC_DAC_INVSINC_OFFSET</a>&#160;&#160;&#160;0x0C0U</td></tr>
<tr class="memdesc:gafe01e9fab71fc942e2e76c8384186000"><td class="mdescLeft">&#160;</td><td class="mdescRight">Invsinc control.  <a href="group__rfdc__v6__0.html#gafe01e9fab71fc942e2e76c8384186000"></a><br/></td></tr>
<tr class="separator:gafe01e9fab71fc942e2e76c8384186000"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga738d73a6d313704be82dc2908c289056"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga738d73a6d313704be82dc2908c289056">XRFDC_DAC_MB_CFG_OFFSET</a>&#160;&#160;&#160;0x0C4U</td></tr>
<tr class="memdesc:ga738d73a6d313704be82dc2908c289056"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multiband config.  <a href="group__rfdc__v6__0.html#ga738d73a6d313704be82dc2908c289056"></a><br/></td></tr>
<tr class="separator:ga738d73a6d313704be82dc2908c289056"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbedc42054b2e403bc97dd9a8e10f0af"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabbedc42054b2e403bc97dd9a8e10f0af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRDIST</b>&#160;&#160;&#160;0x1CA0U</td></tr>
<tr class="separator:gabbedc42054b2e403bc97dd9a8e10f0af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2e4e7dff0984af88860bfc355e72881f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2e4e7dff0984af88860bfc355e72881f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRCAP_T1</b>&#160;&#160;&#160;(0x24U &lt;&lt; 2U)</td></tr>
<tr class="separator:ga2e4e7dff0984af88860bfc355e72881f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae7e5aee4146aebb387aebae9d396031"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaae7e5aee4146aebb387aebae9d396031"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRCAP_PLL</b>&#160;&#160;&#160;(0x0CU &lt;&lt; 2U)</td></tr>
<tr class="separator:gaae7e5aee4146aebb387aebae9d396031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac81ded91a794dd8965ef275483b8941c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac81ded91a794dd8965ef275483b8941c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRCAP_DIG</b>&#160;&#160;&#160;(0x2CU &lt;&lt; 2U)</td></tr>
<tr class="separator:gac81ded91a794dd8965ef275483b8941c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4104385da7134d4820af3100f4c6b765"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4104385da7134d4820af3100f4c6b765"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRDTC_T1</b>&#160;&#160;&#160;(0x27U &lt;&lt; 2U)</td></tr>
<tr class="separator:ga4104385da7134d4820af3100f4c6b765"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1430e0bb34a1806fb8c34f5c76c90224"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1430e0bb34a1806fb8c34f5c76c90224"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRDTC_PLL</b>&#160;&#160;&#160;(0x26U &lt;&lt; 2U)</td></tr>
<tr class="separator:ga1430e0bb34a1806fb8c34f5c76c90224"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e203ce5441814dd3c293da5dbb57b10"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga3e203ce5441814dd3c293da5dbb57b10"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRFLAG</b>&#160;&#160;&#160;(0x49U &lt;&lt; 2U)</td></tr>
<tr class="separator:ga3e203ce5441814dd3c293da5dbb57b10"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadac4ab3893c66e3810de4203bb2280c3"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gadac4ab3893c66e3810de4203bb2280c3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_CLKSTAT</b>&#160;&#160;&#160;(0x24U &lt;&lt; 2U)</td></tr>
<tr class="separator:gadac4ab3893c66e3810de4203bb2280c3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabac908132e8e9107615ef5af7ab006fd"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gabac908132e8e9107615ef5af7ab006fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRCOUNT_CTRL</b>&#160;&#160;&#160;0x004CU</td></tr>
<tr class="separator:gabac908132e8e9107615ef5af7ab006fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4c0d73067cecde0e35b8f676a3d1ce20"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga4c0d73067cecde0e35b8f676a3d1ce20"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRCOUNT_VAL</b>&#160;&#160;&#160;0x0050U</td></tr>
<tr class="separator:ga4c0d73067cecde0e35b8f676a3d1ce20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca4743f0ae720c1cd65651dbcf7841cb"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gaca4743f0ae720c1cd65651dbcf7841cb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRFREQ_VAL</b>&#160;&#160;&#160;0x0054U</td></tr>
<tr class="separator:gaca4743f0ae720c1cd65651dbcf7841cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga224dabc4ad8a5292056e6514c2752da5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga224dabc4ad8a5292056e6514c2752da5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_FIFO_CTRL_ADC</b>&#160;&#160;&#160;0x0010U</td></tr>
<tr class="separator:ga224dabc4ad8a5292056e6514c2752da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad6f06605a3bcf5c6f1adf2dd19accbd4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gad6f06605a3bcf5c6f1adf2dd19accbd4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_FIFO_CTRL_DAC</b>&#160;&#160;&#160;0x0014U</td></tr>
<tr class="separator:gad6f06605a3bcf5c6f1adf2dd19accbd4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1bc967227099e4711c149bf97ae5722c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga1bc967227099e4711c149bf97ae5722c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_DELAY_CTRL</b>&#160;&#160;&#160;0x0028U</td></tr>
<tr class="separator:ga1bc967227099e4711c149bf97ae5722c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59d71de01e02defad9d0f233f4bd8387"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga59d71de01e02defad9d0f233f4bd8387"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_ADC_MARKER</b>&#160;&#160;&#160;0x0018U</td></tr>
<tr class="separator:ga59d71de01e02defad9d0f233f4bd8387"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab866681a93b6e790ea9d84dfac8ff5d8"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gab866681a93b6e790ea9d84dfac8ff5d8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_ADC_MARKER_CNT</b>&#160;&#160;&#160;0x0010U</td></tr>
<tr class="separator:gab866681a93b6e790ea9d84dfac8ff5d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga99f754fc63e8250c111c6fc612cf5511"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga99f754fc63e8250c111c6fc612cf5511"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_DAC_MARKER_CTRL</b>&#160;&#160;&#160;0x0048U</td></tr>
<tr class="separator:ga99f754fc63e8250c111c6fc612cf5511"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga448bcf64aacf265e26b690734f6fd18c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga448bcf64aacf265e26b690734f6fd18c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_DAC_MARKER_CNT</b>&#160;&#160;&#160;(0x92U &lt;&lt; 2U)</td></tr>
<tr class="separator:ga448bcf64aacf265e26b690734f6fd18c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga890fee6bedcb5b457a7388eafbf21052"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga890fee6bedcb5b457a7388eafbf21052"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_DAC_MARKER_LOC</b>&#160;&#160;&#160;(0x93U &lt;&lt; 2U)</td></tr>
<tr class="separator:ga890fee6bedcb5b457a7388eafbf21052"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11e0f8900ba277a93fd6d4738d0b68ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga11e0f8900ba277a93fd6d4738d0b68ba">XRFDC_RESET_OFFSET</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga11e0f8900ba277a93fd6d4738d0b68ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile reset register.  <a href="group__rfdc__v6__0.html#ga11e0f8900ba277a93fd6d4738d0b68ba"></a><br/></td></tr>
<tr class="separator:ga11e0f8900ba277a93fd6d4738d0b68ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5bdde5c28d587536e34f52557dc49c1a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5bdde5c28d587536e34f52557dc49c1a">XRFDC_RESTART_OFFSET</a>&#160;&#160;&#160;0x04U</td></tr>
<tr class="memdesc:ga5bdde5c28d587536e34f52557dc49c1a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile restart register.  <a href="group__rfdc__v6__0.html#ga5bdde5c28d587536e34f52557dc49c1a"></a><br/></td></tr>
<tr class="separator:ga5bdde5c28d587536e34f52557dc49c1a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga357df0ca66868d9c3403472ecc0e32d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga357df0ca66868d9c3403472ecc0e32d8">XRFDC_RESTART_STATE_OFFSET</a>&#160;&#160;&#160;0x08U</td></tr>
<tr class="memdesc:ga357df0ca66868d9c3403472ecc0e32d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile restart state register.  <a href="group__rfdc__v6__0.html#ga357df0ca66868d9c3403472ecc0e32d8"></a><br/></td></tr>
<tr class="separator:ga357df0ca66868d9c3403472ecc0e32d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab98c4ce2e63354a1c1e4cb014540cd54"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab98c4ce2e63354a1c1e4cb014540cd54">XRFDC_CURRENT_STATE_OFFSET</a>&#160;&#160;&#160;0x0CU</td></tr>
<tr class="memdesc:gab98c4ce2e63354a1c1e4cb014540cd54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Current state register.  <a href="group__rfdc__v6__0.html#gab98c4ce2e63354a1c1e4cb014540cd54"></a><br/></td></tr>
<tr class="separator:gab98c4ce2e63354a1c1e4cb014540cd54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab59f83533097beeadc8c38f9b2d9b476"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab59f83533097beeadc8c38f9b2d9b476">XRFDC_CLOCK_DETECT_OFFSET</a>&#160;&#160;&#160;0x80U</td></tr>
<tr class="memdesc:gab59f83533097beeadc8c38f9b2d9b476"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detect register.  <a href="group__rfdc__v6__0.html#gab59f83533097beeadc8c38f9b2d9b476"></a><br/></td></tr>
<tr class="separator:gab59f83533097beeadc8c38f9b2d9b476"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab8951c0ea0af304909c87b7b80b9023b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab8951c0ea0af304909c87b7b80b9023b">XRFDC_STATUS_OFFSET</a>&#160;&#160;&#160;0x228U</td></tr>
<tr class="memdesc:gab8951c0ea0af304909c87b7b80b9023b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common status register.  <a href="group__rfdc__v6__0.html#gab8951c0ea0af304909c87b7b80b9023b"></a><br/></td></tr>
<tr class="separator:gab8951c0ea0af304909c87b7b80b9023b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa3a5ffa7b8ceb71a6a0a6368db1cc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabaa3a5ffa7b8ceb71a6a0a6368db1cc5">XRFDC_COMMON_INTR_STS</a>&#160;&#160;&#160;0x100U</td></tr>
<tr class="memdesc:gabaa3a5ffa7b8ceb71a6a0a6368db1cc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common Intr Status register.  <a href="group__rfdc__v6__0.html#gabaa3a5ffa7b8ceb71a6a0a6368db1cc5"></a><br/></td></tr>
<tr class="separator:gabaa3a5ffa7b8ceb71a6a0a6368db1cc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabaa1d95b73e1c8d9c1709e0d8abc1f46"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabaa1d95b73e1c8d9c1709e0d8abc1f46">XRFDC_COMMON_INTR_ENABLE</a>&#160;&#160;&#160;0x104U</td></tr>
<tr class="memdesc:gabaa1d95b73e1c8d9c1709e0d8abc1f46"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common Intr enable register.  <a href="group__rfdc__v6__0.html#gabaa1d95b73e1c8d9c1709e0d8abc1f46"></a><br/></td></tr>
<tr class="separator:gabaa1d95b73e1c8d9c1709e0d8abc1f46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e7ebb889b6ad83a14ad8c76202c2a75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6e7ebb889b6ad83a14ad8c76202c2a75">XRFDC_INTR_STS</a>&#160;&#160;&#160;0x200U</td></tr>
<tr class="memdesc:ga6e7ebb889b6ad83a14ad8c76202c2a75"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intr status register.  <a href="group__rfdc__v6__0.html#ga6e7ebb889b6ad83a14ad8c76202c2a75"></a><br/></td></tr>
<tr class="separator:ga6e7ebb889b6ad83a14ad8c76202c2a75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b75af0597b8e14a9d731bbbe4b33377"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1b75af0597b8e14a9d731bbbe4b33377">XRFDC_INTR_ENABLE</a>&#160;&#160;&#160;0x204U</td></tr>
<tr class="memdesc:ga1b75af0597b8e14a9d731bbbe4b33377"><td class="mdescLeft">&#160;</td><td class="mdescRight">Intr enable register.  <a href="group__rfdc__v6__0.html#ga1b75af0597b8e14a9d731bbbe4b33377"></a><br/></td></tr>
<tr class="separator:ga1b75af0597b8e14a9d731bbbe4b33377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga37f5fa7499a0108e464662645fb79f0f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga37f5fa7499a0108e464662645fb79f0f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_CONV_INTR_STS</b>(X)&#160;&#160;&#160;(0x208U + (X * 0x08U))</td></tr>
<tr class="separator:ga37f5fa7499a0108e464662645fb79f0f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80eecee8b7319e88c29aa07061c6c661"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga80eecee8b7319e88c29aa07061c6c661"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_CONV_INTR_EN</b>(X)&#160;&#160;&#160;(0x20CU + (X * 0x08U))</td></tr>
<tr class="separator:ga80eecee8b7319e88c29aa07061c6c661"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2069eb4dc76c2bd4818b4064ff3f60d5"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga2069eb4dc76c2bd4818b4064ff3f60d5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_CONV_CAL_STGS</b>(X)&#160;&#160;&#160;(0x234U + (X * 0x04U))</td></tr>
<tr class="separator:ga2069eb4dc76c2bd4818b4064ff3f60d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16569821dea5ff77cc62777f89194369"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga16569821dea5ff77cc62777f89194369"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_CAL_GCB_COEFF0_FAB</b>(X)&#160;&#160;&#160;(0x280U + (X * 0x10U))</td></tr>
<tr class="separator:ga16569821dea5ff77cc62777f89194369"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38e6d1688bcb6ec94534bc1f7ab343ec"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga38e6d1688bcb6ec94534bc1f7ab343ec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_CAL_GCB_COEFF1_FAB</b>(X)&#160;&#160;&#160;(0x284U + (X * 0x10U))</td></tr>
<tr class="separator:ga38e6d1688bcb6ec94534bc1f7ab343ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafcbde085e361dd10e82172d6d899ba23"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gafcbde085e361dd10e82172d6d899ba23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_CAL_GCB_COEFF2_FAB</b>(X)&#160;&#160;&#160;(0x288U + (X * 0x10U))</td></tr>
<tr class="separator:gafcbde085e361dd10e82172d6d899ba23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac4796572cc3f91df2c60d32dc296451d"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac4796572cc3f91df2c60d32dc296451d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_CAL_GCB_COEFF3_FAB</b>(X)&#160;&#160;&#160;(0x28CU + (X * 0x10U))</td></tr>
<tr class="separator:gac4796572cc3f91df2c60d32dc296451d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga606e1e2542c9ccd2219eee93c120b696"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga606e1e2542c9ccd2219eee93c120b696">XRFDC_PLL_FREQ</a>&#160;&#160;&#160;0x300U</td></tr>
<tr class="memdesc:ga606e1e2542c9ccd2219eee93c120b696"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL output frequency (before divider) register.  <a href="group__rfdc__v6__0.html#ga606e1e2542c9ccd2219eee93c120b696"></a><br/></td></tr>
<tr class="separator:ga606e1e2542c9ccd2219eee93c120b696"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1c560029b8d261b859e5b035497c733f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1c560029b8d261b859e5b035497c733f">XRFDC_PLL_FS</a>&#160;&#160;&#160;0x304U</td></tr>
<tr class="memdesc:ga1c560029b8d261b859e5b035497c733f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sampling rate register.  <a href="group__rfdc__v6__0.html#ga1c560029b8d261b859e5b035497c733f"></a><br/></td></tr>
<tr class="separator:ga1c560029b8d261b859e5b035497c733f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga670e05de2e491e8d3662629895285bdd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga670e05de2e491e8d3662629895285bdd">XRFDC_FIFO_ENABLE</a>&#160;&#160;&#160;0x230U</td></tr>
<tr class="memdesc:ga670e05de2e491e8d3662629895285bdd"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Enable and Disable.  <a href="group__rfdc__v6__0.html#ga670e05de2e491e8d3662629895285bdd"></a><br/></td></tr>
<tr class="separator:ga670e05de2e491e8d3662629895285bdd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e3a070158185916ebaa7501ac9d29fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6e3a070158185916ebaa7501ac9d29fd">XRFDC_PLL_SDM_CFG0</a>&#160;&#160;&#160;0x00U</td></tr>
<tr class="memdesc:ga6e3a070158185916ebaa7501ac9d29fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Configuration bits for sdm.  <a href="group__rfdc__v6__0.html#ga6e3a070158185916ebaa7501ac9d29fd"></a><br/></td></tr>
<tr class="separator:ga6e3a070158185916ebaa7501ac9d29fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga758834f94068939ad00179e1f03b7b3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga758834f94068939ad00179e1f03b7b3a">XRFDC_PLL_SDM_SEED0</a>&#160;&#160;&#160;0x18U</td></tr>
<tr class="memdesc:ga758834f94068939ad00179e1f03b7b3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Bits for sdm LSB.  <a href="group__rfdc__v6__0.html#ga758834f94068939ad00179e1f03b7b3a"></a><br/></td></tr>
<tr class="separator:ga758834f94068939ad00179e1f03b7b3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga405ed2792dc5d1e4fe5a3b7e8569ecc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga405ed2792dc5d1e4fe5a3b7e8569ecc1">XRFDC_PLL_SDM_SEED1</a>&#160;&#160;&#160;0x1CU</td></tr>
<tr class="memdesc:ga405ed2792dc5d1e4fe5a3b7e8569ecc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Bits for sdm MSB.  <a href="group__rfdc__v6__0.html#ga405ed2792dc5d1e4fe5a3b7e8569ecc1"></a><br/></td></tr>
<tr class="separator:ga405ed2792dc5d1e4fe5a3b7e8569ecc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e08740f4f2a45a4babe1a0a44eabeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga21e08740f4f2a45a4babe1a0a44eabeb">XRFDC_PLL_VREG</a>&#160;&#160;&#160;0x44U</td></tr>
<tr class="memdesc:ga21e08740f4f2a45a4babe1a0a44eabeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for voltage regulator.  <a href="group__rfdc__v6__0.html#ga21e08740f4f2a45a4babe1a0a44eabeb"></a><br/></td></tr>
<tr class="separator:ga21e08740f4f2a45a4babe1a0a44eabeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b83cfd956fb25f99e122a772c22049f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9b83cfd956fb25f99e122a772c22049f">XRFDC_PLL_VCO0</a>&#160;&#160;&#160;0x54U</td></tr>
<tr class="memdesc:ga9b83cfd956fb25f99e122a772c22049f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for coltage controlled oscillator LSB.  <a href="group__rfdc__v6__0.html#ga9b83cfd956fb25f99e122a772c22049f"></a><br/></td></tr>
<tr class="separator:ga9b83cfd956fb25f99e122a772c22049f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe4103ee0e8477690117770e764b5ede"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafe4103ee0e8477690117770e764b5ede">XRFDC_PLL_VCO1</a>&#160;&#160;&#160;0x58U</td></tr>
<tr class="memdesc:gafe4103ee0e8477690117770e764b5ede"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for coltage controlled oscillator MSB.  <a href="group__rfdc__v6__0.html#gafe4103ee0e8477690117770e764b5ede"></a><br/></td></tr>
<tr class="separator:gafe4103ee0e8477690117770e764b5ede"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4d26d656dea0fa3ac7ccbaa2e80b8cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad4d26d656dea0fa3ac7ccbaa2e80b8cf">XRFDC_PLL_CRS1</a>&#160;&#160;&#160;0x28U</td></tr>
<tr class="memdesc:gad4d26d656dea0fa3ac7ccbaa2e80b8cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for coarse frequency control LSB.  <a href="group__rfdc__v6__0.html#gad4d26d656dea0fa3ac7ccbaa2e80b8cf"></a><br/></td></tr>
<tr class="separator:gad4d26d656dea0fa3ac7ccbaa2e80b8cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga64fd35006a56aa7c109dcfcd0ebc7f40"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga64fd35006a56aa7c109dcfcd0ebc7f40">XRFDC_PLL_CRS2</a>&#160;&#160;&#160;0x2CU</td></tr>
<tr class="memdesc:ga64fd35006a56aa7c109dcfcd0ebc7f40"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for coarse frequency control MSB.  <a href="group__rfdc__v6__0.html#ga64fd35006a56aa7c109dcfcd0ebc7f40"></a><br/></td></tr>
<tr class="separator:ga64fd35006a56aa7c109dcfcd0ebc7f40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac73689ba185afcdcf7811674fd436ed5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac73689ba185afcdcf7811674fd436ed5">XRFDC_PLL_DIVIDER0</a>&#160;&#160;&#160;0x30U</td></tr>
<tr class="memdesc:gac73689ba185afcdcf7811674fd436ed5"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Output Divider LSB register.  <a href="group__rfdc__v6__0.html#gac73689ba185afcdcf7811674fd436ed5"></a><br/></td></tr>
<tr class="separator:gac73689ba185afcdcf7811674fd436ed5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ba73b38f13731eb9ba654b4a1d58a8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2ba73b38f13731eb9ba654b4a1d58a8f">XRFDC_PLL_DIVIDER1</a>&#160;&#160;&#160;0x34U</td></tr>
<tr class="memdesc:ga2ba73b38f13731eb9ba654b4a1d58a8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Output Divider MSB register.  <a href="group__rfdc__v6__0.html#ga2ba73b38f13731eb9ba654b4a1d58a8f"></a><br/></td></tr>
<tr class="separator:ga2ba73b38f13731eb9ba654b4a1d58a8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacb5c753b89ae5096036a064c7be809b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacb5c753b89ae5096036a064c7be809b0">XRFDC_PLL_SPARE0</a>&#160;&#160;&#160;0x38U</td></tr>
<tr class="memdesc:gacb5c753b89ae5096036a064c7be809b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL spare inputs LSB.  <a href="group__rfdc__v6__0.html#gacb5c753b89ae5096036a064c7be809b0"></a><br/></td></tr>
<tr class="separator:gacb5c753b89ae5096036a064c7be809b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae377d265350f9ab5046a2e932ed904b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae377d265350f9ab5046a2e932ed904b3">XRFDC_PLL_SPARE1</a>&#160;&#160;&#160;0x3CU</td></tr>
<tr class="memdesc:gae377d265350f9ab5046a2e932ed904b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL spare inputs MSB.  <a href="group__rfdc__v6__0.html#gae377d265350f9ab5046a2e932ed904b3"></a><br/></td></tr>
<tr class="separator:gae377d265350f9ab5046a2e932ed904b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaddc1e251944bdd70439c00ea2b91a4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaddc1e251944bdd70439c00ea2b91a4a1">XRFDC_PLL_REFDIV</a>&#160;&#160;&#160;0x40U</td></tr>
<tr class="memdesc:gaddc1e251944bdd70439c00ea2b91a4a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Reference Divider register.  <a href="group__rfdc__v6__0.html#gaddc1e251944bdd70439c00ea2b91a4a1"></a><br/></td></tr>
<tr class="separator:gaddc1e251944bdd70439c00ea2b91a4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21e08740f4f2a45a4babe1a0a44eabeb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga21e08740f4f2a45a4babe1a0a44eabeb">XRFDC_PLL_VREG</a>&#160;&#160;&#160;0x44U</td></tr>
<tr class="memdesc:ga21e08740f4f2a45a4babe1a0a44eabeb"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for voltage regulator.  <a href="group__rfdc__v6__0.html#ga21e08740f4f2a45a4babe1a0a44eabeb"></a><br/></td></tr>
<tr class="separator:ga21e08740f4f2a45a4babe1a0a44eabeb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f25bb874f2dabf8cc76e163b0e56fa2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2f25bb874f2dabf8cc76e163b0e56fa2">XRFDC_PLL_CHARGEPUMP</a>&#160;&#160;&#160;0x48U</td></tr>
<tr class="memdesc:ga2f25bb874f2dabf8cc76e163b0e56fa2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for charge pumps.  <a href="group__rfdc__v6__0.html#ga2f25bb874f2dabf8cc76e163b0e56fa2"></a><br/></td></tr>
<tr class="separator:ga2f25bb874f2dabf8cc76e163b0e56fa2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga999aad3b01648188b4868dc8c7ac402f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga999aad3b01648188b4868dc8c7ac402f">XRFDC_PLL_LPF0</a>&#160;&#160;&#160;0x4CU</td></tr>
<tr class="memdesc:ga999aad3b01648188b4868dc8c7ac402f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for loop filters LSB.  <a href="group__rfdc__v6__0.html#ga999aad3b01648188b4868dc8c7ac402f"></a><br/></td></tr>
<tr class="separator:ga999aad3b01648188b4868dc8c7ac402f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d6e2a5cf549565eba10c8025e301c03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3d6e2a5cf549565eba10c8025e301c03">XRFDC_PLL_LPF1</a>&#160;&#160;&#160;0x50U</td></tr>
<tr class="memdesc:ga3d6e2a5cf549565eba10c8025e301c03"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL bits for loop filters MSB.  <a href="group__rfdc__v6__0.html#ga3d6e2a5cf549565eba10c8025e301c03"></a><br/></td></tr>
<tr class="separator:ga3d6e2a5cf549565eba10c8025e301c03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc0c3fc190c2d7a0466fcd73ff497db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacc0c3fc190c2d7a0466fcd73ff497db8">XRFDC_PLL_FPDIV</a>&#160;&#160;&#160;0x5CU</td></tr>
<tr class="memdesc:gacc0c3fc190c2d7a0466fcd73ff497db8"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Feedback Divider register.  <a href="group__rfdc__v6__0.html#gacc0c3fc190c2d7a0466fcd73ff497db8"></a><br/></td></tr>
<tr class="separator:gacc0c3fc190c2d7a0466fcd73ff497db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42436dcd000344859cc2b3c828ee0ebc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga42436dcd000344859cc2b3c828ee0ebc">XRFDC_CLK_NETWORK_CTRL0</a>&#160;&#160;&#160;0x8CU</td></tr>
<tr class="memdesc:ga42436dcd000344859cc2b3c828ee0ebc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock network control and trim register.  <a href="group__rfdc__v6__0.html#ga42436dcd000344859cc2b3c828ee0ebc"></a><br/></td></tr>
<tr class="separator:ga42436dcd000344859cc2b3c828ee0ebc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa3f8b6206a330b53ad8f5c7e626c357e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa3f8b6206a330b53ad8f5c7e626c357e">XRFDC_CLK_NETWORK_CTRL1</a>&#160;&#160;&#160;0x90U</td></tr>
<tr class="memdesc:gaa3f8b6206a330b53ad8f5c7e626c357e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multi-tile sync and clock source control register.  <a href="group__rfdc__v6__0.html#gaa3f8b6206a330b53ad8f5c7e626c357e"></a><br/></td></tr>
<tr class="separator:gaa3f8b6206a330b53ad8f5c7e626c357e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga245743becc464428c00a9083f1ce7994"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga245743becc464428c00a9083f1ce7994">XRFDC_HSCOM_NETWORK_CTRL1_MASK</a>&#160;&#160;&#160;0x02FU</td></tr>
<tr class="memdesc:ga245743becc464428c00a9083f1ce7994"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock Network Register Mask for IntraTile.  <a href="group__rfdc__v6__0.html#ga245743becc464428c00a9083f1ce7994"></a><br/></td></tr>
<tr class="separator:ga245743becc464428c00a9083f1ce7994"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga29d68c85ca57823080a838bfb9868708"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga29d68c85ca57823080a838bfb9868708">XRFDC_PLL_REFDIV_MASK</a>&#160;&#160;&#160;0x0E0U</td></tr>
<tr class="memdesc:ga29d68c85ca57823080a838bfb9868708"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Reference Divider Register Mask for IntraTile.  <a href="group__rfdc__v6__0.html#ga29d68c85ca57823080a838bfb9868708"></a><br/></td></tr>
<tr class="separator:ga29d68c85ca57823080a838bfb9868708"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacecadaaeb86da41f9c0a3257ace61a9f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacecadaaeb86da41f9c0a3257ace61a9f">XRFDC_PLL_DIVIDER0_ALT_MASK</a>&#160;&#160;&#160;0x800U</td></tr>
<tr class="memdesc:gacecadaaeb86da41f9c0a3257ace61a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Output Divider Register Mask for IntraTile.  <a href="group__rfdc__v6__0.html#gacecadaaeb86da41f9c0a3257ace61a9f"></a><br/></td></tr>
<tr class="separator:gacecadaaeb86da41f9c0a3257ace61a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga564dc93ac3c36b182492e27ebae8b179"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga564dc93ac3c36b182492e27ebae8b179">XRFDC_CAL_OCB1_OFFSET_COEFF0</a>&#160;&#160;&#160;0x200</td></tr>
<tr class="memdesc:ga564dc93ac3c36b182492e27ebae8b179"><td class="mdescLeft">&#160;</td><td class="mdescRight">Foreground offset correction block.  <a href="group__rfdc__v6__0.html#ga564dc93ac3c36b182492e27ebae8b179"></a><br/></td></tr>
<tr class="separator:ga564dc93ac3c36b182492e27ebae8b179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa90b4c54425164dae19d4c1325bcd191"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa90b4c54425164dae19d4c1325bcd191">XRFDC_CAL_OCB1_OFFSET_COEFF1</a>&#160;&#160;&#160;0x208</td></tr>
<tr class="memdesc:gaa90b4c54425164dae19d4c1325bcd191"><td class="mdescLeft">&#160;</td><td class="mdescRight">Foreground offset correction block.  <a href="group__rfdc__v6__0.html#gaa90b4c54425164dae19d4c1325bcd191"></a><br/></td></tr>
<tr class="separator:gaa90b4c54425164dae19d4c1325bcd191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga81a3cca638310bac179ed16469c7555d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga81a3cca638310bac179ed16469c7555d">XRFDC_CAL_OCB1_OFFSET_COEFF2</a>&#160;&#160;&#160;0x210</td></tr>
<tr class="memdesc:ga81a3cca638310bac179ed16469c7555d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Foreground offset correction block.  <a href="group__rfdc__v6__0.html#ga81a3cca638310bac179ed16469c7555d"></a><br/></td></tr>
<tr class="separator:ga81a3cca638310bac179ed16469c7555d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d957c2eb92fcb87d3d71c0f8a34d116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7d957c2eb92fcb87d3d71c0f8a34d116">XRFDC_CAL_OCB1_OFFSET_COEFF3</a>&#160;&#160;&#160;0x218</td></tr>
<tr class="memdesc:ga7d957c2eb92fcb87d3d71c0f8a34d116"><td class="mdescLeft">&#160;</td><td class="mdescRight">Foreground offset correction block.  <a href="group__rfdc__v6__0.html#ga7d957c2eb92fcb87d3d71c0f8a34d116"></a><br/></td></tr>
<tr class="separator:ga7d957c2eb92fcb87d3d71c0f8a34d116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab152252bffe268a3af58ac307bf2ce9d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab152252bffe268a3af58ac307bf2ce9d">XRFDC_CAL_OCB2_OFFSET_COEFF0</a>&#160;&#160;&#160;0x204</td></tr>
<tr class="memdesc:gab152252bffe268a3af58ac307bf2ce9d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background offset correction block.  <a href="group__rfdc__v6__0.html#gab152252bffe268a3af58ac307bf2ce9d"></a><br/></td></tr>
<tr class="separator:gab152252bffe268a3af58ac307bf2ce9d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d9a5220dd4b5c5d1fba397f5b2a3126"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6d9a5220dd4b5c5d1fba397f5b2a3126">XRFDC_CAL_OCB2_OFFSET_COEFF1</a>&#160;&#160;&#160;0x20C</td></tr>
<tr class="memdesc:ga6d9a5220dd4b5c5d1fba397f5b2a3126"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background offset correction block.  <a href="group__rfdc__v6__0.html#ga6d9a5220dd4b5c5d1fba397f5b2a3126"></a><br/></td></tr>
<tr class="separator:ga6d9a5220dd4b5c5d1fba397f5b2a3126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac041352f6b5fcffbc7971d3ad879b529"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac041352f6b5fcffbc7971d3ad879b529">XRFDC_CAL_OCB2_OFFSET_COEFF2</a>&#160;&#160;&#160;0x214</td></tr>
<tr class="memdesc:gac041352f6b5fcffbc7971d3ad879b529"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background offset correction block.  <a href="group__rfdc__v6__0.html#gac041352f6b5fcffbc7971d3ad879b529"></a><br/></td></tr>
<tr class="separator:gac041352f6b5fcffbc7971d3ad879b529"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga14ed0775f7ac001dda5f4bb331478173"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga14ed0775f7ac001dda5f4bb331478173">XRFDC_CAL_OCB2_OFFSET_COEFF3</a>&#160;&#160;&#160;0x21C</td></tr>
<tr class="memdesc:ga14ed0775f7ac001dda5f4bb331478173"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background offset correction block.  <a href="group__rfdc__v6__0.html#ga14ed0775f7ac001dda5f4bb331478173"></a><br/></td></tr>
<tr class="separator:ga14ed0775f7ac001dda5f4bb331478173"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4ac7b9952408e709e7810ff674f1bfc1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4ac7b9952408e709e7810ff674f1bfc1">XRFDC_CAL_GCB_OFFSET_COEFF0</a>&#160;&#160;&#160;0x220</td></tr>
<tr class="memdesc:ga4ac7b9952408e709e7810ff674f1bfc1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background gain correction block.  <a href="group__rfdc__v6__0.html#ga4ac7b9952408e709e7810ff674f1bfc1"></a><br/></td></tr>
<tr class="separator:ga4ac7b9952408e709e7810ff674f1bfc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9836fb82454250fa62b843c9ebd598e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9836fb82454250fa62b843c9ebd598e9">XRFDC_CAL_GCB_OFFSET_COEFF1</a>&#160;&#160;&#160;0x224</td></tr>
<tr class="memdesc:ga9836fb82454250fa62b843c9ebd598e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background gain correction block.  <a href="group__rfdc__v6__0.html#ga9836fb82454250fa62b843c9ebd598e9"></a><br/></td></tr>
<tr class="separator:ga9836fb82454250fa62b843c9ebd598e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0704e711acecd688f51fcb75e329b267"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0704e711acecd688f51fcb75e329b267">XRFDC_CAL_GCB_OFFSET_COEFF2</a>&#160;&#160;&#160;0x228</td></tr>
<tr class="memdesc:ga0704e711acecd688f51fcb75e329b267"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background gain correction block.  <a href="group__rfdc__v6__0.html#ga0704e711acecd688f51fcb75e329b267"></a><br/></td></tr>
<tr class="separator:ga0704e711acecd688f51fcb75e329b267"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4cc904e1d24af165df602e433c407c5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4cc904e1d24af165df602e433c407c5c">XRFDC_CAL_GCB_OFFSET_COEFF3</a>&#160;&#160;&#160;0x22C</td></tr>
<tr class="memdesc:ga4cc904e1d24af165df602e433c407c5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background gain correction block.  <a href="group__rfdc__v6__0.html#ga4cc904e1d24af165df602e433c407c5c"></a><br/></td></tr>
<tr class="separator:ga4cc904e1d24af165df602e433c407c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga57d5c20d8f7777991626037bb85dfb76"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga57d5c20d8f7777991626037bb85dfb76">XRFDC_CAL_GCB_OFFSET_COEFF0_ALT</a>&#160;&#160;&#160;0x220</td></tr>
<tr class="memdesc:ga57d5c20d8f7777991626037bb85dfb76"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background gain correction block (below Gen 3)  <a href="group__rfdc__v6__0.html#ga57d5c20d8f7777991626037bb85dfb76"></a><br/></td></tr>
<tr class="separator:ga57d5c20d8f7777991626037bb85dfb76"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62f542a5d57f64193108d436b71c5cf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga62f542a5d57f64193108d436b71c5cf6">XRFDC_CAL_GCB_OFFSET_COEFF1_ALT</a>&#160;&#160;&#160;0x228</td></tr>
<tr class="memdesc:ga62f542a5d57f64193108d436b71c5cf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background gain correction block (below Gen 3)  <a href="group__rfdc__v6__0.html#ga62f542a5d57f64193108d436b71c5cf6"></a><br/></td></tr>
<tr class="separator:ga62f542a5d57f64193108d436b71c5cf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaca123ad88aca617d73096373bcb2b7f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaca123ad88aca617d73096373bcb2b7f3">XRFDC_CAL_GCB_OFFSET_COEFF2_ALT</a>&#160;&#160;&#160;0x230</td></tr>
<tr class="memdesc:gaca123ad88aca617d73096373bcb2b7f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background gain correction block (below Gen 3)  <a href="group__rfdc__v6__0.html#gaca123ad88aca617d73096373bcb2b7f3"></a><br/></td></tr>
<tr class="separator:gaca123ad88aca617d73096373bcb2b7f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7263e27452931a419999a265728cfa6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7263e27452931a419999a265728cfa6a">XRFDC_CAL_GCB_OFFSET_COEFF3_ALT</a>&#160;&#160;&#160;0x238</td></tr>
<tr class="memdesc:ga7263e27452931a419999a265728cfa6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background gain correction block (below Gen 3)  <a href="group__rfdc__v6__0.html#ga7263e27452931a419999a265728cfa6a"></a><br/></td></tr>
<tr class="separator:ga7263e27452931a419999a265728cfa6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d91551f591c725e2d073af6ede61dbc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6d91551f591c725e2d073af6ede61dbc">XRFDC_CAL_TSCB_OFFSET_COEFF0</a>&#160;&#160;&#160;0x170</td></tr>
<tr class="memdesc:ga6d91551f591c725e2d073af6ede61dbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block.  <a href="group__rfdc__v6__0.html#ga6d91551f591c725e2d073af6ede61dbc"></a><br/></td></tr>
<tr class="separator:ga6d91551f591c725e2d073af6ede61dbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga86b12ff66ff4ca9559ad0f873dd21b74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga86b12ff66ff4ca9559ad0f873dd21b74">XRFDC_CAL_TSCB_OFFSET_COEFF1</a>&#160;&#160;&#160;0x174</td></tr>
<tr class="memdesc:ga86b12ff66ff4ca9559ad0f873dd21b74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block.  <a href="group__rfdc__v6__0.html#ga86b12ff66ff4ca9559ad0f873dd21b74"></a><br/></td></tr>
<tr class="separator:ga86b12ff66ff4ca9559ad0f873dd21b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaef4bb3d3e51b3e12d41b9699bfd56859"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaef4bb3d3e51b3e12d41b9699bfd56859">XRFDC_CAL_TSCB_OFFSET_COEFF2</a>&#160;&#160;&#160;0x178</td></tr>
<tr class="memdesc:gaef4bb3d3e51b3e12d41b9699bfd56859"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block.  <a href="group__rfdc__v6__0.html#gaef4bb3d3e51b3e12d41b9699bfd56859"></a><br/></td></tr>
<tr class="separator:gaef4bb3d3e51b3e12d41b9699bfd56859"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga551f4750f28060b54e2a284db2d1540f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga551f4750f28060b54e2a284db2d1540f">XRFDC_CAL_TSCB_OFFSET_COEFF3</a>&#160;&#160;&#160;0x17C</td></tr>
<tr class="memdesc:ga551f4750f28060b54e2a284db2d1540f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block.  <a href="group__rfdc__v6__0.html#ga551f4750f28060b54e2a284db2d1540f"></a><br/></td></tr>
<tr class="separator:ga551f4750f28060b54e2a284db2d1540f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga391efc4d84029a58f1c7a454f8e934ef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga391efc4d84029a58f1c7a454f8e934ef">XRFDC_CAL_TSCB_OFFSET_COEFF4</a>&#160;&#160;&#160;0x180</td></tr>
<tr class="memdesc:ga391efc4d84029a58f1c7a454f8e934ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block.  <a href="group__rfdc__v6__0.html#ga391efc4d84029a58f1c7a454f8e934ef"></a><br/></td></tr>
<tr class="separator:ga391efc4d84029a58f1c7a454f8e934ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e3d2675139cb14381d44dceec7c5301"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0e3d2675139cb14381d44dceec7c5301">XRFDC_CAL_TSCB_OFFSET_COEFF5</a>&#160;&#160;&#160;0x184</td></tr>
<tr class="memdesc:ga0e3d2675139cb14381d44dceec7c5301"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block.  <a href="group__rfdc__v6__0.html#ga0e3d2675139cb14381d44dceec7c5301"></a><br/></td></tr>
<tr class="separator:ga0e3d2675139cb14381d44dceec7c5301"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94f8b8cb4b6d76141ef43199ccd8366c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga94f8b8cb4b6d76141ef43199ccd8366c">XRFDC_CAL_TSCB_OFFSET_COEFF6</a>&#160;&#160;&#160;0x188</td></tr>
<tr class="memdesc:ga94f8b8cb4b6d76141ef43199ccd8366c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block.  <a href="group__rfdc__v6__0.html#ga94f8b8cb4b6d76141ef43199ccd8366c"></a><br/></td></tr>
<tr class="separator:ga94f8b8cb4b6d76141ef43199ccd8366c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5031b801ad87f81033231995c9830db4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5031b801ad87f81033231995c9830db4">XRFDC_CAL_TSCB_OFFSET_COEFF7</a>&#160;&#160;&#160;0x18C</td></tr>
<tr class="memdesc:ga5031b801ad87f81033231995c9830db4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block.  <a href="group__rfdc__v6__0.html#ga5031b801ad87f81033231995c9830db4"></a><br/></td></tr>
<tr class="separator:ga5031b801ad87f81033231995c9830db4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c65e27ddcda033d4ec3e9cc1d94907b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5c65e27ddcda033d4ec3e9cc1d94907b">XRFDC_CAL_TSCB_OFFSET_COEFF0_ALT</a>&#160;&#160;&#160;0x168</td></tr>
<tr class="memdesc:ga5c65e27ddcda033d4ec3e9cc1d94907b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block (below Gen 3)  <a href="group__rfdc__v6__0.html#ga5c65e27ddcda033d4ec3e9cc1d94907b"></a><br/></td></tr>
<tr class="separator:ga5c65e27ddcda033d4ec3e9cc1d94907b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87c64955ef900c2c7fb1c937a6765ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga87c64955ef900c2c7fb1c937a6765ec3">XRFDC_CAL_TSCB_OFFSET_COEFF1_ALT</a>&#160;&#160;&#160;0x16C</td></tr>
<tr class="memdesc:ga87c64955ef900c2c7fb1c937a6765ec3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block (below Gen 3)  <a href="group__rfdc__v6__0.html#ga87c64955ef900c2c7fb1c937a6765ec3"></a><br/></td></tr>
<tr class="separator:ga87c64955ef900c2c7fb1c937a6765ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5294cd6c021d2f832de2af1c7f9b5ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad5294cd6c021d2f832de2af1c7f9b5ad">XRFDC_CAL_TSCB_OFFSET_COEFF2_ALT</a>&#160;&#160;&#160;0x170</td></tr>
<tr class="memdesc:gad5294cd6c021d2f832de2af1c7f9b5ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block (below Gen 3)  <a href="group__rfdc__v6__0.html#gad5294cd6c021d2f832de2af1c7f9b5ad"></a><br/></td></tr>
<tr class="separator:gad5294cd6c021d2f832de2af1c7f9b5ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa52859262985ea4f5e5d01432f19edcf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa52859262985ea4f5e5d01432f19edcf">XRFDC_CAL_TSCB_OFFSET_COEFF3_ALT</a>&#160;&#160;&#160;0x174</td></tr>
<tr class="memdesc:gaa52859262985ea4f5e5d01432f19edcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block (below Gen 3)  <a href="group__rfdc__v6__0.html#gaa52859262985ea4f5e5d01432f19edcf"></a><br/></td></tr>
<tr class="separator:gaa52859262985ea4f5e5d01432f19edcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b11771e4054976eca354ae0d3f85746"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9b11771e4054976eca354ae0d3f85746">XRFDC_CAL_TSCB_OFFSET_COEFF4_ALT</a>&#160;&#160;&#160;0x178</td></tr>
<tr class="memdesc:ga9b11771e4054976eca354ae0d3f85746"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block (below Gen 3)  <a href="group__rfdc__v6__0.html#ga9b11771e4054976eca354ae0d3f85746"></a><br/></td></tr>
<tr class="separator:ga9b11771e4054976eca354ae0d3f85746"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3fa264d1b37a993f7d47f840dbb8c4e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3fa264d1b37a993f7d47f840dbb8c4e0">XRFDC_CAL_TSCB_OFFSET_COEFF5_ALT</a>&#160;&#160;&#160;0x17C</td></tr>
<tr class="memdesc:ga3fa264d1b37a993f7d47f840dbb8c4e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block (below Gen 3)  <a href="group__rfdc__v6__0.html#ga3fa264d1b37a993f7d47f840dbb8c4e0"></a><br/></td></tr>
<tr class="separator:ga3fa264d1b37a993f7d47f840dbb8c4e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4da2cf0b6b9f7359bc247e6f918eccc8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4da2cf0b6b9f7359bc247e6f918eccc8">XRFDC_CAL_TSCB_OFFSET_COEFF6_ALT</a>&#160;&#160;&#160;0x180</td></tr>
<tr class="memdesc:ga4da2cf0b6b9f7359bc247e6f918eccc8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block (below Gen 3)  <a href="group__rfdc__v6__0.html#ga4da2cf0b6b9f7359bc247e6f918eccc8"></a><br/></td></tr>
<tr class="separator:ga4da2cf0b6b9f7359bc247e6f918eccc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga935e30eb0d2c20eeaeb4e4b33ff58d06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga935e30eb0d2c20eeaeb4e4b33ff58d06">XRFDC_CAL_TSCB_OFFSET_COEFF7_ALT</a>&#160;&#160;&#160;0x184</td></tr>
<tr class="memdesc:ga935e30eb0d2c20eeaeb4e4b33ff58d06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Background time skew correction block (below Gen 3)  <a href="group__rfdc__v6__0.html#ga935e30eb0d2c20eeaeb4e4b33ff58d06"></a><br/></td></tr>
<tr class="separator:ga935e30eb0d2c20eeaeb4e4b33ff58d06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Calibration Coefficients - Calibration coefficients and disable registers</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for calibration coefficients for ADC. </p>
</div></td></tr>
<tr class="memitem:ga947e6e7ff58d6762ac9f9b201929506a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga947e6e7ff58d6762ac9f9b201929506a">XRFDC_CAL_OCB_MASK</a>&#160;&#160;&#160;0xFFFFU</td></tr>
<tr class="memdesc:ga947e6e7ff58d6762ac9f9b201929506a"><td class="mdescLeft">&#160;</td><td class="mdescRight">offsets coeff mask  <a href="group__rfdc__v6__0.html#ga947e6e7ff58d6762ac9f9b201929506a"></a><br/></td></tr>
<tr class="separator:ga947e6e7ff58d6762ac9f9b201929506a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga59144c652e31fa6df85e3c978bc95c51"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga59144c652e31fa6df85e3c978bc95c51">XRFDC_CAL_GCB_MASK</a>&#160;&#160;&#160;0x0FFFU</td></tr>
<tr class="memdesc:ga59144c652e31fa6df85e3c978bc95c51"><td class="mdescLeft">&#160;</td><td class="mdescRight">gain coeff mask  <a href="group__rfdc__v6__0.html#ga59144c652e31fa6df85e3c978bc95c51"></a><br/></td></tr>
<tr class="separator:ga59144c652e31fa6df85e3c978bc95c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1b6721bd0d644668f0be51883f76a5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1b6721bd0d644668f0be51883f76a5f1">XRFDC_CAL_GCB_FAB_MASK</a>&#160;&#160;&#160;0xFFF0U</td></tr>
<tr class="memdesc:ga1b6721bd0d644668f0be51883f76a5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">gain coeff mask for IP Gen 2 or below  <a href="group__rfdc__v6__0.html#ga1b6721bd0d644668f0be51883f76a5f1"></a><br/></td></tr>
<tr class="separator:ga1b6721bd0d644668f0be51883f76a5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga61af9d4e9550a321ee5895a5714ceb17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga61af9d4e9550a321ee5895a5714ceb17">XRFDC_CAL_TSCB_MASK</a>&#160;&#160;&#160;0x01FFU</td></tr>
<tr class="memdesc:ga61af9d4e9550a321ee5895a5714ceb17"><td class="mdescLeft">&#160;</td><td class="mdescRight">time skew coeff mask  <a href="group__rfdc__v6__0.html#ga61af9d4e9550a321ee5895a5714ceb17"></a><br/></td></tr>
<tr class="separator:ga61af9d4e9550a321ee5895a5714ceb17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf54d7742818b98b043a3e61b763673d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf54d7742818b98b043a3e61b763673d5">XRFDC_CAL_GCB_FLSH_MASK</a>&#160;&#160;&#160;0x1000U</td></tr>
<tr class="memdesc:gaf54d7742818b98b043a3e61b763673d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCB accumulator flush mask.  <a href="group__rfdc__v6__0.html#gaf54d7742818b98b043a3e61b763673d5"></a><br/></td></tr>
<tr class="separator:gaf54d7742818b98b043a3e61b763673d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade4ee2db05c71ebb5a100bf23342cca2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gade4ee2db05c71ebb5a100bf23342cca2">XRFDC_CAL_GCB_ACEN_MASK</a>&#160;&#160;&#160;0x0800U</td></tr>
<tr class="memdesc:gade4ee2db05c71ebb5a100bf23342cca2"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCB accumulator enable mask.  <a href="group__rfdc__v6__0.html#gade4ee2db05c71ebb5a100bf23342cca2"></a><br/></td></tr>
<tr class="separator:gade4ee2db05c71ebb5a100bf23342cca2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac609a08b870473222480eaf9261f6a2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac609a08b870473222480eaf9261f6a2f">XRFDC_CAL_GCB_ENFL_MASK</a>&#160;&#160;&#160;0x1800U</td></tr>
<tr class="memdesc:gac609a08b870473222480eaf9261f6a2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCB accumulator enable mask.  <a href="group__rfdc__v6__0.html#gac609a08b870473222480eaf9261f6a2f"></a><br/></td></tr>
<tr class="separator:gac609a08b870473222480eaf9261f6a2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf019b0fcb5b82865bf6dc8c0d5edde3b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf019b0fcb5b82865bf6dc8c0d5edde3b">XRFDC_CAL_OCB_EN_MASK</a>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="memdesc:gaf019b0fcb5b82865bf6dc8c0d5edde3b"><td class="mdescLeft">&#160;</td><td class="mdescRight">offsets coeff override enable mask  <a href="group__rfdc__v6__0.html#gaf019b0fcb5b82865bf6dc8c0d5edde3b"></a><br/></td></tr>
<tr class="separator:gaf019b0fcb5b82865bf6dc8c0d5edde3b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga35dcee39b35382ba955c6ce4103d106c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga35dcee39b35382ba955c6ce4103d106c">XRFDC_CAL_GCB_EN_MASK</a>&#160;&#160;&#160;0x0080U</td></tr>
<tr class="memdesc:ga35dcee39b35382ba955c6ce4103d106c"><td class="mdescLeft">&#160;</td><td class="mdescRight">gain coeff override enable mask  <a href="group__rfdc__v6__0.html#ga35dcee39b35382ba955c6ce4103d106c"></a><br/></td></tr>
<tr class="separator:ga35dcee39b35382ba955c6ce4103d106c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6eb5f3832024803b92d81a2a0054faaf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6eb5f3832024803b92d81a2a0054faaf">XRFDC_CAL_TSCB_EN_MASK</a>&#160;&#160;&#160;0x8000U</td></tr>
<tr class="memdesc:ga6eb5f3832024803b92d81a2a0054faaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">time skew coeff override enable mask  <a href="group__rfdc__v6__0.html#ga6eb5f3832024803b92d81a2a0054faaf"></a><br/></td></tr>
<tr class="separator:ga6eb5f3832024803b92d81a2a0054faaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8aa3d87470afd8668af9388e285bbf77"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8aa3d87470afd8668af9388e285bbf77">XRFDC_CAL_OCB_EN_SHIFT</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:ga8aa3d87470afd8668af9388e285bbf77"><td class="mdescLeft">&#160;</td><td class="mdescRight">offsets coeff shift  <a href="group__rfdc__v6__0.html#ga8aa3d87470afd8668af9388e285bbf77"></a><br/></td></tr>
<tr class="separator:ga8aa3d87470afd8668af9388e285bbf77"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga23e4dd8c936a2f3b0a72ef68f7cd92d8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga23e4dd8c936a2f3b0a72ef68f7cd92d8">XRFDC_CAL_GCB_EN_SHIFT</a>&#160;&#160;&#160;7U</td></tr>
<tr class="memdesc:ga23e4dd8c936a2f3b0a72ef68f7cd92d8"><td class="mdescLeft">&#160;</td><td class="mdescRight">gain coeff shift  <a href="group__rfdc__v6__0.html#ga23e4dd8c936a2f3b0a72ef68f7cd92d8"></a><br/></td></tr>
<tr class="separator:ga23e4dd8c936a2f3b0a72ef68f7cd92d8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03522a4f24e3ea6bd723afcbf1f46605"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga03522a4f24e3ea6bd723afcbf1f46605">XRFDC_CAL_TSCB_EN_SHIFT</a>&#160;&#160;&#160;15U</td></tr>
<tr class="memdesc:ga03522a4f24e3ea6bd723afcbf1f46605"><td class="mdescLeft">&#160;</td><td class="mdescRight">time skew coeff shift  <a href="group__rfdc__v6__0.html#ga03522a4f24e3ea6bd723afcbf1f46605"></a><br/></td></tr>
<tr class="separator:ga03522a4f24e3ea6bd723afcbf1f46605"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acaaea34698108b1c3301d870413ad5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4acaaea34698108b1c3301d870413ad5">XRFDC_CAL_GCB_FLSH_SHIFT</a>&#160;&#160;&#160;12U</td></tr>
<tr class="memdesc:ga4acaaea34698108b1c3301d870413ad5"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCB accumulator flush shift.  <a href="group__rfdc__v6__0.html#ga4acaaea34698108b1c3301d870413ad5"></a><br/></td></tr>
<tr class="separator:ga4acaaea34698108b1c3301d870413ad5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf7e7ca16d31fce9f2b00ebaa732f9cc6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf7e7ca16d31fce9f2b00ebaa732f9cc6">XRFDC_CAL_GCB_ACEN_SHIFT</a>&#160;&#160;&#160;11U</td></tr>
<tr class="memdesc:gaf7e7ca16d31fce9f2b00ebaa732f9cc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">GCB accumulator enable shift.  <a href="group__rfdc__v6__0.html#gaf7e7ca16d31fce9f2b00ebaa732f9cc6"></a><br/></td></tr>
<tr class="separator:gaf7e7ca16d31fce9f2b00ebaa732f9cc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad2708c0ce505381a49735607d2d2be9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad2708c0ce505381a49735607d2d2be9a">XRFDC_CAL_SLICE_SHIFT</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:gad2708c0ce505381a49735607d2d2be9a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coefficient shift for HSADCs.  <a href="group__rfdc__v6__0.html#gad2708c0ce505381a49735607d2d2be9a"></a><br/></td></tr>
<tr class="separator:gad2708c0ce505381a49735607d2d2be9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a51e0cf53554c64f747f03a151bc4f3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7a51e0cf53554c64f747f03a151bc4f3">XRFDC_CAL_FREEZE_CAL_MASK</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="memdesc:ga7a51e0cf53554c64f747f03a151bc4f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration freeze enable mask.  <a href="group__rfdc__v6__0.html#ga7a51e0cf53554c64f747f03a151bc4f3"></a><br/></td></tr>
<tr class="separator:ga7a51e0cf53554c64f747f03a151bc4f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6d081c2b53eb6cdcfc86228f5b7496d9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6d081c2b53eb6cdcfc86228f5b7496d9">XRFDC_CAL_FREEZE_STS_MASK</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="memdesc:ga6d081c2b53eb6cdcfc86228f5b7496d9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration freeze status mask.  <a href="group__rfdc__v6__0.html#ga6d081c2b53eb6cdcfc86228f5b7496d9"></a><br/></td></tr>
<tr class="separator:ga6d081c2b53eb6cdcfc86228f5b7496d9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d8ce5ffa7b364cd747a15caf535f7fd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5d8ce5ffa7b364cd747a15caf535f7fd">XRFDC_CAL_FREEZE_PIN_MASK</a>&#160;&#160;&#160;0x4U</td></tr>
<tr class="memdesc:ga5d8ce5ffa7b364cd747a15caf535f7fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration freeze pin disable mask.  <a href="group__rfdc__v6__0.html#ga5d8ce5ffa7b364cd747a15caf535f7fd"></a><br/></td></tr>
<tr class="separator:ga5d8ce5ffa7b364cd747a15caf535f7fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab534ded200ce730fc9c9a4b5a07a974f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab534ded200ce730fc9c9a4b5a07a974f">XRFDC_CAL_FREEZE_CAL_SHIFT</a>&#160;&#160;&#160;0U</td></tr>
<tr class="memdesc:gab534ded200ce730fc9c9a4b5a07a974f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration freeze enable shift.  <a href="group__rfdc__v6__0.html#gab534ded200ce730fc9c9a4b5a07a974f"></a><br/></td></tr>
<tr class="separator:gab534ded200ce730fc9c9a4b5a07a974f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadffb372abd94ddc5e7525d138437599a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadffb372abd94ddc5e7525d138437599a">XRFDC_CAL_FREEZE_STS_SHIFT</a>&#160;&#160;&#160;1U</td></tr>
<tr class="memdesc:gadffb372abd94ddc5e7525d138437599a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration freeze status shift.  <a href="group__rfdc__v6__0.html#gadffb372abd94ddc5e7525d138437599a"></a><br/></td></tr>
<tr class="separator:gadffb372abd94ddc5e7525d138437599a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad617e05fdc5e2221d3633b18102d89e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad617e05fdc5e2221d3633b18102d89e1">XRFDC_CAL_FREEZE_PIN_SHIFT</a>&#160;&#160;&#160;2U</td></tr>
<tr class="memdesc:gad617e05fdc5e2221d3633b18102d89e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Calibration freeze pin disable shift.  <a href="group__rfdc__v6__0.html#gad617e05fdc5e2221d3633b18102d89e1"></a><br/></td></tr>
<tr class="separator:gad617e05fdc5e2221d3633b18102d89e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">FIFO Enable - FIFO enable and disable register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for FIFO enable and disable for ADC and DAC. </p>
</div></td></tr>
<tr class="memitem:ga45c84a78b951cf790e724a495dfa3fa7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga45c84a78b951cf790e724a495dfa3fa7">XRFDC_FIFO_EN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga45c84a78b951cf790e724a495dfa3fa7"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO enable/disable.  <a href="group__rfdc__v6__0.html#ga45c84a78b951cf790e724a495dfa3fa7"></a><br/></td></tr>
<tr class="separator:ga45c84a78b951cf790e724a495dfa3fa7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1df7d98bd6097267167a028bf2f1c254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1df7d98bd6097267167a028bf2f1c254">XRFDC_RESTART_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga1df7d98bd6097267167a028bf2f1c254"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restart bit mask.  <a href="group__rfdc__v6__0.html#ga1df7d98bd6097267167a028bf2f1c254"></a><br/></td></tr>
<tr class="separator:ga1df7d98bd6097267167a028bf2f1c254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Clock Enable - FIFO Latency, fabric, DataPath,</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>full-rate, output register</p>
<p>This register contains bits for various clock enable options of the ADC. Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga615621d488b4d98a970e055b9eeb284c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga615621d488b4d98a970e055b9eeb284c">XRFDC_CLK_EN_CAL_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga615621d488b4d98a970e055b9eeb284c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Output Register clock.  <a href="group__rfdc__v6__0.html#ga615621d488b4d98a970e055b9eeb284c"></a><br/></td></tr>
<tr class="separator:ga615621d488b4d98a970e055b9eeb284c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01ea49ee2c3e06e98e75cff9bb60b4c2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga01ea49ee2c3e06e98e75cff9bb60b4c2">XRFDC_CLK_EN_DIG_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga01ea49ee2c3e06e98e75cff9bb60b4c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable full-rate clock.  <a href="group__rfdc__v6__0.html#ga01ea49ee2c3e06e98e75cff9bb60b4c2"></a><br/></td></tr>
<tr class="separator:ga01ea49ee2c3e06e98e75cff9bb60b4c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaf4493bd634413b5dc96bc0068f79ca1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaaf4493bd634413b5dc96bc0068f79ca1">XRFDC_CLK_EN_DP_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gaaf4493bd634413b5dc96bc0068f79ca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Data Path clock.  <a href="group__rfdc__v6__0.html#gaaf4493bd634413b5dc96bc0068f79ca1"></a><br/></td></tr>
<tr class="separator:gaaf4493bd634413b5dc96bc0068f79ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafe1045d38bb5eeb22ab7fc7ddb31a98b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafe1045d38bb5eeb22ab7fc7ddb31a98b">XRFDC_CLK_EN_FAB_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gafe1045d38bb5eeb22ab7fc7ddb31a98b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable fabric clock.  <a href="group__rfdc__v6__0.html#gafe1045d38bb5eeb22ab7fc7ddb31a98b"></a><br/></td></tr>
<tr class="separator:gafe1045d38bb5eeb22ab7fc7ddb31a98b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2d5715760b5f476b4a40c0a94a36d318"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2d5715760b5f476b4a40c0a94a36d318">XRFDC_DAT_CLK_EN_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:ga2d5715760b5f476b4a40c0a94a36d318"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data Path Clk enable.  <a href="group__rfdc__v6__0.html#ga2d5715760b5f476b4a40c0a94a36d318"></a><br/></td></tr>
<tr class="separator:ga2d5715760b5f476b4a40c0a94a36d318"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf0673e753f7017c347fdfea0815a4ad6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf0673e753f7017c347fdfea0815a4ad6">XRFDC_CLK_EN_LM_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gaf0673e753f7017c347fdfea0815a4ad6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable for FIFO Latency measurement clock.  <a href="group__rfdc__v6__0.html#gaf0673e753f7017c347fdfea0815a4ad6"></a><br/></td></tr>
<tr class="separator:gaf0673e753f7017c347fdfea0815a4ad6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Debug reset - FIFO Latency, fabric, DataPath,</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>full-rate, output register</p>
<p>This register contains bits for various Debug reset options of the ADC. Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga501bd80a90249106e43d3c317e4a76ff"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga501bd80a90249106e43d3c317e4a76ff">XRFDC_DBG_RST_CAL_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga501bd80a90249106e43d3c317e4a76ff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset clk_cal clock domain.  <a href="group__rfdc__v6__0.html#ga501bd80a90249106e43d3c317e4a76ff"></a><br/></td></tr>
<tr class="separator:ga501bd80a90249106e43d3c317e4a76ff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2f8885919161a822d89fe82791906683"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2f8885919161a822d89fe82791906683">XRFDC_DBG_RST_DP_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga2f8885919161a822d89fe82791906683"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset data path clock domain.  <a href="group__rfdc__v6__0.html#ga2f8885919161a822d89fe82791906683"></a><br/></td></tr>
<tr class="separator:ga2f8885919161a822d89fe82791906683"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98ed4c354613a287d466f0db31d84ecb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga98ed4c354613a287d466f0db31d84ecb">XRFDC_DBG_RST_FAB_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga98ed4c354613a287d466f0db31d84ecb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset clock fabric clock domain.  <a href="group__rfdc__v6__0.html#ga98ed4c354613a287d466f0db31d84ecb"></a><br/></td></tr>
<tr class="separator:ga98ed4c354613a287d466f0db31d84ecb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2dd6b9de28ffebadb0a8e90e4b698834"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2dd6b9de28ffebadb0a8e90e4b698834">XRFDC_DBG_RST_DIG_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga2dd6b9de28ffebadb0a8e90e4b698834"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset clk_dig clock domain.  <a href="group__rfdc__v6__0.html#ga2dd6b9de28ffebadb0a8e90e4b698834"></a><br/></td></tr>
<tr class="separator:ga2dd6b9de28ffebadb0a8e90e4b698834"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga47f01c677b522f4ea04281e984e8b006"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga47f01c677b522f4ea04281e984e8b006">XRFDC_DBG_RST_DRP_CAL_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:ga47f01c677b522f4ea04281e984e8b006"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset subadc-drp register on clock cal.  <a href="group__rfdc__v6__0.html#ga47f01c677b522f4ea04281e984e8b006"></a><br/></td></tr>
<tr class="separator:ga47f01c677b522f4ea04281e984e8b006"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494a7efc6a46966372eeb30db339fe81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga494a7efc6a46966372eeb30db339fe81">XRFDC_DBG_RST_LM_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:ga494a7efc6a46966372eeb30db339fe81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset FIFO Latency measurement clock domain.  <a href="group__rfdc__v6__0.html#ga494a7efc6a46966372eeb30db339fe81"></a><br/></td></tr>
<tr class="separator:ga494a7efc6a46966372eeb30db339fe81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Fabric rate - Fabric data rate for read and write</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for read and write fabric data rate for ADC.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga6f9c74a5cf9855427fce9f855c1d38ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6f9c74a5cf9855427fce9f855c1d38ea">XRFDC_ADC_FAB_RATE_WR_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:ga6f9c74a5cf9855427fce9f855c1d38ea"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC FIFO Write Number of Words per clock.  <a href="group__rfdc__v6__0.html#ga6f9c74a5cf9855427fce9f855c1d38ea"></a><br/></td></tr>
<tr class="separator:ga6f9c74a5cf9855427fce9f855c1d38ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e4f35e763faba17bdb7a126c05a618f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8e4f35e763faba17bdb7a126c05a618f">XRFDC_DAC_FAB_RATE_WR_MASK</a>&#160;&#160;&#160;0x0000001FU</td></tr>
<tr class="memdesc:ga8e4f35e763faba17bdb7a126c05a618f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC FIFO Write Number of Words per clock.  <a href="group__rfdc__v6__0.html#ga8e4f35e763faba17bdb7a126c05a618f"></a><br/></td></tr>
<tr class="separator:ga8e4f35e763faba17bdb7a126c05a618f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3aefeace51c9f3dae22eb9cc523697c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3aefeace51c9f3dae22eb9cc523697c1">XRFDC_FAB_RATE_RD_MASK</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr class="memdesc:ga3aefeace51c9f3dae22eb9cc523697c1"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO Read Number of words per clock.  <a href="group__rfdc__v6__0.html#ga3aefeace51c9f3dae22eb9cc523697c1"></a><br/></td></tr>
<tr class="separator:ga3aefeace51c9f3dae22eb9cc523697c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gace3505a02363d9e4a1812d5f44038a2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gace3505a02363d9e4a1812d5f44038a2d">XRFDC_FAB_RATE_RD_SHIFT</a>&#160;&#160;&#160;8U</td></tr>
<tr class="memdesc:gace3505a02363d9e4a1812d5f44038a2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fabric Read shift.  <a href="group__rfdc__v6__0.html#gace3505a02363d9e4a1812d5f44038a2d"></a><br/></td></tr>
<tr class="separator:gace3505a02363d9e4a1812d5f44038a2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Fabric Offset - FIFO de-skew</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits of Fabric Offset.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga94eb9927c0a6f63846ac5dcee4181589"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga94eb9927c0a6f63846ac5dcee4181589">XRFDC_FAB_RD_PTR_OFFST_MASK</a>&#160;&#160;&#160;0x0000003FU</td></tr>
<tr class="memdesc:ga94eb9927c0a6f63846ac5dcee4181589"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO read pointer offset for interface de-skew.  <a href="group__rfdc__v6__0.html#ga94eb9927c0a6f63846ac5dcee4181589"></a><br/></td></tr>
<tr class="separator:ga94eb9927c0a6f63846ac5dcee4181589"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Fabric ISR - Interrupt status register for FIFO interface</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits of margin-indicator and user-data overlap (overflow/underflow).</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga416d93a62d317ddf5e6c9ba1283dc200"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga416d93a62d317ddf5e6c9ba1283dc200">XRFDC_FAB_ISR_USRDAT_OVR_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga416d93a62d317ddf5e6c9ba1283dc200"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap- data written faster than read (overflow)  <a href="group__rfdc__v6__0.html#ga416d93a62d317ddf5e6c9ba1283dc200"></a><br/></td></tr>
<tr class="separator:ga416d93a62d317ddf5e6c9ba1283dc200"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80f842e216f52e45dc3e0922f8f86b2d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga80f842e216f52e45dc3e0922f8f86b2d">XRFDC_FAB_ISR_USRDAT_UND_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga80f842e216f52e45dc3e0922f8f86b2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap- data read faster than written (underflow)  <a href="group__rfdc__v6__0.html#ga80f842e216f52e45dc3e0922f8f86b2d"></a><br/></td></tr>
<tr class="separator:ga80f842e216f52e45dc3e0922f8f86b2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4b5ee54b1ea1930f42367766f52dcafa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4b5ee54b1ea1930f42367766f52dcafa">XRFDC_FAB_ISR_USRDAT_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga4b5ee54b1ea1930f42367766f52dcafa"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap Mask.  <a href="group__rfdc__v6__0.html#ga4b5ee54b1ea1930f42367766f52dcafa"></a><br/></td></tr>
<tr class="separator:ga4b5ee54b1ea1930f42367766f52dcafa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga297480579ef6286490cb37f3009c2db8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga297480579ef6286490cb37f3009c2db8">XRFDC_FAB_ISR_MARGIND_OVR_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga297480579ef6286490cb37f3009c2db8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marginal-indicator overlap (overflow)  <a href="group__rfdc__v6__0.html#ga297480579ef6286490cb37f3009c2db8"></a><br/></td></tr>
<tr class="separator:ga297480579ef6286490cb37f3009c2db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga38fbfa7c037212f52991d588e18ff4d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga38fbfa7c037212f52991d588e18ff4d2">XRFDC_FAB_ISR_MARGIND_UND_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga38fbfa7c037212f52991d588e18ff4d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marginal-indicator overlap (underflow)  <a href="group__rfdc__v6__0.html#ga38fbfa7c037212f52991d588e18ff4d2"></a><br/></td></tr>
<tr class="separator:ga38fbfa7c037212f52991d588e18ff4d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Fabric IMR - Interrupt mask register for FIFO interface</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits of margin-indicator and user-data overlap (overflow/underflow).</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga1a33c6eb70e40504ed2517a43fc297b0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1a33c6eb70e40504ed2517a43fc297b0">XRFDC_FAB_IMR_USRDAT_OVR_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga1a33c6eb70e40504ed2517a43fc297b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap- data written faster than read (overflow)  <a href="group__rfdc__v6__0.html#ga1a33c6eb70e40504ed2517a43fc297b0"></a><br/></td></tr>
<tr class="separator:ga1a33c6eb70e40504ed2517a43fc297b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga650dfaea352a516fcc382707cc00826c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga650dfaea352a516fcc382707cc00826c">XRFDC_FAB_IMR_USRDAT_UND_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga650dfaea352a516fcc382707cc00826c"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap- data read faster than written (underflow)  <a href="group__rfdc__v6__0.html#ga650dfaea352a516fcc382707cc00826c"></a><br/></td></tr>
<tr class="separator:ga650dfaea352a516fcc382707cc00826c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacfc0ea1d71cfb685f5b9569e3918c755"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacfc0ea1d71cfb685f5b9569e3918c755">XRFDC_FAB_IMR_USRDAT_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:gacfc0ea1d71cfb685f5b9569e3918c755"><td class="mdescLeft">&#160;</td><td class="mdescRight">User-data overlap Mask.  <a href="group__rfdc__v6__0.html#gacfc0ea1d71cfb685f5b9569e3918c755"></a><br/></td></tr>
<tr class="separator:gacfc0ea1d71cfb685f5b9569e3918c755"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3c72c1073d9c266babfe3670cc545bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3c72c1073d9c266babfe3670cc545bb3">XRFDC_FAB_IMR_MARGIND_OVR_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga3c72c1073d9c266babfe3670cc545bb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marginal-indicator overlap (overflow)  <a href="group__rfdc__v6__0.html#ga3c72c1073d9c266babfe3670cc545bb3"></a><br/></td></tr>
<tr class="separator:ga3c72c1073d9c266babfe3670cc545bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaebdb7e951d46019d647fd872f2749b48"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaebdb7e951d46019d647fd872f2749b48">XRFDC_FAB_IMR_MARGIND_UND_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gaebdb7e951d46019d647fd872f2749b48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Marginal-indicator overlap (underflow)  <a href="group__rfdc__v6__0.html#gaebdb7e951d46019d647fd872f2749b48"></a><br/></td></tr>
<tr class="separator:gaebdb7e951d46019d647fd872f2749b48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Update Dynamic - Trigger a dynamic update event</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits of update event for slice, nco, qmc and coarse delay.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga3280baae4fc36d8025ff9cb65661d2b3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3280baae4fc36d8025ff9cb65661d2b3">XRFDC_UPDT_EVNT_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:ga3280baae4fc36d8025ff9cb65661d2b3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Update event mask.  <a href="group__rfdc__v6__0.html#ga3280baae4fc36d8025ff9cb65661d2b3"></a><br/></td></tr>
<tr class="separator:ga3280baae4fc36d8025ff9cb65661d2b3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7a435f6aa2c95eb7959c54c942acf8f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7a435f6aa2c95eb7959c54c942acf8f7">XRFDC_UPDT_EVNT_SLICE_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga7a435f6aa2c95eb7959c54c942acf8f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger a slice update event apply to _DCONFIG reg.  <a href="group__rfdc__v6__0.html#ga7a435f6aa2c95eb7959c54c942acf8f7"></a><br/></td></tr>
<tr class="separator:ga7a435f6aa2c95eb7959c54c942acf8f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga68255c917fc740033dffa4350ada6418"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga68255c917fc740033dffa4350ada6418">XRFDC_UPDT_EVNT_NCO_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga68255c917fc740033dffa4350ada6418"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger a update event apply to NCO_DCONFIG reg.  <a href="group__rfdc__v6__0.html#ga68255c917fc740033dffa4350ada6418"></a><br/></td></tr>
<tr class="separator:ga68255c917fc740033dffa4350ada6418"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02758b59aa7200d893ad82cc536c9e82"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga02758b59aa7200d893ad82cc536c9e82">XRFDC_UPDT_EVNT_QMC_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga02758b59aa7200d893ad82cc536c9e82"><td class="mdescLeft">&#160;</td><td class="mdescRight">Trigger a update event apply to QMC_DCONFIG reg.  <a href="group__rfdc__v6__0.html#ga02758b59aa7200d893ad82cc536c9e82"></a><br/></td></tr>
<tr class="separator:ga02758b59aa7200d893ad82cc536c9e82"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39761862ad6db5e8166c48e825d0599a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga39761862ad6db5e8166c48e825d0599a">XRFDC_ADC_UPDT_CRSE_DLY_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga39761862ad6db5e8166c48e825d0599a"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Trigger a update event apply to Coarse delay_DCONFIG reg.  <a href="group__rfdc__v6__0.html#ga39761862ad6db5e8166c48e825d0599a"></a><br/></td></tr>
<tr class="separator:ga39761862ad6db5e8166c48e825d0599a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf37cda3ef6fa2358172e65fcce3f82cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf37cda3ef6fa2358172e65fcce3f82cc">XRFDC_DAC_UPDT_CRSE_DLY_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:gaf37cda3ef6fa2358172e65fcce3f82cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Trigger a update event apply to Coarse delay_DCONFIG reg.  <a href="group__rfdc__v6__0.html#gaf37cda3ef6fa2358172e65fcce3f82cc"></a><br/></td></tr>
<tr class="separator:gaf37cda3ef6fa2358172e65fcce3f82cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">FIFO Latency control - Config registers for FIFO Latency measurement</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits of FIFO Latency ctrl for disable, restart and set fifo latency measurement.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gaa0ddea16d50adfe2026d42d1e3bdc808"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa0ddea16d50adfe2026d42d1e3bdc808">XRFDC_FIFO_LTNCY_PRD_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gaa0ddea16d50adfe2026d42d1e3bdc808"><td class="mdescLeft">&#160;</td><td class="mdescRight">Set FIFO Latency measurement period.  <a href="group__rfdc__v6__0.html#gaa0ddea16d50adfe2026d42d1e3bdc808"></a><br/></td></tr>
<tr class="separator:gaa0ddea16d50adfe2026d42d1e3bdc808"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b7d8d83a9a7f26770dde31fb6e6d39c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7b7d8d83a9a7f26770dde31fb6e6d39c">XRFDC_FIFO_LTNCY_RESTRT_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga7b7d8d83a9a7f26770dde31fb6e6d39c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Restart FIFO Latency measurement.  <a href="group__rfdc__v6__0.html#ga7b7d8d83a9a7f26770dde31fb6e6d39c"></a><br/></td></tr>
<tr class="separator:ga7b7d8d83a9a7f26770dde31fb6e6d39c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac6052385a44f60cf80225e4314cfd7c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac6052385a44f60cf80225e4314cfd7c5">XRFDC_FIFO_LTNCY_DIS_MASK</a>&#160;&#160;&#160;0x000000010U</td></tr>
<tr class="memdesc:gac6052385a44f60cf80225e4314cfd7c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Disable FIFO Latency measurement.  <a href="group__rfdc__v6__0.html#gac6052385a44f60cf80225e4314cfd7c5"></a><br/></td></tr>
<tr class="separator:gac6052385a44f60cf80225e4314cfd7c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Decode ISR - ISR for Decoder Interface</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits of subadc 0,1,2 and 3 decoder overflow and underflow range.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga9eae17c3d7faff770b567202a98e8bb3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9eae17c3d7faff770b567202a98e8bb3">XRFDC_DEC_ISR_SUBADC_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga9eae17c3d7faff770b567202a98e8bb3"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc decoder Mask  <a href="group__rfdc__v6__0.html#ga9eae17c3d7faff770b567202a98e8bb3"></a><br/></td></tr>
<tr class="separator:ga9eae17c3d7faff770b567202a98e8bb3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga328563cf6a29be48272adb136cc27e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga328563cf6a29be48272adb136cc27e56">XRFDC_DEC_ISR_SUBADC0_UND_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga328563cf6a29be48272adb136cc27e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0 decoder underflow range  <a href="group__rfdc__v6__0.html#ga328563cf6a29be48272adb136cc27e56"></a><br/></td></tr>
<tr class="separator:ga328563cf6a29be48272adb136cc27e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d4743f8292bf7c71ce7c4631cbe9d74"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7d4743f8292bf7c71ce7c4631cbe9d74">XRFDC_DEC_ISR_SUBADC0_OVR_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga7d4743f8292bf7c71ce7c4631cbe9d74"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0 decoder overflow range  <a href="group__rfdc__v6__0.html#ga7d4743f8292bf7c71ce7c4631cbe9d74"></a><br/></td></tr>
<tr class="separator:ga7d4743f8292bf7c71ce7c4631cbe9d74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga118db55b3bc8636851f808d7a7a488b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga118db55b3bc8636851f808d7a7a488b1">XRFDC_DEC_ISR_SUBADC1_UND_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga118db55b3bc8636851f808d7a7a488b1"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1 decoder underflow range  <a href="group__rfdc__v6__0.html#ga118db55b3bc8636851f808d7a7a488b1"></a><br/></td></tr>
<tr class="separator:ga118db55b3bc8636851f808d7a7a488b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2c2e5d7ab148c9de12f5c3a80cb9cbd2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2c2e5d7ab148c9de12f5c3a80cb9cbd2">XRFDC_DEC_ISR_SUBADC1_OVR_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga2c2e5d7ab148c9de12f5c3a80cb9cbd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1 decoder overflow range  <a href="group__rfdc__v6__0.html#ga2c2e5d7ab148c9de12f5c3a80cb9cbd2"></a><br/></td></tr>
<tr class="separator:ga2c2e5d7ab148c9de12f5c3a80cb9cbd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab136cea49ad6cbafb266521bc66d265"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaab136cea49ad6cbafb266521bc66d265">XRFDC_DEC_ISR_SUBADC2_UND_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gaab136cea49ad6cbafb266521bc66d265"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2 decoder underflow range  <a href="group__rfdc__v6__0.html#gaab136cea49ad6cbafb266521bc66d265"></a><br/></td></tr>
<tr class="separator:gaab136cea49ad6cbafb266521bc66d265"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ce057ff37b541f3018fccf1ed4178a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga02ce057ff37b541f3018fccf1ed4178a">XRFDC_DEC_ISR_SUBADC2_OVR_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:ga02ce057ff37b541f3018fccf1ed4178a"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2 decoder overflow range  <a href="group__rfdc__v6__0.html#ga02ce057ff37b541f3018fccf1ed4178a"></a><br/></td></tr>
<tr class="separator:ga02ce057ff37b541f3018fccf1ed4178a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74e652d3575448d7108d8b07790f14cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga74e652d3575448d7108d8b07790f14cd">XRFDC_DEC_ISR_SUBADC3_UND_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga74e652d3575448d7108d8b07790f14cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3 decoder underflow range  <a href="group__rfdc__v6__0.html#ga74e652d3575448d7108d8b07790f14cd"></a><br/></td></tr>
<tr class="separator:ga74e652d3575448d7108d8b07790f14cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6caad984b393c675dd76a096e25b532f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6caad984b393c675dd76a096e25b532f">XRFDC_DEC_ISR_SUBADC3_OVR_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga6caad984b393c675dd76a096e25b532f"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3 decoder overflow range  <a href="group__rfdc__v6__0.html#ga6caad984b393c675dd76a096e25b532f"></a><br/></td></tr>
<tr class="separator:ga6caad984b393c675dd76a096e25b532f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Decode IMR - IMR for Decoder Interface</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits of subadc 0,1,2 and 3 decoder overflow and underflow range.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gaf4cd3ff3e24641b3bb00576a34a0b04d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf4cd3ff3e24641b3bb00576a34a0b04d">XRFDC_DEC_IMR_SUBADC0_UND_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gaf4cd3ff3e24641b3bb00576a34a0b04d"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0 decoder underflow range  <a href="group__rfdc__v6__0.html#gaf4cd3ff3e24641b3bb00576a34a0b04d"></a><br/></td></tr>
<tr class="separator:gaf4cd3ff3e24641b3bb00576a34a0b04d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a">XRFDC_DEC_IMR_SUBADC0_OVR_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc0 decoder overflow range  <a href="group__rfdc__v6__0.html#ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a"></a><br/></td></tr>
<tr class="separator:ga03d56a7fcf3ed90e2e1e1bfd6f59bb7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4aaf7ca54d82dabd8dcde75bb2795f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4aaf7ca54d82dabd8dcde75bb2795f32">XRFDC_DEC_IMR_SUBADC1_UND_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga4aaf7ca54d82dabd8dcde75bb2795f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1 decoder underflow range  <a href="group__rfdc__v6__0.html#ga4aaf7ca54d82dabd8dcde75bb2795f32"></a><br/></td></tr>
<tr class="separator:ga4aaf7ca54d82dabd8dcde75bb2795f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7763d1f4d4c0c9ef7637067b0829e0ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7763d1f4d4c0c9ef7637067b0829e0ac">XRFDC_DEC_IMR_SUBADC1_OVR_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga7763d1f4d4c0c9ef7637067b0829e0ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc1 decoder overflow range  <a href="group__rfdc__v6__0.html#ga7763d1f4d4c0c9ef7637067b0829e0ac"></a><br/></td></tr>
<tr class="separator:ga7763d1f4d4c0c9ef7637067b0829e0ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b867c128506a3707cb0a96da1ec92df"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5b867c128506a3707cb0a96da1ec92df">XRFDC_DEC_IMR_SUBADC2_UND_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:ga5b867c128506a3707cb0a96da1ec92df"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2 decoder underflow range  <a href="group__rfdc__v6__0.html#ga5b867c128506a3707cb0a96da1ec92df"></a><br/></td></tr>
<tr class="separator:ga5b867c128506a3707cb0a96da1ec92df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga620fac8b277561df4058d572e00b082d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga620fac8b277561df4058d572e00b082d">XRFDC_DEC_IMR_SUBADC2_OVR_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:ga620fac8b277561df4058d572e00b082d"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc2 decoder overflow range  <a href="group__rfdc__v6__0.html#ga620fac8b277561df4058d572e00b082d"></a><br/></td></tr>
<tr class="separator:ga620fac8b277561df4058d572e00b082d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae57507c44bb48929ebdf873af8b995a8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae57507c44bb48929ebdf873af8b995a8">XRFDC_DEC_IMR_SUBADC3_UND_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:gae57507c44bb48929ebdf873af8b995a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3 decoder underflow range  <a href="group__rfdc__v6__0.html#gae57507c44bb48929ebdf873af8b995a8"></a><br/></td></tr>
<tr class="separator:gae57507c44bb48929ebdf873af8b995a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga938d9f03f03c6e532c85e5fe487a35ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga938d9f03f03c6e532c85e5fe487a35ec">XRFDC_DEC_IMR_SUBADC3_OVR_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga938d9f03f03c6e532c85e5fe487a35ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">subadc3 decoder overflow range  <a href="group__rfdc__v6__0.html#ga938d9f03f03c6e532c85e5fe487a35ec"></a><br/></td></tr>
<tr class="separator:ga938d9f03f03c6e532c85e5fe487a35ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac532c38d799b91d391258e5ce3de9d8e"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gac532c38d799b91d391258e5ce3de9d8e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_DEC_IMR_MASK</b>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="separator:gac532c38d799b91d391258e5ce3de9d8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DataPath (DAC)- FIFO Latency, Image Reject Filter, Mode,</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for DataPath latency, Image Reject Filter and the Mode for the DAC.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga13267e1dcb9a2d818b77cfd625ddbc1f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga13267e1dcb9a2d818b77cfd625ddbc1f">XRFDC_DATAPATH_MODE_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga13267e1dcb9a2d818b77cfd625ddbc1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DataPath Mode.  <a href="group__rfdc__v6__0.html#ga13267e1dcb9a2d818b77cfd625ddbc1f"></a><br/></td></tr>
<tr class="separator:ga13267e1dcb9a2d818b77cfd625ddbc1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga09e759e03c7ab457cde350dcbac860b6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga09e759e03c7ab457cde350dcbac860b6">XRFDC_DATAPATH_IMR_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga09e759e03c7ab457cde350dcbac860b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">IMR Mode.  <a href="group__rfdc__v6__0.html#ga09e759e03c7ab457cde350dcbac860b6"></a><br/></td></tr>
<tr class="separator:ga09e759e03c7ab457cde350dcbac860b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9371bedeba445bf48970e67ef024494e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9371bedeba445bf48970e67ef024494e">XRFDC_DATAPATH_LATENCY_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga9371bedeba445bf48970e67ef024494e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DataPath Latency.  <a href="group__rfdc__v6__0.html#ga9371bedeba445bf48970e67ef024494e"></a><br/></td></tr>
<tr class="separator:ga9371bedeba445bf48970e67ef024494e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DataPath ISR - ISR for Data Path interface</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits of QMC Gain/Phase overflow, offset overflow, Decimation I-Path and Interpolation Q-Path overflow for stages 0,1,2.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga47aba762f53a541a888b1ca87620961f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga47aba762f53a541a888b1ca87620961f">XRFDC_ADC_DAT_PATH_ISR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga47aba762f53a541a888b1ca87620961f"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Data Path Overflow.  <a href="group__rfdc__v6__0.html#ga47aba762f53a541a888b1ca87620961f"></a><br/></td></tr>
<tr class="separator:ga47aba762f53a541a888b1ca87620961f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9a450174d1e4a8064167eb226826c84"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa9a450174d1e4a8064167eb226826c84">XRFDC_DAC_DAT_PATH_ISR_MASK</a>&#160;&#160;&#160;0x000001FFU</td></tr>
<tr class="memdesc:gaa9a450174d1e4a8064167eb226826c84"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Data Path Overflow.  <a href="group__rfdc__v6__0.html#gaa9a450174d1e4a8064167eb226826c84"></a><br/></td></tr>
<tr class="separator:gaa9a450174d1e4a8064167eb226826c84"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad92d80b5062e0cac6c42a69b92d2fdf9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad92d80b5062e0cac6c42a69b92d2fdf9">XRFDC_DAT_ISR_DECI_IPATH_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gad92d80b5062e0cac6c42a69b92d2fdf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation I-Path overflow for stages 0,1,2.  <a href="group__rfdc__v6__0.html#gad92d80b5062e0cac6c42a69b92d2fdf9"></a><br/></td></tr>
<tr class="separator:gad92d80b5062e0cac6c42a69b92d2fdf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cdf027d2c7a098c7b275f2ad0217a07"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6cdf027d2c7a098c7b275f2ad0217a07">XRFDC_DAT_ISR_INTR_QPATH_MASK</a>&#160;&#160;&#160;0x00000038U</td></tr>
<tr class="memdesc:ga6cdf027d2c7a098c7b275f2ad0217a07"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interpolation Q-Path overflow for stages 0,1,2.  <a href="group__rfdc__v6__0.html#ga6cdf027d2c7a098c7b275f2ad0217a07"></a><br/></td></tr>
<tr class="separator:ga6cdf027d2c7a098c7b275f2ad0217a07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga959060cdc6bfccf95a8d76325b6a9d6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga959060cdc6bfccf95a8d76325b6a9d6f">XRFDC_DAT_ISR_QMC_GAIN_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga959060cdc6bfccf95a8d76325b6a9d6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC Gain/Phase overflow.  <a href="group__rfdc__v6__0.html#ga959060cdc6bfccf95a8d76325b6a9d6f"></a><br/></td></tr>
<tr class="separator:ga959060cdc6bfccf95a8d76325b6a9d6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga41efa947ca0981edb12fb3f473ac2866"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga41efa947ca0981edb12fb3f473ac2866">XRFDC_DAT_ISR_QMC_OFFST_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga41efa947ca0981edb12fb3f473ac2866"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC offset overflow.  <a href="group__rfdc__v6__0.html#ga41efa947ca0981edb12fb3f473ac2866"></a><br/></td></tr>
<tr class="separator:ga41efa947ca0981edb12fb3f473ac2866"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2bf4fc9291e59595846e1689b5c93f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae2bf4fc9291e59595846e1689b5c93f5">XRFDC_DAC_DAT_ISR_INVSINC_MASK</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="memdesc:gae2bf4fc9291e59595846e1689b5c93f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Inverse Sinc offset overflow.  <a href="group__rfdc__v6__0.html#gae2bf4fc9291e59595846e1689b5c93f5"></a><br/></td></tr>
<tr class="separator:gae2bf4fc9291e59595846e1689b5c93f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DataPath IMR - IMR for Data Path interface</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits of QMC Gain/Phase overflow, offset overflow, Decimation I-Path and Interpolation Q-Path overflow for stages 0,1,2.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gaa40610e65de797daef844a48cb5787b5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa40610e65de797daef844a48cb5787b5">XRFDC_DAT_IMR_DECI_IPATH_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gaa40610e65de797daef844a48cb5787b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation I-Path overflow for stages 0,1,2.  <a href="group__rfdc__v6__0.html#gaa40610e65de797daef844a48cb5787b5"></a><br/></td></tr>
<tr class="separator:gaa40610e65de797daef844a48cb5787b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga36be1b1af9ed97d172b828486f5617e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga36be1b1af9ed97d172b828486f5617e1">XRFDC_DAT_IMR_INTR_QPATH_MASK</a>&#160;&#160;&#160;0x00000038U</td></tr>
<tr class="memdesc:ga36be1b1af9ed97d172b828486f5617e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interpolation Q-Path overflow for stages 0,1,2.  <a href="group__rfdc__v6__0.html#ga36be1b1af9ed97d172b828486f5617e1"></a><br/></td></tr>
<tr class="separator:ga36be1b1af9ed97d172b828486f5617e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee5bd87366d518baea52a7811289b74e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaee5bd87366d518baea52a7811289b74e">XRFDC_DAT_IMR_QMC_GAIN_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:gaee5bd87366d518baea52a7811289b74e"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC Gain/Phase overflow.  <a href="group__rfdc__v6__0.html#gaee5bd87366d518baea52a7811289b74e"></a><br/></td></tr>
<tr class="separator:gaee5bd87366d518baea52a7811289b74e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21a16db5b1ff9adf930ee8c4b1a2a695"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga21a16db5b1ff9adf930ee8c4b1a2a695">XRFDC_DAT_IMR_QMC_OFFST_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga21a16db5b1ff9adf930ee8c4b1a2a695"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC offset overflow.  <a href="group__rfdc__v6__0.html#ga21a16db5b1ff9adf930ee8c4b1a2a695"></a><br/></td></tr>
<tr class="separator:ga21a16db5b1ff9adf930ee8c4b1a2a695"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa085307ab0a26c9ae85465854bc4d3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa085307ab0a26c9ae85465854bc4d3be">XRFDC_ADC_DAT_IMR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gaa085307ab0a26c9ae85465854bc4d3be"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC DataPath mask.  <a href="group__rfdc__v6__0.html#gaa085307ab0a26c9ae85465854bc4d3be"></a><br/></td></tr>
<tr class="separator:gaa085307ab0a26c9ae85465854bc4d3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae65f2df5cca1c653b02d8449ea17408d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae65f2df5cca1c653b02d8449ea17408d">XRFDC_DAC_DAT_IMR_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:gae65f2df5cca1c653b02d8449ea17408d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC DataPath mask.  <a href="group__rfdc__v6__0.html#gae65f2df5cca1c653b02d8449ea17408d"></a><br/></td></tr>
<tr class="separator:gae65f2df5cca1c653b02d8449ea17408d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Decimation Config - Decimation control</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to configure the decimation in terms of the type of data.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga5370ff85740b209be6e094d4a73816a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5370ff85740b209be6e094d4a73816a7">XRFDC_DEC_CFG_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga5370ff85740b209be6e094d4a73816a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ChannelA (2GSPS real data from Mixer I output)  <a href="group__rfdc__v6__0.html#ga5370ff85740b209be6e094d4a73816a7"></a><br/></td></tr>
<tr class="separator:ga5370ff85740b209be6e094d4a73816a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab00c7a73030b63d1044c3984f28c9f3e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab00c7a73030b63d1044c3984f28c9f3e">XRFDC_DEC_CFG_CHA_MASK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:gab00c7a73030b63d1044c3984f28c9f3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">ChannelA(I)  <a href="group__rfdc__v6__0.html#gab00c7a73030b63d1044c3984f28c9f3e"></a><br/></td></tr>
<tr class="separator:gab00c7a73030b63d1044c3984f28c9f3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad8615d7b0cd24bccc3dbbc9ec8535328"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad8615d7b0cd24bccc3dbbc9ec8535328">XRFDC_DEC_CFG_CHB_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gad8615d7b0cd24bccc3dbbc9ec8535328"><td class="mdescLeft">&#160;</td><td class="mdescRight">ChannelB (2GSPS real data from Mixer Q output)  <a href="group__rfdc__v6__0.html#gad8615d7b0cd24bccc3dbbc9ec8535328"></a><br/></td></tr>
<tr class="separator:gad8615d7b0cd24bccc3dbbc9ec8535328"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae8554eb910540c87a9f5d85f484ff731"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae8554eb910540c87a9f5d85f484ff731">XRFDC_DEC_CFG_IQ_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:gae8554eb910540c87a9f5d85f484ff731"><td class="mdescLeft">&#160;</td><td class="mdescRight">IQ-2GSPS.  <a href="group__rfdc__v6__0.html#gae8554eb910540c87a9f5d85f484ff731"></a><br/></td></tr>
<tr class="separator:gae8554eb910540c87a9f5d85f484ff731"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga33186feb8ac7f37e8bac96106471898e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga33186feb8ac7f37e8bac96106471898e">XRFDC_DEC_CFG_4GSPS_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga33186feb8ac7f37e8bac96106471898e"><td class="mdescLeft">&#160;</td><td class="mdescRight">4GSPS may be I or Q or Real depending on high level block config  <a href="group__rfdc__v6__0.html#ga33186feb8ac7f37e8bac96106471898e"></a><br/></td></tr>
<tr class="separator:ga33186feb8ac7f37e8bac96106471898e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Decimation Mode - Decimation Rate</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to configures the decimation rate.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gae5fcbb9fcf48b568fc10a78aa092b946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae5fcbb9fcf48b568fc10a78aa092b946">XRFDC_DEC_MOD_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gae5fcbb9fcf48b568fc10a78aa092b946"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation mode Mask.  <a href="group__rfdc__v6__0.html#gae5fcbb9fcf48b568fc10a78aa092b946"></a><br/></td></tr>
<tr class="separator:gae5fcbb9fcf48b568fc10a78aa092b946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab4c7a6ddb59d39721393b3c7ec78ee55"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab4c7a6ddb59d39721393b3c7ec78ee55">XRFDC_DEC_MOD_MASK_EXT</a>&#160;&#160;&#160;0x0000003FU</td></tr>
<tr class="memdesc:gab4c7a6ddb59d39721393b3c7ec78ee55"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decimation mode Mask.  <a href="group__rfdc__v6__0.html#gab4c7a6ddb59d39721393b3c7ec78ee55"></a><br/></td></tr>
<tr class="separator:gab4c7a6ddb59d39721393b3c7ec78ee55"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Mixer config0 - Configure I channel coarse mixer mode of operation</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to set the output data sequence of I channel.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga885a3e14bed9b9d08d2175d1e7b358fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga885a3e14bed9b9d08d2175d1e7b358fb">XRFDC_MIX_CFG0_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:ga885a3e14bed9b9d08d2175d1e7b358fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixer Config0 Mask.  <a href="group__rfdc__v6__0.html#ga885a3e14bed9b9d08d2175d1e7b358fb"></a><br/></td></tr>
<tr class="separator:ga885a3e14bed9b9d08d2175d1e7b358fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaecc1cdf9166daa7b8a2cd94d2f48ec2f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaecc1cdf9166daa7b8a2cd94d2f48ec2f">XRFDC_MIX_I_DAT_WRD0_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gaecc1cdf9166daa7b8a2cd94d2f48ec2f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[0] of I channel.  <a href="group__rfdc__v6__0.html#gaecc1cdf9166daa7b8a2cd94d2f48ec2f"></a><br/></td></tr>
<tr class="separator:gaecc1cdf9166daa7b8a2cd94d2f48ec2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga74563974ebd9b75fc241f1cf0c7ee8a9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga74563974ebd9b75fc241f1cf0c7ee8a9">XRFDC_MIX_I_DAT_WRD1_MASK</a>&#160;&#160;&#160;0x00000038U</td></tr>
<tr class="memdesc:ga74563974ebd9b75fc241f1cf0c7ee8a9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[1] of I channel.  <a href="group__rfdc__v6__0.html#ga74563974ebd9b75fc241f1cf0c7ee8a9"></a><br/></td></tr>
<tr class="separator:ga74563974ebd9b75fc241f1cf0c7ee8a9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac299b0b2c3b83fa726a860ca4957ddf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac299b0b2c3b83fa726a860ca4957ddf2">XRFDC_MIX_I_DAT_WRD2_MASK</a>&#160;&#160;&#160;0x000001C0U</td></tr>
<tr class="memdesc:gac299b0b2c3b83fa726a860ca4957ddf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[2] of I channel.  <a href="group__rfdc__v6__0.html#gac299b0b2c3b83fa726a860ca4957ddf2"></a><br/></td></tr>
<tr class="separator:gac299b0b2c3b83fa726a860ca4957ddf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga461becd9bfafd60d0bc79f44736d52af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga461becd9bfafd60d0bc79f44736d52af">XRFDC_MIX_I_DAT_WRD3_MASK</a>&#160;&#160;&#160;0x00000E00U</td></tr>
<tr class="memdesc:ga461becd9bfafd60d0bc79f44736d52af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[3] of I channel.  <a href="group__rfdc__v6__0.html#ga461becd9bfafd60d0bc79f44736d52af"></a><br/></td></tr>
<tr class="separator:ga461becd9bfafd60d0bc79f44736d52af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Mixer config1 - Configure Q channel coarse mixer mode of operation</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to set the output data sequence of Q channel.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gab0d9fb79a902668f0497bddda9d6f8a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab0d9fb79a902668f0497bddda9d6f8a3">XRFDC_MIX_CFG1_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:gab0d9fb79a902668f0497bddda9d6f8a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixer Config0 Mask.  <a href="group__rfdc__v6__0.html#gab0d9fb79a902668f0497bddda9d6f8a3"></a><br/></td></tr>
<tr class="separator:gab0d9fb79a902668f0497bddda9d6f8a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga403d8792824070fc160159e84ccc4d09"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga403d8792824070fc160159e84ccc4d09">XRFDC_MIX_Q_DAT_WRD0_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:ga403d8792824070fc160159e84ccc4d09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[0] of Q channel.  <a href="group__rfdc__v6__0.html#ga403d8792824070fc160159e84ccc4d09"></a><br/></td></tr>
<tr class="separator:ga403d8792824070fc160159e84ccc4d09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabe61d1ba064b482e7477c56786fceb06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabe61d1ba064b482e7477c56786fceb06">XRFDC_MIX_Q_DAT_WRD1_MASK</a>&#160;&#160;&#160;0x00000038U</td></tr>
<tr class="memdesc:gabe61d1ba064b482e7477c56786fceb06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[1] of Q channel.  <a href="group__rfdc__v6__0.html#gabe61d1ba064b482e7477c56786fceb06"></a><br/></td></tr>
<tr class="separator:gabe61d1ba064b482e7477c56786fceb06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac15668a0a7cf5b91160ec199143fa444"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac15668a0a7cf5b91160ec199143fa444">XRFDC_MIX_Q_DAT_WRD2_MASK</a>&#160;&#160;&#160;0x000001C0U</td></tr>
<tr class="memdesc:gac15668a0a7cf5b91160ec199143fa444"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[2] of Q channel.  <a href="group__rfdc__v6__0.html#gac15668a0a7cf5b91160ec199143fa444"></a><br/></td></tr>
<tr class="separator:gac15668a0a7cf5b91160ec199143fa444"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade1090b461bd7632e44adbaee38ae2af"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gade1090b461bd7632e44adbaee38ae2af">XRFDC_MIX_Q_DAT_WRD3_MASK</a>&#160;&#160;&#160;0x00000E00U</td></tr>
<tr class="memdesc:gade1090b461bd7632e44adbaee38ae2af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Output data word[3] of Q channel.  <a href="group__rfdc__v6__0.html#gade1090b461bd7632e44adbaee38ae2af"></a><br/></td></tr>
<tr class="separator:gade1090b461bd7632e44adbaee38ae2af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Mixer mode - Configure mixer mode of operation</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to set NCO phases, NCO output scale and fine mixer multipliers.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga9c687208b0b553239dc95d8752e0f93e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9c687208b0b553239dc95d8752e0f93e">XRFDC_EN_I_IQ_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga9c687208b0b553239dc95d8752e0f93e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable fine mixer multipliers on IQ i/p for I output.  <a href="group__rfdc__v6__0.html#ga9c687208b0b553239dc95d8752e0f93e"></a><br/></td></tr>
<tr class="separator:ga9c687208b0b553239dc95d8752e0f93e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51daa90a995744e8c846c0287f6689a3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga51daa90a995744e8c846c0287f6689a3">XRFDC_EN_Q_IQ_MASK</a>&#160;&#160;&#160;0x0000000CU</td></tr>
<tr class="memdesc:ga51daa90a995744e8c846c0287f6689a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable fine mixer multipliers on IQ i/p for Q output.  <a href="group__rfdc__v6__0.html#ga51daa90a995744e8c846c0287f6689a3"></a><br/></td></tr>
<tr class="separator:ga51daa90a995744e8c846c0287f6689a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbbc3a97d82bec4822f938d5b1a1eec1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabbbc3a97d82bec4822f938d5b1a1eec1">XRFDC_FINE_MIX_SCALE_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gabbbc3a97d82bec4822f938d5b1a1eec1"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO output scale.  <a href="group__rfdc__v6__0.html#gabbbc3a97d82bec4822f938d5b1a1eec1"></a><br/></td></tr>
<tr class="separator:gabbbc3a97d82bec4822f938d5b1a1eec1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga16b20e441a95c0016a956166d31a2158"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga16b20e441a95c0016a956166d31a2158">XRFDC_SEL_I_IQ_MASK</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr class="memdesc:ga16b20e441a95c0016a956166d31a2158"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select NCO phases for I output.  <a href="group__rfdc__v6__0.html#ga16b20e441a95c0016a956166d31a2158"></a><br/></td></tr>
<tr class="separator:ga16b20e441a95c0016a956166d31a2158"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4a68a0b557045661ebb961bff84f064b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4a68a0b557045661ebb961bff84f064b">XRFDC_SEL_Q_IQ_MASK</a>&#160;&#160;&#160;0x0000F000U</td></tr>
<tr class="memdesc:ga4a68a0b557045661ebb961bff84f064b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select NCO phases for Q output.  <a href="group__rfdc__v6__0.html#ga4a68a0b557045661ebb961bff84f064b"></a><br/></td></tr>
<tr class="separator:ga4a68a0b557045661ebb961bff84f064b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cfeb8232dfda0affd5f164fe876949f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6cfeb8232dfda0affd5f164fe876949f">XRFDC_I_IQ_COS_MINSIN</a>&#160;&#160;&#160;0x00000C00U</td></tr>
<tr class="memdesc:ga6cfeb8232dfda0affd5f164fe876949f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select NCO phases for I output.  <a href="group__rfdc__v6__0.html#ga6cfeb8232dfda0affd5f164fe876949f"></a><br/></td></tr>
<tr class="separator:ga6cfeb8232dfda0affd5f164fe876949f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb5fbe234ba7ddacab85e5419a382222"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadb5fbe234ba7ddacab85e5419a382222">XRFDC_Q_IQ_SIN_COS</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="memdesc:gadb5fbe234ba7ddacab85e5419a382222"><td class="mdescLeft">&#160;</td><td class="mdescRight">Select NCO phases for Q output.  <a href="group__rfdc__v6__0.html#gadb5fbe234ba7ddacab85e5419a382222"></a><br/></td></tr>
<tr class="separator:gadb5fbe234ba7ddacab85e5419a382222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga891b57ba32606d2115b56da7020fd9c5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga891b57ba32606d2115b56da7020fd9c5">XRFDC_MIXER_MODE_C2C_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:ga891b57ba32606d2115b56da7020fd9c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixer mode C2C Mask.  <a href="group__rfdc__v6__0.html#ga891b57ba32606d2115b56da7020fd9c5"></a><br/></td></tr>
<tr class="separator:ga891b57ba32606d2115b56da7020fd9c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7b5324c4598dc81590ff5f0959805aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7b5324c4598dc81590ff5f0959805aee">XRFDC_MIXER_MODE_R2C_MASK</a>&#160;&#160;&#160;0x00000005U</td></tr>
<tr class="memdesc:ga7b5324c4598dc81590ff5f0959805aee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixer mode R2C Mask.  <a href="group__rfdc__v6__0.html#ga7b5324c4598dc81590ff5f0959805aee"></a><br/></td></tr>
<tr class="separator:ga7b5324c4598dc81590ff5f0959805aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab90dc5a5ae826344aef51e0c6e94f0e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab90dc5a5ae826344aef51e0c6e94f0e0">XRFDC_MIXER_MODE_C2R_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:gab90dc5a5ae826344aef51e0c6e94f0e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixer mode C2R Mask.  <a href="group__rfdc__v6__0.html#gab90dc5a5ae826344aef51e0c6e94f0e0"></a><br/></td></tr>
<tr class="separator:gab90dc5a5ae826344aef51e0c6e94f0e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae2e70de7b1bc13041c7e649c37c9d153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae2e70de7b1bc13041c7e649c37c9d153">XRFDC_MIXER_MODE_OFF_MASK</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:gae2e70de7b1bc13041c7e649c37c9d153"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mixer mode OFF Mask.  <a href="group__rfdc__v6__0.html#gae2e70de7b1bc13041c7e649c37c9d153"></a><br/></td></tr>
<tr class="separator:gae2e70de7b1bc13041c7e649c37c9d153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">NCO update - NCO update mode</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to Select event source, delay and reset delay.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gad74ad2d78a0026ecf5108d6dce965985"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad74ad2d78a0026ecf5108d6dce965985">XRFDC_NCO_UPDT_MODE_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gad74ad2d78a0026ecf5108d6dce965985"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection mask.  <a href="group__rfdc__v6__0.html#gad74ad2d78a0026ecf5108d6dce965985"></a><br/></td></tr>
<tr class="separator:gad74ad2d78a0026ecf5108d6dce965985"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga98d8ea06225e2e15fa4052fc9b02e770"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga98d8ea06225e2e15fa4052fc9b02e770">XRFDC_NCO_UPDT_MODE_GRP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:ga98d8ea06225e2e15fa4052fc9b02e770"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is Group.  <a href="group__rfdc__v6__0.html#ga98d8ea06225e2e15fa4052fc9b02e770"></a><br/></td></tr>
<tr class="separator:ga98d8ea06225e2e15fa4052fc9b02e770"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga55a678591c3475e6644013bab8de1d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga55a678591c3475e6644013bab8de1d9c">XRFDC_NCO_UPDT_MODE_SLICE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga55a678591c3475e6644013bab8de1d9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is slice.  <a href="group__rfdc__v6__0.html#ga55a678591c3475e6644013bab8de1d9c"></a><br/></td></tr>
<tr class="separator:ga55a678591c3475e6644013bab8de1d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9900132b14a27edae2d9689b6bcb6fd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9900132b14a27edae2d9689b6bcb6fd7">XRFDC_NCO_UPDT_MODE_TILE</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga9900132b14a27edae2d9689b6bcb6fd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is tile.  <a href="group__rfdc__v6__0.html#ga9900132b14a27edae2d9689b6bcb6fd7"></a><br/></td></tr>
<tr class="separator:ga9900132b14a27edae2d9689b6bcb6fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2890a0d6d3b4af6c52db6df75a969de0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2890a0d6d3b4af6c52db6df75a969de0">XRFDC_NCO_UPDT_MODE_SYSREF</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga2890a0d6d3b4af6c52db6df75a969de0"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is Sysref.  <a href="group__rfdc__v6__0.html#ga2890a0d6d3b4af6c52db6df75a969de0"></a><br/></td></tr>
<tr class="separator:ga2890a0d6d3b4af6c52db6df75a969de0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac64287ad0fa6cb5f145cfd31b921a6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac64287ad0fa6cb5f145cfd31b921a6f1">XRFDC_NCO_UPDT_MODE_MARKER</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gac64287ad0fa6cb5f145cfd31b921a6f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is Marker.  <a href="group__rfdc__v6__0.html#gac64287ad0fa6cb5f145cfd31b921a6f1"></a><br/></td></tr>
<tr class="separator:gac64287ad0fa6cb5f145cfd31b921a6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42b76ddfd68b556e19191184968edc64"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga42b76ddfd68b556e19191184968edc64">XRFDC_NCO_UPDT_MODE_FABRIC</a>&#160;&#160;&#160;0x00000005U</td></tr>
<tr class="memdesc:ga42b76ddfd68b556e19191184968edc64"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO event source selection is fabric.  <a href="group__rfdc__v6__0.html#ga42b76ddfd68b556e19191184968edc64"></a><br/></td></tr>
<tr class="separator:ga42b76ddfd68b556e19191184968edc64"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e6643d84a299afbce2e378bcc30b02d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7e6643d84a299afbce2e378bcc30b02d">XRFDC_NCO_UPDT_DLY_MASK</a>&#160;&#160;&#160;0x00001FF8U</td></tr>
<tr class="memdesc:ga7e6643d84a299afbce2e378bcc30b02d"><td class="mdescLeft">&#160;</td><td class="mdescRight">delay in clk_dp cycles in application of event after arrival  <a href="group__rfdc__v6__0.html#ga7e6643d84a299afbce2e378bcc30b02d"></a><br/></td></tr>
<tr class="separator:ga7e6643d84a299afbce2e378bcc30b02d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d2b06dceaf2ce19923b93d516cae937"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5d2b06dceaf2ce19923b93d516cae937">XRFDC_NCO_UPDT_RST_DLY_MASK</a>&#160;&#160;&#160;0x0000D000U</td></tr>
<tr class="memdesc:ga5d2b06dceaf2ce19923b93d516cae937"><td class="mdescLeft">&#160;</td><td class="mdescRight">optional delay on the NCO phase reset delay  <a href="group__rfdc__v6__0.html#ga5d2b06dceaf2ce19923b93d516cae937"></a><br/></td></tr>
<tr class="separator:ga5d2b06dceaf2ce19923b93d516cae937"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">NCO Phase Reset - NCO Slice Phase Reset</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to reset the nco phase of the current slice phase accumulator.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga65c3d6803aaf91bc403614b78fd8742f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga65c3d6803aaf91bc403614b78fd8742f">XRFDC_NCO_PHASE_RST_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga65c3d6803aaf91bc403614b78fd8742f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset NCO Phase of current slice.  <a href="group__rfdc__v6__0.html#ga65c3d6803aaf91bc403614b78fd8742f"></a><br/></td></tr>
<tr class="separator:ga65c3d6803aaf91bc403614b78fd8742f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DAC interpolation data</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for DAC interpolation data type </p>
</div></td></tr>
<tr class="memitem:ga3c759fe5c55126808f5d02e6d66fd1fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3c759fe5c55126808f5d02e6d66fd1fe">XRFDC_DAC_INTERP_DATA_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga3c759fe5c55126808f5d02e6d66fd1fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data type mask.  <a href="group__rfdc__v6__0.html#ga3c759fe5c55126808f5d02e6d66fd1fe"></a><br/></td></tr>
<tr class="separator:ga3c759fe5c55126808f5d02e6d66fd1fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">NCO Freq Word[47:32] - NCO Phase increment(nco freq 48-bit)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for frequency control word of the NCO.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gafc580daf242966b54276a73925eb9f41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafc580daf242966b54276a73925eb9f41">XRFDC_NCO_FQWD_UPP_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gafc580daf242966b54276a73925eb9f41"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase increment[47:32].  <a href="group__rfdc__v6__0.html#gafc580daf242966b54276a73925eb9f41"></a><br/></td></tr>
<tr class="separator:gafc580daf242966b54276a73925eb9f41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6cf794621d971e07a4965492adfb5116"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6cf794621d971e07a4965492adfb5116">XRFDC_NCO_FQWD_UPP_SHIFT</a>&#160;&#160;&#160;32U</td></tr>
<tr class="memdesc:ga6cf794621d971e07a4965492adfb5116"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freq Word upper shift.  <a href="group__rfdc__v6__0.html#ga6cf794621d971e07a4965492adfb5116"></a><br/></td></tr>
<tr class="separator:ga6cf794621d971e07a4965492adfb5116"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">NCO Freq Word[31:16] - NCO Phase increment(nco freq 48-bit)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for frequency control word of the NCO.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga837c6d61b88a53aee708e95491eeb8fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga837c6d61b88a53aee708e95491eeb8fe">XRFDC_NCO_FQWD_MID_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga837c6d61b88a53aee708e95491eeb8fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase increment[31:16].  <a href="group__rfdc__v6__0.html#ga837c6d61b88a53aee708e95491eeb8fe"></a><br/></td></tr>
<tr class="separator:ga837c6d61b88a53aee708e95491eeb8fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacc041f02657febd798b944b98f982e6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacc041f02657febd798b944b98f982e6c">XRFDC_NCO_FQWD_MID_SHIFT</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:gacc041f02657febd798b944b98f982e6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Freq Word Mid shift.  <a href="group__rfdc__v6__0.html#gacc041f02657febd798b944b98f982e6c"></a><br/></td></tr>
<tr class="separator:gacc041f02657febd798b944b98f982e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">NCO Freq Word[15:0] - NCO Phase increment(nco freq 48-bit)</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for frequency control word of the NCO.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga8209772bd4995cf6a82be46cc9e2830b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8209772bd4995cf6a82be46cc9e2830b">XRFDC_NCO_FQWD_LOW_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga8209772bd4995cf6a82be46cc9e2830b"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase increment[15:0].  <a href="group__rfdc__v6__0.html#ga8209772bd4995cf6a82be46cc9e2830b"></a><br/></td></tr>
<tr class="separator:ga8209772bd4995cf6a82be46cc9e2830b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga83d738e52ab11916329617478f96876d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga83d738e52ab11916329617478f96876d">XRFDC_NCO_FQWD_MASK</a>&#160;&#160;&#160;0x0000FFFFFFFFFFFFU</td></tr>
<tr class="memdesc:ga83d738e52ab11916329617478f96876d"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Freq offset[48:0].  <a href="group__rfdc__v6__0.html#ga83d738e52ab11916329617478f96876d"></a><br/></td></tr>
<tr class="separator:ga83d738e52ab11916329617478f96876d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">NCO Phase Offset[17:16] - NCO Phase offset</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to set NCO Phase offset(18-bit offset added to the phase accumulator).</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga511eb14fc9d93eb331304c1bb6f2fb8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga511eb14fc9d93eb331304c1bb6f2fb8f">XRFDC_NCO_PHASE_UPP_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga511eb14fc9d93eb331304c1bb6f2fb8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase offset[17:16].  <a href="group__rfdc__v6__0.html#ga511eb14fc9d93eb331304c1bb6f2fb8f"></a><br/></td></tr>
<tr class="separator:ga511eb14fc9d93eb331304c1bb6f2fb8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga82d1176a1527f504d142a46d13933714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga82d1176a1527f504d142a46d13933714">XRFDC_NCO_PHASE_UPP_SHIFT</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:ga82d1176a1527f504d142a46d13933714"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO phase upper shift.  <a href="group__rfdc__v6__0.html#ga82d1176a1527f504d142a46d13933714"></a><br/></td></tr>
<tr class="separator:ga82d1176a1527f504d142a46d13933714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">NCO Phase Offset[15:0] - NCO Phase offset</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to set NCO Phase offset(18-bit offset added to the phase accumulator).</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga91eaf8035d77f447fc850dac646a70d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga91eaf8035d77f447fc850dac646a70d6">XRFDC_NCO_PHASE_LOW_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga91eaf8035d77f447fc850dac646a70d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase offset[15:0].  <a href="group__rfdc__v6__0.html#ga91eaf8035d77f447fc850dac646a70d6"></a><br/></td></tr>
<tr class="separator:ga91eaf8035d77f447fc850dac646a70d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae836b18a6c12fa69635005be31b80647"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae836b18a6c12fa69635005be31b80647">XRFDC_NCO_PHASE_MASK</a>&#160;&#160;&#160;0x0003FFFFU</td></tr>
<tr class="memdesc:gae836b18a6c12fa69635005be31b80647"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO Phase offset[17:0].  <a href="group__rfdc__v6__0.html#gae836b18a6c12fa69635005be31b80647"></a><br/></td></tr>
<tr class="separator:gae836b18a6c12fa69635005be31b80647"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">NCO Phase mode - NCO Control setting mode</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to set NCO mode of operation.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gac08a562c8f68737ccb5d89576d144ab5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac08a562c8f68737ccb5d89576d144ab5">XRFDC_NCO_PHASE_MOD_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:gac08a562c8f68737ccb5d89576d144ab5"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO mode of operation mask.  <a href="group__rfdc__v6__0.html#gac08a562c8f68737ccb5d89576d144ab5"></a><br/></td></tr>
<tr class="separator:gac08a562c8f68737ccb5d89576d144ab5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbf0034981ebc0ed6110175178578234"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacbf0034981ebc0ed6110175178578234">XRFDC_NCO_PHASE_MOD_4PHASE</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:gacbf0034981ebc0ed6110175178578234"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO output 4 successive phase.  <a href="group__rfdc__v6__0.html#gacbf0034981ebc0ed6110175178578234"></a><br/></td></tr>
<tr class="separator:gacbf0034981ebc0ed6110175178578234"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab67ff65090cbb823086d18c220c0b1e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab67ff65090cbb823086d18c220c0b1e4">XRFDC_NCO_PHASE_MOD_EVEN</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gab67ff65090cbb823086d18c220c0b1e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO output even phase.  <a href="group__rfdc__v6__0.html#gab67ff65090cbb823086d18c220c0b1e4"></a><br/></td></tr>
<tr class="separator:gab67ff65090cbb823086d18c220c0b1e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94aae7714e373d3484d9a44a9accdd21"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga94aae7714e373d3484d9a44a9accdd21">XRFDC_NCO_PHASE_MODE_ODD</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga94aae7714e373d3484d9a44a9accdd21"><td class="mdescLeft">&#160;</td><td class="mdescRight">NCO output odd phase.  <a href="group__rfdc__v6__0.html#ga94aae7714e373d3484d9a44a9accdd21"></a><br/></td></tr>
<tr class="separator:ga94aae7714e373d3484d9a44a9accdd21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">QMC update - QMC update mode</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to Select event source and delay.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gac5bfb9bb3f007c86cf52e2d935d9b0f9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac5bfb9bb3f007c86cf52e2d935d9b0f9">XRFDC_QMC_UPDT_MODE_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gac5bfb9bb3f007c86cf52e2d935d9b0f9"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection mask.  <a href="group__rfdc__v6__0.html#gac5bfb9bb3f007c86cf52e2d935d9b0f9"></a><br/></td></tr>
<tr class="separator:gac5bfb9bb3f007c86cf52e2d935d9b0f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40f9a0ec45792b9fd087c42b15d680cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga40f9a0ec45792b9fd087c42b15d680cf">XRFDC_QMC_UPDT_MODE_GRP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:ga40f9a0ec45792b9fd087c42b15d680cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is group.  <a href="group__rfdc__v6__0.html#ga40f9a0ec45792b9fd087c42b15d680cf"></a><br/></td></tr>
<tr class="separator:ga40f9a0ec45792b9fd087c42b15d680cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e174f0794efddc89198edd71375cc20"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7e174f0794efddc89198edd71375cc20">XRFDC_QMC_UPDT_MODE_SLICE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga7e174f0794efddc89198edd71375cc20"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is slice.  <a href="group__rfdc__v6__0.html#ga7e174f0794efddc89198edd71375cc20"></a><br/></td></tr>
<tr class="separator:ga7e174f0794efddc89198edd71375cc20"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad4c28277d76d7a273fe23b4aa56886e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad4c28277d76d7a273fe23b4aa56886e1">XRFDC_QMC_UPDT_MODE_TILE</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:gad4c28277d76d7a273fe23b4aa56886e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is tile.  <a href="group__rfdc__v6__0.html#gad4c28277d76d7a273fe23b4aa56886e1"></a><br/></td></tr>
<tr class="separator:gad4c28277d76d7a273fe23b4aa56886e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga45441dca57609804914d6aefbd281563"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga45441dca57609804914d6aefbd281563">XRFDC_QMC_UPDT_MODE_SYSREF</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga45441dca57609804914d6aefbd281563"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is Sysref.  <a href="group__rfdc__v6__0.html#ga45441dca57609804914d6aefbd281563"></a><br/></td></tr>
<tr class="separator:ga45441dca57609804914d6aefbd281563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94660f0b0c3aa2c5a0eae59bd55bbc75"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga94660f0b0c3aa2c5a0eae59bd55bbc75">XRFDC_QMC_UPDT_MODE_MARKER</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga94660f0b0c3aa2c5a0eae59bd55bbc75"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is Marker.  <a href="group__rfdc__v6__0.html#ga94660f0b0c3aa2c5a0eae59bd55bbc75"></a><br/></td></tr>
<tr class="separator:ga94660f0b0c3aa2c5a0eae59bd55bbc75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4acd23abf7d3e5ad1e8d57583835293e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4acd23abf7d3e5ad1e8d57583835293e">XRFDC_QMC_UPDT_MODE_FABRIC</a>&#160;&#160;&#160;0x00000005U</td></tr>
<tr class="memdesc:ga4acd23abf7d3e5ad1e8d57583835293e"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC event source selection is fabric.  <a href="group__rfdc__v6__0.html#ga4acd23abf7d3e5ad1e8d57583835293e"></a><br/></td></tr>
<tr class="separator:ga4acd23abf7d3e5ad1e8d57583835293e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0e7f511db29c6b6b6298cea7706d3cd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa0e7f511db29c6b6b6298cea7706d3cd">XRFDC_QMC_UPDT_DLY_MASK</a>&#160;&#160;&#160;0x00001FF8U</td></tr>
<tr class="memdesc:gaa0e7f511db29c6b6b6298cea7706d3cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">delay in clk_dp cycles in application of event after arrival  <a href="group__rfdc__v6__0.html#gaa0e7f511db29c6b6b6298cea7706d3cd"></a><br/></td></tr>
<tr class="separator:gaa0e7f511db29c6b6b6298cea7706d3cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">QMC Config - QMC Config register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to enable QMC gain and QMC Phase correction.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gabe7004e6cf9b489e33a91d6c260c2668"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabe7004e6cf9b489e33a91d6c260c2668">XRFDC_QMC_CFG_EN_GAIN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gabe7004e6cf9b489e33a91d6c260c2668"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable QMC gain correction mask  <a href="group__rfdc__v6__0.html#gabe7004e6cf9b489e33a91d6c260c2668"></a><br/></td></tr>
<tr class="separator:gabe7004e6cf9b489e33a91d6c260c2668"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga594d5be058e8d9d0c8c66dbd61096c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga594d5be058e8d9d0c8c66dbd61096c0c">XRFDC_QMC_CFG_EN_PHASE_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga594d5be058e8d9d0c8c66dbd61096c0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable QMC Phase correction mask  <a href="group__rfdc__v6__0.html#ga594d5be058e8d9d0c8c66dbd61096c0c"></a><br/></td></tr>
<tr class="separator:ga594d5be058e8d9d0c8c66dbd61096c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c5eb86950c6cc5a41f9a18d22d199d5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7c5eb86950c6cc5a41f9a18d22d199d5">XRFDC_QMC_CFG_PHASE_SHIFT</a>&#160;&#160;&#160;1U</td></tr>
<tr class="memdesc:ga7c5eb86950c6cc5a41f9a18d22d199d5"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC config phase shift.  <a href="group__rfdc__v6__0.html#ga7c5eb86950c6cc5a41f9a18d22d199d5"></a><br/></td></tr>
<tr class="separator:ga7c5eb86950c6cc5a41f9a18d22d199d5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">QMC Offset - QMC offset correction</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to set QMC offset correction factor.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga071793b0bb699ee99defa1954b7a6d00"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga071793b0bb699ee99defa1954b7a6d00">XRFDC_QMC_OFFST_CRCTN_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:ga071793b0bb699ee99defa1954b7a6d00"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC offset correction factor.  <a href="group__rfdc__v6__0.html#ga071793b0bb699ee99defa1954b7a6d00"></a><br/></td></tr>
<tr class="separator:ga071793b0bb699ee99defa1954b7a6d00"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">QMC Gain - QMC Gain correction</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to set QMC gain correction factor.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga3c4647593fad2b0af4b0aeb4f79b3561"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3c4647593fad2b0af4b0aeb4f79b3561">XRFDC_QMC_GAIN_CRCTN_MASK</a>&#160;&#160;&#160;0x00003FFFU</td></tr>
<tr class="memdesc:ga3c4647593fad2b0af4b0aeb4f79b3561"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC gain correction factor.  <a href="group__rfdc__v6__0.html#ga3c4647593fad2b0af4b0aeb4f79b3561"></a><br/></td></tr>
<tr class="separator:ga3c4647593fad2b0af4b0aeb4f79b3561"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">QMC Phase - QMC Phase correction</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to set QMC phase correction factor.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga1f180b34a8de21344c0a903dcfa23c7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1f180b34a8de21344c0a903dcfa23c7d">XRFDC_QMC_PHASE_CRCTN_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:ga1f180b34a8de21344c0a903dcfa23c7d"><td class="mdescLeft">&#160;</td><td class="mdescRight">QMC phase correction factor.  <a href="group__rfdc__v6__0.html#ga1f180b34a8de21344c0a903dcfa23c7d"></a><br/></td></tr>
<tr class="separator:ga1f180b34a8de21344c0a903dcfa23c7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Coarse Delay Update - Coarse delay update mode.</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to Select event source and delay.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga30eb14bf2f6e7df6bca5ea95eff3f57b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga30eb14bf2f6e7df6bca5ea95eff3f57b">XRFDC_CRSEDLY_UPDT_MODE_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:ga30eb14bf2f6e7df6bca5ea95eff3f57b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection mask.  <a href="group__rfdc__v6__0.html#ga30eb14bf2f6e7df6bca5ea95eff3f57b"></a><br/></td></tr>
<tr class="separator:ga30eb14bf2f6e7df6bca5ea95eff3f57b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadeed9a17cf318f8bf209b4779a8a1370"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadeed9a17cf318f8bf209b4779a8a1370">XRFDC_CRSEDLY_UPDT_MODE_GRP</a>&#160;&#160;&#160;0x00000000U</td></tr>
<tr class="memdesc:gadeed9a17cf318f8bf209b4779a8a1370"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is group.  <a href="group__rfdc__v6__0.html#gadeed9a17cf318f8bf209b4779a8a1370"></a><br/></td></tr>
<tr class="separator:gadeed9a17cf318f8bf209b4779a8a1370"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga15476d65ea5280dca690d4eeb754b413"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga15476d65ea5280dca690d4eeb754b413">XRFDC_CRSEDLY_UPDT_MODE_SLICE</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga15476d65ea5280dca690d4eeb754b413"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is slice.  <a href="group__rfdc__v6__0.html#ga15476d65ea5280dca690d4eeb754b413"></a><br/></td></tr>
<tr class="separator:ga15476d65ea5280dca690d4eeb754b413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6869e004b973c280fbfb5fac7047b9e3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6869e004b973c280fbfb5fac7047b9e3">XRFDC_CRSEDLY_UPDT_MODE_TILE</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga6869e004b973c280fbfb5fac7047b9e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is tile.  <a href="group__rfdc__v6__0.html#ga6869e004b973c280fbfb5fac7047b9e3"></a><br/></td></tr>
<tr class="separator:ga6869e004b973c280fbfb5fac7047b9e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2171529912a2e514910ad80d6ea42f32"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2171529912a2e514910ad80d6ea42f32">XRFDC_CRSEDLY_UPDT_MODE_SYSREF</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga2171529912a2e514910ad80d6ea42f32"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is sysref.  <a href="group__rfdc__v6__0.html#ga2171529912a2e514910ad80d6ea42f32"></a><br/></td></tr>
<tr class="separator:ga2171529912a2e514910ad80d6ea42f32"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65ed15a5ee6c55a5dfbe8b744aebfd52"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga65ed15a5ee6c55a5dfbe8b744aebfd52">XRFDC_CRSEDLY_UPDT_MODE_MARKER</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga65ed15a5ee6c55a5dfbe8b744aebfd52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is Marker.  <a href="group__rfdc__v6__0.html#ga65ed15a5ee6c55a5dfbe8b744aebfd52"></a><br/></td></tr>
<tr class="separator:ga65ed15a5ee6c55a5dfbe8b744aebfd52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga969c48a40fa8601f89b2cd7db85cd9e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga969c48a40fa8601f89b2cd7db85cd9e7">XRFDC_CRSEDLY_UPDT_MODE_FABRIC</a>&#160;&#160;&#160;0x00000005U</td></tr>
<tr class="memdesc:ga969c48a40fa8601f89b2cd7db85cd9e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay event source selection is fabric.  <a href="group__rfdc__v6__0.html#ga969c48a40fa8601f89b2cd7db85cd9e7"></a><br/></td></tr>
<tr class="separator:ga969c48a40fa8601f89b2cd7db85cd9e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7f26a7fa419fea64aef82c154964bc8f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7f26a7fa419fea64aef82c154964bc8f">XRFDC_CRSEDLY_UPDT_DLY_MASK</a>&#160;&#160;&#160;0x00001FF8U</td></tr>
<tr class="memdesc:ga7f26a7fa419fea64aef82c154964bc8f"><td class="mdescLeft">&#160;</td><td class="mdescRight">delay in clk_dp cycles in application of event after arrival  <a href="group__rfdc__v6__0.html#ga7f26a7fa419fea64aef82c154964bc8f"></a><br/></td></tr>
<tr class="separator:ga7f26a7fa419fea64aef82c154964bc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Coarse delay Config - Coarse delay select</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to select coarse delay.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gaeac24dc718cb4a01d6471e7f18491e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaeac24dc718cb4a01d6471e7f18491e3c">XRFDC_CRSE_DLY_CFG_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:gaeac24dc718cb4a01d6471e7f18491e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coarse delay select.  <a href="group__rfdc__v6__0.html#gaeac24dc718cb4a01d6471e7f18491e3c"></a><br/></td></tr>
<tr class="separator:gaeac24dc718cb4a01d6471e7f18491e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7858e858395377fe3f269964d644f711"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7858e858395377fe3f269964d644f711">XRFDC_CRSE_DLY_CFG_MASK_EXT</a>&#160;&#160;&#160;0x0000003FU</td></tr>
<tr class="memdesc:ga7858e858395377fe3f269964d644f711"><td class="mdescLeft">&#160;</td><td class="mdescRight">Extended coarse delay select.  <a href="group__rfdc__v6__0.html#ga7858e858395377fe3f269964d644f711"></a><br/></td></tr>
<tr class="separator:ga7858e858395377fe3f269964d644f711"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Data Scaling Config - Data Scaling enable</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to enable data scaling.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga952f94581d63d8a8ef8394419a4e2950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga952f94581d63d8a8ef8394419a4e2950">XRFDC_DAT_SCALE_CFG_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga952f94581d63d8a8ef8394419a4e2950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable data scaling.  <a href="group__rfdc__v6__0.html#ga952f94581d63d8a8ef8394419a4e2950"></a><br/></td></tr>
<tr class="separator:ga952f94581d63d8a8ef8394419a4e2950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga952f94581d63d8a8ef8394419a4e2950"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga952f94581d63d8a8ef8394419a4e2950">XRFDC_DAT_SCALE_CFG_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga952f94581d63d8a8ef8394419a4e2950"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable data scaling.  <a href="group__rfdc__v6__0.html#ga952f94581d63d8a8ef8394419a4e2950"></a><br/></td></tr>
<tr class="separator:ga952f94581d63d8a8ef8394419a4e2950"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Switch Matrix Config</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to control crossbar switch that select data to mixer block.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga65ab7f10e67b3eab887dce8198cc8806"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga65ab7f10e67b3eab887dce8198cc8806">XRFDC_SWITCH_MTRX_MASK</a>&#160;&#160;&#160;0x0000003FU</td></tr>
<tr class="memdesc:ga65ab7f10e67b3eab887dce8198cc8806"><td class="mdescLeft">&#160;</td><td class="mdescRight">Switch matrix mask.  <a href="group__rfdc__v6__0.html#ga65ab7f10e67b3eab887dce8198cc8806"></a><br/></td></tr>
<tr class="separator:ga65ab7f10e67b3eab887dce8198cc8806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5cf885da2bb4a064d97cbb8584d4e7ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5cf885da2bb4a064d97cbb8584d4e7ee">XRFDC_SEL_CB_TO_MIX1_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga5cf885da2bb4a064d97cbb8584d4e7ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control crossbar switch that select the data to mixer block mux1.  <a href="group__rfdc__v6__0.html#ga5cf885da2bb4a064d97cbb8584d4e7ee"></a><br/></td></tr>
<tr class="separator:ga5cf885da2bb4a064d97cbb8584d4e7ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga66e3ff3790dcdc377d7c3d006839d9c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga66e3ff3790dcdc377d7c3d006839d9c7">XRFDC_SEL_CB_TO_MIX0_MASK</a>&#160;&#160;&#160;0x0000000CU</td></tr>
<tr class="memdesc:ga66e3ff3790dcdc377d7c3d006839d9c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control crossbar switch that select the data to mixer block mux0.  <a href="group__rfdc__v6__0.html#ga66e3ff3790dcdc377d7c3d006839d9c7"></a><br/></td></tr>
<tr class="separator:ga66e3ff3790dcdc377d7c3d006839d9c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac8d738ffbe6e827dc9359fad5fdab79a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac8d738ffbe6e827dc9359fad5fdab79a">XRFDC_SEL_CB_TO_QMC_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gac8d738ffbe6e827dc9359fad5fdab79a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control crossbar switch that select the data to QMC.  <a href="group__rfdc__v6__0.html#gac8d738ffbe6e827dc9359fad5fdab79a"></a><br/></td></tr>
<tr class="separator:gac8d738ffbe6e827dc9359fad5fdab79a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee3d96f330a569976d1c77a967c1f185"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaee3d96f330a569976d1c77a967c1f185">XRFDC_SEL_CB_TO_DECI_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:gaee3d96f330a569976d1c77a967c1f185"><td class="mdescLeft">&#160;</td><td class="mdescRight">Control crossbar switch that select the data to decimation filter.  <a href="group__rfdc__v6__0.html#gaee3d96f330a569976d1c77a967c1f185"></a><br/></td></tr>
<tr class="separator:gaee3d96f330a569976d1c77a967c1f185"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadf8f9dad4b6c97472a5ba429592c67d1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadf8f9dad4b6c97472a5ba429592c67d1">XRFDC_SEL_CB_TO_MIX0_SHIFT</a>&#160;&#160;&#160;2U</td></tr>
<tr class="memdesc:gadf8f9dad4b6c97472a5ba429592c67d1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crossbar Mixer0 shift.  <a href="group__rfdc__v6__0.html#gadf8f9dad4b6c97472a5ba429592c67d1"></a><br/></td></tr>
<tr class="separator:gadf8f9dad4b6c97472a5ba429592c67d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Threshold0 Config</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to select mode, clear mode and to clear sticky bit.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga2c4631be6cebecd9af303c3f6bd8c338"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2c4631be6cebecd9af303c3f6bd8c338">XRFDC_TRSHD0_EN_MOD_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga2c4631be6cebecd9af303c3f6bd8c338"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Threshold0 block.  <a href="group__rfdc__v6__0.html#ga2c4631be6cebecd9af303c3f6bd8c338"></a><br/></td></tr>
<tr class="separator:ga2c4631be6cebecd9af303c3f6bd8c338"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02af84ef0928e09e3ed9d9f2639409c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga02af84ef0928e09e3ed9d9f2639409c8">XRFDC_TRSHD0_CLR_MOD_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga02af84ef0928e09e3ed9d9f2639409c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear mode.  <a href="group__rfdc__v6__0.html#ga02af84ef0928e09e3ed9d9f2639409c8"></a><br/></td></tr>
<tr class="separator:ga02af84ef0928e09e3ed9d9f2639409c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d14cc79a3a529a1d2de6a1c9f8061e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0d14cc79a3a529a1d2de6a1c9f8061e4">XRFDC_TRSHD0_STIKY_CLR_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga0d14cc79a3a529a1d2de6a1c9f8061e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear sticky bit.  <a href="group__rfdc__v6__0.html#ga0d14cc79a3a529a1d2de6a1c9f8061e4"></a><br/></td></tr>
<tr class="separator:ga0d14cc79a3a529a1d2de6a1c9f8061e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Threshold0 Average[31:16]</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to select Threshold0 under averaging.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gab3ecc88b27a7ee0b7ca37007c3e761e7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab3ecc88b27a7ee0b7ca37007c3e761e7">XRFDC_TRSHD0_AVG_UPP_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gab3ecc88b27a7ee0b7ca37007c3e761e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold0 under Averaging[31:16].  <a href="group__rfdc__v6__0.html#gab3ecc88b27a7ee0b7ca37007c3e761e7"></a><br/></td></tr>
<tr class="separator:gab3ecc88b27a7ee0b7ca37007c3e761e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga241937dd7399a4dab70bc7457dc58941"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga241937dd7399a4dab70bc7457dc58941">XRFDC_TRSHD0_AVG_UPP_SHIFT</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:ga241937dd7399a4dab70bc7457dc58941"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold0 Avg upper shift.  <a href="group__rfdc__v6__0.html#ga241937dd7399a4dab70bc7457dc58941"></a><br/></td></tr>
<tr class="separator:ga241937dd7399a4dab70bc7457dc58941"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Threshold0 Average[15:0]</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to select Threshold0 under averaging.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga4900a9b8a5160c5c3ca37082eb9e03ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4900a9b8a5160c5c3ca37082eb9e03ba">XRFDC_TRSHD0_AVG_LOW_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga4900a9b8a5160c5c3ca37082eb9e03ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold0 under Averaging[15:0].  <a href="group__rfdc__v6__0.html#ga4900a9b8a5160c5c3ca37082eb9e03ba"></a><br/></td></tr>
<tr class="separator:ga4900a9b8a5160c5c3ca37082eb9e03ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Threshold0 Under threshold</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to select Threshold0 under threshold.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gacf3bfb2c38fdd53bd2e6d016656a034a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacf3bfb2c38fdd53bd2e6d016656a034a">XRFDC_TRSHD0_UNDER_MASK</a>&#160;&#160;&#160;0x00007FFFU</td></tr>
<tr class="memdesc:gacf3bfb2c38fdd53bd2e6d016656a034a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold0 under Threshold[14:0].  <a href="group__rfdc__v6__0.html#gacf3bfb2c38fdd53bd2e6d016656a034a"></a><br/></td></tr>
<tr class="separator:gacf3bfb2c38fdd53bd2e6d016656a034a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Threshold0 Over threshold</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to select Threshold0 over threshold.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga1063718156e42b25517c7d0f7da69ce2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1063718156e42b25517c7d0f7da69ce2">XRFDC_TRSHD0_OVER_MASK</a>&#160;&#160;&#160;0x00007FFFU</td></tr>
<tr class="memdesc:ga1063718156e42b25517c7d0f7da69ce2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold0 under Threshold[14:0].  <a href="group__rfdc__v6__0.html#ga1063718156e42b25517c7d0f7da69ce2"></a><br/></td></tr>
<tr class="separator:ga1063718156e42b25517c7d0f7da69ce2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Threshold1 Config</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to select mode, clear mode and to clear sticky bit.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga25fb89e74517cfec924ea6ee1d9ed306"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga25fb89e74517cfec924ea6ee1d9ed306">XRFDC_TRSHD1_EN_MOD_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga25fb89e74517cfec924ea6ee1d9ed306"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Threshold1 block.  <a href="group__rfdc__v6__0.html#ga25fb89e74517cfec924ea6ee1d9ed306"></a><br/></td></tr>
<tr class="separator:ga25fb89e74517cfec924ea6ee1d9ed306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaaff6bb032998c703e8a098e469e9074f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaaff6bb032998c703e8a098e469e9074f">XRFDC_TRSHD1_CLR_MOD_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gaaff6bb032998c703e8a098e469e9074f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear mode.  <a href="group__rfdc__v6__0.html#gaaff6bb032998c703e8a098e469e9074f"></a><br/></td></tr>
<tr class="separator:gaaff6bb032998c703e8a098e469e9074f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga62fbe53a9ebbeb9703ec90e92d97dbfc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga62fbe53a9ebbeb9703ec90e92d97dbfc">XRFDC_TRSHD1_STIKY_CLR_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga62fbe53a9ebbeb9703ec90e92d97dbfc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clear sticky bit.  <a href="group__rfdc__v6__0.html#ga62fbe53a9ebbeb9703ec90e92d97dbfc"></a><br/></td></tr>
<tr class="separator:ga62fbe53a9ebbeb9703ec90e92d97dbfc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Threshold1 Average[31:16]</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to select Threshold1 under averaging.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga413088467612fed50166cecb96be66a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga413088467612fed50166cecb96be66a7">XRFDC_TRSHD1_AVG_UPP_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga413088467612fed50166cecb96be66a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold1 under Averaging[31:16].  <a href="group__rfdc__v6__0.html#ga413088467612fed50166cecb96be66a7"></a><br/></td></tr>
<tr class="separator:ga413088467612fed50166cecb96be66a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga02ebba9852b1f6c40a7cf69c63e96a35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga02ebba9852b1f6c40a7cf69c63e96a35">XRFDC_TRSHD1_AVG_UPP_SHIFT</a>&#160;&#160;&#160;16U</td></tr>
<tr class="memdesc:ga02ebba9852b1f6c40a7cf69c63e96a35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold1 Avg upper shift.  <a href="group__rfdc__v6__0.html#ga02ebba9852b1f6c40a7cf69c63e96a35"></a><br/></td></tr>
<tr class="separator:ga02ebba9852b1f6c40a7cf69c63e96a35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Threshold1 Average[15:0]</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to select Threshold1 under averaging.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gadb17e7832717e6bf590ee5d0bc684cef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadb17e7832717e6bf590ee5d0bc684cef">XRFDC_TRSHD1_AVG_LOW_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gadb17e7832717e6bf590ee5d0bc684cef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold1 under Averaging[15:0].  <a href="group__rfdc__v6__0.html#gadb17e7832717e6bf590ee5d0bc684cef"></a><br/></td></tr>
<tr class="separator:gadb17e7832717e6bf590ee5d0bc684cef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Threshold1 Under threshold</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to select Threshold1 under threshold.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga4874aa2b9526717f14e9d993c67444d4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4874aa2b9526717f14e9d993c67444d4">XRFDC_TRSHD1_UNDER_MASK</a>&#160;&#160;&#160;0x00007FFFU</td></tr>
<tr class="memdesc:ga4874aa2b9526717f14e9d993c67444d4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold1 under Threshold[14:0].  <a href="group__rfdc__v6__0.html#ga4874aa2b9526717f14e9d993c67444d4"></a><br/></td></tr>
<tr class="separator:ga4874aa2b9526717f14e9d993c67444d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Threshold1 Over threshold</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to select Threshold1 over threshold.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga7cbdbadacec444d7a2bd6d8b1ac2859c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7cbdbadacec444d7a2bd6d8b1ac2859c">XRFDC_TRSHD1_OVER_MASK</a>&#160;&#160;&#160;0x00007FFFU</td></tr>
<tr class="memdesc:ga7cbdbadacec444d7a2bd6d8b1ac2859c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Threshold1 under Threshold[14:0].  <a href="group__rfdc__v6__0.html#ga7cbdbadacec444d7a2bd6d8b1ac2859c"></a><br/></td></tr>
<tr class="separator:ga7cbdbadacec444d7a2bd6d8b1ac2859c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">FrontEnd Data Control</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to select raw data and cal coefficient to be streamed to memory.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga259ecedf1030c018d39aef3235c053a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga259ecedf1030c018d39aef3235c053a5">XRFDC_FEND_DAT_CTRL_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga259ecedf1030c018d39aef3235c053a5"><td class="mdescLeft">&#160;</td><td class="mdescRight">raw data and cal coefficient to be streamed to memory  <a href="group__rfdc__v6__0.html#ga259ecedf1030c018d39aef3235c053a5"></a><br/></td></tr>
<tr class="separator:ga259ecedf1030c018d39aef3235c053a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI Digital Correction Block control0</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for Time Interleaved digital correction block gain and offset correction.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gac073efa8b4739003f0910c5546cf7305"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac073efa8b4739003f0910c5546cf7305">XRFDC_TI_DCB_CTRL0_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gac073efa8b4739003f0910c5546cf7305"><td class="mdescLeft">&#160;</td><td class="mdescRight">TI DCB gain and offset correction.  <a href="group__rfdc__v6__0.html#gac073efa8b4739003f0910c5546cf7305"></a><br/></td></tr>
<tr class="separator:gac073efa8b4739003f0910c5546cf7305"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga510d6ffa4877550fb0ad7ce3f23e1a25"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga510d6ffa4877550fb0ad7ce3f23e1a25">XRFDC_TI_DCB_MODE_MASK</a>&#160;&#160;&#160;0x00007800U</td></tr>
<tr class="memdesc:ga510d6ffa4877550fb0ad7ce3f23e1a25"><td class="mdescLeft">&#160;</td><td class="mdescRight">TI DCB Mode mask.  <a href="group__rfdc__v6__0.html#ga510d6ffa4877550fb0ad7ce3f23e1a25"></a><br/></td></tr>
<tr class="separator:ga510d6ffa4877550fb0ad7ce3f23e1a25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI Digital Correction Block control1</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for Time Interleaved digital correction block gain and offset correction.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga8d272b772514881dac0b5e0c772dd33b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8d272b772514881dac0b5e0c772dd33b">XRFDC_TI_DCB_CTRL1_MASK</a>&#160;&#160;&#160;0x00001FFFU</td></tr>
<tr class="memdesc:ga8d272b772514881dac0b5e0c772dd33b"><td class="mdescLeft">&#160;</td><td class="mdescRight">TI DCB gain and offset correction.  <a href="group__rfdc__v6__0.html#ga8d272b772514881dac0b5e0c772dd33b"></a><br/></td></tr>
<tr class="separator:ga8d272b772514881dac0b5e0c772dd33b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI Digital Correction Block control2</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for Time Interleaved digital correction block gain and offset correction.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gab8e9f458a1676d3a018b5506dff31df4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gab8e9f458a1676d3a018b5506dff31df4">XRFDC_TI_DCB_CTRL2_MASK</a>&#160;&#160;&#160;0x00001FFFU</td></tr>
<tr class="memdesc:gab8e9f458a1676d3a018b5506dff31df4"><td class="mdescLeft">&#160;</td><td class="mdescRight">TI DCB gain and offset correction.  <a href="group__rfdc__v6__0.html#gab8e9f458a1676d3a018b5506dff31df4"></a><br/></td></tr>
<tr class="separator:gab8e9f458a1676d3a018b5506dff31df4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI Time Skew control0</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for Time skew correction control bits0(enables, mode, multiplier factors, debug).</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga946eb312e6d84a9ed576e0e2980037d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga946eb312e6d84a9ed576e0e2980037d2">XRFDC_TI_TISK_EN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga946eb312e6d84a9ed576e0e2980037d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block Enable.  <a href="group__rfdc__v6__0.html#ga946eb312e6d84a9ed576e0e2980037d2"></a><br/></td></tr>
<tr class="separator:ga946eb312e6d84a9ed576e0e2980037d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8602ee795e3a38ba34a1dba58aab26cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8602ee795e3a38ba34a1dba58aab26cc">XRFDC_TI_TISK_MODE_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga8602ee795e3a38ba34a1dba58aab26cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode (2G/4G)  <a href="group__rfdc__v6__0.html#ga8602ee795e3a38ba34a1dba58aab26cc"></a><br/></td></tr>
<tr class="separator:ga8602ee795e3a38ba34a1dba58aab26cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f18444e5a5b7beb24c183eec21fa4a1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6f18444e5a5b7beb24c183eec21fa4a1">XRFDC_TI_TISK_ZONE_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga6f18444e5a5b7beb24c183eec21fa4a1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies Nyquist zone.  <a href="group__rfdc__v6__0.html#ga6f18444e5a5b7beb24c183eec21fa4a1"></a><br/></td></tr>
<tr class="separator:ga6f18444e5a5b7beb24c183eec21fa4a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6880e62a7e5360c4e16961da334633ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6880e62a7e5360c4e16961da334633ab">XRFDC_TI_TISK_CHOP_EN_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga6880e62a7e5360c4e16961da334633ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable chopping mode  <a href="group__rfdc__v6__0.html#ga6880e62a7e5360c4e16961da334633ab"></a><br/></td></tr>
<tr class="separator:ga6880e62a7e5360c4e16961da334633ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e7fa6da95937c2b51f3a17a4edbe6f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7e7fa6da95937c2b51f3a17a4edbe6f1">XRFDC_TI_TISK_MU_CM_MASK</a>&#160;&#160;&#160;0x000000F0U</td></tr>
<tr class="memdesc:ga7e7fa6da95937c2b51f3a17a4edbe6f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant mu_cm multiplying common mode path.  <a href="group__rfdc__v6__0.html#ga7e7fa6da95937c2b51f3a17a4edbe6f1"></a><br/></td></tr>
<tr class="separator:ga7e7fa6da95937c2b51f3a17a4edbe6f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga51a5d19c0447099a66b0fe519fd35e5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga51a5d19c0447099a66b0fe519fd35e5a">XRFDC_TI_TISK_MU_DF_MASK</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr class="memdesc:ga51a5d19c0447099a66b0fe519fd35e5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant mu_df multiplying differential path.  <a href="group__rfdc__v6__0.html#ga51a5d19c0447099a66b0fe519fd35e5a"></a><br/></td></tr>
<tr class="separator:ga51a5d19c0447099a66b0fe519fd35e5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga425c82907d5dad2bd8a4277d69961b06"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga425c82907d5dad2bd8a4277d69961b06">XRFDC_TI_TISK_DBG_CTRL_MASK</a>&#160;&#160;&#160;0x0000F000U</td></tr>
<tr class="memdesc:ga425c82907d5dad2bd8a4277d69961b06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug control.  <a href="group__rfdc__v6__0.html#ga425c82907d5dad2bd8a4277d69961b06"></a><br/></td></tr>
<tr class="separator:ga425c82907d5dad2bd8a4277d69961b06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga851a2cca9a3a4a481c435e7dcdb99574"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga851a2cca9a3a4a481c435e7dcdb99574">XRFDC_TI_TISK_DBG_UPDT_RT_MASK</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="memdesc:ga851a2cca9a3a4a481c435e7dcdb99574"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug update rate.  <a href="group__rfdc__v6__0.html#ga851a2cca9a3a4a481c435e7dcdb99574"></a><br/></td></tr>
<tr class="separator:ga851a2cca9a3a4a481c435e7dcdb99574"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11561db898aeddfb4d09b28481ab9489"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga11561db898aeddfb4d09b28481ab9489">XRFDC_TI_TISK_DITH_DLY_MASK</a>&#160;&#160;&#160;0x0000E000U</td></tr>
<tr class="memdesc:ga11561db898aeddfb4d09b28481ab9489"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable delay on dither path to match data path.  <a href="group__rfdc__v6__0.html#ga11561db898aeddfb4d09b28481ab9489"></a><br/></td></tr>
<tr class="separator:ga11561db898aeddfb4d09b28481ab9489"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a63ed1351521a98f82d0e2fe0d13c8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0a63ed1351521a98f82d0e2fe0d13c8d">XRFDC_TISK_ZONE_SHIFT</a>&#160;&#160;&#160;2U</td></tr>
<tr class="memdesc:ga0a63ed1351521a98f82d0e2fe0d13c8d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Nyquist zone shift.  <a href="group__rfdc__v6__0.html#ga0a63ed1351521a98f82d0e2fe0d13c8d"></a><br/></td></tr>
<tr class="separator:ga0a63ed1351521a98f82d0e2fe0d13c8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga049214f5c698bf1267a9911a96c1cf5e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga049214f5c698bf1267a9911a96c1cf5e">XRFDC_TISK_EN_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga049214f5c698bf1267a9911a96c1cf5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Block Enable.  <a href="group__rfdc__v6__0.html#ga049214f5c698bf1267a9911a96c1cf5e"></a><br/></td></tr>
<tr class="separator:ga049214f5c698bf1267a9911a96c1cf5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a01360cbe0bea0d4556e16eccbd0a5f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2a01360cbe0bea0d4556e16eccbd0a5f">XRFDC_TISK_MODE_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga2a01360cbe0bea0d4556e16eccbd0a5f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mode (2G/4G)  <a href="group__rfdc__v6__0.html#ga2a01360cbe0bea0d4556e16eccbd0a5f"></a><br/></td></tr>
<tr class="separator:ga2a01360cbe0bea0d4556e16eccbd0a5f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2aa0dbadcdf5f87eb91ac2f3ad285c35"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2aa0dbadcdf5f87eb91ac2f3ad285c35">XRFDC_TISK_ZONE_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga2aa0dbadcdf5f87eb91ac2f3ad285c35"><td class="mdescLeft">&#160;</td><td class="mdescRight">Specifies Nyquist zone.  <a href="group__rfdc__v6__0.html#ga2aa0dbadcdf5f87eb91ac2f3ad285c35"></a><br/></td></tr>
<tr class="separator:ga2aa0dbadcdf5f87eb91ac2f3ad285c35"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d0d02d583376c345a301dc9c290e714"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9d0d02d583376c345a301dc9c290e714">XRFDC_TISK_CHOP_EN_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga9d0d02d583376c345a301dc9c290e714"><td class="mdescLeft">&#160;</td><td class="mdescRight">enable chopping mode  <a href="group__rfdc__v6__0.html#ga9d0d02d583376c345a301dc9c290e714"></a><br/></td></tr>
<tr class="separator:ga9d0d02d583376c345a301dc9c290e714"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8a19a5ce21326882cfb5ef0b252bfd49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8a19a5ce21326882cfb5ef0b252bfd49">XRFDC_TISK_MU_CM_MASK</a>&#160;&#160;&#160;0x000000F0U</td></tr>
<tr class="memdesc:ga8a19a5ce21326882cfb5ef0b252bfd49"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant mu_cm multiplying common mode path.  <a href="group__rfdc__v6__0.html#ga8a19a5ce21326882cfb5ef0b252bfd49"></a><br/></td></tr>
<tr class="separator:ga8a19a5ce21326882cfb5ef0b252bfd49"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d6a34ef14b86ff6720805c14eb8d471"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0d6a34ef14b86ff6720805c14eb8d471">XRFDC_TISK_MU_DF_MASK</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr class="memdesc:ga0d6a34ef14b86ff6720805c14eb8d471"><td class="mdescLeft">&#160;</td><td class="mdescRight">Constant mu_df multiplying differential path.  <a href="group__rfdc__v6__0.html#ga0d6a34ef14b86ff6720805c14eb8d471"></a><br/></td></tr>
<tr class="separator:ga0d6a34ef14b86ff6720805c14eb8d471"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9b118ea940ba32280a2d6cf9ee175f6c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9b118ea940ba32280a2d6cf9ee175f6c">XRFDC_TISK_DBG_CTRL_MASK</a>&#160;&#160;&#160;0x0000F000U</td></tr>
<tr class="memdesc:ga9b118ea940ba32280a2d6cf9ee175f6c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug control.  <a href="group__rfdc__v6__0.html#ga9b118ea940ba32280a2d6cf9ee175f6c"></a><br/></td></tr>
<tr class="separator:ga9b118ea940ba32280a2d6cf9ee175f6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0c7b303ee91ff885f222f545c48515"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9a0c7b303ee91ff885f222f545c48515">XRFDC_TISK_DBG_UPDT_RT_MASK</a>&#160;&#160;&#160;0x00001000U</td></tr>
<tr class="memdesc:ga9a0c7b303ee91ff885f222f545c48515"><td class="mdescLeft">&#160;</td><td class="mdescRight">Debug update rate.  <a href="group__rfdc__v6__0.html#ga9a0c7b303ee91ff885f222f545c48515"></a><br/></td></tr>
<tr class="separator:ga9a0c7b303ee91ff885f222f545c48515"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9c9959175cd8dc78ccff8cbe1a60d55c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9c9959175cd8dc78ccff8cbe1a60d55c">XRFDC_TISK_DITH_DLY_MASK</a>&#160;&#160;&#160;0x0000E000U</td></tr>
<tr class="memdesc:ga9c9959175cd8dc78ccff8cbe1a60d55c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Programmable delay on dither path to match data path.  <a href="group__rfdc__v6__0.html#ga9c9959175cd8dc78ccff8cbe1a60d55c"></a><br/></td></tr>
<tr class="separator:ga9c9959175cd8dc78ccff8cbe1a60d55c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DAC MC Config0</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for enable/disable shadow logic , Nyquist zone selction, enable full speed clock, Programmable delay. </p>
</div></td></tr>
<tr class="memitem:ga41579834b8f26afbb9fe452c5ecb45f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga41579834b8f26afbb9fe452c5ecb45f7">XRFDC_MC_CFG0_MIX_MODE_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga41579834b8f26afbb9fe452c5ecb45f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable Mixing mode.  <a href="group__rfdc__v6__0.html#ga41579834b8f26afbb9fe452c5ecb45f7"></a><br/></td></tr>
<tr class="separator:ga41579834b8f26afbb9fe452c5ecb45f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8ad736e60ea162390707addd95791bc0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8ad736e60ea162390707addd95791bc0">XRFDC_MC_CFG0_MIX_MODE_SHIFT</a>&#160;&#160;&#160;1U</td></tr>
<tr class="memdesc:ga8ad736e60ea162390707addd95791bc0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mix mode shift.  <a href="group__rfdc__v6__0.html#ga8ad736e60ea162390707addd95791bc0"></a><br/></td></tr>
<tr class="separator:ga8ad736e60ea162390707addd95791bc0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI Time Skew control1</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for Time skew correction control bits1 (Deadzone Parameters).</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gad03efeb4afcbf2992ae5bee663b0a799"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad03efeb4afcbf2992ae5bee663b0a799">XRFDC_TISK_DZ_MIN_VAL_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gad03efeb4afcbf2992ae5bee663b0a799"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deadzone min.  <a href="group__rfdc__v6__0.html#gad03efeb4afcbf2992ae5bee663b0a799"></a><br/></td></tr>
<tr class="separator:gad03efeb4afcbf2992ae5bee663b0a799"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga46c0f163276112dca7ad77ad33ea0737"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga46c0f163276112dca7ad77ad33ea0737">XRFDC_TISK_DZ_MAX_VAL_MASK</a>&#160;&#160;&#160;0x0000FF00U</td></tr>
<tr class="memdesc:ga46c0f163276112dca7ad77ad33ea0737"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deadzone max.  <a href="group__rfdc__v6__0.html#ga46c0f163276112dca7ad77ad33ea0737"></a><br/></td></tr>
<tr class="separator:ga46c0f163276112dca7ad77ad33ea0737"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI Time Skew control2</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for Time skew correction control bits2 (Filter parameters).</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gad3eaa69892000f0d3083fb90dafb6254"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad3eaa69892000f0d3083fb90dafb6254">XRFDC_TISK_MU0_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:gad3eaa69892000f0d3083fb90dafb6254"><td class="mdescLeft">&#160;</td><td class="mdescRight">Filter0 multiplying factor.  <a href="group__rfdc__v6__0.html#gad3eaa69892000f0d3083fb90dafb6254"></a><br/></td></tr>
<tr class="separator:gad3eaa69892000f0d3083fb90dafb6254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94e22d750c5bb173daef63d56da347c7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga94e22d750c5bb173daef63d56da347c7">XRFDC_TISK_BYPASS0_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:ga94e22d750c5bb173daef63d56da347c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">ByPass filter0.  <a href="group__rfdc__v6__0.html#ga94e22d750c5bb173daef63d56da347c7"></a><br/></td></tr>
<tr class="separator:ga94e22d750c5bb173daef63d56da347c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf01c753ce78e3cf2c8eea72702e76451"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf01c753ce78e3cf2c8eea72702e76451">XRFDC_TISK_MU1_MASK</a>&#160;&#160;&#160;0x00000F00U</td></tr>
<tr class="memdesc:gaf01c753ce78e3cf2c8eea72702e76451"><td class="mdescLeft">&#160;</td><td class="mdescRight">Filter1 multiplying factor.  <a href="group__rfdc__v6__0.html#gaf01c753ce78e3cf2c8eea72702e76451"></a><br/></td></tr>
<tr class="separator:gaf01c753ce78e3cf2c8eea72702e76451"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0829e77bafb097946bab6b92e38d626a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0829e77bafb097946bab6b92e38d626a">XRFDC_TISK_BYPASS1_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga0829e77bafb097946bab6b92e38d626a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Filter1 multiplying factor.  <a href="group__rfdc__v6__0.html#ga0829e77bafb097946bab6b92e38d626a"></a><br/></td></tr>
<tr class="separator:ga0829e77bafb097946bab6b92e38d626a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI Time Skew control3</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for Time skew control settling time following code update.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gabef847945f442b1cf0f3d63c0d1c33d0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabef847945f442b1cf0f3d63c0d1c33d0">XRFDC_TISK_SETTLE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gabef847945f442b1cf0f3d63c0d1c33d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Settling time following code update.  <a href="group__rfdc__v6__0.html#gabef847945f442b1cf0f3d63c0d1c33d0"></a><br/></td></tr>
<tr class="separator:gabef847945f442b1cf0f3d63c0d1c33d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI Time Skew control4</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for Time skew control setting time following code update.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gae6dead744e5b81175ca7cb8ee3ba80d7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gae6dead744e5b81175ca7cb8ee3ba80d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_TISK_CAL_PRI_MASK</b>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="separator:gae6dead744e5b81175ca7cb8ee3ba80d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga31f69ff6a3e8f0a60dd7ee253c6a1d7f"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga31f69ff6a3e8f0a60dd7ee253c6a1d7f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_TISK_DITH_INV_MASK</b>&#160;&#160;&#160;0x00000FF0U</td></tr>
<tr class="separator:ga31f69ff6a3e8f0a60dd7ee253c6a1d7f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI Time Skew DAC0</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for Time skew DAC cal code of subadc ch0.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gaab914937d473906d4ea259f5ff0abf39"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaab914937d473906d4ea259f5ff0abf39">XRFDC_TISK_DAC0_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gaab914937d473906d4ea259f5ff0abf39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch0 front end switch0.  <a href="group__rfdc__v6__0.html#gaab914937d473906d4ea259f5ff0abf39"></a><br/></td></tr>
<tr class="separator:gaab914937d473906d4ea259f5ff0abf39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf292ffc81464ad33333d533cc18f9d37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf292ffc81464ad33333d533cc18f9d37">XRFDC_TISK_DAC0_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:gaf292ffc81464ad33333d533cc18f9d37"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="group__rfdc__v6__0.html#gaf292ffc81464ad33333d533cc18f9d37"></a><br/></td></tr>
<tr class="separator:gaf292ffc81464ad33333d533cc18f9d37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI Time Skew DAC1</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for Time skew DAC cal code of subadc ch1.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga47f4bd06551df3aa7d0f029c97a8b3be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga47f4bd06551df3aa7d0f029c97a8b3be">XRFDC_TISK_DAC1_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga47f4bd06551df3aa7d0f029c97a8b3be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch1 front end switch0.  <a href="group__rfdc__v6__0.html#ga47f4bd06551df3aa7d0f029c97a8b3be"></a><br/></td></tr>
<tr class="separator:ga47f4bd06551df3aa7d0f029c97a8b3be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae6550e1ac20e14ea920f8153944b2fcd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae6550e1ac20e14ea920f8153944b2fcd">XRFDC_TISK_DAC1_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:gae6550e1ac20e14ea920f8153944b2fcd"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="group__rfdc__v6__0.html#gae6550e1ac20e14ea920f8153944b2fcd"></a><br/></td></tr>
<tr class="separator:gae6550e1ac20e14ea920f8153944b2fcd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI Time Skew DAC2</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for Time skew DAC cal code of subadc ch2.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga48a11bae2d84dfb2295ed6a36867265c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga48a11bae2d84dfb2295ed6a36867265c">XRFDC_TISK_DAC2_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga48a11bae2d84dfb2295ed6a36867265c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch2 front end switch0.  <a href="group__rfdc__v6__0.html#ga48a11bae2d84dfb2295ed6a36867265c"></a><br/></td></tr>
<tr class="separator:ga48a11bae2d84dfb2295ed6a36867265c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7deb1b799a85477dddd294bb39741f90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7deb1b799a85477dddd294bb39741f90">XRFDC_TISK_DAC2_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga7deb1b799a85477dddd294bb39741f90"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="group__rfdc__v6__0.html#ga7deb1b799a85477dddd294bb39741f90"></a><br/></td></tr>
<tr class="separator:ga7deb1b799a85477dddd294bb39741f90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI Time Skew DAC3</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for Time skew DAC cal code of subadc ch3.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga2b600795b05dc1a3cfab6e0bab77ff73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2b600795b05dc1a3cfab6e0bab77ff73">XRFDC_TISK_DAC3_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga2b600795b05dc1a3cfab6e0bab77ff73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch3 front end switch0.  <a href="group__rfdc__v6__0.html#ga2b600795b05dc1a3cfab6e0bab77ff73"></a><br/></td></tr>
<tr class="separator:ga2b600795b05dc1a3cfab6e0bab77ff73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga213a91213fd35035976e065195733f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga213a91213fd35035976e065195733f42">XRFDC_TISK_DAC3_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga213a91213fd35035976e065195733f42"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="group__rfdc__v6__0.html#ga213a91213fd35035976e065195733f42"></a><br/></td></tr>
<tr class="separator:ga213a91213fd35035976e065195733f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI Time Skew DACP0</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for Time skew DAC cal code of subadc ch0.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga29b3b2837c679cfa97af0eb025e8346e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga29b3b2837c679cfa97af0eb025e8346e">XRFDC_TISK_DACP0_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga29b3b2837c679cfa97af0eb025e8346e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch0 front end switch1.  <a href="group__rfdc__v6__0.html#ga29b3b2837c679cfa97af0eb025e8346e"></a><br/></td></tr>
<tr class="separator:ga29b3b2837c679cfa97af0eb025e8346e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga40022dd3c91e5cba28e3322ab33b75ab"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga40022dd3c91e5cba28e3322ab33b75ab">XRFDC_TISK_DACP0_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga40022dd3c91e5cba28e3322ab33b75ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="group__rfdc__v6__0.html#ga40022dd3c91e5cba28e3322ab33b75ab"></a><br/></td></tr>
<tr class="separator:ga40022dd3c91e5cba28e3322ab33b75ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI Time Skew DACP1</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for Time skew DAC cal code of subadc ch1.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga37db0c07bb0ece9ef52e9338de3f870a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga37db0c07bb0ece9ef52e9338de3f870a">XRFDC_TISK_DACP1_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga37db0c07bb0ece9ef52e9338de3f870a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch1 front end switch1.  <a href="group__rfdc__v6__0.html#ga37db0c07bb0ece9ef52e9338de3f870a"></a><br/></td></tr>
<tr class="separator:ga37db0c07bb0ece9ef52e9338de3f870a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga03d202dc250b81219d28e92627c05042"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga03d202dc250b81219d28e92627c05042">XRFDC_TISK_DACP1_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga03d202dc250b81219d28e92627c05042"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="group__rfdc__v6__0.html#ga03d202dc250b81219d28e92627c05042"></a><br/></td></tr>
<tr class="separator:ga03d202dc250b81219d28e92627c05042"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI Time Skew DACP2</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for Time skew DAC cal code of subadc ch2.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gaf2c8d2e1141425bcd00d6762ef63d2a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf2c8d2e1141425bcd00d6762ef63d2a0">XRFDC_TISK_DACP2_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gaf2c8d2e1141425bcd00d6762ef63d2a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch2 front end switch1.  <a href="group__rfdc__v6__0.html#gaf2c8d2e1141425bcd00d6762ef63d2a0"></a><br/></td></tr>
<tr class="separator:gaf2c8d2e1141425bcd00d6762ef63d2a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5c78e64e8ad4ad79c978094967342ee9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5c78e64e8ad4ad79c978094967342ee9">XRFDC_TISK_DACP2_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga5c78e64e8ad4ad79c978094967342ee9"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="group__rfdc__v6__0.html#ga5c78e64e8ad4ad79c978094967342ee9"></a><br/></td></tr>
<tr class="separator:ga5c78e64e8ad4ad79c978094967342ee9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI Time Skew DACP3</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for Time skew DAC cal code of subadc ch3.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gaf41c2e8bb1730dfc33817cc001cdb416"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf41c2e8bb1730dfc33817cc001cdb416">XRFDC_TISK_DACP3_CODE_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gaf41c2e8bb1730dfc33817cc001cdb416"><td class="mdescLeft">&#160;</td><td class="mdescRight">Code to correction DAC of subadc ch3 front end switch1.  <a href="group__rfdc__v6__0.html#gaf41c2e8bb1730dfc33817cc001cdb416"></a><br/></td></tr>
<tr class="separator:gaf41c2e8bb1730dfc33817cc001cdb416"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae18854cb77722b9e92d43ddaac77f65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaae18854cb77722b9e92d43ddaac77f65">XRFDC_TISK_DACP3_OVRID_EN_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:gaae18854cb77722b9e92d43ddaac77f65"><td class="mdescLeft">&#160;</td><td class="mdescRight">override enable  <a href="group__rfdc__v6__0.html#gaae18854cb77722b9e92d43ddaac77f65"></a><br/></td></tr>
<tr class="separator:gaae18854cb77722b9e92d43ddaac77f65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SubDRP ADC0 address</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the sub-drp address of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga012fadbcbb766ec2add444ac0eaa456b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga012fadbcbb766ec2add444ac0eaa456b">XRFDC_SUBDRP_ADC0_ADDR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga012fadbcbb766ec2add444ac0eaa456b"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp0 address  <a href="group__rfdc__v6__0.html#ga012fadbcbb766ec2add444ac0eaa456b"></a><br/></td></tr>
<tr class="separator:ga012fadbcbb766ec2add444ac0eaa456b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SubDRP ADC0 Data</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the sub-drp data of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga301d2b13220acaf2bdcb62b7c9aa362c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga301d2b13220acaf2bdcb62b7c9aa362c">XRFDC_SUBDRP_ADC0_DAT_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga301d2b13220acaf2bdcb62b7c9aa362c"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp0 data for read or write transaction  <a href="group__rfdc__v6__0.html#ga301d2b13220acaf2bdcb62b7c9aa362c"></a><br/></td></tr>
<tr class="separator:ga301d2b13220acaf2bdcb62b7c9aa362c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SubDRP ADC1 address</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the sub-drp address of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga74fd465c9fbf4f3785bfdbd535f3bf37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga74fd465c9fbf4f3785bfdbd535f3bf37">XRFDC_SUBDRP_ADC1_ADDR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga74fd465c9fbf4f3785bfdbd535f3bf37"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp1 address  <a href="group__rfdc__v6__0.html#ga74fd465c9fbf4f3785bfdbd535f3bf37"></a><br/></td></tr>
<tr class="separator:ga74fd465c9fbf4f3785bfdbd535f3bf37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SubDRP ADC1 Data</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the sub-drp data of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gac3f2da59d0804fecce382d0fa34e00ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac3f2da59d0804fecce382d0fa34e00ec">XRFDC_SUBDRP_ADC1_DAT_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gac3f2da59d0804fecce382d0fa34e00ec"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp1 data for read or write transaction  <a href="group__rfdc__v6__0.html#gac3f2da59d0804fecce382d0fa34e00ec"></a><br/></td></tr>
<tr class="separator:gac3f2da59d0804fecce382d0fa34e00ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SubDRP ADC2 address</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the sub-drp address of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga670847a150bb7f03a3f9bed349550539"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga670847a150bb7f03a3f9bed349550539">XRFDC_SUBDRP_ADC2_ADDR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:ga670847a150bb7f03a3f9bed349550539"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp2 address  <a href="group__rfdc__v6__0.html#ga670847a150bb7f03a3f9bed349550539"></a><br/></td></tr>
<tr class="separator:ga670847a150bb7f03a3f9bed349550539"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SubDRP ADC2 Data</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the sub-drp data of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga5e8e723966c418df2dcce6ea3fd4452e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga5e8e723966c418df2dcce6ea3fd4452e">XRFDC_SUBDRP_ADC2_DAT_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga5e8e723966c418df2dcce6ea3fd4452e"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp2 data for read or write transaction  <a href="group__rfdc__v6__0.html#ga5e8e723966c418df2dcce6ea3fd4452e"></a><br/></td></tr>
<tr class="separator:ga5e8e723966c418df2dcce6ea3fd4452e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SubDRP ADC3 address</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the sub-drp address of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gaebdd74258ec8c93bc90c8d0bf5b9d021"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaebdd74258ec8c93bc90c8d0bf5b9d021">XRFDC_SUBDRP_ADC3_ADDR_MASK</a>&#160;&#160;&#160;0x000000FFU</td></tr>
<tr class="memdesc:gaebdd74258ec8c93bc90c8d0bf5b9d021"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp3 address  <a href="group__rfdc__v6__0.html#gaebdd74258ec8c93bc90c8d0bf5b9d021"></a><br/></td></tr>
<tr class="separator:gaebdd74258ec8c93bc90c8d0bf5b9d021"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">SubDRP ADC3 Data</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the sub-drp data of the target register.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga1469b0f8e7e2629e8b581178aae263c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga1469b0f8e7e2629e8b581178aae263c8">XRFDC_SUBDRP_ADC3_DAT_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga1469b0f8e7e2629e8b581178aae263c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">sub-drp3 data for read or write transaction  <a href="group__rfdc__v6__0.html#ga1469b0f8e7e2629e8b581178aae263c8"></a><br/></td></tr>
<tr class="separator:ga1469b0f8e7e2629e8b581178aae263c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RX MC PWRDWN</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga3757eea7968bf725b0b8472192a04a4a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga3757eea7968bf725b0b8472192a04a4a">XRFDC_RX_MC_PWRDWN_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga3757eea7968bf725b0b8472192a04a4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX MC power down.  <a href="group__rfdc__v6__0.html#ga3757eea7968bf725b0b8472192a04a4a"></a><br/></td></tr>
<tr class="separator:ga3757eea7968bf725b0b8472192a04a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RX MC Config0</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gafbf06da8fe294d384ffd2efd99da2243"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafbf06da8fe294d384ffd2efd99da2243">XRFDC_RX_MC_CFG0_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gafbf06da8fe294d384ffd2efd99da2243"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX MC config0.  <a href="group__rfdc__v6__0.html#gafbf06da8fe294d384ffd2efd99da2243"></a><br/></td></tr>
<tr class="separator:gafbf06da8fe294d384ffd2efd99da2243"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7de28176dd2971866c8929e8f9e712c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7de28176dd2971866c8929e8f9e712c6">XRFDC_RX_MC_CFG0_CM_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga7de28176dd2971866c8929e8f9e712c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Coupling mode mask.  <a href="group__rfdc__v6__0.html#ga7de28176dd2971866c8929e8f9e712c6"></a><br/></td></tr>
<tr class="separator:ga7de28176dd2971866c8929e8f9e712c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga80883b0a5fe9ca4aeb216f49c1a283b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga80883b0a5fe9ca4aeb216f49c1a283b2">XRFDC_RX_MC_CFG0_IM3_DITH_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:ga80883b0a5fe9ca4aeb216f49c1a283b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">IM3 Dither Enable mode mask.  <a href="group__rfdc__v6__0.html#ga80883b0a5fe9ca4aeb216f49c1a283b2"></a><br/></td></tr>
<tr class="separator:ga80883b0a5fe9ca4aeb216f49c1a283b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf6fe6b193044b79c052f9ca142cfbdef"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf6fe6b193044b79c052f9ca142cfbdef">XRFDC_RX_MC_CFG0_IM3_DITH_SHIFT</a>&#160;&#160;&#160;5U</td></tr>
<tr class="memdesc:gaf6fe6b193044b79c052f9ca142cfbdef"><td class="mdescLeft">&#160;</td><td class="mdescRight">IM3 Dither Enable mode shift.  <a href="group__rfdc__v6__0.html#gaf6fe6b193044b79c052f9ca142cfbdef"></a><br/></td></tr>
<tr class="separator:gaf6fe6b193044b79c052f9ca142cfbdef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RX MC Config1</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga9cdfbadfe68a2c4c3dd7a72d93623c4c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9cdfbadfe68a2c4c3dd7a72d93623c4c">XRFDC_RX_MC_CFG1_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga9cdfbadfe68a2c4c3dd7a72d93623c4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX MC Config1.  <a href="group__rfdc__v6__0.html#ga9cdfbadfe68a2c4c3dd7a72d93623c4c"></a><br/></td></tr>
<tr class="separator:ga9cdfbadfe68a2c4c3dd7a72d93623c4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RX MC Config2</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga8949944a2e236dc0e7afb671997c4800"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8949944a2e236dc0e7afb671997c4800">XRFDC_RX_MC_CFG2_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga8949944a2e236dc0e7afb671997c4800"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX MC Config2.  <a href="group__rfdc__v6__0.html#ga8949944a2e236dc0e7afb671997c4800"></a><br/></td></tr>
<tr class="separator:ga8949944a2e236dc0e7afb671997c4800"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RX Pair MC Config0</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the RX Pair (RX0 and RX1 or RX2 and RX3)static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb">XRFDC_RX_PR_MC_CFG0_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX Pair MC Config0.  <a href="group__rfdc__v6__0.html#gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb"></a><br/></td></tr>
<tr class="separator:gaf7e3aadf4c9e7a10ab3fcfd65bac7dbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">RX Pair MC Config1</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the RX Pair (RX0 and RX1 or RX2 and RX3)static configuration bits of ADC(RX) analog.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gabac7cf77b24d57c4af0337e180d4e456"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gabac7cf77b24d57c4af0337e180d4e456">XRFDC_RX_PR_MC_CFG1_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gabac7cf77b24d57c4af0337e180d4e456"><td class="mdescLeft">&#160;</td><td class="mdescRight">RX Pair MC Config1.  <a href="group__rfdc__v6__0.html#gabac7cf77b24d57c4af0337e180d4e456"></a><br/></td></tr>
<tr class="separator:gabac7cf77b24d57c4af0337e180d4e456"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI DCB Status0 BG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the subadc ch0 ocb1 BG offset correction factor value.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga4a7e0cdf402970dd7f481eff3de9fff6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4a7e0cdf402970dd7f481eff3de9fff6">XRFDC_TI_DCB_STS0_BG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga4a7e0cdf402970dd7f481eff3de9fff6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status0 BG.  <a href="group__rfdc__v6__0.html#ga4a7e0cdf402970dd7f481eff3de9fff6"></a><br/></td></tr>
<tr class="separator:ga4a7e0cdf402970dd7f481eff3de9fff6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI DCB Status0 FG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the subadc ch0 ocb2 FG offset correction factor value(read and write).</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga59063656af39679671c806b07ca46174"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga59063656af39679671c806b07ca46174">XRFDC_TI_DCB_STS0_FG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga59063656af39679671c806b07ca46174"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status0 FG.  <a href="group__rfdc__v6__0.html#ga59063656af39679671c806b07ca46174"></a><br/></td></tr>
<tr class="separator:ga59063656af39679671c806b07ca46174"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI DCB Status1 BG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the subadc ch1 ocb1 BG offset correction factor value.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga2fce7525519fce52ae13b76f481f97a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2fce7525519fce52ae13b76f481f97a7">XRFDC_TI_DCB_STS1_BG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga2fce7525519fce52ae13b76f481f97a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status1 BG.  <a href="group__rfdc__v6__0.html#ga2fce7525519fce52ae13b76f481f97a7"></a><br/></td></tr>
<tr class="separator:ga2fce7525519fce52ae13b76f481f97a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI DCB Status1 FG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the subadc ch1 ocb2 FG offset correction factor value(read and write).</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gaf3dbc3bbb03d9739076c12e80f2fa34f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf3dbc3bbb03d9739076c12e80f2fa34f">XRFDC_TI_DCB_STS1_FG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaf3dbc3bbb03d9739076c12e80f2fa34f"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status1 FG.  <a href="group__rfdc__v6__0.html#gaf3dbc3bbb03d9739076c12e80f2fa34f"></a><br/></td></tr>
<tr class="separator:gaf3dbc3bbb03d9739076c12e80f2fa34f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI DCB Status2 BG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the subadc ch2 ocb1 BG offset correction factor value.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gaa395ce988844aed41583b3fae3d69a15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa395ce988844aed41583b3fae3d69a15">XRFDC_TI_DCB_STS2_BG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaa395ce988844aed41583b3fae3d69a15"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status2 BG.  <a href="group__rfdc__v6__0.html#gaa395ce988844aed41583b3fae3d69a15"></a><br/></td></tr>
<tr class="separator:gaa395ce988844aed41583b3fae3d69a15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI DCB Status2 FG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the subadc ch2 ocb2 FG offset correction factor value(read and write).</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gaa712d67664cf1861fb6c2d2f77b4e492"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa712d67664cf1861fb6c2d2f77b4e492">XRFDC_TI_DCB_STS2_FG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaa712d67664cf1861fb6c2d2f77b4e492"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status2 FG.  <a href="group__rfdc__v6__0.html#gaa712d67664cf1861fb6c2d2f77b4e492"></a><br/></td></tr>
<tr class="separator:gaa712d67664cf1861fb6c2d2f77b4e492"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI DCB Status3 BG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the subadc ch3 ocb1 BG offset correction factor value.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga8d447d94259702787da6d10e69ad3153"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga8d447d94259702787da6d10e69ad3153">XRFDC_TI_DCB_STS3_BG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga8d447d94259702787da6d10e69ad3153"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status3 BG.  <a href="group__rfdc__v6__0.html#ga8d447d94259702787da6d10e69ad3153"></a><br/></td></tr>
<tr class="separator:ga8d447d94259702787da6d10e69ad3153"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI DCB Status3 FG</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the subadc ch3 ocb2 FG offset correction factor value(read and write).</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga044e1364844a6229858c4bf78c7e2e56"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga044e1364844a6229858c4bf78c7e2e56">XRFDC_TI_DCB_STS3_FG_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga044e1364844a6229858c4bf78c7e2e56"><td class="mdescLeft">&#160;</td><td class="mdescRight">DCB Status3 FG.  <a href="group__rfdc__v6__0.html#ga044e1364844a6229858c4bf78c7e2e56"></a><br/></td></tr>
<tr class="separator:ga044e1364844a6229858c4bf78c7e2e56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI DCB Status4 MSB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the DCB status.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gaf5e6181b155be7c06573d0fa835abdb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf5e6181b155be7c06573d0fa835abdb0">XRFDC_TI_DCB_STS4_MSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaf5e6181b155be7c06573d0fa835abdb0"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc0 msb bits(subadc chan0)  <a href="group__rfdc__v6__0.html#gaf5e6181b155be7c06573d0fa835abdb0"></a><br/></td></tr>
<tr class="separator:gaf5e6181b155be7c06573d0fa835abdb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI DCB Status4 LSB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the DCB Status.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga04789c6ca6a64be7dfcdcdc7e5a77a04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga04789c6ca6a64be7dfcdcdc7e5a77a04">XRFDC_TI_DCB_STS4_LSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga04789c6ca6a64be7dfcdcdc7e5a77a04"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc0 lsb bits(subadc chan0)  <a href="group__rfdc__v6__0.html#ga04789c6ca6a64be7dfcdcdc7e5a77a04"></a><br/></td></tr>
<tr class="separator:ga04789c6ca6a64be7dfcdcdc7e5a77a04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI DCB Status5 MSB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the DCB status.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:gaccfdf05cce89d0137d52febdc7875260"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaccfdf05cce89d0137d52febdc7875260">XRFDC_TI_DCB_STS5_MSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gaccfdf05cce89d0137d52febdc7875260"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc1 msb bits(subadc chan1)  <a href="group__rfdc__v6__0.html#gaccfdf05cce89d0137d52febdc7875260"></a><br/></td></tr>
<tr class="separator:gaccfdf05cce89d0137d52febdc7875260"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI DCB Status5 LSB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the DCB Status.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga05b0358cdb732b17e01f78d40a5cc39f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga05b0358cdb732b17e01f78d40a5cc39f">XRFDC_TI_DCB_STS5_LSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga05b0358cdb732b17e01f78d40a5cc39f"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc1 lsb bits(subadc chan1)  <a href="group__rfdc__v6__0.html#ga05b0358cdb732b17e01f78d40a5cc39f"></a><br/></td></tr>
<tr class="separator:ga05b0358cdb732b17e01f78d40a5cc39f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI DCB Status6 MSB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the DCB status.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga7d3da2aaff966ba6d3e64a3cbd518b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7d3da2aaff966ba6d3e64a3cbd518b0a">XRFDC_TI_DCB_STS6_MSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga7d3da2aaff966ba6d3e64a3cbd518b0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc2 msb bits(subadc chan2)  <a href="group__rfdc__v6__0.html#ga7d3da2aaff966ba6d3e64a3cbd518b0a"></a><br/></td></tr>
<tr class="separator:ga7d3da2aaff966ba6d3e64a3cbd518b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI DCB Status6 LSB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the DCB Status.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga91b0f6cf2f111f3c3e4ef3491ca2017a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga91b0f6cf2f111f3c3e4ef3491ca2017a">XRFDC_TI_DCB_STS6_LSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga91b0f6cf2f111f3c3e4ef3491ca2017a"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc2 lsb bits(subadc chan2)  <a href="group__rfdc__v6__0.html#ga91b0f6cf2f111f3c3e4ef3491ca2017a"></a><br/></td></tr>
<tr class="separator:ga91b0f6cf2f111f3c3e4ef3491ca2017a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI DCB Status7 MSB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the DCB status.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga009f0258bfe52af132e15cd2dd18f31c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga009f0258bfe52af132e15cd2dd18f31c">XRFDC_TI_DCB_STS7_MSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga009f0258bfe52af132e15cd2dd18f31c"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc3 msb bits(subadc chan3)  <a href="group__rfdc__v6__0.html#ga009f0258bfe52af132e15cd2dd18f31c"></a><br/></td></tr>
<tr class="separator:ga009f0258bfe52af132e15cd2dd18f31c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">TI DCB Status7 LSB</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the DCB Status.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga00c3645e4f6e59635a3974b98a4a8910"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga00c3645e4f6e59635a3974b98a4a8910">XRFDC_TI_DCB_STS7_LSB_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga00c3645e4f6e59635a3974b98a4a8910"><td class="mdescLeft">&#160;</td><td class="mdescRight">read the status of gcb acc3 lsb bits(subadc chan3)  <a href="group__rfdc__v6__0.html#ga00c3645e4f6e59635a3974b98a4a8910"></a><br/></td></tr>
<tr class="separator:ga00c3645e4f6e59635a3974b98a4a8910"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PLL_REFDIV</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the bits for Reference Clock Divider </p>
</div></td></tr>
<tr class="memitem:ga9679c97dee358843048ffc120557b5c2"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9679c97dee358843048ffc120557b5c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_REFCLK_DIV_MASK</b>&#160;&#160;&#160;0x1FU</td></tr>
<tr class="separator:ga9679c97dee358843048ffc120557b5c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9ed25b746e934ee51b87a576731ffe04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9ed25b746e934ee51b87a576731ffe04">XRFDC_REFCLK_DIV_1_MASK</a>&#160;&#160;&#160;0x10U</td></tr>
<tr class="memdesc:ga9ed25b746e934ee51b87a576731ffe04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for Div1.  <a href="group__rfdc__v6__0.html#ga9ed25b746e934ee51b87a576731ffe04"></a><br/></td></tr>
<tr class="separator:ga9ed25b746e934ee51b87a576731ffe04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac505119d79bfa1c67510e54ae0c7dd3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gac505119d79bfa1c67510e54ae0c7dd3a">XRFDC_REFCLK_DIV_2_MASK</a>&#160;&#160;&#160;0x0U</td></tr>
<tr class="memdesc:gac505119d79bfa1c67510e54ae0c7dd3a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for Div2.  <a href="group__rfdc__v6__0.html#gac505119d79bfa1c67510e54ae0c7dd3a"></a><br/></td></tr>
<tr class="separator:gac505119d79bfa1c67510e54ae0c7dd3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7e90507e8bed1423d63f8f8f18b4f409"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7e90507e8bed1423d63f8f8f18b4f409">XRFDC_REFCLK_DIV_3_MASK</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="memdesc:ga7e90507e8bed1423d63f8f8f18b4f409"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for Div3.  <a href="group__rfdc__v6__0.html#ga7e90507e8bed1423d63f8f8f18b4f409"></a><br/></td></tr>
<tr class="separator:ga7e90507e8bed1423d63f8f8f18b4f409"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a5e0527469e5de3dec0e2f95d19a452"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9a5e0527469e5de3dec0e2f95d19a452">XRFDC_REFCLK_DIV_4_MASK</a>&#160;&#160;&#160;0x2U</td></tr>
<tr class="memdesc:ga9a5e0527469e5de3dec0e2f95d19a452"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for Div4.  <a href="group__rfdc__v6__0.html#ga9a5e0527469e5de3dec0e2f95d19a452"></a><br/></td></tr>
<tr class="separator:ga9a5e0527469e5de3dec0e2f95d19a452"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">FIFO Latency</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for result, key and done flag.</p>
<p>Read/Write apart from the reserved bits. </p>
</div></td></tr>
<tr class="memitem:ga91b310627f6be2f611776018aeb4be6f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga91b310627f6be2f611776018aeb4be6f">XRFDC_FIFO_LTNCY_RES_MASK</a>&#160;&#160;&#160;0x00000FFFU</td></tr>
<tr class="memdesc:ga91b310627f6be2f611776018aeb4be6f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latency measurement result.  <a href="group__rfdc__v6__0.html#ga91b310627f6be2f611776018aeb4be6f"></a><br/></td></tr>
<tr class="separator:ga91b310627f6be2f611776018aeb4be6f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga494d6ce3625323eae8e66511b8c99e3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga494d6ce3625323eae8e66511b8c99e3c">XRFDC_FIFO_LTNCY_KEY_MASK</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="memdesc:ga494d6ce3625323eae8e66511b8c99e3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latency measurement result identification key.  <a href="group__rfdc__v6__0.html#ga494d6ce3625323eae8e66511b8c99e3c"></a><br/></td></tr>
<tr class="separator:ga494d6ce3625323eae8e66511b8c99e3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf98711ba31cf3063c00f2c59474a51a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf98711ba31cf3063c00f2c59474a51a0">XRFDC_FIFO_LTNCY_DONE_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:gaf98711ba31cf3063c00f2c59474a51a0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Latency measurement done flag.  <a href="group__rfdc__v6__0.html#gaf98711ba31cf3063c00f2c59474a51a0"></a><br/></td></tr>
<tr class="separator:gaf98711ba31cf3063c00f2c59474a51a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Decoder Control</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains Unary Decoder/Randomizer settings to use. </p>
</div></td></tr>
<tr class="memitem:ga4943231bb1c45629dd4d300f9b0d8814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga4943231bb1c45629dd4d300f9b0d8814">XRFDC_DEC_CTRL_MODE_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:ga4943231bb1c45629dd4d300f9b0d8814"><td class="mdescLeft">&#160;</td><td class="mdescRight">Decoder mode.  <a href="group__rfdc__v6__0.html#ga4943231bb1c45629dd4d300f9b0d8814"></a><br/></td></tr>
<tr class="separator:ga4943231bb1c45629dd4d300f9b0d8814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">HSCOM Power state mask</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains HSCOM_PWR to check powerup_state. </p>
</div></td></tr>
<tr class="memitem:gae433658d7812df938d1c778427bac9ac"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae433658d7812df938d1c778427bac9ac">XRFDC_HSCOM_PWR_STATE_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gae433658d7812df938d1c778427bac9ac"><td class="mdescLeft">&#160;</td><td class="mdescRight">powerup state mask  <a href="group__rfdc__v6__0.html#gae433658d7812df938d1c778427bac9ac"></a><br/></td></tr>
<tr class="separator:gae433658d7812df938d1c778427bac9ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Interpolation Control</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains Interpolation filter modes. </p>
</div></td></tr>
<tr class="memitem:ga2666ef5dd0f3aa8dc1fb8110030b1873"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2666ef5dd0f3aa8dc1fb8110030b1873">XRFDC_INTERP_MODE_MASK</a>&#160;&#160;&#160;0x00000077U</td></tr>
<tr class="memdesc:ga2666ef5dd0f3aa8dc1fb8110030b1873"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interp filter mask.  <a href="group__rfdc__v6__0.html#ga2666ef5dd0f3aa8dc1fb8110030b1873"></a><br/></td></tr>
<tr class="separator:ga2666ef5dd0f3aa8dc1fb8110030b1873"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2ff27d5d05da2bb877985d5f4f23aaf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2ff27d5d05da2bb877985d5f4f23aaf2">XRFDC_INTERP_MODE_I_MASK</a>&#160;&#160;&#160;0x00000007U</td></tr>
<tr class="memdesc:ga2ff27d5d05da2bb877985d5f4f23aaf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interp filter I.  <a href="group__rfdc__v6__0.html#ga2ff27d5d05da2bb877985d5f4f23aaf2"></a><br/></td></tr>
<tr class="separator:ga2ff27d5d05da2bb877985d5f4f23aaf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa81ed15ff245d9830a7e35bca520cf59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaa81ed15ff245d9830a7e35bca520cf59">XRFDC_INTERP_MODE_Q_SHIFT</a>&#160;&#160;&#160;4U</td></tr>
<tr class="memdesc:gaa81ed15ff245d9830a7e35bca520cf59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interp mode Q shift.  <a href="group__rfdc__v6__0.html#gaa81ed15ff245d9830a7e35bca520cf59"></a><br/></td></tr>
<tr class="separator:gaa81ed15ff245d9830a7e35bca520cf59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb95c91e5245e2dae6b1a50dc4d773fc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadb95c91e5245e2dae6b1a50dc4d773fc">XRFDC_INTERP_MODE_MASK_EXT</a>&#160;&#160;&#160;0x00003F3FU</td></tr>
<tr class="memdesc:gadb95c91e5245e2dae6b1a50dc4d773fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interp filter mask.  <a href="group__rfdc__v6__0.html#gadb95c91e5245e2dae6b1a50dc4d773fc"></a><br/></td></tr>
<tr class="separator:gadb95c91e5245e2dae6b1a50dc4d773fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga67e9bed4914d5b35ffed701dde3f0871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga67e9bed4914d5b35ffed701dde3f0871">XRFDC_INTERP_MODE_I_MASK_EXT</a>&#160;&#160;&#160;0x0000003FU</td></tr>
<tr class="memdesc:ga67e9bed4914d5b35ffed701dde3f0871"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interp filter I.  <a href="group__rfdc__v6__0.html#ga67e9bed4914d5b35ffed701dde3f0871"></a><br/></td></tr>
<tr class="separator:ga67e9bed4914d5b35ffed701dde3f0871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9202860f0ef0efce9bacf9df483ce3c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga9202860f0ef0efce9bacf9df483ce3c0">XRFDC_INTERP_MODE_Q_SHIFT_EXT</a>&#160;&#160;&#160;8U</td></tr>
<tr class="memdesc:ga9202860f0ef0efce9bacf9df483ce3c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interp mode Q shift.  <a href="group__rfdc__v6__0.html#ga9202860f0ef0efce9bacf9df483ce3c0"></a><br/></td></tr>
<tr class="separator:ga9202860f0ef0efce9bacf9df483ce3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Tile Reset</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains Tile reset bit. </p>
</div></td></tr>
<tr class="memitem:ga7441efc7f45b5fb0f6e80ae442d28e90"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7441efc7f45b5fb0f6e80ae442d28e90">XRFDC_TILE_RESET_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga7441efc7f45b5fb0f6e80ae442d28e90"><td class="mdescLeft">&#160;</td><td class="mdescRight">Tile reset mask.  <a href="group__rfdc__v6__0.html#ga7441efc7f45b5fb0f6e80ae442d28e90"></a><br/></td></tr>
<tr class="separator:ga7441efc7f45b5fb0f6e80ae442d28e90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Status register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains common status bits. </p>
</div></td></tr>
<tr class="memitem:ga63859c46a8dfa58718901c92a6f60120"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga63859c46a8dfa58718901c92a6f60120">XRFDC_PWR_UP_STAT_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga63859c46a8dfa58718901c92a6f60120"><td class="mdescLeft">&#160;</td><td class="mdescRight">Power Up state mask.  <a href="group__rfdc__v6__0.html#ga63859c46a8dfa58718901c92a6f60120"></a><br/></td></tr>
<tr class="separator:ga63859c46a8dfa58718901c92a6f60120"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeecb7f81e47e0daf39ca3077b860292c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaeecb7f81e47e0daf39ca3077b860292c">XRFDC_PWR_UP_STAT_SHIFT</a>&#160;&#160;&#160;2U</td></tr>
<tr class="memdesc:gaeecb7f81e47e0daf39ca3077b860292c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PowerUp status shift.  <a href="group__rfdc__v6__0.html#gaeecb7f81e47e0daf39ca3077b860292c"></a><br/></td></tr>
<tr class="separator:gaeecb7f81e47e0daf39ca3077b860292c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0a6fbbcb2c3a787b858d360305c199e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0a6fbbcb2c3a787b858d360305c199e0">XRFDC_PLL_LOCKED_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga0a6fbbcb2c3a787b858d360305c199e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL Locked mask.  <a href="group__rfdc__v6__0.html#ga0a6fbbcb2c3a787b858d360305c199e0"></a><br/></td></tr>
<tr class="separator:ga0a6fbbcb2c3a787b858d360305c199e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gadb0e065e20b51688b0a99b9534752cec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gadb0e065e20b51688b0a99b9534752cec">XRFDC_PLL_LOCKED_SHIFT</a>&#160;&#160;&#160;3U</td></tr>
<tr class="memdesc:gadb0e065e20b51688b0a99b9534752cec"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL locked shift.  <a href="group__rfdc__v6__0.html#gadb0e065e20b51688b0a99b9534752cec"></a><br/></td></tr>
<tr class="separator:gadb0e065e20b51688b0a99b9534752cec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Restart State register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains Start and End state bits. </p>
</div></td></tr>
<tr class="memitem:gad6c44d9b8b53f010b163b90ed955bdce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad6c44d9b8b53f010b163b90ed955bdce">XRFDC_PWR_STATE_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:gad6c44d9b8b53f010b163b90ed955bdce"><td class="mdescLeft">&#160;</td><td class="mdescRight">State mask.  <a href="group__rfdc__v6__0.html#gad6c44d9b8b53f010b163b90ed955bdce"></a><br/></td></tr>
<tr class="separator:gad6c44d9b8b53f010b163b90ed955bdce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaee4b3e27a89d7f6b5a1e97bf13489b24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaee4b3e27a89d7f6b5a1e97bf13489b24">XRFDC_RSR_START_SHIFT</a>&#160;&#160;&#160;8U</td></tr>
<tr class="memdesc:gaee4b3e27a89d7f6b5a1e97bf13489b24"><td class="mdescLeft">&#160;</td><td class="mdescRight">Start state shift.  <a href="group__rfdc__v6__0.html#gaee4b3e27a89d7f6b5a1e97bf13489b24"></a><br/></td></tr>
<tr class="separator:gaee4b3e27a89d7f6b5a1e97bf13489b24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Clock Detect register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains Start and End state bits. </p>
</div></td></tr>
<tr class="memitem:ga6f17a55cd1ee6539c046f8062e691600"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga6f17a55cd1ee6539c046f8062e691600">XRFDC_CLOCK_DETECT_MASK</a>&#160;&#160;&#160;0x0000FFFFU</td></tr>
<tr class="memdesc:ga6f17a55cd1ee6539c046f8062e691600"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clock detect mask.  <a href="group__rfdc__v6__0.html#ga6f17a55cd1ee6539c046f8062e691600"></a><br/></td></tr>
<tr class="separator:ga6f17a55cd1ee6539c046f8062e691600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Common interrupt enable register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to enable interrupt for ADC and DAC tiles. </p>
</div></td></tr>
<tr class="memitem:ga317da2c63928b37f9bb42b4d495d8cb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga317da2c63928b37f9bb42b4d495d8cb7">XRFDC_EN_INTR_DAC_TILE0_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:ga317da2c63928b37f9bb42b4d495d8cb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Tile0 interrupt enable mask.  <a href="group__rfdc__v6__0.html#ga317da2c63928b37f9bb42b4d495d8cb7"></a><br/></td></tr>
<tr class="separator:ga317da2c63928b37f9bb42b4d495d8cb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0c0d6ec0c0b66319aaed16e5d96e3d2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga0c0d6ec0c0b66319aaed16e5d96e3d2e">XRFDC_EN_INTR_DAC_TILE1_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga0c0d6ec0c0b66319aaed16e5d96e3d2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Tile1 interrupt enable mask.  <a href="group__rfdc__v6__0.html#ga0c0d6ec0c0b66319aaed16e5d96e3d2e"></a><br/></td></tr>
<tr class="separator:ga0c0d6ec0c0b66319aaed16e5d96e3d2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacbee37ae1d1fcc53480fe4723cd7ae7a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gacbee37ae1d1fcc53480fe4723cd7ae7a">XRFDC_EN_INTR_DAC_TILE2_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gacbee37ae1d1fcc53480fe4723cd7ae7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Tile2 interrupt enable mask.  <a href="group__rfdc__v6__0.html#gacbee37ae1d1fcc53480fe4723cd7ae7a"></a><br/></td></tr>
<tr class="separator:gacbee37ae1d1fcc53480fe4723cd7ae7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga84efae256203302b458cc24f7c387a41"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga84efae256203302b458cc24f7c387a41">XRFDC_EN_INTR_DAC_TILE3_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga84efae256203302b458cc24f7c387a41"><td class="mdescLeft">&#160;</td><td class="mdescRight">DAC Tile3 interrupt enable mask.  <a href="group__rfdc__v6__0.html#ga84efae256203302b458cc24f7c387a41"></a><br/></td></tr>
<tr class="separator:ga84efae256203302b458cc24f7c387a41"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa32febc88de50e27876951fcef08404"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafa32febc88de50e27876951fcef08404">XRFDC_EN_INTR_ADC_TILE0_MASK</a>&#160;&#160;&#160;0x00000010U</td></tr>
<tr class="memdesc:gafa32febc88de50e27876951fcef08404"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Tile0 interrupt enable mask.  <a href="group__rfdc__v6__0.html#gafa32febc88de50e27876951fcef08404"></a><br/></td></tr>
<tr class="separator:gafa32febc88de50e27876951fcef08404"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf4b9481fed6e5a553b55c19d6d7497f5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaf4b9481fed6e5a553b55c19d6d7497f5">XRFDC_EN_INTR_ADC_TILE1_MASK</a>&#160;&#160;&#160;0x00000020U</td></tr>
<tr class="memdesc:gaf4b9481fed6e5a553b55c19d6d7497f5"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Tile1 interrupt enable mask.  <a href="group__rfdc__v6__0.html#gaf4b9481fed6e5a553b55c19d6d7497f5"></a><br/></td></tr>
<tr class="separator:gaf4b9481fed6e5a553b55c19d6d7497f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga01e5540f9f534537423b630e4e54918b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga01e5540f9f534537423b630e4e54918b">XRFDC_EN_INTR_ADC_TILE2_MASK</a>&#160;&#160;&#160;0x00000040U</td></tr>
<tr class="memdesc:ga01e5540f9f534537423b630e4e54918b"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Tile2 interrupt enable mask.  <a href="group__rfdc__v6__0.html#ga01e5540f9f534537423b630e4e54918b"></a><br/></td></tr>
<tr class="separator:ga01e5540f9f534537423b630e4e54918b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae958fe3be726be4e084826249f95bd11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gae958fe3be726be4e084826249f95bd11">XRFDC_EN_INTR_ADC_TILE3_MASK</a>&#160;&#160;&#160;0x00000080U</td></tr>
<tr class="memdesc:gae958fe3be726be4e084826249f95bd11"><td class="mdescLeft">&#160;</td><td class="mdescRight">ADC Tile3 interrupt enable mask.  <a href="group__rfdc__v6__0.html#gae958fe3be726be4e084826249f95bd11"></a><br/></td></tr>
<tr class="separator:gae958fe3be726be4e084826249f95bd11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">interrupt enable register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to enable interrupt for blocks. </p>
</div></td></tr>
<tr class="memitem:ga014682b6b373b82fc4b595eee8b10046"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga014682b6b373b82fc4b595eee8b10046">XRFDC_EN_INTR_SLICE_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:ga014682b6b373b82fc4b595eee8b10046"><td class="mdescLeft">&#160;</td><td class="mdescRight">Slice intr mask.  <a href="group__rfdc__v6__0.html#ga014682b6b373b82fc4b595eee8b10046"></a><br/></td></tr>
<tr class="separator:ga014682b6b373b82fc4b595eee8b10046"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb35fb75872df53259cc08c082ecf1ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafb35fb75872df53259cc08c082ecf1ce">XRFDC_EN_INTR_SLICE0_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gafb35fb75872df53259cc08c082ecf1ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">slice0 interrupt enable mask  <a href="group__rfdc__v6__0.html#gafb35fb75872df53259cc08c082ecf1ce"></a><br/></td></tr>
<tr class="separator:gafb35fb75872df53259cc08c082ecf1ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91727e7dcd3e9b7ec2360600b05009dc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga91727e7dcd3e9b7ec2360600b05009dc">XRFDC_EN_INTR_SLICE1_MASK</a>&#160;&#160;&#160;0x00000002U</td></tr>
<tr class="memdesc:ga91727e7dcd3e9b7ec2360600b05009dc"><td class="mdescLeft">&#160;</td><td class="mdescRight">slice1 interrupt enable mask  <a href="group__rfdc__v6__0.html#ga91727e7dcd3e9b7ec2360600b05009dc"></a><br/></td></tr>
<tr class="separator:ga91727e7dcd3e9b7ec2360600b05009dc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga52515a42c8cdc8216a4328a83c87b5f1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga52515a42c8cdc8216a4328a83c87b5f1">XRFDC_EN_INTR_SLICE2_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:ga52515a42c8cdc8216a4328a83c87b5f1"><td class="mdescLeft">&#160;</td><td class="mdescRight">slice2 interrupt enable mask  <a href="group__rfdc__v6__0.html#ga52515a42c8cdc8216a4328a83c87b5f1"></a><br/></td></tr>
<tr class="separator:ga52515a42c8cdc8216a4328a83c87b5f1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2043a5cd71b7082076699190fbbdea2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2043a5cd71b7082076699190fbbdea2c">XRFDC_EN_INTR_SLICE3_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga2043a5cd71b7082076699190fbbdea2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">slice3 interrupt enable mask  <a href="group__rfdc__v6__0.html#ga2043a5cd71b7082076699190fbbdea2c"></a><br/></td></tr>
<tr class="separator:ga2043a5cd71b7082076699190fbbdea2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Converter(X) interrupt register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to enable different interrupts for block X. </p>
</div></td></tr>
<tr class="memitem:ga2d07d4776fa647b308501796e1b6ba80"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga2d07d4776fa647b308501796e1b6ba80">XRFDC_INTR_OVR_RANGE_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:ga2d07d4776fa647b308501796e1b6ba80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over Range interrupt mask.  <a href="group__rfdc__v6__0.html#ga2d07d4776fa647b308501796e1b6ba80"></a><br/></td></tr>
<tr class="separator:ga2d07d4776fa647b308501796e1b6ba80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad0ba9594288ba5b34dad38ad5b99ed9e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad0ba9594288ba5b34dad38ad5b99ed9e">XRFDC_INTR_OVR_VOLTAGE_MASK</a>&#160;&#160;&#160;0x00000004U</td></tr>
<tr class="memdesc:gad0ba9594288ba5b34dad38ad5b99ed9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Over Voltage interrupt mask.  <a href="group__rfdc__v6__0.html#gad0ba9594288ba5b34dad38ad5b99ed9e"></a><br/></td></tr>
<tr class="separator:gad0ba9594288ba5b34dad38ad5b99ed9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga11fc5e3d37ec8e5afe801381e5c8dc31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga11fc5e3d37ec8e5afe801381e5c8dc31">XRFDC_INTR_FIFO_OVR_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:ga11fc5e3d37ec8e5afe801381e5c8dc31"><td class="mdescLeft">&#160;</td><td class="mdescRight">FIFO OF mask.  <a href="group__rfdc__v6__0.html#ga11fc5e3d37ec8e5afe801381e5c8dc31"></a><br/></td></tr>
<tr class="separator:ga11fc5e3d37ec8e5afe801381e5c8dc31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafc3ee848501150f1e57d69433a8539fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gafc3ee848501150f1e57d69433a8539fe">XRFDC_INTR_DAT_OVR_MASK</a>&#160;&#160;&#160;0x00004000U</td></tr>
<tr class="memdesc:gafc3ee848501150f1e57d69433a8539fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Data OF mask.  <a href="group__rfdc__v6__0.html#gafc3ee848501150f1e57d69433a8539fe"></a><br/></td></tr>
<tr class="separator:gafc3ee848501150f1e57d69433a8539fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga65a8fea9a80873a6b18e284f8ec69f73"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga65a8fea9a80873a6b18e284f8ec69f73">XRFDC_INTR_CMODE_OVR_MASK</a>&#160;&#160;&#160;0x00040000U</td></tr>
<tr class="memdesc:ga65a8fea9a80873a6b18e284f8ec69f73"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common mode OV mask.  <a href="group__rfdc__v6__0.html#ga65a8fea9a80873a6b18e284f8ec69f73"></a><br/></td></tr>
<tr class="separator:ga65a8fea9a80873a6b18e284f8ec69f73"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad1a79b085f96196cd79d2601b97d4b0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad1a79b085f96196cd79d2601b97d4b0a">XRFDC_INTR_CMODE_UNDR_MASK</a>&#160;&#160;&#160;0x00080000U</td></tr>
<tr class="memdesc:gad1a79b085f96196cd79d2601b97d4b0a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Common mode UV mask.  <a href="group__rfdc__v6__0.html#gad1a79b085f96196cd79d2601b97d4b0a"></a><br/></td></tr>
<tr class="separator:gad1a79b085f96196cd79d2601b97d4b0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Multiband config register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to configure multiband. </p>
</div></td></tr>
<tr class="memitem:gad882c86da84fb558d95d22eb1ce70a2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gad882c86da84fb558d95d22eb1ce70a2e">XRFDC_EN_MB_MASK</a>&#160;&#160;&#160;0x00000008U</td></tr>
<tr class="memdesc:gad882c86da84fb558d95d22eb1ce70a2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">multi-band adder mask  <a href="group__rfdc__v6__0.html#gad882c86da84fb558d95d22eb1ce70a2e"></a><br/></td></tr>
<tr class="separator:gad882c86da84fb558d95d22eb1ce70a2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9d1722e3bf33c973c43900edbe274c93"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga9d1722e3bf33c973c43900edbe274c93"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_EN_MB_SHIFT</b>&#160;&#160;&#160;3U			/** &lt;Enable Multiband shift */</td></tr>
<tr class="separator:ga9d1722e3bf33c973c43900edbe274c93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13b7af93bba2a8e99e3ea66cc2c8c191"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ga13b7af93bba2a8e99e3ea66cc2c8c191"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_ALT_BOND_MASK</b>&#160;&#160;&#160;0x0100		/** &lt;Alt bondout mask */</td></tr>
<tr class="separator:ga13b7af93bba2a8e99e3ea66cc2c8c191"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd6de2511920d77668edbb5a38798930"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="gacd6de2511920d77668edbb5a38798930"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_ALT_BOND_SHIFT</b>&#160;&#160;&#160;8U			/** &lt;Alt bondout shift */</td></tr>
<tr class="separator:gacd6de2511920d77668edbb5a38798930"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Invsinc control register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to configure Invsinc. </p>
</div></td></tr>
<tr class="memitem:gaad0e92bc8e42dfaca20bddc7dd1d53b8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#gaad0e92bc8e42dfaca20bddc7dd1d53b8">XRFDC_EN_INVSINC_MASK</a>&#160;&#160;&#160;0x00000001U</td></tr>
<tr class="memdesc:gaad0e92bc8e42dfaca20bddc7dd1d53b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">invsinc enable mask  <a href="group__rfdc__v6__0.html#gaad0e92bc8e42dfaca20bddc7dd1d53b8"></a><br/></td></tr>
<tr class="separator:gaad0e92bc8e42dfaca20bddc7dd1d53b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7956bcab0cdc8a5b307b77d86e7c02ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__rfdc__v6__0.html#ga7956bcab0cdc8a5b307b77d86e7c02ce">XRFDC_MODE_INVSINC_MASK</a>&#160;&#160;&#160;0x00000003U</td></tr>
<tr class="memdesc:ga7956bcab0cdc8a5b307b77d86e7c02ce"><td class="mdescLeft">&#160;</td><td class="mdescRight">invsinc mode mask  <a href="group__rfdc__v6__0.html#ga7956bcab0cdc8a5b307b77d86e7c02ce"></a><br/></td></tr>
<tr class="separator:ga7956bcab0cdc8a5b307b77d86e7c02ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Signal Detector control register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to configure Signal Detector. </p>
</div></td></tr>
<tr class="memitem:ad6b99afc9c48993a47e79943ebe15a3c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#ad6b99afc9c48993a47e79943ebe15a3c">XRFDC_ADC_SIG_DETECT_MASK</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:ad6b99afc9c48993a47e79943ebe15a3c"><td class="mdescLeft">&#160;</td><td class="mdescRight">signal detector mask  <a href="#ad6b99afc9c48993a47e79943ebe15a3c"></a><br/></td></tr>
<tr class="separator:ad6b99afc9c48993a47e79943ebe15a3c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05aba6291241ac95d2f2761521cf0f19"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a05aba6291241ac95d2f2761521cf0f19">XRFDC_ADC_SIG_DETECT_THRESH_MASK</a>&#160;&#160;&#160;0xFF</td></tr>
<tr class="memdesc:a05aba6291241ac95d2f2761521cf0f19"><td class="mdescLeft">&#160;</td><td class="mdescRight">signal detector thresholds mask  <a href="#a05aba6291241ac95d2f2761521cf0f19"></a><br/></td></tr>
<tr class="separator:a05aba6291241ac95d2f2761521cf0f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b757ea8fc8c9f45e60e807efc580948"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a5b757ea8fc8c9f45e60e807efc580948">XRFDC_ADC_SIG_DETECT_INTG_MASK</a>&#160;&#160;&#160;0x01</td></tr>
<tr class="memdesc:a5b757ea8fc8c9f45e60e807efc580948"><td class="mdescLeft">&#160;</td><td class="mdescRight">leaky integrator enable mask  <a href="#a5b757ea8fc8c9f45e60e807efc580948"></a><br/></td></tr>
<tr class="separator:a5b757ea8fc8c9f45e60e807efc580948"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03c291e964cfdcb58be8f357f9b87c2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a03c291e964cfdcb58be8f357f9b87c2b">XRFDC_ADC_SIG_DETECT_FLUSH_MASK</a>&#160;&#160;&#160;0x02</td></tr>
<tr class="memdesc:a03c291e964cfdcb58be8f357f9b87c2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">leaky integrator flush mask  <a href="#a03c291e964cfdcb58be8f357f9b87c2b"></a><br/></td></tr>
<tr class="separator:a03c291e964cfdcb58be8f357f9b87c2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a004e0f02e2fefb0988adb1bcdfe14bc5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a004e0f02e2fefb0988adb1bcdfe14bc5">XRFDC_ADC_SIG_DETECT_TCONST_MASK</a>&#160;&#160;&#160;0x1C</td></tr>
<tr class="memdesc:a004e0f02e2fefb0988adb1bcdfe14bc5"><td class="mdescLeft">&#160;</td><td class="mdescRight">time constant mask  <a href="#a004e0f02e2fefb0988adb1bcdfe14bc5"></a><br/></td></tr>
<tr class="separator:a004e0f02e2fefb0988adb1bcdfe14bc5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0643b9f2df6749b93ae6c05974556f6a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a0643b9f2df6749b93ae6c05974556f6a">XRFDC_ADC_SIG_DETECT_MODE_MASK</a>&#160;&#160;&#160;0x60</td></tr>
<tr class="memdesc:a0643b9f2df6749b93ae6c05974556f6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">mode mask  <a href="#a0643b9f2df6749b93ae6c05974556f6a"></a><br/></td></tr>
<tr class="separator:a0643b9f2df6749b93ae6c05974556f6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1968900e0e5d6e0a8e8e8f7b6cfc1ba2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a1968900e0e5d6e0a8e8e8f7b6cfc1ba2">XRFDC_ADC_SIG_DETECT_HYST_MASK</a>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:a1968900e0e5d6e0a8e8e8f7b6cfc1ba2"><td class="mdescLeft">&#160;</td><td class="mdescRight">hysteresis enable mask  <a href="#a1968900e0e5d6e0a8e8e8f7b6cfc1ba2"></a><br/></td></tr>
<tr class="separator:a1968900e0e5d6e0a8e8e8f7b6cfc1ba2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72de774c29f6670c78dc515fafd0c9fb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a72de774c29f6670c78dc515fafd0c9fb">XRFDC_ADC_SIG_DETECT_INTG_SHIFT</a>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a72de774c29f6670c78dc515fafd0c9fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">leaky integrator enable shift  <a href="#a72de774c29f6670c78dc515fafd0c9fb"></a><br/></td></tr>
<tr class="separator:a72de774c29f6670c78dc515fafd0c9fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3499da9ecc7697df2fd74dc6a9ba5cf2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a3499da9ecc7697df2fd74dc6a9ba5cf2">XRFDC_ADC_SIG_DETECT_FLUSH_SHIFT</a>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:a3499da9ecc7697df2fd74dc6a9ba5cf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">leaky integrator flush shift  <a href="#a3499da9ecc7697df2fd74dc6a9ba5cf2"></a><br/></td></tr>
<tr class="separator:a3499da9ecc7697df2fd74dc6a9ba5cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f6b7dcdb1a3cc785432c46b014be86"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a75f6b7dcdb1a3cc785432c46b014be86">XRFDC_ADC_SIG_DETECT_TCONST_SHIFT</a>&#160;&#160;&#160;2</td></tr>
<tr class="memdesc:a75f6b7dcdb1a3cc785432c46b014be86"><td class="mdescLeft">&#160;</td><td class="mdescRight">time constant shift  <a href="#a75f6b7dcdb1a3cc785432c46b014be86"></a><br/></td></tr>
<tr class="separator:a75f6b7dcdb1a3cc785432c46b014be86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5cd37568b27e481f154240b6af805ee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#ac5cd37568b27e481f154240b6af805ee">XRFDC_ADC_SIG_DETECT_MODE_WRITE_SHIFT</a>&#160;&#160;&#160;5</td></tr>
<tr class="memdesc:ac5cd37568b27e481f154240b6af805ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">mode shift fror writing  <a href="#ac5cd37568b27e481f154240b6af805ee"></a><br/></td></tr>
<tr class="separator:ac5cd37568b27e481f154240b6af805ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a080ab8dffb3fe4c83877460340ccc152"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a080ab8dffb3fe4c83877460340ccc152">XRFDC_ADC_SIG_DETECT_MODE_READ_SHIFT</a>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:a080ab8dffb3fe4c83877460340ccc152"><td class="mdescLeft">&#160;</td><td class="mdescRight">mode shift fror reading  <a href="#a080ab8dffb3fe4c83877460340ccc152"></a><br/></td></tr>
<tr class="separator:a080ab8dffb3fe4c83877460340ccc152"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a978446cb2a2a046e1874c33b4313701f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a978446cb2a2a046e1874c33b4313701f">XRFDC_ADC_SIG_DETECT_HYST_SHIFT</a>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:a978446cb2a2a046e1874c33b4313701f"><td class="mdescLeft">&#160;</td><td class="mdescRight">hysteresis enable shift  <a href="#a978446cb2a2a046e1874c33b4313701f"></a><br/></td></tr>
<tr class="separator:a978446cb2a2a046e1874c33b4313701f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CLK_DIV register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains the bits to control the clock divider providing the clock fabric out. </p>
</div></td></tr>
<tr class="memitem:a52c4f21e7634a425f4bcef5885b1df37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a52c4f21e7634a425f4bcef5885b1df37">XRFDC_FAB_CLK_DIV_MASK</a>&#160;&#160;&#160;0x0000000FU</td></tr>
<tr class="memdesc:a52c4f21e7634a425f4bcef5885b1df37"><td class="mdescLeft">&#160;</td><td class="mdescRight">clk div mask  <a href="#a52c4f21e7634a425f4bcef5885b1df37"></a><br/></td></tr>
<tr class="separator:a52c4f21e7634a425f4bcef5885b1df37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Multiband Config</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to configure multiband for DAC. </p>
</div></td></tr>
<tr class="memitem:a59d59668d91184589c77722057aa98f7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a59d59668d91184589c77722057aa98f7">XRFDC_MB_CFG_MASK</a>&#160;&#160;&#160;0x000001FFU</td></tr>
<tr class="memdesc:a59d59668d91184589c77722057aa98f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">MB config mask.  <a href="#a59d59668d91184589c77722057aa98f7"></a><br/></td></tr>
<tr class="separator:a59d59668d91184589c77722057aa98f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9ec7ae3594537b9fbbb13258b55c8bf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a9ec7ae3594537b9fbbb13258b55c8bf6">XRFDC_MB_EN_4X_MASK</a>&#160;&#160;&#160;0x00000100U</td></tr>
<tr class="memdesc:a9ec7ae3594537b9fbbb13258b55c8bf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enable 4X MB mask.  <a href="#a9ec7ae3594537b9fbbb13258b55c8bf6"></a><br/></td></tr>
<tr class="separator:a9ec7ae3594537b9fbbb13258b55c8bf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Multi Tile Sync</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Multi-Tile Sync bit masks. </p>
</div></td></tr>
<tr class="memitem:ab1e8a635346fdbc0eb53647ae4c7b407"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab1e8a635346fdbc0eb53647ae4c7b407"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRCAP_PLL_M</b>&#160;&#160;&#160;0x0100U</td></tr>
<tr class="separator:ab1e8a635346fdbc0eb53647ae4c7b407"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93028e523c1f54c10288bdc074399965"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a93028e523c1f54c10288bdc074399965"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRCAP_DIG_M</b>&#160;&#160;&#160;0x0100U</td></tr>
<tr class="separator:a93028e523c1f54c10288bdc074399965"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21fc8b38692f63400591d8c365ab0be4"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a21fc8b38692f63400591d8c365ab0be4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRCAP_EN_TRX_M</b>&#160;&#160;&#160;0x0400U</td></tr>
<tr class="separator:a21fc8b38692f63400591d8c365ab0be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb0ee0d4aad8119068c2830a2c0810c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1cb0ee0d4aad8119068c2830a2c0810c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRCAP_INIT_M</b>&#160;&#160;&#160;0x8200U</td></tr>
<tr class="separator:a1cb0ee0d4aad8119068c2830a2c0810c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad08d1c41d781474e31e83b15270c667c"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad08d1c41d781474e31e83b15270c667c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRCLR_T1_M</b>&#160;&#160;&#160;0x2000U</td></tr>
<tr class="separator:ad08d1c41d781474e31e83b15270c667c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a223a0276cb6add726d802b5d36cae413"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a223a0276cb6add726d802b5d36cae413"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRCLR_PLL_M</b>&#160;&#160;&#160;0x0200U</td></tr>
<tr class="separator:a223a0276cb6add726d802b5d36cae413"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:affd4416e8fb6329bc4afe2d6a8e193c7"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="affd4416e8fb6329bc4afe2d6a8e193c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_PLLEN_M</b>&#160;&#160;&#160;0x0001U</td></tr>
<tr class="separator:affd4416e8fb6329bc4afe2d6a8e193c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81ec3e652fc114de4bfa6931dbf0ad06"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a81ec3e652fc114de4bfa6931dbf0ad06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_SRCOUNT_M</b>&#160;&#160;&#160;0x00FFU</td></tr>
<tr class="separator:a81ec3e652fc114de4bfa6931dbf0ad06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b4856022cfac51833ec5f32197cb483"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a0b4856022cfac51833ec5f32197cb483"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_DELAY_VAL_M</b>&#160;&#160;&#160;0x041FU</td></tr>
<tr class="separator:a0b4856022cfac51833ec5f32197cb483"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54d75545f11920e44a990d733649d779"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a54d75545f11920e44a990d733649d779"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_AMARK_CNT_M</b>&#160;&#160;&#160;0x00FFU</td></tr>
<tr class="separator:a54d75545f11920e44a990d733649d779"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07b4b123b159a5d35edbb454274f781a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a07b4b123b159a5d35edbb454274f781a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_AMARK_LOC_M</b>&#160;&#160;&#160;0x0F0000U</td></tr>
<tr class="separator:a07b4b123b159a5d35edbb454274f781a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59e76de469edc59053bdc359bbb95706"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a59e76de469edc59053bdc359bbb95706"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_MTS_AMARK_DONE_M</b>&#160;&#160;&#160;0x100000U</td></tr>
<tr class="separator:a59e76de469edc59053bdc359bbb95706"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Output divider LSB register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to configure output divisor </p>
</div></td></tr>
<tr class="memitem:a3065acbdfe8190f0ac269a57835c607b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3065acbdfe8190f0ac269a57835c607b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_PLL_DIVIDER0_MASK</b>&#160;&#160;&#160;0x00FFU</td></tr>
<tr class="separator:a3065acbdfe8190f0ac269a57835c607b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f6ac45a0508ef7ce0f8bc60a73891b"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a07f6ac45a0508ef7ce0f8bc60a73891b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_PLL_DIVIDER0_MODE_MASK</b>&#160;&#160;&#160;0x00C0U</td></tr>
<tr class="separator:a07f6ac45a0508ef7ce0f8bc60a73891b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc64d74c1eac69f7bef22cf21728a0a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adfc64d74c1eac69f7bef22cf21728a0a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_PLL_DIVIDER0_VALUE_MASK</b>&#160;&#160;&#160;0x003FU</td></tr>
<tr class="separator:adfc64d74c1eac69f7bef22cf21728a0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a290d5340e69b254a37ac0fe32de3214a"><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a290d5340e69b254a37ac0fe32de3214a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>XRFDC_PLL_DIVIDER0_SHIFT</b>&#160;&#160;&#160;6U</td></tr>
<tr class="separator:a290d5340e69b254a37ac0fe32de3214a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Multi-tile sync and clock source control register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits to Multi-tile sync and clock source control </p>
</div></td></tr>
<tr class="memitem:a3790dd8f680e9af869bda4c1d1c80fbe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a3790dd8f680e9af869bda4c1d1c80fbe">XRFDC_CLK_NETWORK_CTRL1_USE_PLL_MASK</a>&#160;&#160;&#160;0x1U</td></tr>
<tr class="memdesc:a3790dd8f680e9af869bda4c1d1c80fbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL clock mask.  <a href="#a3790dd8f680e9af869bda4c1d1c80fbe"></a><br/></td></tr>
<tr class="separator:a3790dd8f680e9af869bda4c1d1c80fbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PLL_CRS1 - PLL CRS1 register</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>This register contains bits for VCO sel_auto, VCO band selection etc., </p>
</div></td></tr>
<tr class="memitem:a29c9685a174240f1a8af67635b0c87d6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a29c9685a174240f1a8af67635b0c87d6">XRFDC_PLL_CRS1_VCO_SEL_MASK</a>&#160;&#160;&#160;0x00008001U</td></tr>
<tr class="memdesc:a29c9685a174240f1a8af67635b0c87d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCO SEL Mask.  <a href="#a29c9685a174240f1a8af67635b0c87d6"></a><br/></td></tr>
<tr class="separator:a29c9685a174240f1a8af67635b0c87d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f26a8cbe0a9484cade2494677315280"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#a2f26a8cbe0a9484cade2494677315280">XRFDC_PLL_VCO_SEL_AUTO_MASK</a>&#160;&#160;&#160;0x00008000U</td></tr>
<tr class="memdesc:a2f26a8cbe0a9484cade2494677315280"><td class="mdescLeft">&#160;</td><td class="mdescRight">VCO Auto SEL Mask.  <a href="#a2f26a8cbe0a9484cade2494677315280"></a><br/></td></tr>
<tr class="separator:a2f26a8cbe0a9484cade2494677315280"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr class="memitem:ab2512f0e32121881f18a53041d10b07b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="xrfdc__hw_8h.html#ab2512f0e32121881f18a53041d10b07b">XRFDC_DIGI_ANALOG_SHIFT4</a>&#160;&#160;&#160;4U</td></tr>
<tr class="memdesc:ab2512f0e32121881f18a53041d10b07b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Register bits Shift, Width Masks.  <a href="#ab2512f0e32121881f18a53041d10b07b"></a><br/></td></tr>
<tr class="separator:ab2512f0e32121881f18a53041d10b07b"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a class="anchor" id="a03c291e964cfdcb58be8f357f9b87c2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_FLUSH_MASK&#160;&#160;&#160;0x02</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>leaky integrator flush mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaf778581f9357f82d55bb4ddd4c8936c6">XRFdc_GetSignalDetector()</a>.</p>

</div>
</div>
<a class="anchor" id="a3499da9ecc7697df2fd74dc6a9ba5cf2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_FLUSH_SHIFT&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>leaky integrator flush shift </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaf778581f9357f82d55bb4ddd4c8936c6">XRFdc_GetSignalDetector()</a>, and <a class="el" href="group__rfdc__v6__0.html#gab72bb5191c688bb173b676e931dcacb2">XRFdc_SetSignalDetector()</a>.</p>

</div>
</div>
<a class="anchor" id="a1968900e0e5d6e0a8e8e8f7b6cfc1ba2"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_HYST_MASK&#160;&#160;&#160;0x80</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hysteresis enable mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaf778581f9357f82d55bb4ddd4c8936c6">XRFdc_GetSignalDetector()</a>.</p>

</div>
</div>
<a class="anchor" id="a978446cb2a2a046e1874c33b4313701f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_HYST_SHIFT&#160;&#160;&#160;7</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>hysteresis enable shift </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaf778581f9357f82d55bb4ddd4c8936c6">XRFdc_GetSignalDetector()</a>, and <a class="el" href="group__rfdc__v6__0.html#gab72bb5191c688bb173b676e931dcacb2">XRFdc_SetSignalDetector()</a>.</p>

</div>
</div>
<a class="anchor" id="a5b757ea8fc8c9f45e60e807efc580948"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_INTG_MASK&#160;&#160;&#160;0x01</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>leaky integrator enable mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaf778581f9357f82d55bb4ddd4c8936c6">XRFdc_GetSignalDetector()</a>.</p>

</div>
</div>
<a class="anchor" id="a72de774c29f6670c78dc515fafd0c9fb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_INTG_SHIFT&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>leaky integrator enable shift </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaf778581f9357f82d55bb4ddd4c8936c6">XRFdc_GetSignalDetector()</a>, and <a class="el" href="group__rfdc__v6__0.html#gab72bb5191c688bb173b676e931dcacb2">XRFdc_SetSignalDetector()</a>.</p>

</div>
</div>
<a class="anchor" id="ad6b99afc9c48993a47e79943ebe15a3c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_MASK&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>signal detector mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaf778581f9357f82d55bb4ddd4c8936c6">XRFdc_GetSignalDetector()</a>, and <a class="el" href="group__rfdc__v6__0.html#gab72bb5191c688bb173b676e931dcacb2">XRFdc_SetSignalDetector()</a>.</p>

</div>
</div>
<a class="anchor" id="a0643b9f2df6749b93ae6c05974556f6a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_MODE_MASK&#160;&#160;&#160;0x60</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>mode mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaf778581f9357f82d55bb4ddd4c8936c6">XRFdc_GetSignalDetector()</a>.</p>

</div>
</div>
<a class="anchor" id="a080ab8dffb3fe4c83877460340ccc152"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_MODE_READ_SHIFT&#160;&#160;&#160;6</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>mode shift fror reading </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaf778581f9357f82d55bb4ddd4c8936c6">XRFdc_GetSignalDetector()</a>.</p>

</div>
</div>
<a class="anchor" id="ac5cd37568b27e481f154240b6af805ee"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_MODE_WRITE_SHIFT&#160;&#160;&#160;5</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>mode shift fror writing </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gab72bb5191c688bb173b676e931dcacb2">XRFdc_SetSignalDetector()</a>.</p>

</div>
</div>
<a class="anchor" id="a004e0f02e2fefb0988adb1bcdfe14bc5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_TCONST_MASK&#160;&#160;&#160;0x1C</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>time constant mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaf778581f9357f82d55bb4ddd4c8936c6">XRFdc_GetSignalDetector()</a>.</p>

</div>
</div>
<a class="anchor" id="a75f6b7dcdb1a3cc785432c46b014be86"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_TCONST_SHIFT&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>time constant shift </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaf778581f9357f82d55bb4ddd4c8936c6">XRFdc_GetSignalDetector()</a>, and <a class="el" href="group__rfdc__v6__0.html#gab72bb5191c688bb173b676e931dcacb2">XRFdc_SetSignalDetector()</a>.</p>

</div>
</div>
<a class="anchor" id="a05aba6291241ac95d2f2761521cf0f19"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_ADC_SIG_DETECT_THRESH_MASK&#160;&#160;&#160;0xFF</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>signal detector thresholds mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaf778581f9357f82d55bb4ddd4c8936c6">XRFdc_GetSignalDetector()</a>, and <a class="el" href="group__rfdc__v6__0.html#gab72bb5191c688bb173b676e931dcacb2">XRFdc_SetSignalDetector()</a>.</p>

</div>
</div>
<a class="anchor" id="a3790dd8f680e9af869bda4c1d1c80fbe"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_CLK_NETWORK_CTRL1_USE_PLL_MASK&#160;&#160;&#160;0x1U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>PLL clock mask. </p>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga2390330eaf525d57a9500d298d712db1">XRFdc_DynamicPLLConfig()</a>, and <a class="el" href="group__xrfdc__v6__0.html#gadbda21c40278f6c95ce2a02f0d52c49c">XRFdc_GetClockSource()</a>.</p>

</div>
</div>
<a class="anchor" id="ab2512f0e32121881f18a53041d10b07b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_DIGI_ANALOG_SHIFT4&#160;&#160;&#160;4U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Register bits Shift, Width Masks. </p>

</div>
</div>
<a class="anchor" id="a52c4f21e7634a425f4bcef5885b1df37"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_FAB_CLK_DIV_MASK&#160;&#160;&#160;0x0000000FU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>clk div mask </p>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#gaee66e0a82e88de2ca82db20b0aa869dd">XRFdc_GetFabClkOutDiv()</a>, and <a class="el" href="group__rfdc__v6__0.html#gaaafa1267b323817e09a614c38de78947">XRFdc_SetFabClkOutDiv()</a>.</p>

</div>
</div>
<a class="anchor" id="a59d59668d91184589c77722057aa98f7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MB_CFG_MASK&#160;&#160;&#160;0x000001FFU</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>MB config mask. </p>

</div>
</div>
<a class="anchor" id="a9ec7ae3594537b9fbbb13258b55c8bf6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_MB_EN_4X_MASK&#160;&#160;&#160;0x00000100U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enable 4X MB mask. </p>

</div>
</div>
<a class="anchor" id="a29c9685a174240f1a8af67635b0c87d6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_CRS1_VCO_SEL_MASK&#160;&#160;&#160;0x00008001U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCO SEL Mask. </p>

</div>
</div>
<a class="anchor" id="a2f26a8cbe0a9484cade2494677315280"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFDC_PLL_VCO_SEL_AUTO_MASK&#160;&#160;&#160;0x00008000U</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>VCO Auto SEL Mask. </p>

</div>
</div>
<a class="anchor" id="a9a731c664a38baba8f030dfa31da4cb3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFdc_ReadReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;XRFdc_In32((InstancePtr-&gt;io), ((u32)BaseAddress + (u32)RegOffset))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to the target register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read from the register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: u32 XRFdc_ReadReg(<a class="el" href="struct_x_r_fdc.html" title="RFdc Structure.">XRFdc</a> *InstancePtr, u32 BaseAddress. int RegOffset) </dd></dl>

<p>Referenced by <a class="el" href="group__rfdc__v6__0.html#ga3b066d0273f3fc1fd24741cfe2cc837c">XRFdc_GetIntrStatus()</a>, <a class="el" href="group__xrfdc__v6__0.html#ga4d82bec7eb4c90210166121cda32ed99">XRFdc_GetMTSEnable()</a>, <a class="el" href="group__xrfdc__v6__0.html#gaf806aa894bd65b6fffa3fa978546f41a">XRFdc_GetPLLConfig()</a>, <a class="el" href="group__rfdc__v6__0.html#ga13cace3e47a78c717a4f2d70916adf4e">XRFdc_IntrDisable()</a>, <a class="el" href="group__rfdc__v6__0.html#ga3ec2e5eb1864718966098b75778e8f9b">XRFdc_IntrEnable()</a>, and <a class="el" href="group__xrfdc__v6__0.html#ga032b44b96776ed88ed58464b1d014d63">XRFdc_MultiConverter_Sync()</a>.</p>

</div>
</div>
<a class="anchor" id="a0617225f23684b78001b141ad96d5ee5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFdc_ReadReg16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;XRFdc_In16((InstancePtr-&gt;io), ((u32)RegOffset + (u32)BaseAddress))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to the target register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read from the register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: u16 XRFdc_ReadReg16(<a class="el" href="struct_x_r_fdc.html" title="RFdc Structure.">XRFdc</a> *InstancePtr, u32 BaseAddress. int RegOffset) </dd></dl>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga378a2d5a17b1eeac656ccccdb20d0a0a">XRFdc_GetClkDistribution()</a>, <a class="el" href="group__rfdc__v6__0.html#ga4d2d3b2f00ceb30d72b3ab1ece00be82">XRFdc_GetCoarseDelaySettings()</a>, <a class="el" href="group__rfdc__v6__0.html#gadaa2f4b760675b45f61877798c9f2f19">XRFdc_GetFabWrVldWords()</a>, <a class="el" href="group__rfdc__v6__0.html#ga3b066d0273f3fc1fd24741cfe2cc837c">XRFdc_GetIntrStatus()</a>, <a class="el" href="group__rfdc__v6__0.html#ga03c20d025edfa68bd5149f3eeb0c5a16">XRFdc_GetIPStatus()</a>, <a class="el" href="group__xrfdc__v6__0.html#ga1b32e3890d860a8e8bf6d9859e66a25b">XRFdc_GetMixerSettings()</a>, <a class="el" href="group__xrfdc__v6__0.html#gaf806aa894bd65b6fffa3fa978546f41a">XRFdc_GetPLLConfig()</a>, <a class="el" href="group__rfdc__v6__0.html#gab0076018f6530e26bd9ad95bc7cdc7fa">XRFdc_GetThresholdSettings()</a>, <a class="el" href="group__rfdc__v6__0.html#ga3ec2e5eb1864718966098b75778e8f9b">XRFdc_IntrEnable()</a>, <a class="el" href="group__rfdc__v6__0.html#ga0dcb08bb704e0cb5cfc6440fef2d7fdc">XRFdc_IntrHandler()</a>, <a class="el" href="group__xrfdc__v6__0.html#ga032b44b96776ed88ed58464b1d014d63">XRFdc_MultiConverter_Sync()</a>, <a class="el" href="group__rfdc__v6__0.html#ga2310adf5e069777ce80724de7d1c601f">XRFdc_SetCalibrationMode()</a>, <a class="el" href="group__rfdc__v6__0.html#ga7720097ba03065d7088e16fc5667cf42">XRFdc_SetInterpolationFactor()</a>, <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>, <a class="el" href="group__rfdc__v6__0.html#ga3e5edd66ceb653abf8f316f8cb0bec38">XRFdc_SetNyquistZone()</a>, and <a class="el" href="group__rfdc__v6__0.html#gac3fb87248f09b356e8fdb3836658eb27">XRFdc_SetThresholdClrMode()</a>.</p>

</div>
</div>
<a class="anchor" id="ac9f8c8a63f0b462fe9d58b097ce69e8a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFdc_ReadReg64</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;XRFdc_In64(InstancePtr-&gt;io, ((u32)RegOffset + (u32)BaseAddress))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to the target register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read from the register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: u32 XRFdc_ReadReg64(<a class="el" href="struct_x_r_fdc.html" title="RFdc Structure.">XRFdc</a> *InstancePtr. u32 BaseAddress, s32 RegOffset) </dd></dl>

</div>
</div>
<a class="anchor" id="a8c1ddd61213bde8ea4d392532e8d0dbb"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFdc_ReadReg8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td>&#160;&#160;&#160;XRFdc_In8((InstancePtr-&gt;io), ((u32)RegOffset + (u32)BaseAddress))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Read a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to the target register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>The value read from the register.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: u8 XRFdc_ReadReg8(<a class="el" href="struct_x_r_fdc.html" title="RFdc Structure.">XRFdc</a> *InstancePtr, u32 BaseAddress. int RegOffset) </dd></dl>

</div>
</div>
<a class="anchor" id="a325feda106c46bd899aa82ebc351c72d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFdc_WriteReg</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegisterValue&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">XRFdc_Out32((InstancePtr-&gt;io), ((u32)RegOffset + (u32)BaseAddress), \</div>
<div class="line">                        (u32)(RegisterValue))</div>
</div><!-- fragment -->
<p>Write to a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to target register. </td></tr>
    <tr><td class="paramname">RegisterValue</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void XRFdc_WriteReg(<a class="el" href="struct_x_r_fdc.html" title="RFdc Structure.">XRFdc</a> *InstancePtr, u32 BaseAddress, int RegOffset, u32 RegisterValue) </dd></dl>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga2390330eaf525d57a9500d298d712db1">XRFdc_DynamicPLLConfig()</a>, <a class="el" href="group__rfdc__v6__0.html#gafb4999411f07e2bbccde3c466d8ba0da">XRFdc_IntrClr()</a>, <a class="el" href="group__rfdc__v6__0.html#ga13cace3e47a78c717a4f2d70916adf4e">XRFdc_IntrDisable()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga3ec2e5eb1864718966098b75778e8f9b">XRFdc_IntrEnable()</a>.</p>

</div>
</div>
<a class="anchor" id="ad87e168d6ea69d69382b9212aa1267ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFdc_WriteReg16</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegisterValue&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">XRFdc_Out16((InstancePtr-&gt;io), ((u32)RegOffset + (u32)BaseAddress), \</div>
<div class="line">                        (u32)(RegisterValue))</div>
</div><!-- fragment -->
<p>Write to a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to target register. </td></tr>
    <tr><td class="paramname">RegisterValue</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void XRFdc_WriteReg16(<a class="el" href="struct_x_r_fdc.html" title="RFdc Structure.">XRFdc</a> *InstancePtr, u32 BaseAddress, int RegOffset, u16 RegisterValue) </dd></dl>

<p>Referenced by <a class="el" href="group__xrfdc__v6__0.html#ga2390330eaf525d57a9500d298d712db1">XRFdc_DynamicPLLConfig()</a>, <a class="el" href="group__rfdc__v6__0.html#gafb4999411f07e2bbccde3c466d8ba0da">XRFdc_IntrClr()</a>, <a class="el" href="group__rfdc__v6__0.html#ga3ec2e5eb1864718966098b75778e8f9b">XRFdc_IntrEnable()</a>, <a class="el" href="group__rfdc__v6__0.html#ga2310adf5e069777ce80724de7d1c601f">XRFdc_SetCalibrationMode()</a>, <a class="el" href="group__xrfdc__v6__0.html#gadea09b22078ade615365c4d1b3c0ab08">XRFdc_SetMixerSettings()</a>, <a class="el" href="group__rfdc__v6__0.html#ga3e5edd66ceb653abf8f316f8cb0bec38">XRFdc_SetNyquistZone()</a>, <a class="el" href="group__rfdc__v6__0.html#gac3fb87248f09b356e8fdb3836658eb27">XRFdc_SetThresholdClrMode()</a>, <a class="el" href="group__rfdc__v6__0.html#gaba6dca1e8e40a31b090f14fa12ecd891">XRFdc_SetThresholdSettings()</a>, and <a class="el" href="group__rfdc__v6__0.html#ga340750315304dc48dc87089b429b5364">XRFdc_UpdateEvent()</a>.</p>

</div>
</div>
<a class="anchor" id="a48b65f7c1f2e3b221e27261a1d2c4ec3"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFdc_WriteReg64</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegisterValue&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">XRFdc_Out64((InstancePtr-&gt;io), ((u32)RegOffset + (u32)BaseAddress), \</div>
<div class="line">                (u32)(RegisterValue))</div>
</div><!-- fragment -->
<p>Write to a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to target register. </td></tr>
    <tr><td class="paramname">RegisterValue</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void XRFdc_WriteReg64(<a class="el" href="struct_x_r_fdc.html" title="RFdc Structure.">XRFdc</a> *InstancePtr, u32 BaseAddress, s32 RegOffset, u64 RegisterValue) </dd></dl>

</div>
</div>
<a class="anchor" id="aa10f5b7c24b2d9c3faa14a8cab8ae1db"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define XRFdc_WriteReg8</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">InstancePtr, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">BaseAddress, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegOffset, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">RegisterValue&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">XRFdc_Out8((InstancePtr-&gt;io), ((u32)RegOffset + (u32)BaseAddress), \</div>
<div class="line">                        (u32)(RegisterValue))</div>
</div><!-- fragment -->
<p>Write to a register. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">InstancePtr</td><td>is a pointer to the XRfdc instance. </td></tr>
    <tr><td class="paramname">BaseAddress</td><td>contains the base address of the device. </td></tr>
    <tr><td class="paramname">RegOffset</td><td>contains the offset from the 1st register of the device to target register. </td></tr>
    <tr><td class="paramname">RegisterValue</td><td>is the value to be written to the register.</td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>None.</dd></dl>
<dl class="section note"><dt>Note</dt><dd>C-Style signature: void XRFdc_WriteReg8(<a class="el" href="struct_x_r_fdc.html" title="RFdc Structure.">XRFdc</a> *InstancePtr, u32 BaseAddress, int RegOffset, u8 RegisterValue) </dd></dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Copyright &copy; 2015 Xilinx Inc. All rights reserved.</li>
  </ul>
</div>
</body>
</html>
