5 16 fd01 4 ffffffff *
8 /Users/trevorw/projects/covered/diags/verilog 2 -t (main) 2 -vcd (endian2.vcd) 2 -o (endian2.cdd) 2 -v (endian2.v) 2 -D (DUMP)
3 0 $root "$root" 0 NA 0 0 1 
3 0 main "main" 0 endian2.v 1 25 1 
2 1 8 8 8000c 1 3d 5002 0 0 1 18 0 1 0 0 0 0 u$0
1 a 1 5 127000c 1 0 0 3 4 17 0 f 0 c 0 0
1 b 2 6 127000c 1 0 3 6 4 17 0 f 0 4 0 0
1 FOO 3 0 c0000 1 0 31 0 32 17 3 0 0 0 0 0
4 1 1 0 0 1
3 1 main.u$0 "main.u$0" 0 endian2.v 8 14 1 
2 2 9 9 a000d 1 0 21004 0 0 1 16 0 0
2 3 9 9 60008 1 32 1008 0 0 32 1 FOO
2 4 9 9 5000f 1 25 1004 2 3 3 18 0 7 7 0 0 0
2 5 9 9 10001 0 1 1410 0 0 4 1 a
2 6 9 9 1000f 1 37 16 4 5
2 7 10 10 110014 1 0 21004 0 0 1 16 0 0
2 8 10 10 d000f 1 32 1008 0 0 32 1 FOO
2 9 10 10 c0016 1 25 1004 7 8 3 18 0 7 7 0 0 0
2 10 10 10 80008 0 1 1410 0 0 4 1 b
2 11 10 10 80016 1 37 16 9 10
2 12 11 11 20002 1 0 1008 0 0 32 48 5 0
2 13 11 11 10002 2 2c 900a 12 0 32 18 0 ffffffff 0 0 0 0
2 14 12 12 50007 1 0 61008 0 0 32 16 c 0
2 15 12 12 10001 0 1 1410 0 0 4 1 a
2 16 12 12 10007 1 37 1a 14 15
2 17 13 13 9000b 1 32 1008 0 0 32 1 FOO
2 18 13 13 70007 1 0 1008 0 0 32 48 1 0
2 19 13 13 5000c 1 24 1008 17 18 3 18 0 7 0 0 0 0 a
2 20 13 13 10001 0 1 1410 0 0 4 1 b
2 21 13 13 1000c 1 37 1a 19 20
4 6 11 11 11 6
4 11 0 13 13 6
4 13 0 16 0 6
4 16 0 21 21 6
4 21 0 0 0 6
3 1 main.u$1 "main.u$1" 0 endian2.v 16 23 1 
