# Caravel user project includes
-v $(USER_PROJECT_VERILOG)/rtl/user_project_wrapper.v	     
-v $(USER_PROJECT_VERILOG)/rtl/sram/sram_wb_wrapper.v
-v $(USER_PROJECT_VERILOG)/rtl/wb_interconnect/wb_interconnect.v
-v $(USER_PROJECT_VERILOG)/rtl/wb_interconnect/wb_signal_reg.v
