From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
From: Alexey Esaulenko <esaulenka@gmail.com>
Date: Fri, 8 Sep 2023 11:26:23 +0400
Subject: [PATCH] 5756: Tricore, fix DEXTR, Extract from Double Register
 instruction

Fix Tricore DEXTR instruction
---
 Ghidra/Processors/tricore/data/languages/tricore.sinc | 8 ++++----
 1 file changed, 4 insertions(+), 4 deletions(-)

diff --git a/Ghidra/Processors/tricore/data/languages/tricore.sinc b/Ghidra/Processors/tricore/data/languages/tricore.sinc
index faff943fb..34d50f6f7 100644
--- a/Ghidra/Processors/tricore/data/languages/tricore.sinc
+++ b/Ghidra/Processors/tricore/data/languages/tricore.sinc
@@ -2011,15 +2011,15 @@ SC: [a10]const0815Z10zz is PCPMode=0 & a10 & const0815Z10zz & op0003=8 & op0404=
 # DEXTR D[c], D[a], D[b], pos (RRPW)
 :dextr Rd2831,Rd0811,Rd1215,const2327Z is PCPMode=0 & Rd0811 & Rd1215 & op0007=0x77 ; Rd2831 & const2327Z & op1622=0x0
 {
-	local tmp:8 = (zext(Rd0811) << 32) | (zext(Rd1215) << const2327Z);
-	Rd2831 = tmp[32,32];
+	local shift = const2327Z;
+	Rd2831 = (Rd0811 << shift) | (Rd1215 >> (32 - shift));
 }
 
 # DEXTR D[c], D[a], D[b], D[d] (RRRR)
 :dextr Rd2831,Rd0811,Rd1215,Rd2427 is PCPMode=0 & Rd0811 & Rd1215 & op0007=0x17 ; Rd2427 & Rd2831 & op1623=0x80
 {
-	local tmp:8 = (zext(Rd0811) << 32) | (zext(Rd1215) << Rd2427[0,5]);
-	Rd2831 = tmp[32,32];
+	local shift = Rd2427[0,5];
+	Rd2831 = (Rd0811 << shift) | (Rd1215 >> (32 - shift));
 }
 
 # DISABLE (SYS)
-- 
2.41.0

