Release 14.3 Map P.40xd (lin64)
Xilinx Mapping Report File for Design 'tetris_vga'

Design Information
------------------
Command Line   : map -intstyle ise -p xc3s500e-fg320-4 -cm area -ir off -pr off
-c 100 -o tetris_vga_map.ncd tetris_vga.ngd tetris_vga.pcf 
Target Device  : xc3s500e
Target Package : fg320
Target Speed   : -4
Mapper Version : spartan3e -- $Revision: 1.55 $
Mapped Date    : Thu Nov 28 14:37:11 2013
ERROR:Pack:18 - The design is too large for the given device and package. 
   Please check the Design Summary section to see which resource requirement for
   your design exceeds the resources available in the device.

   NOTE: An NCD file will still be generated to allow you to examine the mapped
   design.  This file is intended for evaluation use only, and will not process
   successfully through PAR.

   This mapped NCD file can be used to evaluate how the design's logic has been
   mapped into FPGA logic resources.  It can also be used to analyze
   preliminary, logic-level (pre-route) timing with one of the Xilinx static
   timing analysis tools (TRCE or Timing Analyzer).

Design Summary
--------------
Number of errors:      2
Number of warnings:    1
Logic Utilization:
  Total Number Slice Registers:         434 out of   9,312    4%
    Number used as Flip Flops:          431
    Number used as Latches:               3
  Number of 4 input LUTs:               598 out of   9,312    6%
Logic Distribution:
  Number of occupied Slices:            475 out of   4,656   10%
    Number of Slices containing only related logic:     475 out of     475 100%
    Number of Slices containing unrelated logic:          0 out of     475   0%
      *See NOTES below for an explanation of the effects of unrelated logic.
  Total Number of 4 input LUTs:         630 out of   9,312    6%
    Number used as logic:               598
    Number used as a route-thru:         32

  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.

  Number of bonded IOBs:                275 out of     232  118% (OVERMAPPED)
  Number of BUFGMUXs:                     1 out of      24    4%

Average Fanout of Non-Clock Nets:                3.36

Peak Memory Usage:  588 MB
Total REAL time to MAP completion:  2 secs 
Total CPU time to MAP completion:   2 secs 

NOTES:

   Related logic is defined as being logic that shares connectivity - e.g. two
   LUTs are "related" if they share common inputs.  When assembling slices,
   Map gives priority to combine logic that is related.  Doing so results in
   the best timing performance.

   Unrelated logic shares no connectivity.  Map will only begin packing
   unrelated logic into a slice once 99% of the slices are occupied through
   related logic packing.

   Note that once logic distribution reaches the 99% level through related
   logic packing, this does not mean the device is completely utilized.
   Unrelated logic packing will then begin, continuing until all usable LUTs
   and FFs are occupied.  Depending on your timing budget, increased levels of
   unrelated logic packing may adversely affect the overall timing performance
   of your design.

Table of Contents
-----------------
Section 1 - Errors
Section 2 - Warnings
Section 3 - Informational
Section 4 - Removed Logic Summary
Section 5 - Removed Logic
Section 6 - IOB Properties
Section 7 - RPMs
Section 8 - Guide Report
Section 9 - Area Group and Partition Summary
Section 10 - Timing Report
Section 11 - Configuration String Information
Section 12 - Control Set Information
Section 13 - Utilization by Hierarchy

Section 1 - Errors
------------------
ERROR:Pack:2309 - Too many bonded comps of type "IOB" found to fit this device.
ERROR:Pack:18 - The design is too large for the given device and package. 
   Please check the Design Summary section to see which resource requirement for
   your design exceeds the resources available in the device.

   NOTE: An NCD file will still be generated to allow you to examine the mapped
   design.  This file is intended for evaluation use only, and will not process
   successfully through PAR.

   This mapped NCD file can be used to evaluate how the design's logic has been
   mapped into FPGA logic resources.  It can also be used to analyze
   preliminary, logic-level (pre-route) timing with one of the Xilinx static
   timing analysis tools (TRCE or Timing Analyzer).

Section 2 - Warnings
--------------------
WARNING:PhysDesignRules:372 - Gated clock. Clock net
   USER_LOGIC_I/render/pixels_n_and0001 is sourced by a combinatorial pin. This
   is not good design practice. Use the CE pin to control the loading of data
   into the flip-flop.

Section 3 - Informational
-------------------------
INFO:LIT:243 - Logical network PLB_wrPrim has no load.
INFO:LIT:395 - The above info message is repeated 161 more times for the
   following (max. 5 shown):
   PLB_rdBurst,
   PLB_SAValid,
   PLB_wrPendReq,
   PLB_rdPendReq,
   PLB_busLock
   To see the details of these info messages, please use the -detail switch.
INFO:MapLib:562 - No environment variables are currently set.
INFO:LIT:244 - All of the single ended outputs in this design are using slew
   rate limited output drivers. The delay on speed critical single ended outputs
   can be dramatically reduced by designating them as fast outputs.

Section 4 - Removed Logic Summary
---------------------------------
   2 block(s) optimized away

Section 5 - Removed Logic
-------------------------

Optimized Block(s):
TYPE 		BLOCK
GND 		XST_GND
VCC 		XST_VCC

To enable printing of redundant blocks removed and signals merged, set the
detailed map report option and rerun map.

Section 6 - IOB Properties
--------------------------

+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IOB Name                           | Type             | Direction | IO Standard          | Diff  | Drive    | Slew | Reg (s)      | Resistor | IOB      |
|                                    |                  |           |                      | Term  | Strength | Rate |              |          | Delay    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| IP2INTC_Irpt                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| PLB_ABus<0>                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<1>                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<2>                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<3>                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<4>                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<5>                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<6>                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<7>                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<8>                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<9>                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<10>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<11>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<12>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<13>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<14>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<15>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<16>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<17>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<18>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<19>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<20>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<21>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<22>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<23>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<24>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<25>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<26>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<27>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<28>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<29>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<30>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_ABus<31>                       | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_BE<0>                          | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_BE<1>                          | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_BE<2>                          | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_BE<3>                          | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_BE<4>                          | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_BE<5>                          | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_BE<6>                          | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_BE<7>                          | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_BE<8>                          | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_BE<9>                          | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_BE<10>                         | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_BE<11>                         | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_BE<12>                         | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_BE<13>                         | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_BE<14>                         | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_BE<15>                         | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_PAValid                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_RNW                            | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_masterID<0>                    | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_masterID<1>                    | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_masterID<2>                    | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_size<0>                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_size<1>                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_size<2>                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_size<3>                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_type<0>                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_type<1>                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_type<2>                        | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<0>                      | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<1>                      | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<2>                      | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<3>                      | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<4>                      | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<5>                      | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<6>                      | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<7>                      | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<8>                      | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<9>                      | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<10>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<11>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<12>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<13>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<14>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<15>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<16>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<17>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<18>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<19>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<20>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<21>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<22>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<23>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<24>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<25>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<26>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<27>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<28>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<29>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<30>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| PLB_wrDBus<31>                     | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| SPLB_Clk                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| SPLB_Rst                           | IBUF             | INPUT     | LVCMOS25             |       |          |      |              |          | 0 / 0    |
| Sl_MBusy<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MBusy<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MBusy<2>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MBusy<3>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MBusy<4>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MBusy<5>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MBusy<6>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MBusy<7>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MIRQ<0>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MIRQ<1>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MIRQ<2>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MIRQ<3>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MIRQ<4>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MIRQ<5>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MIRQ<6>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MIRQ<7>                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MRdErr<0>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MRdErr<1>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MRdErr<2>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MRdErr<3>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MRdErr<4>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MRdErr<5>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MRdErr<6>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MRdErr<7>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MWrErr<0>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MWrErr<1>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MWrErr<2>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MWrErr<3>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MWrErr<4>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MWrErr<5>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MWrErr<6>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_MWrErr<7>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_SSize<0>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_SSize<1>                        | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_addrAck                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdBTerm                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdComp                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDAck                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<0>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<1>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<2>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<3>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<4>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<5>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<6>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<7>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<8>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<9>                       | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<10>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<11>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<12>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<13>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<14>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<15>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<16>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<17>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<18>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<19>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<20>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<21>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<22>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<23>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<24>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<25>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<26>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<27>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<28>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<29>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<30>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<31>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<32>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<33>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<34>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<35>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<36>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<37>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<38>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<39>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<40>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<41>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<42>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<43>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<44>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<45>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<46>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<47>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<48>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<49>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<50>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<51>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<52>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<53>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<54>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<55>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<56>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<57>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<58>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<59>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<60>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<61>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<62>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<63>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<64>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<65>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<66>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<67>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<68>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<69>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<70>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<71>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<72>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<73>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<74>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<75>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<76>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<77>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<78>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<79>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<80>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<81>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<82>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<83>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<84>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<85>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<86>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<87>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<88>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<89>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<90>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<91>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<92>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<93>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<94>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<95>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<96>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<97>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<98>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<99>                      | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<100>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<101>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<102>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<103>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<104>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<105>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<106>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<107>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<108>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<109>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<110>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<111>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<112>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<113>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<114>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<115>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<116>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<117>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<118>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<119>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<120>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<121>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<122>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<123>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<124>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<125>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<126>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdDBus<127>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdWdAddr<0>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdWdAddr<1>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdWdAddr<2>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rdWdAddr<3>                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_rearbitrate                     | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_wait                            | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_wrBTerm                         | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_wrComp                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| Sl_wrDAck                          | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| VGA_B                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| VGA_G                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| VGA_Hs                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| VGA_R                              | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
| VGA_Vs                             | IOB              | OUTPUT    | LVCMOS25             |       | 12       | SLOW |              |          | 0 / 0    |
+---------------------------------------------------------------------------------------------------------------------------------------------------------+

Section 7 - RPMs
----------------

Section 8 - Guide Report
------------------------
Guide not run on this design.

Section 9 - Area Group and Partition Summary
--------------------------------------------

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Area Group Information
----------------------

  No area groups were found in this design.

----------------------

Section 10 - Timing Report
--------------------------
This design was not run using timing mode.

Section 11 - Configuration String Details
-----------------------------------------
Use the "-detail" map option to print out Configuration Strings

Section 12 - Control Set Information
------------------------------------
No control set information for this architecture.

Section 13 - Utilization by Hierarchy
-------------------------------------
Use the "-detail" map option to print out the Utilization by Hierarchy section.
