// Seed: 1597673274
module module_0 (
    input  tri0 id_0,
    input  wand id_1,
    output wire id_2,
    output wand id_3,
    input  tri0 module_0
);
  wire  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ;
endmodule
module module_1 (
    input wire id_0,
    input wor id_1,
    output wor id_2,
    input wand id_3,
    output wor id_4,
    output tri0 id_5
    , id_22, id_23,
    input tri0 id_6,
    input supply0 id_7,
    output wor id_8,
    output wor id_9,
    input supply0 id_10,
    output tri1 id_11,
    output supply1 id_12,
    input tri0 id_13,
    output tri0 id_14,
    output supply0 id_15,
    output tri id_16
    , id_24,
    input tri0 id_17,
    input wand id_18,
    input uwire id_19,
    output wire id_20
);
  assign id_11 = id_0 <= id_24;
  module_0 modCall_1 (
      id_7,
      id_18,
      id_2,
      id_5,
      id_19
  );
endmodule
