
kernel_frequency=0:300|1:100

user_ip_repo_paths=./xo_rel/DPUCAHX8H_USERIP

[advanced]
param=compiler.worstNegativeSlack=-1
param=compiler.errorOnHoldViolation=false
param=compiler.userPostSysLinkTcl=/group/dphi_cloud/jackiez/dpu_vitisr2/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/constraints/sys_link_post.tcl
misc=solution_name=link

[vivado]
param=project.writeIntermediateCheckpoints=1
prop=run.impl_1.STEPS.OPT_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.PLACE_DESIGN.ARGS.DIRECTIVE=Explore
prop=run.impl_1.STEPS.INIT_DESIGN.TCL.POST=/group/dphi_cloud/jackiez/dpu_vitisr2/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/constraints/init_design.post.tcl
prop=run.impl_1.STEPS.OPT_DESIGN.TCL.PRE=/group/dphi_cloud/jackiez/dpu_vitisr2/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/constraints/opt_design.pre.tcl
prop=run.impl_1.STEPS.OPT_DESIGN.TCL.POST=/group/dphi_cloud/jackiez/dpu_vitisr2/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/constraints/opt_design.post.tcl
prop=run.impl_1.STEPS.PLACE_DESIGN.TCL.POST=/group/dphi_cloud/jackiez/dpu_vitisr2/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/constraints/place_design.post.tcl
prop=run.impl_1.{STEPS.PLACE_DESIGN.ARGS.MORE OPTIONS}={-verbose -debug_log}
prop=run.impl_1.STEPS.ROUTE_DESIGN.TCL.POST=/group/dphi_cloud/jackiez/dpu_vitisr2/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/constraints/route_design.post.tcl
prop=run.impl_1.{STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS}={-verbose}
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.ARGS.DIRECTIVE=AggressiveExplore
prop=run.impl_1.{STEPS.PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-verbose}
prop=run.impl_1.STEPS.PHYS_OPT_DESIGN.TCL.POST=/group/dphi_cloud/jackiez/dpu_vitisr2/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/constraints/phys_place_design.post.tcl
prop=run.impl_1.STEPS.ROUTE_DESIGN.ARGS.DIRECTIVE=NoTimingRelaxation
prop=run.impl_1.{STEPS.ROUTE_DESIGN.ARGS.MORE OPTIONS}={-tns_cleanup}
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED=true
prop=run.impl_1.{STEPS.POST_ROUTE_PHYS_OPT_DESIGN.ARGS.MORE OPTIONS}={-verbose}
prop=run.impl_1.STEPS.POST_ROUTE_PHYS_OPT_DESIGN.TCL.POST=/group/dphi_cloud/jackiez/dpu_vitisr2/rtl_kernels/rtl_v3e/DPU_v3e_xo_gen_flow/bit_gen/constraints/phys_route_design.post.tcl

[connectivity]
sp=dpu_0.DPU_AXI_0:HBM[00:31]
sp=dpu_1.DPU_AXI_0:HBM[00:31]
sp=dpu_1.DPU_AXI_3:HBM[00:31]
sp=dpu_2.DPU_AXI_0:HBM[00:31]
sp=dpu_2.DPU_AXI_1:HBM[00:31]
sp=dpu_2.DPU_AXI_4:HBM[00:31]
sp=dpu_0.DPU_AXI_I0:HBM[00:31]
sp=dpu_1.DPU_AXI_I0:HBM[00:31]
sp=dpu_2.DPU_AXI_I0:HBM[00:31]
sp=dpu_0.DPU_AXI_1:HBM[00:31]
sp=dpu_0.DPU_AXI_2:HBM[00:31]
sp=dpu_1.DPU_AXI_1:HBM[00:31]
sp=dpu_1.DPU_AXI_2:HBM[00:31]
sp=dpu_2.DPU_AXI_2:HBM[00:31]
sp=dpu_2.DPU_AXI_3:HBM[00:31]
sp=dpu_0.DPU_AXI_W0:HBM[00:31]
sp=dpu_0.DPU_AXI_W1:HBM[00:31]
sp=dpu_1.DPU_AXI_W0:HBM[00:31]
sp=dpu_1.DPU_AXI_W1:HBM[00:31]
sp=dpu_2.DPU_AXI_W0:HBM[00:31]
sp=dpu_2.DPU_AXI_W1:HBM[00:31]
