

================================================================
== Vivado HLS Report for 'GEMM_3D_float_1'
================================================================
* Date:           Fri Dec  6 14:23:34 2024

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        attention_16th.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.510 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     1065|     1065| 10.650 us | 10.650 us |  1065|  1065|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- GEMM_3D_FLOAT_LOOP_1     |     1064|     1064|       266|          -|          -|     4|    no    |
        | + GEMM_3D_FLOAT_LOOP_3    |      264|      264|        44|          -|          -|     6|    no    |
        |  ++ GEMM_3D_FLOAT_LOOP_4  |       42|       42|         7|          -|          -|     6|    no    |
        +---------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_0 = phi i3 [ 0, %0 ], [ %i, %GEMM_3D_FLOAT_LOOP_2_end ]"   --->   Operation 12 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.13ns)   --->   "%icmp_ln236 = icmp eq i3 %i_0, -4" [./layer.h:236]   --->   Operation 13 'icmp' 'icmp_ln236' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.65ns)   --->   "%i = add i3 %i_0, 1" [./layer.h:236]   --->   Operation 15 'add' 'i' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %icmp_ln236, label %4, label %GEMM_3D_FLOAT_LOOP_2_begin" [./layer.h:236]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str28) nounwind" [./layer.h:236]   --->   Operation 17 'specloopname' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%tmp_76 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %i_0, i3 0)" [./layer.h:241]   --->   Operation 18 'bitconcatenate' 'tmp_76' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i6 %tmp_76 to i7" [./layer.h:241]   --->   Operation 19 'zext' 'zext_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp_77 = call i4 @_ssdm_op_BitConcatenate.i4.i3.i1(i3 %i_0, i1 false)" [./layer.h:241]   --->   Operation 20 'bitconcatenate' 'tmp_77' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%zext_ln1116_3 = zext i4 %tmp_77 to i7" [./layer.h:241]   --->   Operation 21 'zext' 'zext_ln1116_3' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%sub_ln1116 = sub i7 %zext_ln1116, %zext_ln1116_3" [./layer.h:241]   --->   Operation 22 'sub' 'sub_ln1116' <Predicate = (!icmp_ln236)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%sext_ln1116 = sext i7 %sub_ln1116 to i8" [./layer.h:241]   --->   Operation 23 'sext' 'sext_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln1116 = trunc i7 %sub_ln1116 to i6" [./layer.h:241]   --->   Operation 24 'trunc' 'trunc_ln1116' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str29)" [./layer.h:237]   --->   Operation 25 'specregionbegin' 'tmp' <Predicate = (!icmp_ln236)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.76ns)   --->   "br label %2" [./layer.h:238]   --->   Operation 26 'br' <Predicate = (!icmp_ln236)> <Delay = 1.76>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "ret void" [./layer.h:245]   --->   Operation 27 'ret' <Predicate = (icmp_ln236)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.14>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%k_0_0 = phi i3 [ 0, %GEMM_3D_FLOAT_LOOP_2_begin ], [ %add_ln238, %GEMM_3D_FLOAT_LOOP_3_end ]" [./layer.h:238]   --->   Operation 28 'phi' 'k_0_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (1.13ns)   --->   "%icmp_ln238 = icmp eq i3 %k_0_0, -2" [./layer.h:238]   --->   Operation 29 'icmp' 'icmp_ln238' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%empty_471 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 30 'speclooptripcount' 'empty_471' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (1.65ns)   --->   "%add_ln238 = add i3 %k_0_0, 1" [./layer.h:238]   --->   Operation 31 'add' 'add_ln238' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln238, label %GEMM_3D_FLOAT_LOOP_2_end, label %GEMM_3D_FLOAT_LOOP_3_begin" [./layer.h:238]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str30) nounwind" [./layer.h:238]   --->   Operation 33 'specloopname' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([21 x i8]* @p_str30)" [./layer.h:238]   --->   Operation 34 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i3 %k_0_0 to i9" [./layer.h:239]   --->   Operation 35 'zext' 'zext_ln203' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%zext_ln203_16 = zext i3 %k_0_0 to i6" [./layer.h:239]   --->   Operation 36 'zext' 'zext_ln203_16' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (1.82ns)   --->   "%add_ln203 = add i6 %trunc_ln1116, %zext_ln203_16" [./layer.h:239]   --->   Operation 37 'add' 'add_ln203' <Predicate = (!icmp_ln238)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%sext_ln203 = sext i6 %add_ln203 to i64" [./layer.h:239]   --->   Operation 38 'sext' 'sext_ln203' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%output_0_V_addr = getelementptr [24 x i40]* %output_0_V, i64 0, i64 %sext_ln203" [./layer.h:239]   --->   Operation 39 'getelementptr' 'output_0_V_addr' <Predicate = (!icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (2.32ns)   --->   "store i40 0, i40* %output_0_V_addr, align 8" [./layer.h:239]   --->   Operation 40 'store' <Predicate = (!icmp_ln238)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_3 : Operation 41 [1/1] (1.76ns)   --->   "br label %3" [./layer.h:240]   --->   Operation 41 'br' <Predicate = (!icmp_ln238)> <Delay = 1.76>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_470 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str29, i32 %tmp)" [./layer.h:243]   --->   Operation 42 'specregionend' 'empty_470' <Predicate = (icmp_ln238)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "br label %1" [./layer.h:236]   --->   Operation 43 'br' <Predicate = (icmp_ln238)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 5.56>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%l_0_0_0 = phi i5 [ 0, %GEMM_3D_FLOAT_LOOP_3_begin ], [ %add_ln240, %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0 ]" [./layer.h:240]   --->   Operation 44 'phi' 'l_0_0_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%empty_472 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6)"   --->   Operation 45 'speclooptripcount' 'empty_472' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.36ns)   --->   "%icmp_ln240 = icmp eq i5 %l_0_0_0, -8" [./layer.h:240]   --->   Operation 46 'icmp' 'icmp_ln240' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "br i1 %icmp_ln240, label %GEMM_3D_FLOAT_LOOP_3_end, label %_ZN13ap_fixed_baseILi81ELi49ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi40ELi24ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i.0.0" [./layer.h:240]   --->   Operation 47 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_90 = call i3 @_ssdm_op_PartSelect.i3.i5.i32.i32(i5 %l_0_0_0, i32 2, i32 4)" [./layer.h:241]   --->   Operation 48 'partselect' 'tmp_90' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln1116_4 = zext i3 %tmp_90 to i8" [./layer.h:241]   --->   Operation 49 'zext' 'zext_ln1116_4' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (1.87ns)   --->   "%add_ln1116 = add i8 %zext_ln1116_4, %sext_ln1116" [./layer.h:241]   --->   Operation 50 'add' 'add_ln1116' <Predicate = (!icmp_ln240)> <Delay = 1.87> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln1117 = trunc i8 %add_ln1116 to i6" [./layer.h:241]   --->   Operation 51 'trunc' 'trunc_ln1117' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %trunc_ln1117, i3 0)" [./layer.h:241]   --->   Operation 52 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%p_shl3_cast = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln1116, i1 false)" [./layer.h:241]   --->   Operation 53 'bitconcatenate' 'p_shl3_cast' <Predicate = (!icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i9 %p_shl2_cast, %p_shl3_cast" [./layer.h:241]   --->   Operation 54 'sub' 'sub_ln1117' <Predicate = (!icmp_ln240)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 55 [1/1] (3.69ns) (root node of TernaryAdder)   --->   "%add_ln1117 = add i9 %zext_ln203, %sub_ln1117" [./layer.h:241]   --->   Operation 55 'add' 'add_ln1117' <Predicate = (!icmp_ln240)> <Delay = 3.69> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.84> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (1.78ns)   --->   "%add_ln240 = add i5 4, %l_0_0_0" [./layer.h:240]   --->   Operation 56 'add' 'add_ln240' <Predicate = (!icmp_ln240)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%empty_473 = call i32 (...)* @_ssdm_op_SpecRegionEnd([21 x i8]* @p_str30, i32 %tmp_s)" [./layer.h:242]   --->   Operation 57 'specregionend' 'empty_473' <Predicate = (icmp_ln240)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br label %2" [./layer.h:238]   --->   Operation 58 'br' <Predicate = (icmp_ln240)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.25>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%sext_ln1116_1 = sext i8 %add_ln1116 to i64" [./layer.h:241]   --->   Operation 59 'sext' 'sext_ln1116_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.00ns)   --->   "%input_1_0_0_V_addr = getelementptr [24 x i40]* %input_1_0_0_V, i64 0, i64 %sext_ln1116_1" [./layer.h:241]   --->   Operation 60 'getelementptr' 'input_1_0_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%input_1_1_0_V_addr = getelementptr [24 x i40]* %input_1_1_0_V, i64 0, i64 %sext_ln1116_1" [./layer.h:241]   --->   Operation 61 'getelementptr' 'input_1_1_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%input_1_2_0_V_addr = getelementptr [24 x i40]* %input_1_2_0_V, i64 0, i64 %sext_ln1116_1" [./layer.h:241]   --->   Operation 62 'getelementptr' 'input_1_2_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%input_1_3_0_V_addr = getelementptr [24 x i40]* %input_1_3_0_V, i64 0, i64 %sext_ln1116_1" [./layer.h:241]   --->   Operation 63 'getelementptr' 'input_1_3_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i9 %add_ln1117 to i64" [./layer.h:241]   --->   Operation 64 'zext' 'zext_ln1117' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%input_2_0_V_addr = getelementptr [144 x i40]* %input_2_0_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 65 'getelementptr' 'input_2_0_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%input_2_1_V_addr = getelementptr [144 x i40]* %input_2_1_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 66 'getelementptr' 'input_2_1_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%input_2_2_V_addr = getelementptr [144 x i40]* %input_2_2_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 67 'getelementptr' 'input_2_2_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%input_2_3_V_addr = getelementptr [144 x i40]* %input_2_3_V, i64 0, i64 %zext_ln1117" [./layer.h:241]   --->   Operation 68 'getelementptr' 'input_2_3_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [2/2] (2.32ns)   --->   "%input_1_0_0_V_load = load i40* %input_1_0_0_V_addr, align 8" [./layer.h:241]   --->   Operation 69 'load' 'input_1_0_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_5 : Operation 70 [2/2] (3.25ns)   --->   "%input_2_0_V_load = load i40* %input_2_0_V_addr, align 8" [./layer.h:241]   --->   Operation 70 'load' 'input_2_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_5 : Operation 71 [2/2] (2.32ns)   --->   "%input_1_1_0_V_load = load i40* %input_1_1_0_V_addr, align 8" [./layer.h:241]   --->   Operation 71 'load' 'input_1_1_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_5 : Operation 72 [2/2] (3.25ns)   --->   "%input_2_1_V_load = load i40* %input_2_1_V_addr, align 8" [./layer.h:241]   --->   Operation 72 'load' 'input_2_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_5 : Operation 73 [2/2] (2.32ns)   --->   "%input_1_2_0_V_load = load i40* %input_1_2_0_V_addr, align 8" [./layer.h:241]   --->   Operation 73 'load' 'input_1_2_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_5 : Operation 74 [2/2] (3.25ns)   --->   "%input_2_2_V_load = load i40* %input_2_2_V_addr, align 8" [./layer.h:241]   --->   Operation 74 'load' 'input_2_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_5 : Operation 75 [2/2] (2.32ns)   --->   "%input_1_3_0_V_load = load i40* %input_1_3_0_V_addr, align 8" [./layer.h:241]   --->   Operation 75 'load' 'input_1_3_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_5 : Operation 76 [2/2] (3.25ns)   --->   "%input_2_3_V_load = load i40* %input_2_3_V_addr, align 8" [./layer.h:241]   --->   Operation 76 'load' 'input_2_3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>

State 6 <SV = 5> <Delay = 3.25>
ST_6 : Operation 77 [1/2] (2.32ns)   --->   "%input_1_0_0_V_load = load i40* %input_1_0_0_V_addr, align 8" [./layer.h:241]   --->   Operation 77 'load' 'input_1_0_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_6 : Operation 78 [1/2] (3.25ns)   --->   "%input_2_0_V_load = load i40* %input_2_0_V_addr, align 8" [./layer.h:241]   --->   Operation 78 'load' 'input_2_0_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_6 : Operation 79 [2/2] (2.32ns)   --->   "%output_0_V_load = load i40* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 79 'load' 'output_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_6 : Operation 80 [1/2] (2.32ns)   --->   "%input_1_1_0_V_load = load i40* %input_1_1_0_V_addr, align 8" [./layer.h:241]   --->   Operation 80 'load' 'input_1_1_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_6 : Operation 81 [1/2] (3.25ns)   --->   "%input_2_1_V_load = load i40* %input_2_1_V_addr, align 8" [./layer.h:241]   --->   Operation 81 'load' 'input_2_1_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_6 : Operation 82 [1/2] (2.32ns)   --->   "%input_1_2_0_V_load = load i40* %input_1_2_0_V_addr, align 8" [./layer.h:241]   --->   Operation 82 'load' 'input_1_2_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_6 : Operation 83 [1/2] (3.25ns)   --->   "%input_2_2_V_load = load i40* %input_2_2_V_addr, align 8" [./layer.h:241]   --->   Operation 83 'load' 'input_2_2_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_6 : Operation 84 [1/2] (2.32ns)   --->   "%input_1_3_0_V_load = load i40* %input_1_3_0_V_addr, align 8" [./layer.h:241]   --->   Operation 84 'load' 'input_1_3_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_6 : Operation 85 [1/2] (3.25ns)   --->   "%input_2_3_V_load = load i40* %input_2_3_V_addr, align 8" [./layer.h:241]   --->   Operation 85 'load' 'input_2_3_V_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>

State 7 <SV = 6> <Delay = 8.51>
ST_7 : Operation 86 [1/1] (0.00ns)   --->   "%sext_ln1192 = sext i40 %input_1_0_0_V_load to i56" [./layer.h:241]   --->   Operation 86 'sext' 'sext_ln1192' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln1192_1 = sext i40 %input_2_0_V_load to i56" [./layer.h:241]   --->   Operation 87 'sext' 'sext_ln1192_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (8.51ns)   --->   "%mul_ln1192 = mul i56 %sext_ln1192, %sext_ln1192_1" [./layer.h:241]   --->   Operation 88 'mul' 'mul_ln1192' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/2] (2.32ns)   --->   "%output_0_V_load = load i40* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 89 'load' 'output_0_V_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_7 : Operation 90 [1/1] (0.00ns)   --->   "%sext_ln1192_2 = sext i40 %input_1_1_0_V_load to i56" [./layer.h:241]   --->   Operation 90 'sext' 'sext_ln1192_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln1192_3 = sext i40 %input_2_1_V_load to i56" [./layer.h:241]   --->   Operation 91 'sext' 'sext_ln1192_3' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (8.51ns)   --->   "%mul_ln1192_1 = mul i56 %sext_ln1192_2, %sext_ln1192_3" [./layer.h:241]   --->   Operation 92 'mul' 'mul_ln1192_1' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln1192_4 = sext i40 %input_1_2_0_V_load to i56" [./layer.h:241]   --->   Operation 93 'sext' 'sext_ln1192_4' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln1192_5 = sext i40 %input_2_2_V_load to i56" [./layer.h:241]   --->   Operation 94 'sext' 'sext_ln1192_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (8.51ns)   --->   "%mul_ln1192_2 = mul i56 %sext_ln1192_4, %sext_ln1192_5" [./layer.h:241]   --->   Operation 95 'mul' 'mul_ln1192_2' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln1192_6 = sext i40 %input_1_3_0_V_load to i56" [./layer.h:241]   --->   Operation 96 'sext' 'sext_ln1192_6' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln1192_7 = sext i40 %input_2_3_V_load to i56" [./layer.h:241]   --->   Operation 97 'sext' 'sext_ln1192_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 98 [1/1] (8.51ns)   --->   "%mul_ln1192_3 = mul i56 %sext_ln1192_6, %sext_ln1192_7" [./layer.h:241]   --->   Operation 98 'mul' 'mul_ln1192_3' <Predicate = true> <Delay = 8.51> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 8.51> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.62>
ST_8 : Operation 99 [1/1] (0.00ns)   --->   "%shl_ln = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %output_0_V_load, i16 0)" [./layer.h:241]   --->   Operation 99 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 100 [1/1] (3.31ns)   --->   "%add_ln1192 = add i56 %shl_ln, %mul_ln1192" [./layer.h:241]   --->   Operation 100 'add' 'add_ln1192' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_78 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192, i32 16, i32 55)" [./layer.h:241]   --->   Operation 101 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%shl_ln728_4 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_78, i16 0)" [./layer.h:241]   --->   Operation 102 'bitconcatenate' 'shl_ln728_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (3.31ns)   --->   "%add_ln1192_2 = add i56 %shl_ln728_4, %mul_ln1192_1" [./layer.h:241]   --->   Operation 103 'add' 'add_ln1192_2' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_79 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_2, i32 16, i32 55)" [./layer.h:241]   --->   Operation 104 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>

State 9 <SV = 8> <Delay = 6.62>
ST_9 : Operation 105 [1/1] (0.00ns)   --->   "%shl_ln728_5 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_79, i16 0)" [./layer.h:241]   --->   Operation 105 'bitconcatenate' 'shl_ln728_5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 106 [1/1] (3.31ns)   --->   "%add_ln1192_3 = add i56 %shl_ln728_5, %mul_ln1192_2" [./layer.h:241]   --->   Operation 106 'add' 'add_ln1192_3' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_80 = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_3, i32 16, i32 55)" [./layer.h:241]   --->   Operation 107 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 108 [1/1] (0.00ns)   --->   "%shl_ln728_6 = call i56 @_ssdm_op_BitConcatenate.i56.i40.i16(i40 %tmp_80, i16 0)" [./layer.h:241]   --->   Operation 108 'bitconcatenate' 'shl_ln728_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 109 [1/1] (3.31ns)   --->   "%add_ln1192_4 = add i56 %shl_ln728_6, %mul_ln1192_3" [./layer.h:241]   --->   Operation 109 'add' 'add_ln1192_4' <Predicate = true> <Delay = 3.31> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 110 [1/1] (0.00ns)   --->   "%trunc_ln708_s = call i40 @_ssdm_op_PartSelect.i40.i56.i32.i32(i56 %add_ln1192_4, i32 16, i32 55)" [./layer.h:241]   --->   Operation 110 'partselect' 'trunc_ln708_s' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 2.32>
ST_10 : Operation 111 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @p_str31) nounwind" [./layer.h:241]   --->   Operation 111 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 112 [1/1] (2.32ns)   --->   "store i40 %trunc_ln708_s, i40* %output_0_V_addr, align 8" [./layer.h:241]   --->   Operation 112 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 40> <Depth = 24> <RAM>
ST_10 : Operation 113 [1/1] (0.00ns)   --->   "br label %3" [./layer.h:240]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', ./layer.h:236) [12]  (1.77 ns)

 <State 2>: 1.83ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', ./layer.h:236) [12]  (0 ns)
	'sub' operation ('sub_ln1116', ./layer.h:241) [23]  (1.83 ns)

 <State 3>: 4.15ns
The critical path consists of the following:
	'phi' operation ('k_0_0', ./layer.h:238) with incoming values : ('add_ln238', ./layer.h:238) [29]  (0 ns)
	'add' operation ('add_ln203', ./layer.h:239) [39]  (1.83 ns)
	'getelementptr' operation ('output_0_V_addr', ./layer.h:239) [41]  (0 ns)
	'store' operation ('store_ln239', ./layer.h:239) of constant 0 on array 'output_0_V' [42]  (2.32 ns)

 <State 4>: 5.57ns
The critical path consists of the following:
	'phi' operation ('l_0_0_0', ./layer.h:240) with incoming values : ('add_ln240', ./layer.h:240) [45]  (0 ns)
	'add' operation ('add_ln1116', ./layer.h:241) [53]  (1.87 ns)
	'sub' operation ('sub_ln1117', ./layer.h:241) [62]  (0 ns)
	'add' operation ('add_ln1117', ./layer.h:241) [63]  (3.7 ns)

 <State 5>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('input_2_0_V_addr', ./layer.h:241) [65]  (0 ns)
	'load' operation ('input_2_0_V_load', ./layer.h:241) on array 'input_2_0_V' [71]  (3.25 ns)

 <State 6>: 3.25ns
The critical path consists of the following:
	'load' operation ('input_2_0_V_load', ./layer.h:241) on array 'input_2_0_V' [71]  (3.25 ns)

 <State 7>: 8.51ns
The critical path consists of the following:
	'mul' operation ('mul_ln1192', ./layer.h:241) [73]  (8.51 ns)

 <State 8>: 6.63ns
The critical path consists of the following:
	'add' operation ('add_ln1192', ./layer.h:241) [76]  (3.31 ns)
	'add' operation ('add_ln1192_2', ./layer.h:241) [84]  (3.31 ns)

 <State 9>: 6.63ns
The critical path consists of the following:
	'add' operation ('add_ln1192_3', ./layer.h:241) [92]  (3.31 ns)
	'add' operation ('add_ln1192_4', ./layer.h:241) [100]  (3.31 ns)

 <State 10>: 2.32ns
The critical path consists of the following:
	'store' operation ('store_ln241', ./layer.h:241) of variable 'trunc_ln708_s', ./layer.h:241 on array 'output_0_V' [102]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
