verilog xil_defaultlib --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/ec67/hdl" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/02c8/hdl/verilog" --include "../../../../Miz_sys.srcs/sources_1/bd/system/ipshared/1313/hdl" \
"../../../bd/system/ip/system_processing_system7_0_0/sim/system_processing_system7_0_0.v" \
"../../../bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_4bad_mac_0_block_reset_sync.v" \
"../../../bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/common/bd_4bad_mac_0_block_sync_block.v" \
"../../../bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_mac_0_axi4_lite_ipif_wrapper.v" \
"../../../bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_mac_0_clk_en_gen.v" \
"../../../bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/physical/bd_4bad_mac_0_rgmii_v2_0_if.v" \
"../../../bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/statistics/bd_4bad_mac_0_vector_decode.v" \
"../../../bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_mac_0_block.v" \
"../../../bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_mac_0_support.v" \
"../../../bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_mac_0_support_clocking.v" \
"../../../bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_mac_0_support_resets.v" \
"../../../bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_4bad_mac_0.v" \
"../../../bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_4/sim/bd_4bad_xlconstant_0_0.v" \
"../../../bd/system/ip/system_axi_ethernet_0_0/bd_0/ip/ip_5/sim/bd_4bad_util_vector_logic_0_0.v" \
"../../../bd/system/ip/system_axi_ethernet_0_0/bd_0/sim/bd_4bad.v" \
"../../../bd/system/ip/system_axi_ethernet_0_0/sim/system_axi_ethernet_0_0.v" \
"../../../bd/system/ip/system_xlconcat_0_0/sim/system_xlconcat_0_0.v" \
"../../../bd/system/ip/system_xbar_0/sim/system_xbar_0.v" \
"../../../bd/system/ip/system_xbar_1/sim/system_xbar_1.v" \
"../../../bd/system/ip/system_auto_pc_1_1/sim/system_auto_pc_1.v" \
"../../../bd/system/ip/system_auto_pc_0/sim/system_auto_pc_0.v" \
"../../../bd/system/ip/system_auto_us_2/sim/system_auto_us_2.v" \
"../../../bd/system/ip/system_auto_us_1/sim/system_auto_us_1.v" \
"../../../bd/system/ip/system_auto_us_0/sim/system_auto_us_0.v" \
"../../../bd/system/sim/system.v" \

verilog xil_defaultlib "glbl.v"

nosort
