// Seed: 381656535
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  input wire id_2;
  output wire id_1;
  logic id_4;
endmodule
module module_1 (
    output logic id_0,
    output wire  id_1
);
  wire id_3;
  always id_0 = 1'b0;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
endmodule
module module_2 (
    output wand id_0,
    input wire id_1,
    input uwire id_2,
    input wire id_3,
    input supply0 id_4,
    output supply1 id_5,
    output logic id_6,
    input tri id_7,
    output wor id_8,
    input uwire id_9
);
  always @(-1) id_6 <= 1;
  wire [1 : -1] id_11, id_12;
  logic id_13;
  ;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_13
  );
  assign id_0 = 1 - id_13;
endmodule
