# VerilogProcessor
Model a 5 stage pipelined CPU to run machine MIPS machine language. 
