`timescale 1ns / 1ps
module forward(
    input RegWrite_out_EXMem,    //è®¿å­˜é˜¶æ®µå¯„å­˜å™¨å†™å…¥æ§åˆ?
    input [4:0]Rd_addr_out_EXMem,//è®¿å­˜é˜¶æ®µå¯„å­˜å™¨å†™å…¥åœ°å?
    input RegWrite_out_MemWB,
    input [4:0]Rd_addr_out_MemWB,
    input [4:0]Rs1_addr_ID,      //è¯‘ç é˜¶æ®µå¯„å­˜å™¨è¯»å–åœ°å?
    input [4:0]Rs2_addr_ID,      //è¯‘ç é˜¶æ®µå¯„å­˜å™¨è¯»å–åœ°å?
    input Rs1_used,              //Rs1è¢«ä½¿èƒ?
    input Rs2_used,              //Rs2è¢«ä½¿èƒ?
    output[1:0] A_forward,
    output[1:0] B_forward
    );
    wire wire_A_EXMem,wire_B_EXMem,wire_A_MemWB,wire_B_MemWB;
    assign wire_A_EXMem=(RegWrite_out_EXMem && Rs1_used) && (Rs1_addr_ID != 5'b00000) && (Rd_addr_out_EXMem == Rs1_addr_ID);
    assign wire_B_EXMem=(RegWrite_out_EXMem && Rs2_used) && (Rs2_addr_ID != 5'b00000) && (Rd_addr_out_EXMem == Rs2_addr_ID);
    assign wire_A_MemWB=(RegWrite_out_MemWB && Rs1_used) && (Rs1_addr_ID != 5'b00000) && (Rd_addr_out_MemWB == Rs1_addr_ID) && (!wire_A_EXMem);
    assign wire_B_MemWB=(RegWrite_out_MemWB && Rs2_used) && (Rs2_addr_ID != 5'b00000) && (Rd_addr_out_MemWB == Rs2_addr_ID) && (!wire_B_EXMem);
    assign A_forward=wire_A_EXMem?2'b10:(wire_A_MemWB?2'b01:2'b00);
    assign B_forward=wire_B_EXMem?2'b10:(wire_B_MemWB?2'b01:2'b00);

endmodule