;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit ALU : 
  module ALU : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip in_A : UInt<32>, flip in_B : UInt<32>, flip alu_Op : UInt<4>, out : UInt<32>}
    
    node _sum_T = bits(io.alu_Op, 3, 3) @[And.scala 41:36]
    node _sum_T_1 = sub(UInt<1>("h00"), io.in_B) @[And.scala 41:42]
    node _sum_T_2 = tail(_sum_T_1, 1) @[And.scala 41:42]
    node _sum_T_3 = mux(_sum_T, _sum_T_2, io.in_B) @[And.scala 41:24]
    node _sum_T_4 = add(io.in_A, _sum_T_3) @[And.scala 41:19]
    node sum = tail(_sum_T_4, 1) @[And.scala 41:19]
    node andd = and(io.in_A, io.in_B) @[And.scala 44:20]
    node orr = or(io.in_A, io.in_B) @[And.scala 45:19]
    node xorr = xor(io.in_A, io.in_B) @[And.scala 46:20]
    node _slll_T = bits(io.in_B, 4, 0) @[And.scala 47:30]
    node slll = dshl(io.in_A, _slll_T) @[And.scala 47:20]
    node sltt = lt(io.in_A, io.in_B) @[And.scala 48:21]
    node _sr_T = bits(io.in_B, 4, 0) @[And.scala 49:28]
    node sr = dshr(io.in_A, _sr_T) @[And.scala 49:18]
    io.out <= andd @[And.scala 59:8]
    node _T = bits(io.alu_Op, 2, 0) @[And.scala 60:19]
    node _T_1 = eq(UInt<1>("h00"), _T) @[Conditional.scala 37:30]
    when _T_1 : @[Conditional.scala 40:58]
      io.out <= sum @[And.scala 63:16]
      skip @[Conditional.scala 40:58]
    else : @[Conditional.scala 39:67]
      node _T_2 = eq(UInt<1>("h01"), _T) @[Conditional.scala 37:30]
      when _T_2 : @[Conditional.scala 39:67]
        io.out <= slll @[And.scala 66:16]
        skip @[Conditional.scala 39:67]
      else : @[Conditional.scala 39:67]
        node _T_3 = eq(UInt<2>("h02"), _T) @[Conditional.scala 37:30]
        when _T_3 : @[Conditional.scala 39:67]
          io.out <= sltt @[And.scala 70:16]
          skip @[Conditional.scala 39:67]
        else : @[Conditional.scala 39:67]
          node _T_4 = eq(UInt<2>("h03"), _T) @[Conditional.scala 37:30]
          when _T_4 : @[Conditional.scala 39:67]
            io.out <= sltt @[And.scala 75:16]
            skip @[Conditional.scala 39:67]
          else : @[Conditional.scala 39:67]
            node _T_5 = eq(UInt<3>("h04"), _T) @[Conditional.scala 37:30]
            when _T_5 : @[Conditional.scala 39:67]
              io.out <= xorr @[And.scala 78:16]
              skip @[Conditional.scala 39:67]
            else : @[Conditional.scala 39:67]
              node _T_6 = eq(UInt<3>("h05"), _T) @[Conditional.scala 37:30]
              when _T_6 : @[Conditional.scala 39:67]
                io.out <= sr @[And.scala 83:16]
                skip @[Conditional.scala 39:67]
              else : @[Conditional.scala 39:67]
                node _T_7 = eq(UInt<3>("h06"), _T) @[Conditional.scala 37:30]
                when _T_7 : @[Conditional.scala 39:67]
                  io.out <= orr @[And.scala 86:16]
                  skip @[Conditional.scala 39:67]
    
