// Seed: 1366446429
module module_0;
  wire id_1;
  tri0 id_2 = 1;
  wire id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_10;
  module_0();
  assign id_4 = 1 * 1 * id_3 - 1'b0;
  reg  id_11 = id_4;
  wire id_12;
  wire id_13;
  always @(*) begin
    id_4 <= id_2;
  end
  wire id_14;
endmodule
