# Day 4 â€“ Gate-Level Simulation (GLS) & Key Concepts
## ðŸ“Œ Tasks

1.  Perform **Gate-Level Simulation (GLS)** using Sky130 standard cell library.
2.  Understand **Blocking vs. Non-Blocking assignments** in Verilog.
3.  Learn about **Synthesisâ€“Simulation Mismatch** and how to avoid it.

-----

## ðŸ”¹ 1. Gate-Level Simulation (GLS)

Gate-Level Simulation validates the **synthesized netlist** using the same testbench as RTL. It ensures functionality is preserved after synthesis.

### Steps:

```bash
# Compile with primitives + Sky130 standard cell models + synthesized netlist + testbench
iverilog /path/to/sky130_fd_sc_hd/verilog/primitives.v \
        /path/to/sky130_fd_sc_hd/verilog/sky130_fd_sc_hd.v \
        synth_good_mux.v \
        tb_good_mux.v -o gls_mux.out

# Run GLS
./gls_mux.out

# Open waveform in GTKWave
gtkwave tb_good_mux.vcd
```

âœ… Make sure your netlist (`synth_good_mux.v`) is generated from Yosys using:

```yosys
yosys> write_verilog -noattr synth_good_mux.v
```

-----

## ðŸ”¹ 2. Blocking vs. Non-Blocking Assignments

| Feature | **Blocking** (`=`) | **Non-Blocking** (`<=`) |
| :--- | :--- | :--- |
| **Execution** | Executes statements **sequentially**. Next statement waits until the current one finishes. | Executes statements **concurrently**. All updates happen at the end of the time step. |
| **Typical Use** | Used in **combinational logic**. | Used in **sequential logic** (flip-flops). |
| **Example** | `a = b; c = a;` // `c` gets updated only after `a = b` finishes. | `a <= b; c <= a;` // `c` gets the **old** value of `a`, not the updated one. |

âœ… **Rule of thumb:**

  * Use **`=`** inside **combinational** `always` blocks.
  * Use **`<=`** inside **sequential** `always` blocks (`posedge clk`).

-----

## ðŸ”¹ 3. Synthesisâ€“Simulation Mismatch

A **synthesisâ€“simulation mismatch** happens when simulation results differ from the synthesized hardware behavior.

### Causes:

  * Incorrect use of blocking/non-blocking.
  * **Latch inference** due to incomplete sensitivity lists or missing `else` in conditional logic.
  * Using **delays** (`#10`) in RTL (ignored during synthesis).
  * **Initial blocks** used for hardware initialization (not always synthesizable).

### How to Avoid:

  * Follow proper coding guidelines (**combinational** vs. **sequential** logic).
  * Avoid **`#`delays** in synthesizable RTL.
  * Ensure all signals are properly driven in **every branch** of logic (to avoid unintended latch inference).
  * Simulate both **RTL** and **GLS** to cross-check functionality.

-----

## 4. lab work

![i1](im1.png)
![i1](im11.png)
![i1](im3.png)

#### gate level simulation using generated netlist 
![i1](im4.png)
## ðŸŽ¯ Summary

  * âœ… **GLS** checks the correctness of the **synthesized netlist** using standard cell models.
  * âœ… **Blocking (`=`)** $\rightarrow$ Combinational, sequential execution.
  * âœ… **Non-blocking (`<=`)** $\rightarrow$ Sequential logic, parallel execution.
  * âœ… **Mismatches** arise from coding mistakes $\rightarrow$ avoid with clean RTL practices.
