
*** Running vivado
    with args -log alu_tb.vds -m64 -mode batch -messageDb vivado.pb -notrace -source alu_tb.tcl


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source alu_tb.tcl -notrace
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2015.2/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
Command: synth_design -top alu_tb -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-1223] The version limit for your license is '2018.06' and will expire in -594 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 281.441 ; gain = 102.027
---------------------------------------------------------------------------------
ERROR: [Synth 8-1031] clock_period is not declared [C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd:39]
ERROR: [Synth 8-1031] clock_period is not declared [C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd:43]
ERROR: [Synth 8-1031] clock_period is not declared [C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd:47]
ERROR: [Synth 8-1031] clock_period is not declared [C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd:51]
INFO: [Synth 8-2810] unit bench ignored due to previous errors [C:/Users/maucher/Desktop/EN217_Processor/test_bench/tb_alu.vhd:8]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 315.734 ; gain = 136.320
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
4 Infos, 2 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Fri Feb 14 09:25:59 2020...
