/*
Developer   - Sriram Venkata Krishna
Date        - 24-02-2026
Platform    - HDL Bits
*/

//139. Sequence Recognition - Mealy FSM

module top_module 
    (
        input clk,
        input aresetn,   
        input x,
        output z 
    ); 
    
    parameter S0 = 2'd0, S1 = 2'd1, S2 = 2'd2;
    
    reg [1:0] state, next_state;
    
    always @(posedge clk or negedge aresetn) begin
        if(aresetn == 0) begin
            next_state = S0;
        end
        
        else begin
            case(state)
                S0 : next_state = (x) ? S1 : S0;
                S1 : next_state = (x) ? S1 : S2;
                S2 : next_state = (x) ? S1 : S0;
            endcase
        end
        
        state = next_state;
    end
    
    assign z = (state == S2) & (x);                

endmodule
