from magma import *
import magma as m
from magma.bitutils import lutinit
from ..spartan6.CLB import *

__all__ = ['Mux2', 'Mux4', 'Mux8', 'Mux16']
__all__ += ['DefineMux', 'Mux']


# """Construct a Mux with 2 1-bit inputs."""
class Mux2(Circuit):
    io = m.IO(I=In(Bits[2]), S=In(Bit), O=Out(Bit))

    @classmethod
    def definition(io):
        MUX2DATA = (~A2 & A0) | (A2 & A1)
        lut = _LUT3(INIT=lutinit(MUX2DATA, 1 << 3))
        wire(lut(io.I[0], io.I[1], io.S), io.O)

# """Construct a Mux with 4 1-bit inputs."""


class Mux4(Circuit):
    io = m.IO(I=In(Bits[4]), S=In(Bits[2]), O=Out(Bit))

    @classmethod
    def definition(io):
        MUX4DATA = (~A4 & ~A5 & A0) | (A4 & ~A5 & A1) | (
            ~A4 & A5 & A2) | (A4 & A5 & A3)
        lut = _LUT6(INIT=lutinit(MUX4DATA, 1 << 6))
        wire(lut(io.I[0], io.I[1], io.I[2], io.I[3], io.S[0], io.S[1]), io.O)

# """Construct a Mux with 8 1-bit inputs."""


class Mux8(Circuit):
    io = m.IO(I=In(Bits[8]), S=In(Bits[3]), O=Out(Bit))

    @classmethod
    def definition(mux8):

        mux0 = Mux4()
        mux1 = Mux4()
        mux = MUXF7()

        mux0(mux8.I[0:4], mux8.S[0:2])
        mux1(mux8.I[4:8], mux8.S[0:2])
        mux(mux0.O, mux1.O, mux8.S[2])
        wire(mux.O, mux8.O)

# """Construct a Mux with 16 1-bit inputs."""


class Mux16(Circuit):
    io = m.IO(I=In(Bits[16]), S=In(Bits[4]), O=Out(Bit))

    @classmethod
    def definition(mux16):

        mux0 = Mux8()
        mux1 = Mux8()
        mux = MUXF8()

        mux0(mux16.I[0:8],  mux16.S[0:3])
        mux1(mux16.I[8:16], mux16.S[0:3])
        mux(mux0.O, mux1.O, mux16.S[3])
        wire(mux.O, mux16.O)


# Mux Module name
def _MuxName(height, width):
    return f'Mux{height}x{width}'


def _MuxInterface(height, width):
    AW = In(Bits[width])
    if height == 2:
        args = ['I0', AW,
                'I1', AW]
        args += ['S', In(Bit)]
    elif height == 4:
        args = ['I0', AW,
                'I1', AW,
                'I2', AW,
                'I3', AW]
        args += ['S', In(Bits[2])]
    elif height == 8:
        args = ['I0', AW,
                'I1', AW,
                'I2', AW,
                'I3', AW,
                'I4', AW,
                'I5', AW,
                'I6', AW,
                'I7', AW]
        args += ['S', In(Bits[3])]
    elif height == 16:
        args = ['I0',  AW,
                'I1',  AW,
                'I2',  AW,
                'I3',  AW,
                'I4',  AW,
                'I5',  AW,
                'I6',  AW,
                'I7',  AW,
                'I8',  AW,
                'I9',  AW,
                'I10', AW,
                'I11', AW,
                'I12', AW,
                'I13', AW,
                'I14', AW,
                'I15', AW]
        args += ['S', In(Bits[4])]

    args += ['O', Out(AW)]

    return args


def MuxN(height, **kwargs):
    assert height in [2, 4, 8, 16]

    if height == 2:
        return Mux2(**kwargs)
    elif height == 4:
        return Mux4(**kwargs)
    elif height == 8:
        return Mux8(**kwargs)
    elif height == 16:
        return Mux16(**kwargs)


def DefineMux(height=2, width=1, T=None):
    """
    Construct a Mux. Height inputs are width bits wide.
    """

    assert height in [2, 4, 8, 16]
    if width is None and (T is None or issubclass(T, m.Digital)):
        if height == 2:
            return Mux2
        elif height == 4:
            return Mux4
        elif height == 8:
            return Mux8
        elif height == 16:
            return Mux16
    if T is not None:
        assert width is None, "Can only specify width **or** T"
        width = len(T)

    class _Mux(Circuit):
        name = _MuxName(height, width)
        IO = _MuxInterface(height, width)
        @classmethod
        def definition(Mux):
            def amux(y):
                if height == 2:
                    return curry(MuxN(height), prefix='I')
                return curry(MuxN(height), prefix='I')
            mux = braid(col(amux, width), forkargs=['S'])

            if height == 2:
                mux(Mux.I0, Mux.I1, Mux.S)
            elif height == 4:
                mux(Mux.I0, Mux.I1, Mux.I2, Mux.I3, Mux.S)
            elif height == 8:
                mux(Mux.I0, Mux.I1, Mux.I2, Mux.I3,
                    Mux.I4, Mux.I5, Mux.I6, Mux.I7, Mux.S)
            elif height == 16:
                mux(Mux.I0, Mux.I1, Mux.I2, Mux.I3,
                    Mux.I4, Mux.I5, Mux.I6, Mux.I7,
                    Mux.I8, Mux.I9, Mux.I10, Mux.I11,
                    Mux.I12, Mux.I13, Mux.I14, Mux.I15, Mux.S)
            wire(mux.O, Mux.O)
    return _Mux


def Mux(height=2, width=None, T=None, **kwargs):
    return DefineMux(height, width, T)(**kwargs)
