

Implementation tool: Xilinx Vivado v.2017.1
Project:             accel
Solution:            solution0
Device target:       xc7z020clg484-1
Report date:         Sat Mar 14 15:58:46 UTC 2020

#=== Post-Implementation Resource usage ===
SLICE:         4170
LUT:          12585
FF:            4222
DSP:            220
BRAM:             4
SRL:              8
#=== Final timing ===
CP required:    10.000
CP achieved post-synthesis:    6.900
CP achieved post-implementation:    9.283
Timing met
