/dts-v1/;

/ {
	model = "MT6768";
	compatible = "mediatek,MT6768";
	interrupt-parent = <0x01>;
	#address-cells = <0x02>;
	#size-cells = <0x02>;

	mgm {
		compatible = "arm,physical-memory-group-manager";
		phandle = <0x83>;
	};

	aliases {
		i2c0 = "/i2c@11007000";
		i2c1 = "/i2c@11008000";
		i2c2 = "/i2c@11009000";
		i2c3 = "/i2c@1100f000";
		i2c4 = "/i2c@11011000";
		i2c5 = "/i2c@11016000";
		i2c6 = "/i2c@1100d000";
		i2c7 = "/i2c@11004000";
		i2c8 = "/i2c@11005000";
		ovl0 = "/soc/disp_ovl0@1400b000";
		ovl3 = "/soc/disp_ovl0_2l@1400c000";
		rdma0 = "/soc/disp_rdma0@1400d000";
		wdma0 = "/soc/disp_wdma0@1400e000";
		dsi0 = "/soc/dsi@14014000";
		rsz0 = "/soc/disp_rsz0@14015000";
		color0 = "/soc/disp_color0@1400f000";
		ccorr0 = "/soc/disp_ccorr0@14010000";
		aal0 = "/soc/disp_aal0@14011000";
		gamma0 = "/soc/disp_gamma0@14012000";
		dither0 = "/soc/disp_dither0@14013000";
		mtksmmu0 = "/m4u@10205000";
		mmc0 = "/mmc@11230000";
		mmc1 = "/mmc@11240000";
	};

	soc {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		compatible = "simple-bus";
		ranges;

		mtk_leds {
			phandle = <0x9a>;

			backlight {
				label = "lcd-backlight";
				max-brightness = <0xff>;
				max-hw-brightness = <0x3ff>;
				min-hw-brightness = <0x04>;
			};
		};

		cm_mgr@0c530000 {
			compatible = "mediatek,mt6768-cm_mgr";
			reg = <0x00 0xc530000 0x00 0x9000>;
			reg-names = "cm_mgr_base";
			interconnects = <0x02 0x02 0x02 0x00>;
			interconnect-names = "cm-perf-bw";
			required-opps = <0x03 0x04 0x05>;
			cm_mgr,cp_down = <0x64 0x64 0x64 0x64 0x64>;
			cm_mgr,cp_up = <0x8c 0x64 0x8c 0x64 0x8c>;
			cm_mgr,dt_down = <0x03 0x00 0x00 0x00 0x00>;
			cm_mgr,dt_up = <0x00 0x00 0x00 0x00 0x00>;
			cm_mgr,vp_down = <0x64 0x64 0x64 0x64 0x64>;
			cm_mgr,vp_up = <0x64 0x64 0x64 0x64 0x64>;
			phandle = <0x9b>;
		};

		eas-info {
			compatible = "mediatek,eas-info";
			legacy-api-support = <0x01>;
			phandle = <0x9c>;
		};

		fpsgo {
			compatible = "mediatek,fpsgo";
			interconnects = <0x02 0x03 0x02 0x00>;
			interconnect-names = "fpsgo-perf-bw";
			required-opps = <0x03>;
			fbt-cpu-mask = <0xff 0xc0 0x3f 0x3f 0xc0 0x3f>;
			sbe-resceue-enable = <0x01>;
			boost-dram = <0x02>;
			phandle = <0x9d>;
		};

		disp_pwm0@1100e000 {
			compatible = "mediatek,disp_pwm0", "mediatek,mt6768-disp-pwm";
			reg = <0x00 0x1100e000 0x00 0x1000>;
			interrupts = <0x00 0xcb 0x04 0x00>;
			#pwm-cells = <0x02>;
			pwm_src_base = <0x06>;
			pwm_src_addr = <0x458>;
			clocks = <0x07 0x31 0x08 0x63 0x08 0x30>;
			clock-names = "main", "mm", "pwm_src";
			phandle = <0x9e>;
		};

		dispsys_config@14000000 {
			compatible = "mediatek,mt6768-mmsys";
			reg = <0x00 0x14000000 0x00 0x1000>;
			mediatek,larb = <0x09>;
			mediatek,smi-id = <0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			iommus = <0x0a 0x01>;
			clocks = <0x0b 0x1f 0x0b 0x1c 0x08 0x63>;
			clock-num = <0x03>;
			power-domains = <0x0c 0x03>;
			operating-points-v2 = <0x0d>;
			mmdvfs-dvfsrc-vcore-supply = <0x0e>;
			interconnects = <0x02 0x0a 0x02 0x00>;
			interconnect-names = "disp-perf-bw";
			dvfsrc-required-opps = <0x03 0x04 0x05>;
			pre-define-bw = <0xffffffff 0x00 0x00 0x00>;
			mediatek,mailbox-gce = <0x0f>;
			mboxes = <0x0f 0x00 0x00 0x04 0x0f 0x03 0x00 0x04 0x0f 0x04 0x00 0x04 0x0f 0x07 0xffffffff 0x02 0x0f 0x02 0x00 0x04 0x0f 0x06 0x00 0x03>;
			gce-client-names = "CLIENT_CFG0", "CLIENT_CFG1", "CLIENT_CFG2", "CLIENT_TRIG_LOOP0", "CLIENT_SUB_CFG0", "CLIENT_DSI_CFG0";
			gce-subsys = <0x0f 0x14000000 0x01 0x0f 0x14010000 0x02 0x0f 0x14020000 0x03>;
			gce-event-names = "disp_mutex0_eof", "disp_token_stream_dirty0", "disp_wait_dsi0_te", "disp_token_stream_eof0", "disp_dsi0_eof", "disp_token_esd_eof0", "disp_rdma0_eof0", "disp_wdma0_eof0", "disp_token_stream_block0", "disp_token_cabc_eof0", "disp_wdma0_eof2", "disp_dsi0_sof0";
			gce-events = <0x0f 0x82 0x0f 0x280 0x0f 0x8d 0x0f 0x281 0x0f 0x25 0x0f 0x282 0x0f 0x1e 0x0f 0x1f 0x0f 0x283 0x0f 0x284 0x0f 0x1f 0x0f 0x10>;
			helper-name = "MTK_DRM_OPT_STAGE", "MTK_DRM_OPT_USE_CMDQ", "MTK_DRM_OPT_USE_M4U", "MTK_DRM_OPT_MMQOS_SUPPORT", "MTK_DRM_OPT_MMDVFS_SUPPORT", "MTK_DRM_OPT_SODI_SUPPORT", "MTK_DRM_OPT_IDLE_MGR", "MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE", "MTK_DRM_OPT_IDLEMGR_BY_REPAINT", "MTK_DRM_OPT_IDLEMGR_ENTER_ULPS", "MTK_DRM_OPT_IDLEMGR_KEEP_LP11", "MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING", "MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ", "MTK_DRM_OPT_MET_LOG", "MTK_DRM_OPT_USE_PQ", "MTK_DRM_OPT_ESD_CHECK_RECOVERY", "MTK_DRM_OPT_ESD_CHECK_SWITCH", "MTK_DRM_OPT_PRESENT_FENCE", "MTK_DRM_OPT_RDMA_UNDERFLOW_AEE", "MTK_DRM_OPT_DSI_UNDERRUN_AEE", "MTK_DRM_OPT_HRT", "MTK_DRM_OPT_HRT_MODE", "MTK_DRM_OPT_DELAYED_TRIGGER", "MTK_DRM_OPT_OVL_EXT_LAYER", "MTK_DRM_OPT_AOD", "MTK_DRM_OPT_RPO", "MTK_DRM_OPT_DUAL_PIPE", "MTK_DRM_OPT_DC_BY_HRT", "MTK_DRM_OPT_OVL_WCG", "MTK_DRM_OPT_OVL_SBCH", "MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK", "MTK_DRM_OPT_MET", "MTK_DRM_OPT_REG_PARSER_RAW_DUMP", "MTK_DRM_OPT_VP_PQ", "MTK_DRM_OPT_GAME_PQ", "MTK_DRM_OPT_MMPATH", "MTK_DRM_OPT_HBM", "MTK_DRM_OPT_VDS_PATH_SWITCH", "MTK_DRM_OPT_LAYER_REC", "MTK_DRM_OPT_CLEAR_LAYER", "MTK_DRM_OPT_LFR", "MTK_DRM_OPT_SF_PF", "MTK_DRM_OPT_DYN_MIPI_CHANGE", "MTK_DRM_OPT_PRIM_DUAL_PIPE", "MTK_DRM_OPT_MSYNC2_0", "MTK_DRM_OPT_MML_PRIMARY", "MTK_DRM_OPT_DUAL_TE", "MTK_DRM_OPT_VIRTUAL_DISP", "MTK_DRM_OPT_RES_SWITCH", "MTK_DRM_OPT_SHARE_SRAM", "MTK_DRM_OPT_SPHRT";
			helper-value = <0x00 0x01 0x01 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x01 0x01 0x00 0x01 0x01 0x01 0x01 0x00 0x00 0x01 0x01 0x00 0x01 0x00 0x01 0x00 0x00 0x00 0x00 0x01 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x01 0x00 0x00 0x01 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x01>;
			phandle = <0x9f>;
		};

		disp_mtee_sec {
			compatible = "mediatek,disp_mtee";
			mediatek,mailbox-gce = <0x0f>;
			mboxes = <0x10 0x08 0x00 0x03 0x10 0x09 0x00 0x03 0x10 0x09 0x00 0x03>;
			gce-client-names = "CLIENT_SEC_CFG0", "CLIENT_SEC_CFG1", "CLIENT_SEC_CFG2";
			phandle = <0xa0>;
		};

		disp_mutex0@14001000 {
			compatible = "mediatek,disp_mutex0", "mediatek,mt6768-disp-mutex";
			reg = <0x00 0x14001000 0x00 0x1000>;
			interrupts = <0x00 0xdf 0x04 0x00>;
			clocks = <0x08 0x63>;
			phandle = <0x51>;
		};

		disp_ovl0@1400b000 {
			compatible = "mediatek,disp_ovl0", "mediatek,mt6768-disp-ovl";
			reg = <0x00 0x1400b000 0x00 0x1000>;
			interrupts = <0x00 0xe6 0x04 0x00>;
			mediatek,larb = <0x09>;
			mediatek,smi-id = <0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			clocks = <0x0b 0x07>;
			iommus = <0x0a 0x00>;
			interconnects = <0x11 0x40000 0x11 0x10000 0x11 0x40000 0x11 0x10000 0x11 0x40000 0x11 0x10000>;
			interconnect-names = "DDP_COMPONENT_OVL0_qos", "DDP_COMPONENT_OVL0_fbdc_qos", "DDP_COMPONENT_OVL0_hrt_qos";
			phandle = <0xa1>;
		};

		disp_ovl0_2l@1400c000 {
			compatible = "mediatek,disp_ovl0_2l", "mediatek,mt6768-disp-ovl";
			reg = <0x00 0x1400c000 0x00 0x1000>;
			interrupts = <0x00 0xf2 0x04 0x00>;
			mediatek,larb = <0x09>;
			mediatek,smi-id = <0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			clocks = <0x0b 0x08>;
			iommus = <0x0a 0x01>;
			interconnects = <0x11 0x40001 0x11 0x10000 0x11 0x40001 0x11 0x10000 0x11 0x40001 0x11 0x10000>;
			interconnect-names = "DDP_COMPONENT_OVL0_2L_qos", "DDP_COMPONENT_OVL0_2L_fbdc_qos", "DDP_COMPONENT_OVL0_2L_hrt_qos";
			phandle = <0xa2>;
		};

		disp_rsz0@14015000 {
			compatible = "mediatek,disp_rsz0", "mediatek,mt6768-disp-rsz";
			reg = <0x00 0x14015000 0x00 0x1000>;
			interrupts = <0x00 0x125 0x04 0x00>;
			clocks = <0x0b 0x09>;
			phandle = <0xa3>;
		};

		disp_rdma0@1400d000 {
			compatible = "mediatek,disp_rdma0", "mediatek,mt6768-disp-rdma";
			reg = <0x00 0x1400d000 0x00 0x1000>;
			interrupts = <0x00 0xe7 0x04 0x00>;
			mediatek,larb = <0x09>;
			mediatek,smi-id = <0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			clocks = <0x0b 0x0a>;
			iommus = <0x0a 0x02>;
			interconnects = <0x11 0x40002 0x11 0x10000 0x11 0x40002 0x11 0x10000>;
			interconnect-names = "DDP_COMPONENT_RDMA0_qos", "DDP_COMPONENT_RDMA0_hrt_qos";
			phandle = <0xa4>;
		};

		disp_color0@1400f000 {
			compatible = "mediatek,disp_color0", "mediatek,mt6768-disp-color";
			reg = <0x00 0x1400f000 0x00 0x1000>;
			interrupts = <0x00 0xe9 0x04 0x00>;
			clocks = <0x0b 0x0c>;
			doze-bypass = <0x01>;
			phandle = <0x4f>;
		};

		disp_ccorr0@14010000 {
			compatible = "mediatek,disp_ccorr0", "mediatek,mt6768-disp-ccorr";
			reg = <0x00 0x14010000 0x00 0x1000>;
			interrupts = <0x00 0xea 0x04 0x00>;
			clocks = <0x0b 0x0d>;
			ccorr-bit = <0x0c>;
			ccorr-num-per-pipe = <0x01>;
			ccorr-linear-per-pipe = <0x01>;
			ccorr-prim-force-linear = <0x00>;
			ccorr-linear = <0x01>;
			doze-bypass = <0x10001>;
			phandle = <0xa5>;
		};

		disp_aal0@14011000 {
			compatible = "mediatek,disp_aal0", "mediatek,mt6768-disp-aal";
			reg = <0x00 0x14011000 0x00 0x1000>;
			interrupts = <0x00 0xeb 0x04 0x00>;
			clocks = <0x0b 0x0e>;
			mtk-aal-support = <0x01>;
			mtk-dre30-support = <0x00>;
			doze-bypass = <0x10001>;
			phandle = <0xa6>;
		};

		disp_gamma0@14012000 {
			compatible = "mediatek,disp_gamma0", "mediatek,mt6768-disp-gamma";
			reg = <0x00 0x14012000 0x00 0x1000>;
			interrupts = <0x00 0xec 0x04 0x00>;
			clocks = <0x0b 0x0f>;
			gamma-data-mode = <0x00>;
			color-protect-red = <0x00>;
			color-protect-green = <0x00>;
			color-protect-blue = <0x00>;
			color-protect-white = <0x00>;
			color-protect-black = <0x00>;
			color-protect-lsb = <0x00>;
			phandle = <0xa7>;
		};

		disp_dither0@14013000 {
			compatible = "mediatek,disp_dither0", "mediatek,mt6768-disp-dither";
			reg = <0x00 0x14013000 0x00 0x1000>;
			interrupts = <0x00 0xed 0x04 0x00>;
			clocks = <0x0b 0x10>;
			pure-clr-det = <0x00>;
			pure-clr-num = <0x07>;
			pure-clr-rgb = <0xff 0x00 0x00 0x00 0xff 0x00 0x00 0x00 0xff 0xff 0xff 0x00 0xff 0x00 0xff 0x00 0xff 0xff 0xff 0xff 0xff>;
			phandle = <0xa8>;
		};

		mipi_tx_config@11c80000 {
			compatible = "mediatek,mipi_tx_config0", "mediatek,mt6768-mipi-tx";
			reg = <0x00 0x11c80000 0x00 0x1000>;
			clocks = <0x12>;
			#clock-cells = <0x00>;
			#phy-cells = <0x00>;
			clock-output-names = "mipi_tx0_pll";
			phandle = <0x13>;
		};

		dsi@14014000 {
			compatible = "mediatek,dsi0", "mediatek,mt6768-dsi";
			reg = <0x00 0x14014000 0x00 0x1000>;
			interrupts = <0x00 0xee 0x04 0x00>;
			clocks = <0x0b 0x11 0x0b 0x1e 0x13>;
			clock-names = "engine", "digital", "hs";
			phys = <0x13>;
			phy-names = "dphy";
			phandle = <0xa9>;
		};

		bdg_support {
			compatible = "mediatek,disp,6382,bdg";
			phandle = <0xaa>;
		};

		swtp {
			compatible = "mediatek, swtp-eint";
			phandle = <0xab>;
		};

		dsi_te {
			compatible = "mediatek, dsi_te-eint";
			status = "disabled";
			phandle = <0xac>;
		};

		disp_wdma0@1400e000 {
			compatible = "mediatek,disp_wdma0", "mediatek,mt6768-disp-wdma";
			reg = <0x00 0x1400e000 0x00 0x1000>;
			interrupts = <0x00 0xe8 0x04 0x00>;
			dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
			clocks = <0x0b 0x0b>;
			mediatek,larb = <0x09>;
			mediatek,smi-id = <0x00>;
			iommus = <0x0a 0x03>;
			phandle = <0xad>;
		};
	};

	chosen {
		bootargs = "console=tty0 root=/dev/ram vmalloc=400M swiotlb=noforce 8250.nr_uarts=2 cgroup.memory=nosocket,nokmem firmware_class.path=/vendor/firmware loop.max_part=7 initcall_debug=1 transparent_hugepage=never";
		kaslr-seed = <0x00 0x00>;
		phandle = <0x26>;
	};

	opp_table0 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x14>;

		opp0 {
			opp-hz = <0x00 0x1dcd6500>;
			opp-microvolt = <0x9eb10>;
		};

		opp1 {
			opp-hz = <0x00 0x2e224d80>;
			opp-microvolt = <0xa4cb8>;
		};

		opp2 {
			opp-hz = <0x00 0x32a9f880>;
			opp-microvolt = <0xaae60>;
		};

		opp3 {
			opp-hz = <0x00 0x35a4e900>;
			opp-microvolt = <0xaf79e>;
		};

		opp4 {
			opp-hz = <0x00 0x389fd980>;
			opp-microvolt = <0xb2872>;
		};

		opp5 {
			opp-hz = <0x00 0x3b8b87c0>;
			opp-microvolt = <0xb5946>;
		};

		opp6 {
			opp-hz = <0x00 0x3e95ba80>;
			opp-microvolt = <0xba284>;
		};

		opp7 {
			opp-hz = <0x00 0x4190ab00>;
			opp-microvolt = <0xbd358>;
		};

		opp8 {
			opp-hz = <0x00 0x460913c0>;
			opp-microvolt = "", "\f5";
		};

		opp9 {
			opp-hz = <0x00 0x4bfef4c0>;
			opp-microvolt = <0xcaf12>;
		};

		opp10 {
			opp-hz = <0x00 0x4ef9e540>;
			opp-microvolt = <0xcdfe6>;
		};

		opp11 {
			opp-hz = <0x00 0x51f4d5c0>;
			opp-microvolt = <0xd10ba>;
		};

		opp12 {
			opp-hz = <0x00 0x566d3e80>;
			opp-microvolt = <0xd7262>;
		};

		opp13 {
			opp-hz = <0x00 0x59682f00>;
			opp-microvolt = <0xda336>;
		};

		opp14 {
			opp-hz = <0x00 0x60db8840>;
			opp-microvolt = <0xe35b2>;
		};

		opp15 {
			opp-hz = <0x00 0x6b49d200>;
			opp-microvolt = <0xf5aaa>;
		};
	};

	opp_table1 {
		compatible = "operating-points-v2";
		opp-shared;
		phandle = <0x1c>;

		opp0 {
			opp-hz = <0x00 0x32a9f880>;
			opp-microvolt = <0xa4cb8>;
		};

		opp1 {
			opp-hz = <0x00 0x362e3d40>;
			opp-microvolt = <0xaae60>;
		};

		opp2 {
			opp-hz = <0x00 0x3b7c4580>;
			opp-microvolt = <0xb2872>;
		};

		opp3 {
			opp-hz = <0x00 0x40ca4dc0>;
			opp-microvolt = <0xbbaee>;
		};

		opp4 {
			opp-hz = <0x00 0x46185600>;
			opp-microvolt = "", "\f5";
		};

		opp5 {
			opp-hz = <0x00 0x4d3021c0>;
			opp-microvolt = <0xcdfe6>;
		};

		opp6 {
			opp-hz = <0x00 0x50b46680>;
			opp-microvolt = <0xd418e>;
		};

		opp7 {
			opp-hz = <0x00 0x56026ec0>;
			opp-microvolt = <0xdbba0>;
		};

		opp8 {
			opp-hz = <0x00 0x5b507700>;
			opp-microvolt = <0xe35b2>;
		};

		opp9 {
			opp-hz = <0x00 0x609e7f40>;
			opp-microvolt = <0xec82e>;
		};

		opp10 {
			opp-hz = <0x00 0x65ec8780>;
			opp-microvolt = <0xf4240>;
		};

		opp11 {
			opp-hz = <0x00 0x6b49d200>;
			opp-microvolt = <0xfbc52>;
		};

		opp12 {
			opp-hz = <0x00 0x6e44c280>;
			opp-microvolt = <0x100590>;
		};

		opp13 {
			opp-hz = <0x00 0x713fb300>;
			opp-microvolt = <0x103664>;
		};

		opp14 {
			opp-hz = <0x00 0x743aa380>;
			opp-microvolt = <0x106738>;
		};

		opp15 {
			opp-hz = <0x00 0x77359400>;
			opp-microvolt = <0x10980c>;
		};
	};

	cpus {
		#address-cells = <0x01>;
		#size-cells = <0x00>;

		cpu@000 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x00>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			operating-points-v2 = <0x14>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ef>;
			cpu-idle-states = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
			phandle = <0x1d>;
		};

		cpu@001 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x100>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			operating-points-v2 = <0x14>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ef>;
			cpu-idle-states = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
			phandle = <0x1e>;
		};

		cpu@002 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x200>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			operating-points-v2 = <0x14>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ef>;
			cpu-idle-states = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
			phandle = <0x1f>;
		};

		cpu@003 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x300>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			operating-points-v2 = <0x14>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ef>;
			cpu-idle-states = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
			phandle = <0x20>;
		};

		cpu@100 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x400>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			operating-points-v2 = <0x14>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ef>;
			cpu-idle-states = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
			phandle = <0x21>;
		};

		cpu@101 {
			device_type = "cpu";
			compatible = "arm,cortex-a55";
			reg = <0x500>;
			enable-method = "psci";
			clock-frequency = <0x65633340>;
			operating-points-v2 = <0x14>;
			dynamic-power-coefficient = <0x55>;
			capacity-dmips-mhz = <0x1ef>;
			cpu-idle-states = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
			phandle = <0x22>;
		};

		cpu@102 {
			device_type = "cpu";
			compatible = "arm,cortex-a75";
			reg = <0x600>;
			enable-method = "psci";
			clock-frequency = <0x8166d4c0>;
			operating-points-v2 = <0x1c>;
			dynamic-power-coefficient = <0x113>;
			capacity-dmips-mhz = <0x400>;
			cpu-idle-states = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
			phandle = <0x23>;
		};

		cpu@103 {
			device_type = "cpu";
			compatible = "arm,cortex-a75";
			reg = <0x700>;
			enable-method = "psci";
			clock-frequency = <0x8166d4c0>;
			operating-points-v2 = <0x1c>;
			dynamic-power-coefficient = <0x113>;
			capacity-dmips-mhz = <0x400>;
			cpu-idle-states = <0x15 0x16 0x17 0x18 0x19 0x1a 0x1b>;
			phandle = <0x24>;
		};

		cpu-map {

			cluster0 {

				core0 {
					cpu = <0x1d>;
				};

				core1 {
					cpu = <0x1e>;
				};

				core2 {
					cpu = <0x1f>;
				};

				core3 {
					cpu = <0x20>;
				};

				core4 {
					cpu = <0x21>;
				};

				core5 {
					cpu = <0x22>;
				};

				doe {
					phandle = <0xae>;
				};
			};

			cluster1 {

				core0 {
					cpu = <0x23>;
				};

				core1 {
					cpu = <0x24>;
				};

				doe {
					phandle = <0xaf>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";

			standby {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01>;
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				local-timer-stop;
				phandle = <0x15>;
			};

			mcdi-cpu {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x10001>;
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				local-timer-stop;
				phandle = <0x16>;
			};

			mcdi-cluster {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010001>;
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x258>;
				min-residency-us = <0x4b0>;
				local-timer-stop;
				phandle = <0x17>;
			};

			idledram {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010002>;
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				local-timer-stop;
				status = "okay";
				phandle = <0x18>;
			};

			idlesyspll {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010003>;
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				local-timer-stop;
				status = "okay";
				phandle = <0x19>;
			};

			idlebus26m {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010004>;
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				local-timer-stop;
				status = "okay";
				phandle = <0x1a>;
			};

			suspend {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x1010005>;
				entry-latency-us = <0xb2d05e00>;
				exit-latency-us = <0x3e8>;
				min-residency-us = <0x7d0>;
				local-timer-stop;
				phandle = <0x1b>;
			};
		};
	};

	cache_parity {
		compatible = "mediatek,mt6785-cache-parity";
		reg = <0x00 0xc530000 0x00 0x10000>;
		irq_config = <0x00 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x01 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x02 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x03 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x04 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x05 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x06 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x07 0x8090 0xff00 0x8090 0x44 0x8090 0xff 0x400 0xc8c0 0x1000000 0xc8c0 0x0c 0xc8c8 0x01>;
		interrupts = <0x00 0x16 0x04 0x00 0x00 0x17 0x04 0x00 0x00 0x18 0x04 0x00 0x00 0x19 0x04 0x00 0x00 0x1a 0x04 0x00 0x00 0x1b 0x04 0x00 0x00 0x1c 0x04 0x00 0x00 0x1d 0x04 0x00 0x00 0x13 0x04 0x00>;
	};

	memory {
		device_type = "memory";
		reg = <0x00 0x40000000 0x00 0x3e605000>;
	};

	simtray {
		compatible = "xiaomi,simtray-status";
		status-gpio = <0x25 0x12 0x00>;
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	mobicore {
		compatible = "trustonic,mobicore";
		interrupts = <0x00 0x129 0x01 0x00>;
		phandle = <0xb0>;
	};

	tee_sanity {
		compatible = "mediatek,tee_sanity";
		interrupts = <0x00 0x12a 0x01 0x00>;
	};

	utos {
		compatible = "microtrust,utos";
		interrupts = <0x00 0x12b 0x01 0x00 0x00 0x12c 0x01 0x00>;
		phandle = <0xb1>;
	};

	utos_tester {
		compatible = "microtrust,tester-v1";
	};

	pmu {
		compatible = "arm,armv8-pmuv3";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x07 0x08 0x00>;
	};

	dsu-pmu-0 {
		compatible = "arm,dsu-pmu";
		interrupts = <0x00 0x12 0x04 0x00>;
		cpus = <0x1d 0x1e 0x1f 0x20 0x21 0x22 0x23 0x24>;
	};

	reserved-memory {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		phandle = <0xb2>;

		ssmr-reserved-cma_memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0x00 0x10000000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x00 0x00 0xffffffff>;
			phandle = <0x94>;
		};

		reserve-memory-sspm_share {
			compatible = "mediatek,reserve-memory-sspm_share";
			no-map;
			status = "okay";
			size = <0x00 0x510000>;
			alignment = <0x00 0x10000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x60000000>;
		};

		reserve-memory-scp_share {
			compatible = "mediatek,reserve-memory-scp_share";
			no-map;
			size = <0x00 0x300000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x50000000>;
		};

		ion-carveout-heap {
			compatible = "mediatek,ion-carveout-heap";
			no-map;
			size = <0x00 0x9000>;
			alignment = <0x00 0x1000>;
			alloc-ranges = <0x00 0xc0000000 0x04 0x00>;
		};

		consys-reserve-memory {
			compatible = "mediatek,consys-reserve-memory";
			no-map;
			size = <0x00 0x400000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			phandle = <0x68>;
		};

		wifi-reserve-memory {
			compatible = "shared-dma-pool";
			no-map;
			size = <0x00 0x410000>;
			alignment = <0x00 0x1000000>;
			alloc-ranges = <0x00 0x40000000 0x00 0x80000000>;
			phandle = <0x8a>;
		};
	};

	cpu_dbgapb@0e010000 {
		compatible = "mediatek,hw_dbg";
		num = <0x08>;
		reg = <0x00 0xe010000 0x00 0x1000 0x00 0xe110000 0x00 0x1000 0x00 0xe210000 0x00 0x1000 0x00 0xe310000 0x00 0x1000 0x00 0xe410000 0x00 0x1000 0x00 0xe510000 0x00 0x1000 0x00 0xe610000 0x00 0x1000 0x00 0xe710000 0x00 0x1000>;
		phandle = <0xb3>;
	};

	interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <0x04>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		#redistributor-regions = <0x01>;
		interrupt-parent = <0x01>;
		interrupt-controller;
		reg = <0x00 0xc000000 0x00 0x40000 0x00 0xc040000 0x00 0x200000 0x00 0xc53a650 0x00 0x50>;
		interrupts = <0x01 0x09 0x04 0x00>;
		phandle = <0x01>;

		ppi-partitions {

			interrupt-partition-0 {
				affinity = <0x1d 0x1e 0x1f 0x20 0x21 0x22>;
				phandle = <0xb4>;
			};

			interrupt-partition-1 {
				affinity = <0x23 0x24>;
				phandle = <0xb5>;
			};
		};
	};

	intpol-controller@0 {
		compatible = "mediatek,mt6577-sysirq";
		interrupt-controller;
		#interrupt-cells = <0x03>;
		interrupt-parent = <0x01>;
		reg = <0x00 0xc53a650 0x00 0x50>;
		phandle = <0xb6>;
	};

	chipid@08000000 {
		compatible = "mediatek,chipid";
		reg = <0x00 0x8000000 0x00 0x04 0x00 0x8000004 0x00 0x04 0x00 0x8000008 0x00 0x04 0x00 0x800000c 0x00 0x04>;
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <0x01>;
		interrupts = <0x01 0x0d 0x08 0x00 0x01 0x0e 0x08 0x00 0x01 0x0b 0x08 0x00 0x01 0x0a 0x08 0x00>;
		clock-frequency = <0xc65d40>;
		phandle = <0xb7>;
	};

	infracfg_ao@10001000 {
		compatible = "mediatek,infracfg_ao", "syscon";
		reg = <0x00 0x10001000 0x00 0x1000>;
		interrupts = <0x00 0x47 0x01 0x00>;
		#clock-cells = <0x01>;
		phandle = <0x07>;
	};

	low_battery_throttling {
		compatible = "mediatek,low_battery_throttling";
		lvsys-thd-enable = <0x00>;
		vbat-thd-enable = <0x01>;
		bat0-thd-volts-l = <0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c>;
		bat0-thd-volts-h = <0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c>;
		bat1-thd-volts-l = <0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c 0xcb2 0xc1c 0xa8c>;
		bat1-thd-volts-h = <0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c 0xd48 0xcb2 0xc1c>;
		temperature-stage-threshold = <0x19 0x0a 0x00>;
		throttle-level = <0x00 0x01 0x02 0x03 0x00 0x01 0x02 0x03 0x00 0x01 0x02 0x03 0x00 0x01 0x02 0x03>;
		bootmode = <0x26>;
		gauge = <0x27>;
	};

	pbm {
		compatible = "mediatek,pbm";
		phandle = <0xb8>;
	};

	cpu_power_throttling {
		compatible = "mediatek,cpu-power-throttling";
		lbat-max-level = <0x02>;
		lbat-limit-freq-lv1 = <0x7fffffff 0x7fffffff 0x7fffffff>;
		lbat-limit-freq-lv2 = <0xdbba0 0xdbba0 0x13d620>;
		oc-max-level = <0x02>;
		oc-limit-freq-lv1 = <0x7fffffff 0x7fffffff 0x7fffffff>;
		oc-limit-freq-lv2 = <0xdbba0 0xdbba0 0xdbba0>;
		soc-max-level = <0x01>;
		soc-limit-freq-lv1 = <0x7fffffff 0x7fffffff 0x7fffffff>;
		phandle = <0xb9>;
	};

	md_power_throttling {
		compatible = "mediatek,md-power-throttling";
		lbat_md_reduce_tx = <0x06>;
		oc_md_reduce_tx = <0x06>;
		phandle = <0xba>;
	};

	bp-thl {
		compatible = "mediatek,mtk-bp-thl";
		max-throttle-level = <0x02>;
		soc-throttle-level = <0x00 0x01>;
		soc-max-stage = <0x01>;
		soc-limit-threshold = <0x03>;
		phandle = <0xbb>;
	};

	power-controller@10006000 {
		compatible = "mediatek,mt6768-scpsys", "syscon";
		reg = <0x00 0x10006000 0x00 0x1000>;
		#power-domain-cells = <0x01>;
		clocks = <0x08 0x52 0x08 0x54 0x08 0x6f 0x08 0x6e 0x0b 0x13 0x0b 0x15 0x0b 0x16 0x0b 0x14 0x0b 0x17 0x0b 0x18 0x0b 0x19 0x28 0x00 0x28 0x01 0x28 0x02 0x28 0x03 0x29 0x00 0x29 0x01 0x29 0x02 0x29 0x08 0x2a 0x01 0x2b 0x00 0x2b 0x01 0x2b 0x02 0x2b 0x03>;
		clock-names = "disp", "mfg", "cam", "venc", "disp-0", "disp-1", "disp-2", "disp-3", "disp-4", "isp-1", "cam-4", "isp-0", "isp-2", "isp-3", "isp-4", "cam-0", "cam-1", "cam-2", "cam-3", "venc-0", "vdec-0", "vdec-1", "vdec-2", "vdec-3";
		infracfg = <0x07>;
		smi_comm = <0x2c>;
		phandle = <0x0c>;
	};

	scpsys_clk@10001000 {
		compatible = "mediatek,scpsys-clk", "syscon";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x14002000 0x00 0x1000 0x00 0x1020e000 0x00 0x1000 0x00 0x18004000 0x00 0x1000 0x00 0x18002000 0x00 0x1000 0x00 0x10000000 0x00 0x1000 0x00 0x16000000 0x00 0x1000 0x00 0x16025000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x42>;
	};

	mcdi@00110100 {
		compatible = "mediatek,mt6768-mcdi";
		mediatek,enabled = <0x01>;
		reg = <0x00 0x110100 0x00 0x800 0x00 0xc53a000 0x00 0x1000>;
		phandle = <0xbc>;
	};

	scp@10500000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0x00 0x10500000 0x00 0x80000 0x00 0x105c0000 0x00 0x3000 0x00 0x105c4000 0x00 0x1000 0x00 0x105d4000 0x00 0x6000>;
		interrupts = <0x00 0xcd 0x04 0x00>;
		core_1 = "enable";
		scp_sramSize = <0x80000>;
		scp_mpuRegionId = <0x1c>;
		scp_feature_tbl = <0x00 0x05 0x01 0x164 0x02 0x3e 0x03 0x2f 0x04 0x1a 0x05 0x00 0x06 0x6e 0x07 0x00 0x08 0x8d 0x09 0x0a 0x0a 0x2b 0x0b 0x2b 0x0c 0x16>;
		scp_mem_key = "mediatek,reserve-memory-scp_share";
		scp_mem_tbl = <0x01 0x100000 0x03 0x1000 0x04 0x180000>;
	};

	scp_dvfs {
		compatible = "mediatek,scp_dvfs";
		clocks = <0x08 0x53 0x12 0x08 0x0e 0x08 0x1a 0x08 0x02 0x08 0x17 0x08 0x06 0x08 0x19>;
		clock-names = "clk_mux", "clk_pll_0", "clk_pll_1", "clk_pll_2", "clk_pll_3", "clk_pll_4", "clk_pll_5", "clk_pll_6";
		pmic = <0x2d>;
		dvfsrc-opp-num = <0x03>;
		dvfs-opp = <0x9eb10 0xdbba0 0xff 0x00 0x00 0xa5 0x01 0x9eb10 0xdbba0 0xff 0x00 0x00 0xfa 0x02 0xaae60 0xdbba0 0xff 0x02 0x08 0x14a 0x04 0xc3500 0xdbba0 0xff 0x03 0x0c 0x1a0 0x06>;
		gpio = <0x2e 0x01>;
		gpio-feature = "gpio-mode";
		gpio-feature-cfg = <0x01>;
		gpio-mode-reg = <0x430 0x07 0x08 0x01>;
		dvfsrc-vscp-supply = <0x2f>;
		sshub-vcore-supply = <0x30>;
		sshub-vsram-supply = <0x31>;
		legacy_support_v1;
	};

	power_gs {
		compatible = "mediatek,power_gs";
		pmic = <0x2d>;
	};

	topckgen@10000000 {
		compatible = "mediatek,topckgen", "syscon";
		reg = <0x00 0x10000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x08>;
	};

	iocfg_lt@10002000 {
		compatible = "mediatek,iocfg_lt";
		reg = <0x00 0x10002000 0x00 0x200>;
		phandle = <0xbd>;
	};

	iocfg_lm@10002200 {
		compatible = "mediatek,iocfg_lm";
		reg = <0x00 0x10002200 0x00 0x200>;
		phandle = <0xbe>;
	};

	iocfg_lb@10002400 {
		compatible = "mediatek,iocfg_lb";
		reg = <0x00 0x10002400 0x00 0x200>;
		phandle = <0xbf>;
	};

	iocfg_bl@10002600 {
		compatible = "mediatek,iocfg_bl";
		reg = <0x00 0x10002600 0x00 0x200>;
		phandle = <0xc0>;
	};

	iocfg_rm@10002800 {
		compatible = "mediatek,iocfg_rm";
		reg = <0x00 0x10002800 0x00 0x200>;
		phandle = <0xc1>;
	};

	iocfg_rb@10002a00 {
		compatible = "mediatek,iocfg_rb";
		reg = <0x00 0x10002a00 0x00 0x200>;
		phandle = <0xc2>;
	};

	iocfg_rt@10002c00 {
		compatible = "mediatek,iocfg_rt";
		reg = <0x00 0x10002c00 0x00 0x200>;
		phandle = <0xc3>;
	};

	iocfg_tl@10002e00 {
		compatible = "mediatek,iocfg_tl";
		reg = <0x00 0x10002e00 0x00 0x200>;
		phandle = <0xc4>;
	};

	pericfg@10003000 {
		compatible = "mediatek,pericfg", "syscon";
		reg = <0x00 0x10003000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x69>;
	};

	efuse_dbg@10004000 {
		compatible = "mediatek,efuse_dbg";
		reg = <0x00 0x10004000 0x00 0x1000>;
	};

	gpio@10005000 {
		compatible = "mediatek,gpio", "syscon";
		reg = <0x00 0x10005000 0x00 0x1000>;
		phandle = <0x2e>;
	};

	pinctrl {
		compatible = "mediatek,mt6768-pinctrl";
		reg = <0x00 0x10005000 0x00 0x1000 0x00 0x10002000 0x00 0x200 0x00 0x10002200 0x00 0x200 0x00 0x10002400 0x00 0x200 0x00 0x10002600 0x00 0x200 0x00 0x10002800 0x00 0x200 0x00 0x10002a00 0x00 0x200 0x00 0x10002c00 0x00 0x200 0x00 0x10002e00 0x00 0x200>;
		reg-names = "gpio", "iocfg_lt", "iocfg_lm", "iocfg_lb", "iocfg_bl", "iocfg_rm", "iocfg_rb", "iocfg_rt", "iocfg_tl";
		gpio-controller;
		#gpio-cells = <0x02>;
		gpio-ranges = <0x25 0x00 0x00 0xba>;
		interrupt-controller;
		#interrupt-cells = <0x04>;
		mediatek,eint = <0x32>;
		phandle = <0x25>;

		aud_clk_mosi_off {
			phandle = <0x6e>;

			pins_cmd0_dat {
				pinmux = <0x8800 0x8900>;
			};
		};

		aud_clk_mosi_on {
			phandle = <0x6f>;

			pins_cmd0_dat {
				pinmux = <0x8801>;
				input-schmitt-enable;
			};

			pins_cmd1_dat {
				pinmux = <0x8901>;
				input-schmitt-enable;
			};
		};

		aud_clk_miso_off {
			phandle = <0x70>;

			pins_cmd0_dat {
				pinmux = <0x8c00 0x8d00>;
			};
		};

		aud_clk_miso_on {
			phandle = <0x71>;

			pins_cmd0_dat {
				pinmux = <0x8c01>;
				input-schmitt-enable;
			};

			pins_cmd1_dat {
				pinmux = <0x8d01>;
				input-schmitt-enable;
			};
		};

		aud_dat_mosi_off {
			phandle = <0x72>;

			pins_cmd0_dat {
				pinmux = <0x8800>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0x8900>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x8a00>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd3_dat {
				pinmux = <0x8b00>;
				input-enable;
				slew-rate = <0x00>;
				bias-pull-down;
			};
		};

		aud_dat_mosi_on {
			phandle = <0x73>;

			pins_cmd0_dat {
				pinmux = <0x8801>;
				input-schmitt-enable;
			};

			pins_cmd1_dat {
				pinmux = <0x8901>;
				input-schmitt-enable;
			};

			pins_cmd2_dat {
				pinmux = <0x8a01>;
				input-schmitt-enable;
			};

			pins_cmd3_dat {
				pinmux = <0x8b01>;
				input-schmitt-enable;
			};
		};

		aud_dat_miso_off {
			phandle = <0x74>;

			pins_cmd0_dat {
				pinmux = <0x8c00>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd1_dat {
				pinmux = <0x8d00>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd2_dat {
				pinmux = <0x8e00>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};

			pins_cmd3_dat {
				pinmux = <0x8f00>;
				input-enable;
				slew-rate = <0x00>;
				bias-disable;
			};
		};

		aud_dat_miso_on {
			phandle = <0x75>;

			pins_cmd0_dat {
				pinmux = <0x8c01>;
				input-schmitt-enable;
			};

			pins_cmd1_dat {
				pinmux = <0x8d01>;
				input-schmitt-enable;
			};

			pins_cmd2_dat {
				pinmux = <0x8e01>;
				input-schmitt-enable;
			};

			pins_cmd3_dat {
				pinmux = <0x8f01>;
				input-schmitt-enable;
			};
		};

		aud_gpio_i2s0_off {
			phandle = <0x76>;

			pins_cmd_dat {
				pinmux = <0x2800>;
			};
		};

		aud_gpio_i2s0_on {
			phandle = <0x77>;

			pins_cmd_dat {
				pinmux = <0x2802>;
			};
		};

		aud_gpio_i2s1_off {
			phandle = <0x78>;
		};

		aud_gpio_i2s1_on {
			phandle = <0x79>;
		};

		aud_gpio_i2s2_off {
			phandle = <0x7a>;
		};

		aud_gpio_i2s2_on {
			phandle = <0x7b>;
		};

		aud_gpio_i2s3_off {
			phandle = <0x7c>;

			pins_cmd_dat {
				pinmux = <0x2500 0x2600 0x2400>;
			};
		};

		aud_gpio_i2s3_on {
			phandle = <0x7d>;

			pins_cmd_dat {
				pinmux = <0x2502 0x2602 0x2402>;
			};
		};

		vow_dat_miso_off {
			phandle = <0x7e>;

			pins_cmd1_dat {
				pinmux = <0x8e00>;
			};
		};

		vow_dat_miso_on {
			phandle = <0x7f>;

			pins_cmd1_dat {
				pinmux = <0x8e04>;
			};
		};

		vow_clk_miso_off {
			phandle = <0x80>;

			pins_cmd3_dat {
				pinmux = <0x8f00>;
			};
		};

		vow_clk_miso_on {
			phandle = <0x81>;

			pins_cmd3_dat {
				pinmux = <0x8f04>;
			};
		};

		mmc0default {
			phandle = <0x5f>;

			pins_cmd_dat {
				pinmux = <0x7b01 0x8001 0x7d01 0x8401 0x7e01 0x8101 0x7f01 0x8201 0x7a01>;
				input-enable;
				drive-strength = <0x04>;
				bias-pull-up = <0x65>;
				input-schmitt-enable = <0x01>;
			};

			pins_clk {
				input-enable;
				pinmux = <0x7c01>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_ds {
				input-enable;
				pinmux = <0x8301>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_rst {
				input-enable;
				pinmux = <0x8501>;
				drive-strength = <0x04>;
				bias-pull-up = <0x65>;
				input-schmitt-enable = <0x01>;
			};
		};

		mmc0@0 {
			phandle = <0x60>;

			pins_cmd_dat {
				pinmux = <0x7b01 0x8001 0x7d01 0x8401 0x7e01 0x8101 0x7f01 0x8201 0x7a01>;
				input-enable;
				drive-strength = <0x04>;
				bias-pull-up = <0x65>;
				input-schmitt-enable = <0x01>;
			};

			pins_clk {
				input-enable;
				pinmux = <0x7c01>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_ds {
				input-enable;
				pinmux = <0x8301>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_rst {
				input-enable;
				pinmux = <0x8501>;
				drive-strength = <0x04>;
				bias-pull-up = <0x65>;
				input-schmitt-enable = <0x01>;
			};
		};

		mmc0@1 {
			phandle = <0x61>;

			pins_cmd_dat {
				pinmux = <0x7b01 0x8001 0x7d01 0x8401 0x7e01 0x8101 0x7f01 0x8201 0x7a01>;
				input-enable;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_clk {
				input-enable;
				pinmux = <0x7c01>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_ds {
				input-enable;
				pinmux = <0x8301>;
				drive-strength = <0x04>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_rst {
				input-enable;
				pinmux = <0x8501>;
				drive-strength = <0x04>;
				bias-pull-up = <0x65>;
				input-schmitt-enable = <0x01>;
			};
		};

		mmc1default {
			phandle = <0x63>;

			pins_cmd_dat {
				pinmux = <0xa401 0xa301 0xa201 0xa101 0xaa01>;
				input-enable;
				drive-strength = <0x03>;
				bias-pull-up = <0x65>;
				input-schmitt-enable = <0x01>;
			};

			pins_clk {
				input-enable;
				pinmux = <0xab01>;
				drive-strength = <0x03>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_insert {
				input-enable;
				pinmux = <0x1200>;
				bias-pull-up;
				input-schmitt-enable = <0x01>;
			};
		};

		mmc1@0 {
			phandle = <0x64>;

			pins_cmd_dat {
				pinmux = <0xa401 0xa301 0xa201 0xa101 0xaa01>;
				input-enable;
				drive-strength = <0x03>;
				bias-pull-up = <0x65>;
				input-schmitt-enable = <0x01>;
			};

			pins_clk {
				input-enable;
				pinmux = <0xab01>;
				drive-strength = <0x03>;
				input-schmitt-enable = <0x01>;
			};
		};

		mmc1@1 {
			phandle = <0x65>;

			pins_cmd_dat {
				pinmux = <0xa401 0xa301 0xa201 0xa101 0xaa01>;
				input-enable;
				drive-strength = <0x03>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};

			pins_clk {
				input-enable;
				pinmux = <0xab01>;
				drive-strength = <0x03>;
				bias-pull-down = <0x66>;
				input-schmitt-enable = <0x01>;
			};
		};
	};

	sleep@10006000 {
		compatible = "mediatek,sleep";
		reg = <0x00 0x10006000 0x00 0x1000>;
		interrupts = <0x00 0xc3 0x04 0x00>;
		phandle = <0x06>;
	};

	toprgu@10007000 {
		compatible = "mediatek,mt6768-wdt", "mediatek,mt6589-wdt", "mediatek,toprgu", "syscon", "simple-mfd";
		reg = <0x00 0x10007000 0x00 0x1000>;
		mediatek,rg_dfd_timeout = <0xa0>;
		#reset-cells = <0x01>;
		phandle = <0xc5>;

		reboot-mode {
			compatible = "syscon-reboot-mode";
			offset = <0x24>;
			mask = <0x0f>;
			mode-charger = <0x01>;
			mode-recovery = <0x02>;
			mode-bootloader = <0x03>;
			mode-dm-verity-dev-corrupt = <0x04>;
			mode-kpoc = <0x05>;
			mode-ddr-reserve = <0x06>;
			mode-meta = <0x07>;
			mode-rpmbpk = <0x08>;
		};
	};

	clkchk {
		compatible = "mediatek,mt6768-clkchk";
	};

	pdchk {
		compatible = "mediatek,mt6768-pdchk";
	};

	clocks {

		clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x18cba80>;
			phandle = <0x12>;
		};

		clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0xc65d40>;
			phandle = <0x3b>;
		};

		clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0x7d00>;
			phandle = <0xc6>;
		};

		ulposc1 {
			compatible = "fixed-clock";
			#clock-cells = <0x00>;
			clock-frequency = <0xee6b280>;
			phandle = <0xc7>;
		};
	};

	dcm@10001000 {
		compatible = "mediatek,mt6768-dcm";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0xc538000 0x00 0x10000 0x00 0xc53a800 0x00 0x10000 0x00 0x10228000 0x00 0x2000 0x00 0x10230000 0x00 0x2000 0x00 0x1022a000 0x00 0x2000 0x00 0x10232000 0x00 0x2000 0x00 0x10219000 0x00 0x1000 0x00 0x1022d000 0x00 0x1000 0x00 0x10235000 0x00 0x1000>;
		reg-names = "infracfg_ao", "dcm_mcucfg", "dcm_cpccfg_rg", "dramc_ch0_top0_ao", "dramc_ch1_top0_ao", "dramc_ch0_top1_ao", "dramc_ch1_top1_ao", "emi", "ch0_emi", "ch1_emi";
		phandle = <0xc8>;
	};

	masp@1000a000 {
		compatible = "mediatek,masp";
		reg = <0x00 0x1000a000 0x00 0x1000>;
		interrupts = <0x00 0xcb 0x04 0x00>;
	};

	apirq@1000b000 {
		compatible = "mediatek,mt6983-eint";
		reg = <0x00 0x1000b000 0x00 0x1000>;
		reg-name = "eint";
		mediatek,total-pin-number = <0xa0>;
		mediatek,instance-num = <0x01>;
		interrupts = <0x00 0xba 0x04 0x00>;
		phandle = <0x32>;
	};

	apmixed@1000c000 {
		compatible = "mediatek,apmixed", "syscon";
		reg = <0x00 0x1000c000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x6c>;
	};

	fhctl@1000ce00 {
		compatible = "mediatek,mt6768-fhctl";
		reg = <0x00 0x1000ce00 0x00 0x200 0x00 0x1000c000 0x00 0x1000>;

		map0 {
			domain = "top";
			method = "fhctl-sspm";

			armpll {
				fh-id = <0x00>;
			};

			mainpll {
				fh-id = <0x01>;
			};

			msdcpll {
				fh-id = <0x02>;
			};

			mfgpll {
				fh-id = <0x03>;
			};

			mpll {
				fh-id = <0x05>;
			};

			mmpll {
				fh-id = <0x06>;
			};

			armpll_l {
				fh-id = <0x07>;
			};

			ccipll {
				fh-id = <0x08>;
			};
		};
	};

	pwrap@1000d000 {
		compatible = "mediatek,mt6768-pwrap";
		reg = <0x00 0x1000d000 0x00 0x1000>;
		reg-names = "pwrap";
		interrupts = <0x00 0xc2 0x04 0x00>;
		clocks = <0x12 0x12>;
		clock-names = "spi", "wrap";
		phandle = <0x3a>;

		mt6358-pmic {
			compatible = "mediatek,mt6358";
			interrupt-parent = <0x25>;
			interrupts = <0x90 0x04 0x90 0x00>;
			status = "okay";
			interrupt-controller;
			#interrupt-cells = <0x02>;
			phandle = <0x2d>;

			mt6358rtc {
				compatible = "mediatek,mt6358-rtc";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				phandle = <0xc9>;

				fg_init {
					reg = <0x00 0x01>;
					phandle = <0x35>;
				};

				fg_soc {
					reg = <0x01 0x01>;
					phandle = <0x36>;
				};

				ext_32k {
					reg = <0x02 0x01>;
					bits = <0x06 0x01>;
					phandle = <0xca>;
				};
			};

			mtk_gauge {
				compatible = "mediatek,mt6358-gauge";
				bootmode = <0x26>;
				charger = <0x33>;
				io-channels = <0x34 0x03 0x34 0x00 0x34 0x0e 0x34 0x0f 0x34 0x10>;
				io-channel-names = "pmic_battery_temp", "pmic_battery_voltage", "pmic_bif_voltage", "pmic_ptim_voltage", "pmic_ptim_r";
				nvmem-cells = <0x35 0x36>;
				nvmem-cell-names = "initialization", "state-of-charge";
				difference-fullocv-ith = <0x100>;
				shutdown-1-time = <0x1e>;
				keep-100-percent = <0x01>;
				r-fg-value = <0x0a>;
				embedded-sel = <0x00>;
				pmic-shutdown-current = <0x14>;
				fg-meter-resistance = <0x64>;
				car-tune-value = <0x64>;
				pmic-min-vol = <0x82dc>;
				poweron-system-iboot = <0x1f4>;
				shutdown-gauge0-voltage = <0x84d0>;
				temperature-t0 = <0x32>;
				temperature-t1 = <0x19>;
				temperature-t2 = <0x0a>;
				temperature-t3 = <0x00>;
				temperature-t4 = <0xfffffff6>;
				g-fg-pseudo100-t0 = <0x64>;
				g-fg-pseudo100-t1 = <0x64>;
				g-fg-pseudo100-t2 = <0x64>;
				g-fg-pseudo100-t3 = <0x64>;
				g-fg-pseudo100-t4 = <0x64>;
				q-max-sys-voltage-bat0 = <0xd16>;
				q-max-sys-voltage-bat1 = <0xd16>;
				q-max-sys-voltage-bat2 = <0xd16>;
				q-max-sys-voltage-bat3 = <0xd16>;
				com-fg-meter-resistance = <0x64>;
				com-r-fg-value = <0x00>;
				enable-tmp-intr-suspend = <0x00>;
				active-table = <0x05>;
				multi-temp-gauge0 = <0x01>;
				rbat-pull-up-volt = <0xaf0>;
				battery1_profile_t0_num = <0x64>;
				battery1_profile_t0 = <0x00 0xabfe 0x352 0x203 0xab5b 0x352 0x405 0xaace 0x364 0x608 0xaa4a 0x35d 0x80a 0xa9ce 0x35d 0xa0d 0xa953 0x364 0xc0f 0xa8d4 0x356 0xe12 0xa85c 0x36b 0x1014 0xa7e4 0x36b 0x1217 0xa76b 0x37d 0x1419 0xa6ee 0x376 0x161c 0xa66d 0x36b 0x181f 0xa5ef 0x372 0x1a21 0xa576 0x380 0x1c24 0xa4f8 0x36b 0x1e26 0xa47f 0x380 0x2029 0xa400 0x372 0x222b 0xa385 0x379 0x242e 0xa30d 0x384 0x2630 0xa295 0x384 0x2833 0xa21d 0x384 0x2a35 0xa1a5 0x384 0x2c38 0xa12d 0x384 0x2e3b 0xa0bc 0x396 0x303d 0xa04d 0x39d 0x3240 0x9fd9 0x392 0x3442 0x9f66 0x38b 0x3645 0x9eff 0x3a0 0x3847 0x9e99 0x3b6 0x3a4a 0x9e29 0x3a1 0x3c4c 0x9dc1 0x3af 0x3e4f 0x9d60 0x3b6 0x4051 0x9cfd 0x3b6 0x4254 0x9c9c 0x3c4 0x4457 0x9c43 0x3e4 0x4659 0x9bdc 0x3cf 0x485c 0x9b86 0x3e4 0x4a5e 0x9b31 0x3fa 0x4c61 0x9ad5 0x401 0x4e63 0x9a7b 0x40c 0x5066 0x9a23 0x421 0x5268 0x99c0 0x42d 0x546b 0x9936 0x402 0x566d 0x98a5 0x3c2 0x5870 0x982f 0x3a4 0x5a73 0x97d0 0x39d 0x5c75 0x977f 0x393 0x5e78 0x9737 0x384 0x607a 0x96fb 0x387 0x627d 0x96bf 0x39d 0x647f 0x9683 0x388 0x6682 0x9647 0x384 0x6884 0x9616 0x392 0x6a87 0x95e3 0x393 0x6c89 0x95ac 0x384 0x6e8c 0x9581 0x384 0x708f 0x9556 0x384 0x7291 0x952c 0x399 0x7494 0x9501 0x39d 0x7696 0x94db 0x39d 0x7899 0x94b9 0x3a8 0x7a9b 0x9497 0x3b6 0x7c9e 0x9475 0x3b6 0x7ea0 0x9452 0x3b6 0x80a3 0x9430 0x3b6 0x82a5 0x940e 0x3c8 0x84a8 0x93f1 0x3dd 0x86ab 0x93d3 0x3e8 0x88ad 0x93a4 0x3d4 0x8ab0 0x9357 0x39d 0x8cb2 0x930a 0x39d 0x8eb5 0x92cd 0x39d 0x90b7 0x929f 0x3ae 0x92ba 0x926f 0x3a8 0x94bc 0x923f 0x39d 0x96bf 0x9212 0x396 0x98c1 0x91e1 0x387 0x9ac4 0x91bf 0x39d 0x9cc7 0x919c 0x3b2 0x9ec9 0x916c 0x3a5 0xa0cc 0x9133 0x3ab 0xa2ce 0x90f3 0x3ac 0xa4d1 0x90b4 0x3a4 0xa6d3 0x907b 0x3b3 0xa8d6 0x9025 0x39d 0xaad8 0x8fe0 0x388 0xacdb 0x8fc6 0x384 0xaedd 0x8fc0 0x3a0 0xb0e0 0x8fb8 0x3c0 0xb2e3 0x8fa4 0x3e4 0xb4e5 0x8f83 0x421 0xb6e8 0x8f3f 0x44b 0xb8ea 0x8e0d 0x3f7 0xbaed 0x8c44 0x3fa 0xbcef 0x89ed 0x41d 0xbef2 0x86bc 0x46f 0xc0f4 0x81ae 0x61c 0xc2f7 0x78bf 0xdc0 0xc4f9 0x7058 0x7b7 0xc6fc 0x7058 0x7b7>;
				battery1_profile_t1_num = <0x64>;
				battery1_profile_t1 = <0x00 0xac62 0x47e 0x203 0xabd0 0x47e 0x405 0xab46 0x46c 0x608 0xaac8 0x465 0x80a 0xaa54 0x465 0xa0d 0xa9e2 0x465 0xc0f 0xa96a 0x461 0xe12 0xa8f2 0x44c 0x1014 0xa87a 0x462 0x1217 0xa801 0x465 0x1419 0xa784 0x457 0x161c 0xa707 0x457 0x181f 0xa68c 0x465 0x1a21 0xa60e 0x465 0x1c24 0xa597 0x465 0x1e26 0xa517 0x465 0x2029 0xa496 0x465 0x222b 0xa41b 0x465 0x242e 0xa3a3 0x465 0x2630 0xa32b 0x46c 0x2833 0xa2b2 0x47b 0x2a35 0xa231 0x465 0x2c38 0xa1c2 0x47a 0x2e3b 0xa14b 0x46c 0x303d 0xa0d9 0x481 0x3240 0xa065 0x48c 0x3442 0x9ff0 0x47e 0x3645 0x9f81 0x481 0x3847 0x9f1b 0x497 0x3a4a 0x9eab 0x497 0x3c4c 0x9e43 0x4a9 0x3e4f 0x9ddc 0x4b0 0x4051 0x9d79 0x4c5 0x4254 0x9d18 0x4e2 0x4457 0x9cb3 0x4e6 0x4659 0x9c54 0x4fb 0x485c 0x9bfe 0x526 0x4a5e 0x9ba2 0x52d 0x4c61 0x9b43 0x53b 0x4e63 0x9ae5 0x546 0x5066 0x9a8a 0x54d 0x5268 0x9a33 0x55f 0x546b 0x99cc 0x55f 0x566d 0x994c 0x520 0x5870 0x98bd 0x4bd 0x5a73 0x9842 0x47b 0x5c75 0x97da 0x45b 0x5e78 0x9784 0x44c 0x607a 0x9740 0x44c 0x627d 0x96fb 0x44c 0x647f 0x96bf 0x44c 0x6682 0x9683 0x43a 0x6884 0x964c 0x433 0x6a87 0x9619 0x43d 0x6c89 0x95e8 0x44c 0x6e8c 0x95bc 0x44c 0x708f 0x9589 0x44c 0x7291 0x955e 0x44c 0x7494 0x9533 0x44c 0x7696 0x950d 0x45a 0x7899 0x94eb 0x470 0x7a9b 0x94c9 0x47e 0x7c9e 0x94a7 0x47e 0x7ea0 0x9484 0x47e 0x80a3 0x9462 0x47e 0x82a5 0x9447 0x490 0x84a8 0x942d 0x497 0x86ab 0x940f 0x497 0x88ad 0x93f0 0x497 0x8ab0 0x93d6 0x49a 0x8cb2 0x93bd 0x4b0 0x8eb5 0x9392 0x486 0x90b7 0x9367 0x46d 0x92ba 0x933c 0x457 0x94bc 0x9316 0x456 0x96bf 0x92ee 0x45e 0x98c1 0x92bc 0x44c 0x9ac4 0x9291 0x44c 0x9cc7 0x9277 0x461 0x9ec9 0x924f 0x465 0xa0cc 0x9224 0x465 0xa2ce 0x91f1 0x465 0xa4d1 0x91b2 0x465 0xa6d3 0x9170 0x468 0xa8d6 0x913d 0x47e 0xaad8 0x90f8 0x47e 0xacdb 0x909f 0x45b 0xaedd 0x9068 0x45a 0xb0e0 0x9052 0x46f 0xb2e3 0x9047 0x485 0xb4e5 0x9035 0x49e 0xb6e8 0x9024 0x4c8 0xb8ea 0x8ffa 0x509 0xbaed 0x8f73 0x526 0xbcef 0x8e2a 0x511 0xbef2 0x8c30 0x519 0xc0f4 0x8987 0x574 0xc2f7 0x85c7 0x636 0xc4f9 0x7fc0 0x80e 0xc6fc 0x72b0 0xd61>;
				battery1_profile_t2_num = <0x64>;
				battery1_profile_t2 = <0x00 0xac44 0x6d6 0x203 0xabb2 0x6d6 0x405 0xab2f 0x6e8 0x608 0xaaba 0x6ef 0x80a 0xaa4a 0x6ef 0xa0d 0xa9d8 0x6ef 0xc0f 0xa960 0x6eb 0xe12 0xa8e8 0x6d6 0x1014 0xa870 0x6d6 0x1217 0xa7f7 0x6d6 0x1419 0xa77a 0x6d6 0x161c 0xa6f9 0x6cb 0x181f 0xa67b 0x6c4 0x1a21 0xa602 0x6d6 0x1c24 0xa584 0x6d6 0x1e26 0xa503 0x6c1 0x2029 0xa489 0x6bd 0x222b 0xa411 0x6cb 0x242e 0xa399 0x6d6 0x2630 0xa31e 0x6cf 0x2833 0xa29f 0x6c0 0x2a35 0xa227 0x6d6 0x2c38 0xa1b8 0x6eb 0x2e3b 0xa141 0x6ef 0x303d 0xa0c9 0x6ef 0x3240 0xa055 0x6ef 0x3442 0x9fe8 0x6fd 0x3645 0x9f80 0x721 0x3847 0x9f11 0x721 0x3a4a 0x9eaa 0x736 0x3c4c 0x9e3c 0x74c 0x3e4f 0x9dd2 0x76f 0x4051 0x9d67 0x785 0x4254 0x9cfa 0x785 0x4457 0x9c95 0x785 0x4659 0x9c36 0x785 0x485c 0x9be0 0x79a 0x4a5e 0x9b84 0x7b0 0x4c61 0x9b25 0x7c5 0x4e63 0x9ac3 0x7d0 0x5066 0x9a59 0x7c9 0x5268 0x99e9 0x7aa 0x546b 0x9968 0x755 0x566d 0x98e8 0x6ff 0x5870 0x986e 0x6bb 0x5a73 0x9807 0x696 0x5c75 0x97ac 0x681 0x5e78 0x9759 0x66b 0x607a 0x970e 0x659 0x627d 0x96c9 0x659 0x647f 0x9695 0x66e 0x6682 0x965b 0x672 0x6884 0x9624 0x672 0x6a87 0x95f1 0x672 0x6c89 0x95bd 0x672 0x6e8c 0x958b 0x675 0x708f 0x9560 0x68b 0x7291 0x9536 0x6a0 0x7494 0x950b 0x692 0x7696 0x94e5 0x6a7 0x7899 0x94bf 0x6bd 0x7a9b 0x949a 0x6c4 0x7c9e 0x947f 0x6d6 0x7ea0 0x945c 0x6d6 0x80a3 0x943a 0x6d6 0x82a5 0x941f 0x6d6 0x84a8 0x93ff 0x6d6 0x86ab 0x93e6 0x6e0 0x88ad 0x93d2 0x6ef 0x8ab0 0x93b8 0x6ef 0x8cb2 0x939f 0x6ef 0x8eb5 0x938d 0x704 0x90b7 0x9375 0x708 0x92ba 0x935b 0x716 0x94bc 0x9339 0x717 0x96bf 0x930f 0x708 0x98c1 0x92e4 0x70b 0x9ac4 0x92b9 0x721 0x9cc7 0x9296 0x736 0x9ec9 0x926d 0x75d 0xa0cc 0x9237 0x788 0xa2ce 0x91f7 0x7a8 0xa4d1 0x91b5 0x7c5 0xa6d3 0x9178 0x7ef 0xa8d6 0x9133 0x81a 0xaad8 0x90de 0x85a 0xacdb 0x9096 0x889 0xaedd 0x9062 0x8b4 0xb0e0 0x9040 0x8fe 0xb2e3 0x9026 0x97e 0xb4e5 0x9009 0xa3a 0xb6e8 0x8fdf 0xb51 0xb8ea 0x8f81 0xcbc 0xbaed 0x8e96 0xe3a 0xbcef 0x8cff 0x1019 0xbef2 0x8aad 0x1397 0xc0f4 0x8768 0x1b79 0xc2f7 0x82be 0x2959 0xc4f9 0x78ca 0x1cc8 0xc6fc 0x76f2 0x17ed>;
				battery1_profile_t3_num = <0x64>;
				battery1_profile_t3 = <0x00 0xabc2 0xd7a 0x203 0xab1f 0xd7a 0x405 0xaa99 0xd9e 0x608 0xaa1e 0xd9e 0x80a 0xa9a6 0xd88 0xa0d 0xa92b 0xd6c 0xc0f 0xa8ac 0xd41 0xe12 0xa834 0xd16 0x1014 0xa7bc 0xd00 0x1217 0xa73c 0xcc7 0x1419 0xa6c1 0xca4 0x161c 0xa645 0xc8e 0x181f 0xa5c7 0xc79 0x1a21 0xa54e 0xc60 0x1c24 0xa4d0 0xc36 0x1e26 0xa457 0xc20 0x2029 0xa3df 0xc0a 0x222b 0xa367 0xbf5 0x242e 0xa2ef 0xbe0 0x2630 0xa27a 0xbd8 0x2833 0xa209 0xbe3 0x2a35 0xa191 0xbb8 0x2c38 0xa122 0xbb8 0x2e3b 0xa0ab 0xbb8 0x303d 0xa039 0xbb8 0x3240 0x9fc9 0xbad 0x3442 0x9f5f 0xbad 0x3645 0x9efe 0xbd4 0x3847 0x9e8f 0xbea 0x3a4a 0x9e1f 0xbff 0x3c4c 0x9da9 0xbf1 0x3e4f 0x9d36 0xbdc 0x4051 0x9cc7 0xbc6 0x4254 0x9c5a 0xbb1 0x4457 0x9bf5 0xb9b 0x4659 0x9b96 0xb86 0x485c 0x9b38 0xb86 0x4a5e 0x9acb 0xb62 0x4c61 0x9a5c 0xb37 0x4e63 0x99ec 0xb0d 0x5066 0x997b 0xadb 0x5268 0x9905 0xa9b 0x546b 0x9896 0xa5b 0x566d 0x982f 0xa30 0x5870 0x97d6 0xa17 0x5a73 0x9780 0xa01 0x5c75 0x9733 0xa00 0x5e78 0x96ee 0xa0f 0x607a 0x96aa 0xa0c 0x627d 0x9665 0x9f6 0x647f 0x9631 0xa0b 0x6682 0x95f7 0xa0f 0x6884 0x95c0 0xa1d 0x6a87 0x9591 0xa32 0x6c89 0x9563 0xa41 0x6e8c 0x9531 0xa44 0x708f 0x9506 0xa5a 0x7291 0x94e4 0xa6f 0x7494 0x94bb 0xa85 0x7696 0x9490 0xa8c 0x7899 0x946d 0xaa1 0x7a9b 0x9451 0xabe 0x7c9e 0x9430 0xac1 0x7ea0 0x9416 0xad7 0x80a3 0x93fc 0xaec 0x82a5 0x93e3 0xaf0 0x84a8 0x93cf 0xb0c 0x86ab 0x93be 0xb37 0x88ad 0x93ad 0xb61 0x8ab0 0x939c 0xb8c 0x8cb2 0x938a 0xbb7 0x8eb5 0x9371 0xbf7 0x90b7 0x9357 0xc26 0x92ba 0x9338 0xc51 0x94bc 0x9311 0xc86 0x96bf 0x92e7 0xcc6 0x98c1 0x92ba 0xd0d 0x9ac4 0x9287 0xd78 0x9cc7 0x9254 0xdce 0x9ec9 0x9219 0xe47 0xa0cc 0x91d8 0xec7 0xa2ce 0x9193 0xf5d 0xa4d1 0x914c 0x1008 0xa6d3 0x90fe 0x10b7 0xa8d6 0x90b1 0x1178 0xaad8 0x9075 0x1278 0xacdb 0x9040 0x1368 0xaedd 0x900c 0x1525 0xb0e0 0x8fd5 0x1748 0xb2e3 0x8f91 0x19a5 0xb4e5 0x8f32 0x1cc5 0xb6e8 0x8ea0 0x20f5 0xb8ea 0x8d86 0x2623 0xbaed 0x8bd8 0x2f40 0xbcef 0x8957 0x376f 0xbef2 0x85df 0x3bbc 0xc0f4 0x815a 0x3223 0xc2f7 0x80e8 0x3183 0xc4f9 0x80e8 0x3183 0xc6fc 0x80e8 0x3183>;
				battery1_profile_t4_num = <0x64>;
				battery1_profile_t4 = <0x00 0xac4e 0x500 0x203 0xabe7 0x4fc 0x405 0xab47 0xf51 0x608 0xaaa7 0x1548 0x80a 0xaa11 0x169d 0xa0d 0xa97f 0x1688 0xc0f 0xa8ef 0x166f 0xe12 0xa866 0x1644 0x1014 0xa7dc 0x1603 0x1217 0xa75a 0x15c3 0x1419 0xa6da 0x15cb 0x161c 0xa659 0x15d5 0x181f 0xa5d8 0x15b8 0x1a21 0xa558 0x158e 0x1c24 0xa4da 0x1564 0x1e26 0xa459 0x1523 0x2029 0xa3df 0x1518 0x222b 0xa367 0x150a 0x242e 0xa2ef 0x14f5 0x2630 0xa277 0x14d8 0x2833 0xa1ff 0x14b1 0x2a35 0xa187 0x149b 0x2c38 0xa118 0x149b 0x2e3b 0xa0a1 0x1478 0x303d 0xa02f 0x1469 0x3240 0x9fc8 0x1489 0x3442 0x9f61 0x14a6 0x3645 0x9ee9 0x1482 0x3847 0x9e71 0x1482 0x3a4a 0x9df9 0x1457 0x3c4c 0x9d79 0x142c 0x3e4f 0x9cfe 0x1410 0x4051 0x9c86 0x13e5 0x4254 0x9c11 0x13ac 0x4457 0x9ba3 0x1381 0x4659 0x9b3c 0x1356 0x485c 0x9ad5 0x1341 0x4a5e 0x9a6e 0x134f 0x4c61 0x9a07 0x1300 0x4e63 0x999c 0x12cb 0x5066 0x9930 0x12d2 0x5268 0x98cc 0x12c3 0x546b 0x986e 0x12d9 0x566d 0x980f 0x129a 0x5870 0x97b8 0x12e6 0x5a73 0x9762 0x12a9 0x5c75 0x9711 0x1271 0x5e78 0x96c6 0x128e 0x607a 0x9683 0x128b 0x627d 0x9647 0x1275 0x647f 0x960b 0x128a 0x6682 0x95cf 0x12c3 0x6884 0x9598 0x12f5 0x6a87 0x9565 0x1315 0x6c89 0x9534 0x132b 0x6e8c 0x9509 0x1347 0x708f 0x94de 0x1387 0x7291 0x94bc 0x13b2 0x7494 0x9493 0x13dd 0x7696 0x946d 0x13fa 0x7899 0x9454 0x1459 0x7a9b 0x9440 0x14c6 0x7c9e 0x9427 0x14be 0x7ea0 0x9416 0x14ff 0x80a3 0x9405 0x1594 0x82a5 0x93f4 0x15e3 0x84a8 0x93dd 0x1615 0x86ab 0x93c8 0x1689 0x88ad 0x93b4 0x1727 0x8ab0 0x939c 0x178f 0x8cb2 0x938a 0x1865 0x8eb5 0x9368 0x18fd 0x90b7 0x934d 0x1970 0x92ba 0x932e 0x1a2e 0x94bc 0x9307 0x1ae7 0x96bf 0x92dd 0x1b82 0x98c1 0x92b2 0x1c58 0x9ac4 0x9287 0x1d2f 0x9cc7 0x924b 0x1e05 0x9ec9 0x920f 0x1eed 0xa0cc 0x91d3 0x2011 0xa2ce 0x9193 0x2152 0xa4d1 0x914e 0x228d 0xa6d3 0x910a 0x23d6 0xa8d6 0x90c5 0x25c3 0xaad8 0x9089 0x27da 0xacdb 0x904d 0x2a39 0xaedd 0x9011 0x2d4e 0xb0e0 0x8fd1 0x30f1 0xb2e3 0x8f89 0x3539 0xb4e5 0x8f36 0x3a39 0xb6e8 0x8ebd 0x3e29 0xb8ea 0x8e02 0x4297 0xbaed 0x8cdb 0x47ed 0xbcef 0x8b73 0x4aac 0xbef2 0x89ae 0x46c8 0xc0f4 0x870a 0x405b 0xc2f7 0x870a 0x405b 0xc4f9 0x870a 0x405b 0xc6fc 0x870a 0x405b>;
				battery0_profile_t0_num = <0x64>;
				battery0_profile_t0 = <0x00 0xac1c 0x33e 0x205 0xab5e 0x33a 0x40b 0xaac5 0x34b 0x610 0xaa3e 0x361 0x816 0xa9c1 0x36b 0xa1b 0xa948 0x36b 0xc21 0xa8d0 0x36f 0xe26 0xa856 0x383 0x102c 0xa7d5 0x36e 0x1231 0xa75b 0x36b 0x1437 0xa6dc 0x36b 0x163c 0xa660 0x377 0x1842 0xa5e4 0x384 0x1a47 0xa564 0x384 0x1c4d 0xa4ec 0x386 0x1e52 0xa473 0x39b 0x2058 0xa3f2 0x389 0x225d 0xa377 0x395 0x2463 0xa2fd 0x390 0x2668 0xa284 0x38e 0x286d 0xa20d 0x3a4 0x2a73 0xa19c 0x3b3 0x2c78 0xa123 0x39d 0x2e7e 0xa0ab 0x39d 0x3083 0xa040 0x3af 0x3289 0x9fd3 0x3b6 0x348e 0x9f63 0x3b6 0x3694 0x9ef3 0x3ae 0x3899 0x9e84 0x3a1 0x3a9f 0x9e1d 0x3b7 0x3ca4 0x9dbe 0x3cc 0x3eaa 0x9d58 0x3cf 0x40af 0x9cf6 0x3cf 0x42b5 0x9c97 0x3cf 0x44ba 0x9c3c 0x3d8 0x46c0 0x9be4 0x3e3 0x48c5 0x9b86 0x3d2 0x4acb 0x9b39 0x3fd 0x4cd0 0x9ae3 0x415 0x4ed6 0x9a93 0x42a 0x50db 0x9a41 0x440 0x52e0 0x99e6 0x45f 0x54e6 0x9977 0x460 0x56eb 0x98dd 0x3fc 0x58f1 0x984a 0x3d1 0x5af6 0x97e1 0x3ba 0x5cfc 0x978e 0x3b6 0x5f01 0x9746 0x3a8 0x6107 0x9705 0x39d 0x630c 0x96c9 0x39d 0x6512 0x968e 0x39d 0x6717 0x965a 0x39d 0x691d 0x961d 0x39d 0x6b22 0x95ef 0x39d 0x6d28 0x95be 0x39d 0x6f2d 0x958f 0x39d 0x7133 0x9563 0x3a5 0x7338 0x9538 0x3b1 0x753e 0x950e 0x39e 0x7743 0x94eb 0x3b4 0x7948 0x94c9 0x3b6 0x7b4e 0x94a6 0x3b6 0x7d53 0x9484 0x3c3 0x7f59 0x9465 0x3d8 0x815e 0x9449 0x3e2 0x8364 0x9427 0x3d1 0x8569 0x940d 0x3e7 0x876f 0x93f3 0x3fc 0x8974 0x93cc 0x3f0 0x8b7a 0x9391 0x3cd 0x8d7f 0x9343 0x3ac 0x8f85 0x92f8 0x3a4 0x918a 0x92c5 0x3b6 0x9390 0x929a 0x3b6 0x9595 0x926f 0x3b6 0x979b 0x9244 0x3b6 0x99a0 0x9219 0x3c5 0x9ba6 0x91ee 0x3c4 0x9dab 0x91c6 0x3be 0x9fb1 0x91a0 0x3cf 0xa1b6 0x916c 0x3ce 0xa3bb 0x9127 0x3b9 0xa5c1 0x90e9 0x3c9 0xa7c6 0x90ad 0x3cf 0xa9cc 0x9062 0x3cf 0xabd1 0x9013 0x3be 0xadd7 0x8fda 0x39d 0xafdc 0x8fca 0x3a0 0xb1e2 0x8fca 0x3cc 0xb3e7 0x8fba 0x3e3 0xb5ed 0x8fa2 0x41a 0xb7f2 0x8f6d 0x44e 0xb9f8 0x8eae 0x433 0xbbfd 0x8d27 0x3f5 0xbe03 0x8b04 0x423 0xc008 0x8830 0x464 0xc20e 0x83c5 0x4f9 0xc413 0x7a01 0x1347 0xc619 0x708a 0x81b 0xc81e 0x708a 0x81b>;
				battery0_profile_t1_num = <0x64>;
				battery0_profile_t1 = <0x00 0xac80 0x44c 0x205 0xabd4 0x44c 0x40b 0xab44 0x44c 0x610 0xaac6 0x44c 0x816 0xaa4d 0x44c 0xa1b 0xa9d7 0x44c 0xc21 0xa966 0x44c 0xe26 0xa8ed 0x44c 0x102c 0xa874 0x44c 0x1231 0xa7f4 0x439 0x1437 0xa779 0x443 0x163c 0xa6fb 0x44c 0x1842 0xa67d 0x44c 0x1a47 0xa602 0x44c 0x1c4d 0xa582 0x44c 0x1e52 0xa509 0x44c 0x2058 0xa488 0x438 0x225d 0xa40d 0x444 0x2463 0xa38e 0x43f 0x2668 0xa314 0x447 0x286d 0xa2a1 0x465 0x2a73 0xa228 0x465 0x2c78 0xa1af 0x465 0x2e7e 0xa13f 0x47a 0x3083 0xa0c8 0x46c 0x3289 0xa055 0x473 0x348e 0x9fe5 0x47e 0x3694 0x9f78 0x486 0x3899 0x9f0e 0x493 0x3a9f 0x9e9f 0x47f 0x3ca4 0x9e37 0x494 0x3eaa 0x9dd0 0x497 0x40af 0x9d6e 0x4a6 0x42b5 0x9d0f 0x4bc 0x44ba 0x9cb1 0x4d2 0x46c0 0x9c54 0x4e7 0x48c5 0x9bfd 0x4fb 0x4acb 0x9b9e 0x4fb 0x4cd0 0x9b4f 0x536 0x4ed6 0x9afb 0x556 0x50db 0x9aa5 0x55f 0x52e0 0x9a4a 0x568 0x54e6 0x99e9 0x578 0x56eb 0x997e 0x56e 0x58f1 0x98f4 0x518 0x5af6 0x9861 0x4ad 0x5cfc 0x97ea 0x463 0x5f01 0x9790 0x44c 0x6107 0x9747 0x44c 0x630c 0x9705 0x44c 0x6512 0x96c8 0x449 0x6717 0x968c 0x433 0x691d 0x9658 0x449 0x6b22 0x9624 0x44c 0x6d28 0x95f0 0x43d 0x6f2d 0x95c1 0x433 0x7133 0x9595 0x433 0x7338 0x956a 0x433 0x753e 0x9540 0x434 0x7743 0x951d 0x44a 0x7948 0x94fb 0x460 0x7b4e 0x94d8 0x465 0x7d53 0x94b6 0x465 0x7f59 0x9493 0x465 0x815e 0x9473 0x46b 0x8364 0x9459 0x47e 0x8569 0x943f 0x47e 0x876f 0x9425 0x47e 0x8974 0x940c 0x48f 0x8b7a 0x93f2 0x497 0x8d7f 0x93d4 0x497 0x8f85 0x93af 0x48a 0x918a 0x9383 0x462 0x9390 0x9358 0x44c 0x9595 0x9336 0x44c 0x979b 0x930c 0x43a 0x99a0 0x92e1 0x433 0x9ba6 0x92ba 0x43e 0x9dab 0x9298 0x44c 0x9fb1 0x9274 0x44c 0xa1b6 0x9249 0x44c 0xa3bb 0x921d 0x44c 0xa5c1 0x91dc 0x44c 0xa7c6 0x919d 0x44c 0xa9cc 0x9160 0x458 0xabd1 0x911d 0x45c 0xadd7 0x90ce 0x447 0xafdc 0x907c 0x435 0xb1e2 0x9062 0x44b 0xb3e7 0x9050 0x44c 0xb5ed 0x9045 0x46e 0xb7f2 0x9037 0x48b 0xb9f8 0x901a 0x4ab 0xbbfd 0x8fc8 0x4cf 0xbe03 0x8ef4 0x4e2 0xc008 0x8d2b 0x4e2 0xc20e 0x8a9f 0x50c 0xc413 0x86fb 0x590 0xc619 0x804c 0x90d 0xc81e 0x73f0 0x10fe>;
				battery0_profile_t2_num = <0x64>;
				battery0_profile_t2 = <0x00 0xac58 0x672 0x205 0xabb4 0x672 0x40b 0xab35 0x684 0x610 0xaabc 0x68b 0x816 0xaa48 0x68b 0xa1b 0xa9d7 0x693 0xc21 0xa966 0x6a0 0xe26 0xa8ed 0x68b 0x102c 0xa874 0x68b 0x1231 0xa7fb 0x68b 0x1437 0xa77c 0x68b 0x163c 0xa700 0x68b 0x1842 0xa684 0x682 0x1a47 0xa602 0x672 0x1c4d 0xa582 0x674 0x1e52 0xa509 0x689 0x2058 0xa488 0x677 0x225d 0xa40d 0x683 0x2463 0xa393 0x68b 0x2668 0xa31a 0x68b 0x286d 0xa2a1 0x692 0x2a73 0xa228 0x6a4 0x2c78 0xa1af 0x6a4 0x2e7e 0xa13f 0x6b9 0x3083 0xa0c8 0x6ab 0x3289 0xa055 0x6b2 0x348e 0x9fe5 0x6c8 0x3694 0x9f78 0x6d6 0x3899 0x9f10 0x6da 0x3a9f 0x9ea9 0x6f0 0x3ca4 0x9e41 0x71c 0x3eaa 0x9dd2 0x734 0x40af 0x9d68 0x749 0x42b5 0x9d01 0x753 0x44ba 0x9c9d 0x753 0x46c0 0x9c40 0x758 0x48c5 0x9be9 0x76f 0x4acb 0x9b93 0x79a 0x4cd0 0x9b3d 0x7b2 0x4ed6 0x9ae0 0x7c7 0x50db 0x9a81 0x7d0 0x52e0 0x9a1b 0x7bd 0x54e6 0x99a4 0x786 0x56eb 0x991b 0x730 0x58f1 0x9899 0x6da 0x5af6 0x9820 0x683 0x5cfc 0x97bc 0x650 0x5f01 0x9768 0x640 0x6107 0x971f 0x636 0x630c 0x96dd 0x62e 0x6512 0x96a0 0x63d 0x6717 0x9664 0x627 0x691d 0x9630 0x63d 0x6b22 0x95fc 0x62e 0x6d28 0x95c8 0x636 0x6f2d 0x9599 0x640 0x7133 0x956d 0x640 0x7338 0x9542 0x640 0x753e 0x9518 0x641 0x7743 0x94f5 0x657 0x7948 0x94d3 0x66d 0x7b4e 0x94b0 0x672 0x7d53 0x948e 0x672 0x7f59 0x946b 0x672 0x815e 0x944b 0x678 0x8364 0x9431 0x68b 0x8569 0x9417 0x68b 0x876f 0x93fd 0x69f 0x8974 0x93e4 0x693 0x8b7a 0x93cf 0x699 0x8d7f 0x93ba 0x69a 0x8f85 0x93a3 0x692 0x918a 0x9390 0x6a1 0x9390 0x9376 0x68b 0x9595 0x935c 0x6a0 0x979b 0x9334 0x692 0x99a0 0x9303 0x67c 0x9ba6 0x92d8 0x67d 0x9dab 0x92b3 0x68b 0x9fb1 0x9288 0x68f 0xa1b6 0x925c 0x6a5 0xa3bb 0x9228 0x6d1 0xa5c1 0x91de 0x6d6 0xa7c6 0x919d 0x6e5 0xa9cc 0x915c 0x707 0xabd1 0x910f 0x732 0xadd7 0x90ba 0x759 0xafdc 0x9071 0x772 0xb1e2 0x9058 0x7b3 0xb3e7 0x903e 0x7df 0xb5ed 0x9024 0x83d 0xb7f2 0x9005 0x8d1 0xb9f8 0x8fce 0x9a5 0xbbfd 0x8f43 0xad5 0xbe03 0x8dfd 0xcc3 0xc008 0x8bbb 0x10b9 0xc20e 0x886b 0x1ed7 0xc413 0x8394 0x3781 0xc619 0x7f1c 0x2cec 0xc81e 0x7f1c 0x2cec>;
				battery0_profile_t3_num = <0x64>;
				battery0_profile_t3 = <0x00 0xabc2 0xc9e 0x205 0xab27 0xc9a 0x40b 0xaaa9 0xcab 0x610 0xaa30 0xca3 0x816 0xa9b7 0xc8e 0xa1b 0xa941 0xc78 0xc21 0xa8d0 0xc5e 0xe26 0xa857 0xc34 0x102c 0xa7de 0xc1f 0x1231 0xa765 0xc09 0x1437 0xa6ed 0xbe4 0x163c 0xa674 0xbc5 0x1842 0xa5f8 0xbaf 0x1a47 0xa578 0xb9a 0x1c4d 0xa4ff 0xb82 0x1e52 0xa47d 0xb57 0x2058 0xa404 0xb40 0x225d 0xa38b 0xb3b 0x2463 0xa311 0xb2e 0x2668 0xa298 0xb22 0x286d 0xa221 0xb22 0x2a73 0xa1b0 0xb1f 0x2c78 0xa137 0xb09 0x2e7e 0xa0c7 0xb1e 0x3083 0xa057 0xb22 0x3289 0x9fe7 0xb22 0x348e 0x9f7b 0xb2d 0x3694 0x9f14 0xb4a 0x3899 0x9eaa 0xb6d 0x3a9f 0x9e3a 0xb6e 0x3ca4 0x9dca 0xb83 0x3eaa 0x9d5a 0xb73 0x40af 0x9cea 0xb6d 0x42b5 0x9c83 0xb6d 0x44ba 0x9c21 0xb5c 0x46c0 0x9bbe 0xb40 0x48c5 0x9b66 0xb52 0x4acb 0x9aff 0xb3d 0x4cd0 0x9a9f 0xb3b 0x4ed6 0x9a2d 0xb0a 0x50db 0x99b9 0xad6 0x52e0 0x9945 0xa98 0x54e6 0x98cf 0xa48 0x56eb 0x9860 0xa0a 0x58f1 0x97f8 0x9df 0x5af6 0x97a1 0x9c8 0x5cfc 0x9752 0x9b3 0x5f01 0x9704 0x99d 0x6107 0x96bf 0x992 0x630c 0x9683 0x992 0x6512 0x9648 0x995 0x6717 0x9614 0x9ab 0x691d 0x95d7 0x995 0x6b22 0x95a9 0x9a4 0x6d28 0x9578 0x9ab 0x6f2d 0x9549 0x9ab 0x7133 0x951d 0x9b3 0x7338 0x94f4 0x9c9 0x753e 0x94d1 0x9dd 0x7743 0x94a6 0x9dd 0x7948 0x9483 0x9dd 0x7b4e 0x9460 0x9ed 0x7d53 0x9443 0xa03 0x7f59 0x9429 0xa0f 0x815e 0x940f 0xa15 0x8364 0x93f5 0xa28 0x8569 0x93db 0xa28 0x876f 0x93d2 0xa51 0x8974 0x93c2 0xa5a 0x8b7a 0x93b1 0xa68 0x8d7f 0x93a0 0xa87 0x8f85 0x938f 0xab2 0x918a 0x937c 0xada 0x9390 0x9362 0xaf0 0x9595 0x9340 0xb05 0x979b 0x9316 0xb2d 0x99a0 0x92eb 0xb58 0x9ba6 0x92bb 0xb83 0x9dab 0x9288 0xbbe 0x9fb1 0x9252 0xc14 0xa1b6 0x9215 0xc6b 0xa3bb 0x91c8 0xcd7 0xa5c1 0x917a 0xd42 0xa7c6 0x9133 0xddc 0xa9cc 0x90df 0xe89 0xabd1 0x9087 0xf35 0xadd7 0x9040 0x1015 0xafdc 0x900d 0x119f 0xb1e2 0x8fea 0x136b 0xb3e7 0x8faf 0x15d2 0xb5ed 0x8f73 0x19b5 0xb7f2 0x8f11 0x1ffb 0xb9f8 0x8e3d 0x2c33 0xbbfd 0x8c90 0x3e89 0xbe03 0x894a 0x45e2 0xc008 0x82f0 0x3601 0xc20e 0x82f0 0x3601 0xc413 0x82f0 0x3601 0xc619 0x82f0 0x3601 0xc81e 0x82f0 0x3601>;
				battery0_profile_t4_num = <0x64>;
				battery0_profile_t4 = <0x00 0xac6c 0x4ce 0x205 0xabeb 0x4ca 0x40b 0xab54 0xcff 0x610 0xaab8 0x1362 0x816 0xaa26 0x1598 0xa1b 0xa99f 0x1584 0xc21 0xa91e 0x158c 0xe26 0xa89c 0x1561 0x102c 0xa81b 0x1536 0x1231 0xa7a1 0x150b 0x1437 0xa722 0x14ff 0x163c 0xa6a6 0x14f3 0x1842 0xa62a 0x14d5 0x1a47 0xa5aa 0x14af 0x1c4d 0xa531 0x1495 0x1e52 0xa4af 0x1455 0x2058 0xa436 0x1450 0x225d 0xa3bd 0x143f 0x2463 0xa343 0x141c 0x2668 0xa2ca 0x13fb 0x286d 0xa253 0x13ec 0x2a73 0xa1e2 0x13e9 0x2c78 0xa169 0x13d3 0x2e7e 0xa0f1 0x13be 0x3083 0xa07f 0x13a8 0x3289 0xa015 0x13af 0x348e 0x9fad 0x13c5 0x3694 0x9f43 0x13d3 0x3899 0x9ed1 0x13d3 0x3a9f 0x9e58 0x13d2 0x3ca4 0x9ddf 0x13bd 0x3eaa 0x9d67 0x13ba 0x40af 0x9cee 0x137c 0x42b5 0x9c7a 0x134a 0x44ba 0x9c0a 0x1323 0x46c0 0x9b9c 0x12e8 0x48c5 0x9b35 0x12be 0x4acb 0x9ad6 0x12a9 0x4cd0 0x9a67 0x1258 0x4ed6 0x99f7 0x1222 0x50db 0x998c 0x121e 0x52e0 0x9921 0x1221 0x54e6 0x98b6 0x11ff 0x56eb 0x9857 0x11cb 0x58f1 0x97f8 0x11f6 0x5af6 0x97a1 0x1191 0x5cfc 0x974b 0x118c 0x5f01 0x9700 0x1186 0x6107 0x96bb 0x1171 0x630c 0x9679 0x1162 0x6512 0x963c 0x1169 0x6717 0x9600 0x1194 0x691d 0x95cc 0x11bf 0x6b22 0x9598 0x11d8 0x6d28 0x9564 0x11c1 0x6f2d 0x9530 0x11c4 0x7133 0x9503 0x11f0 0x7338 0x94de 0x121b 0x753e 0x94b3 0x1243 0x7743 0x9488 0x1243 0x7948 0x946d 0x12a5 0x7b4e 0x9453 0x12b0 0x7d53 0x9439 0x12b4 0x7f59 0x9423 0x12e5 0x815e 0x9411 0x1330 0x8364 0x9400 0x135b 0x8569 0x93ef 0x1386 0x876f 0x93de 0x13ee 0x8974 0x93cc 0x1449 0x8b7a 0x93bb 0x14c8 0x8d7f 0x93aa 0x1541 0x8f85 0x9396 0x1597 0x918a 0x937c 0x15fa 0x9390 0x9362 0x16a7 0x9595 0x9348 0x173e 0x979b 0x9327 0x17e7 0x99a0 0x92ff 0x1885 0x9ba6 0x92cf 0x191b 0x9dab 0x929f 0x19d9 0x9fb1 0x9270 0x1adf 0xa1b6 0x9234 0x1bf7 0xa3bb 0x91ef 0x1cfa 0xa5c1 0x91a2 0x1e0f 0xa7c6 0x9154 0x1f65 0xa9cc 0x9107 0x20ec 0xabd1 0x90b6 0x22b9 0xadd7 0x9060 0x24fd 0xafdc 0x900b 0x27d3 0xb1e2 0x8fce 0x2b56 0xb3e7 0x8fa2 0x30ed 0xb5ed 0x8f69 0x389e 0xb7f2 0x8f27 0x4255 0xb9f8 0x8ecf 0x4e6d 0xbbfd 0x8e31 0x5222 0xbe03 0x8c70 0x4dd4 0xc008 0x8b92 0x4baf 0xc20e 0x8b92 0x4baf 0xc413 0x8b92 0x4baf 0xc619 0x8b92 0x4baf 0xc81e 0x8b92 0x4baf>;
				phandle = <0x27>;
			};

			mt6358-efuse {
				compatible = "mediatek,mt6358-efuse";
				#address-cells = <0x01>;
				#size-cells = <0x01>;
				phandle = <0x38>;
			};

			mt6358_ts_buck1 {
				compatible = "mediatek,mt6358_ts_buck1";
				io-channels = <0x34 0x06>;
				io-channel-names = "pmic_buck1_temp";
				interconnects = <0x37 0x01>;
				phandle = <0xcb>;
			};

			mt6358_ts_buck2 {
				compatible = "mediatek,mt6358_ts_buck2";
				io-channels = <0x34 0x07>;
				io-channel-names = "pmic_buck2_temp";
				interconnects = <0x37 0x01>;
				phandle = <0xcc>;
			};

			mt6358_ts_buck3 {
				compatible = "mediatek,mt6358_ts_buck3";
				io-channels = <0x34 0x08>;
				io-channel-names = "pmic_buck3_temp";
				interconnects = <0x37 0x01>;
				phandle = <0xcd>;
			};

			mtk_ts_pmic {
				compatible = "mediatek,mtk_ts_pmic";
				io-channels = <0x34 0x05 0x34 0x06 0x34 0x07 0x34 0x08>;
				io-channel-names = "pmic_chip_temp", "pmic_buck1_temp", "pmic_buck2_temp", "pmic_buck3_temp";
				interconnects = <0x34 0x01>;
				#interconnect-cells = <0x01>;
				phandle = <0x37>;
			};

			mt635x-auxadc {
				compatible = "mediatek,mt6358-auxadc";
				#io-channel-cells = <0x01>;
				cali-efuse-offset = <0x01>;
				nvmem = <0x38>;
				nvmem-names = "auxadc_efuse_dev";
				phandle = <0x34>;

				batadc {
					channel = <0x00>;
					resistance-ratio = <0x03 0x01>;
					avg-num = <0x80>;
				};

				vcdt {
					channel = <0x02>;
				};

				bat_temp {
					channel = <0x03>;
					resistance-ratio = <0x02 0x01>;
				};

				chip_temp {
					channel = <0x05>;
				};

				vcore_temp {
					channel = <0x06>;
				};

				vproc_temp {
					channel = <0x07>;
				};

				vgpu_temp {
					channel = <0x08>;
				};

				accdet {
					channel = <0x09>;
				};

				dcxo_volt {
					channel = <0x0a>;
					resistance-ratio = <0x03 0x02>;
				};

				tsx_temp {
					channel = <0x0b>;
					avg-num = <0x80>;
				};

				hpofs_cal {
					channel = <0x0c>;
					avg-num = <0x100>;
				};

				dcxo_temp {
					channel = <0x0d>;
					avg-num = <0x10>;
				};

				vbif {
					channel = <0x0e>;
					resistance-ratio = <0x02 0x01>;
				};

				imp {
					channel = <0x0f>;
					resistance-ratio = <0x03 0x01>;
					avg-num = <0x80>;
				};

				imix_r {
					channel = <0x10>;
					val = <0x5a>;
				};
			};

			mt6358keys {
				compatible = "mediatek,mt6358-keys";
				mediatek,long-press-mode = <0x01>;
				power-off-time-sec = <0x00>;
				phandle = <0xce>;

				power {
					linux,keycodes = <0x74>;
					wakeup-source;
				};

				home {
					linux,keycodes = <0x72>;
				};
			};

			accdet {
				compatible = "mediatek,mt6358-accdet";
				accdet-name = "mt6358-accdet";
				accdet-mic-vol = <0x06>;
				headset-mode-setting = <0x500 0x500 0x01 0x1f0 0x800 0x800 0x20 0x44 0x00 0x00 0x0e 0x00 0x00 0x00 0x00>;
				accdet-plugout-debounce = <0x01>;
				accdet-mic-mode = <0x01>;
				headset-eint-level-pol = <0x08>;
				headset-three-key-threshold = <0x00 0x50 0xdc 0x190>;
				headset-three-key-threshold-CDD = <0x00 0x79 0xc0 0x258>;
				headset-four-key-threshold = <0x00 0x3a 0x79 0xc0 0x190>;
				io-channels = <0x34 0x09>;
				io-channel-names = "pmic_accdet";
				nvmem = <0x38>;
				nvmem-names = "mt63xx-accdet-efuse";
				status = "okay";
				phandle = <0xcf>;
			};

			mt6358-clkbuf {
				compatible = "mediatek,mt6358-clkbuf";
				phandle = <0x96>;

				XO-SOC {
					xo-id = <0x00>;
				};

				XO-WCN {
					xo-id = <0x01>;
				};

				XO-NFC {
					xo-id = <0x02>;
				};

				XO-CEL {
					xo-id = <0x03>;
				};

				XO-RSV2 {
					xo-id = <0x05>;
				};

				XO-EXT {
					perms = <0x3ffff>;
					xo-id = <0x06>;
				};
			};

			mtk_dynamic_loading_throttling {
				compatible = "mediatek,mt6358-dynamic_loading_throttling";
				uvlo-level = <0xa28>;
				io-channels = <0x34 0x0f 0x34 0x10 0x34 0x00>;
				io-channel-names = "pmic_ptim", "pmic_imix_r", "pmic_batadc";
				phandle = <0xd0>;
			};

			pmic_lbat_service {
				compatible = "mediatek,mt6358-lbat_service";
				phandle = <0xd1>;
			};

			mtk_battery_oc_throttling {
				compatible = "mediatek,mt6358-battery_oc_throttling";
				oc-thd-h = <0x123e>;
				oc-thd-l = <0x157c>;
				phandle = <0xd2>;
			};

			mt6358regulator {
				compatible = "mediatek,mt6358-regulator";
				phandle = <0xd3>;

				buck_vdram1 {
					regulator-name = "vdram1";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x1fda4c>;
					regulator-enable-ramp-delay = <0x00>;
					regulator-always-on;
					phandle = <0xd4>;
				};

				buck_vcore {
					regulator-name = "vcore";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-always-on;
					phandle = <0x30>;
				};

				buck_vpa {
					regulator-name = "vpa";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x37b1d0>;
					regulator-enable-ramp-delay = <0xfa>;
					phandle = <0xd5>;
				};

				buck_vproc11 {
					regulator-name = "vproc11";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-always-on;
					phandle = <0x5c>;
				};

				buck_vproc12 {
					regulator-name = "vproc12";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					regulator-always-on;
					phandle = <0x5d>;
				};

				buck_vgpu {
					regulator-name = "vgpu";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xc8>;
					phandle = <0xd6>;
				};

				buck_vs2 {
					regulator-name = "vs2";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x1fda4c>;
					regulator-enable-ramp-delay = <0x00>;
					regulator-always-on;
					phandle = <0xd7>;
				};

				buck_vmodem {
					regulator-name = "vmodem";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0x384>;
					regulator-always-on;
					phandle = <0x43>;
				};

				buck_vs1 {
					regulator-name = "vs1";
					regulator-min-microvolt = <0xf4240>;
					regulator-max-microvolt = <0x277b6c>;
					regulator-enable-ramp-delay = <0x00>;
					regulator-always-on;
					phandle = <0xd8>;
				};

				ldo_vdram2 {
					regulator-name = "vdram2";
					regulator-min-microvolt = <0x927c0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xce4>;
					phandle = <0x47>;
				};

				ldo_vibr {
					regulator-name = "vibr";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0x53>;
				};

				ldo_vrf12 {
					regulator-name = "vrf12";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0xd9>;
				};

				ldo_vio18 {
					regulator-name = "vio18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0xa8c>;
					regulator-always-on;
					phandle = <0xda>;
				};

				ldo_vusb {
					regulator-name = "vusb";
					regulator-min-microvolt = <0x2dc6c0>;
					regulator-max-microvolt = <0x2f4d60>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-always-on;
					phandle = <0xdb>;
				};

				ldo_vcamio {
					regulator-name = "vcamio";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xdc>;
				};

				ldo_vcamd {
					regulator-name = "vcamd";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xdd>;
				};

				ldo_vcn18 {
					regulator-name = "vcn18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xde>;
				};

				ldo_vfe28 {
					regulator-name = "vfe28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xdf>;
				};

				ldo_vsram_proc11 {
					regulator-name = "vsram_proc11";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-always-on;
					phandle = <0xe0>;
				};

				ldo_vcn28 {
					regulator-name = "vcn28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xe1>;
				};

				ldo_vsram_others {
					regulator-name = "vsram_others";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-always-on;
					phandle = <0x31>;
				};

				ldo_vsram_gpu {
					regulator-name = "vsram_gpu";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					phandle = <0xe2>;
				};

				ldo_vxo22 {
					regulator-name = "vxo22";
					regulator-min-microvolt = <0x2191c0>;
					regulator-max-microvolt = <0x2191c0>;
					regulator-enable-ramp-delay = <0x78>;
					regulator-always-on;
					phandle = <0xe3>;
				};

				ldo_vefuse {
					regulator-name = "vefuse";
					regulator-min-microvolt = <0x19f0a0>;
					regulator-max-microvolt = <0x1cfde0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xe4>;
				};

				ldo_vaux18 {
					regulator-name = "vaux18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-always-on;
					phandle = <0xe5>;
				};

				ldo_vmch {
					regulator-name = "vmch";
					regulator-min-microvolt = <0x2c4020>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0xe6>;
				};

				ldo_vbif28 {
					regulator-name = "vbif28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-always-on;
					phandle = <0xe7>;
				};

				ldo_vsram_proc12 {
					regulator-name = "vsram_proc12";
					regulator-min-microvolt = <0x7a120>;
					regulator-max-microvolt = <0x13bdb6>;
					regulator-enable-ramp-delay = <0xf0>;
					regulator-always-on;
					phandle = <0xe8>;
				};

				ldo_vcama1 {
					regulator-name = "vcama1";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xe9>;
				};

				ldo_vemc {
					regulator-name = "vemc";
					regulator-min-microvolt = <0x2c4020>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					regulator-always-on;
					phandle = <0x62>;
				};

				ldo_vio28 {
					regulator-name = "vio28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xea>;
				};

				ldo_va12 {
					regulator-name = "va12";
					regulator-min-microvolt = <0x124f80>;
					regulator-max-microvolt = <0x124f80>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-always-on;
					phandle = <0xeb>;
				};

				ldo_vrf18 {
					regulator-name = "vrf18";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x1b7740>;
					regulator-enable-ramp-delay = <0x78>;
					phandle = <0xec>;
				};

				ldo_vcn33_bt {
					regulator-name = "vcn33_bt";
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xed>;
				};

				ldo_vcn33_wifi {
					regulator-name = "vcn33_wifi";
					regulator-min-microvolt = <0x325aa0>;
					regulator-max-microvolt = <0x3567e0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xee>;
				};

				ldo_vcama2 {
					regulator-name = "vcama2";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xef>;
				};

				ldo_vmc {
					regulator-name = "vmc";
					regulator-min-microvolt = <0x1b7740>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0x67>;
				};

				ldo_vldo28 {
					regulator-name = "vldo28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2dc6c0>;
					regulator-enable-ramp-delay = <0x10e>;
					phandle = <0xf0>;
				};

				ldo_vaud28 {
					regulator-name = "vaud28";
					regulator-min-microvolt = <0x2ab980>;
					regulator-max-microvolt = <0x2ab980>;
					regulator-enable-ramp-delay = <0x10e>;
					regulator-always-on;
					phandle = <0x39>;
				};

				ldo_va09 {
					regulator-name = "va09";
					regulator-min-microvolt = <0xdbba0>;
					regulator-max-microvolt = <0xdbba0>;
					regulator-enable-ramp-delay = <0x108>;
					regulator-boot-on;
					phandle = <0xf1>;
				};

				VMCH_EINT_HIGH {
					regulator-name = "mt6358_vmch_eint_high";
					regulator-min-microvolt = <0x2c4020>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0xf2>;
				};

				VMCH_EINT_LOW {
					regulator-name = "mt6358_vmch_eint_low";
					regulator-min-microvolt = <0x2c4020>;
					regulator-max-microvolt = <0x325aa0>;
					regulator-enable-ramp-delay = <0x3c>;
					phandle = <0x66>;
				};
			};

			mt6358_rtc {
				compatible = "mediatek,mt6358-rtc";
				bootmode = <0x26>;
				interrupts = <0x40 0x00>;
				interrupt-names = "rtc";
				base = <0x580>;
				apply-lpsd-solution;
				phandle = <0xf3>;
			};

			mt6358codec {
				compatible = "mediatek,mt6358-sound";
				mediatek,dmic-mode = <0x00>;
				mediatek,mic-type = <0x01>;
				io-channels = <0x34 0x0c>;
				io-channel-names = "pmic_hpofs_cal";
				nvmem = <0x38>;
				nvmem-names = "pmic-hp-efuse";
				reg-vaud28-supply = <0x39>;
				phandle = <0xf4>;
			};

			mt6358_consys {
				compatible = "mediatek,mt6358-consys";
				phandle = <0xf5>;
			};

			mt63xx_debug {
				compatible = "mediatek,mt63xx-debug";
			};

			mtk_chrdet {
				compatible = "mediatek,mtk-chr-det";
				io-channels = <0x34 0x02>;
				io-channel-names = "pmic_vbus";
				bootmode = <0x26>;
				vcdt_int_active;
				phandle = <0xf6>;
			};
		};
	};

	battery-manager {
		compatible = "mediatek,battery manager";
		gauge1 = <0x27>;
		charger = <0x33>;
		bootmode = <0x26>;
		phandle = <0xf7>;
	};

	pwraphal@ {
		compatible = "mediatek,pwraph";
		mediatek,pwrap-regmap = <0x3a>;
		phandle = <0xf8>;
	};

	pwrap_mpu@1000d000 {
		compatible = "mediatek,pwrap_mpu";
		reg = <0x00 0x1000d000 0x00 0x1000>;
	};

	pwrap_p2p@1005cb000 {
		compatible = "mediatek,pwrap_p2p";
		reg = <0x00 0x105cb000 0x00 0x1000>;
	};

	pwrap_md32@10448000 {
		compatible = "mediatek,pwrap_md32";
		reg = <0x00 0x10448000 0x00 0x1000>;
	};

	sleep_reg_md@1000f000 {
		compatible = "mediatek,sleep_reg_md";
		reg = <0x00 0x1000f000 0x00 0x1000>;
	};

	kp@10010000 {
		compatible = "mediatek,kp";
		reg = <0x00 0x10010000 0x00 0x1000>;
		interrupts = <0x00 0x49 0x01 0x00>;
		mediatek,key-debounce-ms = <0x400>;
		mediatek,hw-map-num = <0x48>;
		mediatek,hw-init-map = <0x00 0x73 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00 0x00>;
		clocks = <0x12>;
		clock-names = "kpd";
		phandle = <0xf9>;
	};

	mrdump_ext_rst {
		compatible = "mediatek, mrdump_ext_rst-eint";
		mode = "IRQ";
		status = "okay";
		phandle = <0xfa>;
	};

	topmisc@10011000 {
		compatible = "mediatek,topmisc";
		reg = <0x00 0x10011000 0x00 0x1000>;
	};

	dvfsrc@10012000 {
		compatible = "mediatek,mt6768-dvfsrc";
		reg = <0x00 0x10012000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
		reg-names = "dvfsrc", "spm";
		#interconnect-cells = <0x01>;
		phandle = <0x02>;

		dvfsrc-vcore {
			regulator-name = "dvfsrc-vcore";
			regulator-min-microvolt = <0x9eb10>;
			regulator-max-microvolt = "", "\f5";
			regulator-always-on;
			phandle = <0x0e>;
		};

		dvfsrc-vscp {
			regulator-name = "dvfsrc-vscp";
			regulator-min-microvolt = <0x9eb10>;
			regulator-max-microvolt = "", "\f5";
			regulator-always-on;
			phandle = <0x2f>;
		};

		opp2 {
			opp-peak-KBps = <0x00 0x00 0x00 0x00>;
			phandle = <0x05>;
		};

		opp1 {
			opp-peak-KBps = <0x00 0x4dd1e0 0x00 0x39fbc0>;
			phandle = <0x04>;
		};

		opp0 {
			opp-peak-KBps = <0x00 0x73f780 0x00 0x4dd1e0>;
			phandle = <0x03>;
		};

		dvfsrc-helper {
			compatible = "mediatek,dvfsrc-helper";
			rc-vcore-supply = <0x0e>;
			rc-vscp-supply = <0x2f>;
			interconnects = <0x02 0x18 0x02 0x00 0x02 0x18 0x02 0x00>;
			interconnect-names = "icc-bw", "icc-perf-bw";
			required-opps = <0x03 0x04 0x05>;
		};

		dvfsrc-met {
			compatible = "mediatek,dvfsrc-met";
		};
	};

	qos@00110b80 {
		compatible = "mediatek,mt6768-qos";
		reg = <0x00 0x110b80 0x00 0x80>;
	};

	mbist_ao@10013000 {
		compatible = "mediatek,mbist_ao";
		reg = <0x00 0x10013000 0x00 0x1000>;
	};

	apcldmain_ao@10014000 {
		compatible = "mediatek,apcldmain_ao";
		reg = <0x00 0x10014000 0x00 0x400>;
	};

	apcldmaout_ao@10014400 {
		compatible = "mediatek,apcldmaout_ao";
		reg = <0x00 0x10014400 0x00 0x400>;
	};

	apcldmamisc_ao@10014800 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014800 0x00 0x400>;
	};

	apcldmamisc_ao@10014c00 {
		compatible = "mediatek,apcldmamisc_ao";
		reg = <0x00 0x10014c00 0x00 0x400>;
	};

	ddrphy@10015000 {
		compatible = "mediatek,ddrphy";
		reg = <0x00 0x10015000 0x00 0x1000>;
	};

	aes_top0@10016000 {
		compatible = "mediatek,aes_top0";
		reg = <0x00 0x10016000 0x00 0x1000>;
	};

	systimer@10017000 {
		compatible = "mediatek,mt6768-timer", "mediatek,mt6765-timer", "mediatek,sys_timer";
		reg = <0x00 0x10017000 0x00 0x1000>;
		interrupts = <0x00 0xcf 0x04 0x00 0x00 0xd0 0x04 0x00 0x00 0xd1 0x04 0x00>;
		clocks = <0x3b>;
		phandle = <0xfb>;
	};

	modem_temp_share@10018000 {
		compatible = "mediatek,modem_temp_share";
		reg = <0x00 0x10018000 0x00 0x1000>;
	};

	security_ao@1001a000 {
		compatible = "mediatek,security_ao";
		reg = <0x00 0x1001a000 0x00 0x1000>;
	};

	topckgen_ao@1001b000 {
		compatible = "mediatek,topckgen_ao";
		reg = <0x00 0x1001b000 0x00 0x1000>;
	};

	iocfg_0@10002000 {
		compatible = "mediatek,iocfg_0";
		reg = <0x00 0x10002000 0x00 0x200>;
	};

	iocfg_1@10002200 {
		compatible = "mediatek,iocfg_1";
		reg = <0x00 0x10002200 0x00 0x200>;
	};

	iocfg_2@10002400 {
		compatible = "mediatek,iocfg_2";
		reg = <0x00 0x10002400 0x00 0x200>;
	};

	iocfg_3@10002600 {
		compatible = "mediatek,iocfg_3";
		reg = <0x00 0x10002600 0x00 0x200>;
	};

	iocfg_4@10002800 {
		compatible = "mediatek,iocfg_4";
		reg = <0x00 0x10002800 0x00 0x200>;
	};

	iocfg_5@10002a00 {
		compatible = "mediatek,iocfg_5";
		reg = <0x00 0x10002a00 0x00 0x200>;
	};

	mdcldmain_ao@10015000 {
		compatible = "mediatek,mdcldmain_ao";
		reg = <0x00 0x10015000 0x00 0x400>;
	};

	mdcldmaout_ao@10015400 {
		compatible = "mediatek,mdcldmaout_ao";
		reg = <0x00 0x10015400 0x00 0x400>;
	};

	mdcldmamisc_ao@10015800 {
		compatible = "mediatek,mdcldmamisc_ao";
		reg = <0x00 0x10015800 0x00 0x400>;
	};

	sys_cirq@10204000 {
		compatible = "mediatek,sys_cirq";
		reg = <0x00 0x10204000 0x00 0x1000>;
		mediatek,cirq_num = <0xe8>;
		mediatek,spi_start_offset = <0x40>;
		interrupts = <0x00 0x127 0x04 0x00>;
	};

	mcucfg_mp0_counter@0c530000 {
		compatible = "mediatek,mcucfg_mp0_counter";
		reg = <0x00 0xc530000 0x00 0x10000>;
	};

	mcucfg@0c530000 {
		compatible = "mediatek,mcucfg";
		reg = <0x00 0xc530000 0x00 0x10000>;
		phandle = <0xfc>;
	};

	m4u@10205000 {
		cell-index = <0x00>;
		compatible = "mediatek,mt6768-m4u";
		reg = <0x00 0x10205000 0x00 0x1000>;
		mediatek,larbs = <0x09 0x3c 0x3d 0x3e 0x3f>;
		interrupts = <0x00 0xae 0x04 0x00>;
		#iommu-cells = <0x01>;
		phandle = <0x0a>;
	};

	iommu_mtee_pa_mode {
		compatible = "mediatek,iommu_mtee_pa_mode";
	};

	mtk_iommu_debug {
		compatible = "mediatek,mt6768-iommu-debug";
	};

	secure_m4u {
		compatible = "mediatek,secure_m4u";
		mediatek,mm_m4u = <0x0a>;
		interrupts = <0x00 0xae 0x04 0x00>;
		iommus = <0x0a 0x20 0x0a 0x80 0x0a 0x01>;
	};

	mtk_iommu_tee_debug {
		compatible = "mediatek,mt6768-iommu-tee-debug";
	};

	mtkheap-region-prot {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_prot_region";
		trusted-mem-type = <0x01>;
		region-heap-align-name = "mtk_prot_region-aligned";
		iommus = <0x0a 0x00>;
	};

	mtkheap-region-svp {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_svp_region";
		trusted-mem-type = <0x00>;
		region-heap-align-name = "mtk_svp_region-aligned";
		iommus = <0x0a 0x00>;
		phandle = <0xfd>;
	};

	mtkheap-region-wfd {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_wfd_region";
		trusted-mem-type = <0x02>;
		region-heap-align-name = "mtk_wfd_region-aligned";
		iommus = <0x0a 0x00>;
		phandle = <0xfe>;
	};

	mtkheap-region-tui {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_tui_region";
		trusted-mem-type = <0x08>;
		region-heap-align-name = "mtk_tui_region-aligned";
		iommus = <0x0a 0x00>;
		phandle = <0xff>;
	};

	dmaheap_test0 {
		compatible = "mediatek, mtk_dmabufheap, iommu0";
		iommus = <0x0a 0x03>;
		phandle = <0x100>;
	};

	dmaheap_test1 {
		compatible = "mediatek, mtk_dmabufheap, iommu1";
		iommus = <0x0a 0x07>;
		phandle = <0x101>;
	};

	iommu_test {
		compatible = "mediatek,ktf-iommu-test";
		iommus = <0x0a 0x00>;
	};

	devapc@10207000 {
		compatible = "mediatek,mt6768-devapc";
		reg = <0x00 0x10207000 0x00 0x1000 0x00 0x1000e000 0x00 0x1000 0x00 0x10033000 0x00 0x1000 0x00 0x10c000 0x00 0x1000>;
		interrupts = <0x00 0x9f 0x04 0x00>;
		clocks = <0x07 0x28>;
		clock-names = "devapc-infra-clock";
	};

	hwrng {
		compatible = "arm,sec-rng";
		methods = "smc";
		method-fid = [02 6a];
		quality = [03 84];
		phandle = <0x102>;
	};

	bus_dbg@10208000 {
		compatible = "mediatek,bus_dbg-v2";
		reg = <0x00 0x10208000 0x00 0x1000 0x00 0x10001000 0x00 0x1000>;
		mediatek,bus_dbg_con_offset = <0x2fc>;
		interrupts = <0x00 0x9e 0x04 0x00>;
	};

	ap_ccif0@10209000 {
		compatible = "mediatek,ap_ccif0";
		reg = <0x00 0x10209000 0x00 0x1000>;
		interrupts = <0x00 0xa4 0x04 0x00>;
	};

	md_ccif0@1020a000 {
		compatible = "mediatek,md_ccif0";
		reg = <0x00 0x1020a000 0x00 0x1000>;
	};

	ap_ccif1@1020b000 {
		compatible = "mediatek,ap_ccif1";
		reg = <0x00 0x1020b000 0x00 0x1000>;
		interrupts = <0x00 0xa6 0x04 0x00>;
	};

	md_ccif1@1020c000 {
		compatible = "mediatek,md_ccif1";
		reg = <0x00 0x1020c000 0x00 0x1000>;
	};

	infra_mbist@1020d000 {
		compatible = "mediatek,infra_mbist";
		reg = <0x00 0x1020d000 0x00 0x1000>;
	};

	infracfg@1020e000 {
		compatible = "mediatek,infracfg";
		reg = <0x00 0x1020e000 0x00 0x1000>;
	};

	efuse@11c10000 {
		compatible = "mediatek,devinfo";
		reg = <0x00 0x11c10000 0x00 0x10000>;
		#address-cells = <0x01>;
		#size-cells = <0x01>;
		phandle = <0x54>;

		segment@78 {
			reg = <0x78 0x04>;
			phandle = <0x45>;
		};

		u2-phy-data {
			reg = <0x1ac 0x04>;
			phandle = <0x6b>;
		};

		ptpod@c8 {
			reg = <0xc8 0x3c>;
			phandle = <0x46>;
		};

		data1 {
			reg = <0x190 0x48>;
			phandle = <0x5e>;
		};
	};

	trng@1020f000 {
		compatible = "mediatek,trng";
		reg = <0x00 0x1020f000 0x00 0x1000>;
		interrupts = <0x00 0xb0 0x04 0x00>;
	};

	dxcc_sec@10210000 {
		compatible = "mediatek,dxcc_sec";
		reg = <0x00 0x10210000 0x00 0x1000>;
		interrupts = <0x00 0xb1 0x04 0x00>;
	};

	mcupm_sram2@10211000 {
		compatible = "mediatek,mcupm_sram2";
		reg = <0x00 0x10211000 0x00 0x1000>;
	};

	cqdma-controller@10212000 {
		compatible = "mediatek,mt6765-cqdma";
		reg = <0x00 0x10212000 0x00 0x80 0x00 0x10212080 0x00 0x80 0x00 0x10212100 0x00 0x80>;
		interrupts = <0x00 0x86 0x04 0x00 0x00 0x87 0x04 0x00 0x00 0x88 0x04 0x00>;
		dma-channel-mask = <0x3f>;
		dma-channels = <0x03>;
		dma-requests = <0x0a>;
		#dma-cells = <0x01>;
	};

	mcupm_sram3@10213000 {
		compatible = "mediatek,mcupm_sram3";
		reg = <0x00 0x10213000 0x00 0x1000>;
	};

	sramrom@10214000 {
		compatible = "mediatek,sramrom";
		reg = <0x00 0x10214000 0x00 0x1000>;
	};

	mcupm_reg@10216000 {
		compatible = "mediatek,mcupm_reg";
		reg = <0x00 0x10216000 0x00 0x1000>;
	};

	mcupm_sram0@10217000 {
		compatible = "mediatek,mcupm_sram0";
		reg = <0x00 0x10217000 0x00 0x1000>;
	};

	mcupm_sram1@10218000 {
		compatible = "mediatek,mcupm_sram1";
		reg = <0x00 0x10218000 0x00 0x1000>;
	};

	emichn@0x1022d000 {
		compatible = "mediatek,mt6779-emichn", "mediatek,common-emichn";
		reg = <0x00 0x1022d000 0x00 0x1000 0x00 0x10235000 0x00 0x1000>;
		phandle = <0x40>;
	};

	emicen@10219000 {
		compatible = "mediatek,mt6779-emicen", "mediatek,common-emicen";
		reg = <0x00 0x10219000 0x00 0x1000>;
		mediatek,emi-reg = <0x40>;
		phandle = <0x41>;
	};

	emiisu {
		compatible = "mediatek,mt6779-emiisu", "mediatek,common-emiisu";
		ctrl_intf = <0x01>;
	};

	emictrl {
		compatible = "mediatek,common-emictrl";
		mediatek,emi-reg = <0x41>;
	};

	emimpu@10226000 {
		compatible = "mediatek,mt6779-emimpu", "mediatek,common-emimpu";
		reg = <0x00 0x10226000 0x00 0x1000>;
		mediatek,emi-reg = <0x41>;
		interrupts = <0x00 0xa1 0x04 0x00>;
		region_cnt = <0x20>;
		domain_cnt = <0x10>;
		addr_align = <0x10>;
		ap_region = <0x1f>;
		ap_apc = <0x00 0x05 0x05 0x05 0x00 0x05 0x06 0x05 0x00 0x00 0x05 0x00 0x00 0x00 0x05 0x05>;
		dump = <0x1f0 0x1f8 0x1fc>;
		clear = <0x160 0xffffffff 0x10 0x200 0x03 0x10 0x1f0 0x80000000 0x01>;
		clear_md = <0x1fc 0x80000000 0x01>;
		ctrl_intf = <0x01>;
		slverr = <0x00>;
		bypass = <0x01>;
	};

	chn_emi@1021a000 {
		compatible = "mediatek,chn_emi";
		reg = <0x00 0x1021a000 0x00 0x1000>;
	};

	apcldmain@1021b000 {
		compatible = "mediatek,apcldmain";
		reg = <0x00 0x1021b000 0x00 0x100>;
	};

	apcldmain@1021b100 {
		compatible = "mediatek,apcldmain";
		reg = <0x00 0x1021b100 0x00 0x100>;
	};

	apcldmaout@1021b400 {
		compatible = "mediatek,apcldmaout";
		reg = <0x00 0x1021b400 0x00 0x100>;
	};

	apcldmaout@1021b500 {
		compatible = "mediatek,apcldmaout";
		reg = <0x00 0x1021b500 0x00 0x100>;
	};

	apcldmamisc@1021b800 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021b800 0x00 0x100>;
		interrupts = <0x00 0xb4 0x04 0x00>;
	};

	apcldmamisc@1021b900 {
		compatible = "mediatek,apcldmamisc";
		reg = <0x00 0x1021b900 0x00 0x400>;
	};

	mdcldmain@1021c000 {
		compatible = "mediatek,mdcldmain";
		reg = <0x00 0x1021c000 0x00 0x400>;
	};

	mdcldmaout@1021c400 {
		compatible = "mediatek,mdcldmaout";
		reg = <0x00 0x1021c400 0x00 0x400>;
	};

	mdcldmamisc@1021c000 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x00 0x1021c000 0x00 0x1000>;
	};

	mdcldmamisc@1021c900 {
		compatible = "mediatek,mdcldmamisc";
		reg = <0x00 0x1021c900 0x00 0x400>;
	};

	ccifdriver@10209000 {
		compatible = "mediatek,ccci_ccif";
		reg = <0x00 0x10209000 0x00 0x1000 0x00 0x1020a000 0x00 0x1000>;
		mediatek,sram-size = <0x200>;
		interrupts = <0x00 0xa4 0x04 0x00 0x00 0xa5 0x04 0x00>;
		clocks = <0x07 0x29 0x07 0x2c 0x07 0x23 0x07 0x24 0x07 0x51 0x07 0x52>;
		clock-names = "infra-ccif-ap", "infra-ccif-md", "infra-ccif1-ap", "infra-ccif1-md", "infra-ccif2-ap", "infra-ccif2-md";
		phandle = <0x103>;
	};

	cldmadriver@10014000 {
		compatible = "mediatek,ccci_cldma";
		reg = <0x00 0x10014000 0x00 0x1000 0x00 0x1021b000 0x00 0x1000>;
		interrupts = <0x00 0xb4 0x04 0x00>;
		mediatek,cldma-capability = <0x06>;
		mediatek,md-generation = <0x1895>;
		mediatek,platform = <0x1a70>;
		clocks = <0x07 0x32>;
		clock-names = "infra-cldma-bclk";
		cldma-infracfg = <0x07>;
		phandle = <0x104>;
	};

	mddriver {
		compatible = "mediatek,mddriver", "mediatek,mddriver-mt6768";
		interrupts = <0x00 0x4b 0x01 0x00 0x00 0xa4 0x04 0x00 0x00 0xa5 0x04 0x00>;
		mediatek,mdhif-type = <0x03>;
		mediatek,md-id = <0x00>;
		mediatek,ap-plat-info = <0x1a70>;
		mediatek,md-generation = <0x1895>;
		mediatek,offset-epon-md1 = <0x1c24>;
		mediatek,cldma-capability = <0x06>;
		mediatek,boot-status-value = <0x54430007>;
		mediatek,power-flow-config = <0x01>;
		mediatek,srclken-o1 = <0x00>;
		clocks = <0x42 0x00>;
		clock-names = "scp-sys-md1-main";
		ccci-infracfg = <0x07>;
		ccci-topckgen = <0x08>;
		dvfsrc-vcore-supply = <0x0e>;
		md-vmodem-supply = <0x43>;
		md-vmodem = <0xb71b0 0xb71b0>;
		phandle = <0x105>;
	};

	md-auxadc {
		compatible = "mediatek,md_auxadc";
		io-channels = <0x44 0x02>;
		io-channel-names = "md-channel";
		phandle = <0x106>;
	};

	ccci-scp {
		compatible = "mediatek,ccci_md_scp";
		reg = <0x00 0x1023c000 0x00 0x1000 0x00 0x1023d000 0x00 0x1000>;
		clocks = <0x07 0x51 0x07 0x52>;
		clock-names = "infra-ccif2-ap", "infra-ccif2-md";
		phandle = <0x107>;
	};

	MD1-SIM1-HOT-PLUG-EINT {
		phandle = <0x108>;
	};

	MD1-SIM2-HOT-PLUG-EINT {
		phandle = <0x109>;
	};

	bpi_bsi_slv0@1021e000 {
		compatible = "mediatek,bpi_bsi_slv0";
		reg = <0x00 0x1021e000 0x00 0x1000>;
	};

	bpi_bsi_slv1@1021f000 {
		compatible = "mediatek,bpi_bsi_slv1";
		reg = <0x00 0x1021f000 0x00 0x6000>;
	};

	bpi_bsi_slv2@10225000 {
		compatible = "mediatek,bpi_bsi_slv2";
		reg = <0x00 0x10225000 0x00 0x1000>;
	};

	dvfsp@10227000 {
		compatible = "mediatek,dvfsp";
		reg = <0x00 0x10227000 0x00 0x1000>;
	};

	dvfsp@00110c00 {
		compatible = "mediatek,mt6768-dvfsp";
		reg = <0x00 0x110c00 0x00 0x1400 0x00 0x110c00 0x00 0x1400>;
		state = <0x01>;
		change_flag = <0x00>;
		little-rise-time = <0x3e8>;
		little-down-time = <0x2ee>;
		big-rise-time = <0x3e8>;
		big-down-time = <0x2ee>;
		L-table = <0x6a4 0x38 0x02 0x01 0x659 0x35 0x02 0x01 0x5dc 0x30 0x02 0x01 0x5aa 0x2e 0x02 0x01 0x55f 0x2b 0x02 0x01 0x52d 0x29 0x02 0x01 0x4fb 0x27 0x02 0x01 0x497 0x22 0x02 0x01 0x44c 0x29 0x02 0x01 0x41a 0x1d 0x02 0x01 0x3e7 0x1b 0x02 0x01 0x3b6 0x19 0x02 0x01 0x384 0x17 0x02 0x01 0x352 0x15 0x04 0x01 0x306 0x13 0x04 0x01 0x1f4 0x10 0x04 0x01>;
		B-table = <0x7d0 0x48 0x01 0x01 0x79e 0x45 0x01 0x01 0x76c 0x41 0x01 0x01 0x73a 0x3d 0x01 0x01 0x708 0x3a 0x01 0x01 0x6ae 0x36 0x01 0x01 0x655 0x32 0x01 0x01 0x60c 0x30 0x02 0x01 0x5a3 0x2b 0x02 0x01 0x54a 0x27 0x02 0x01 0x4f1 0x24 0x02 0x01 0x498 0x20 0x02 0x01 0x43f 0x1d 0x02 0x01 0x3e6 0x19 0x02 0x01 0x38d 0x16 0x02 0x01 0x352 0x13 0x02 0x01>;
		CCI-table = <0x4a3 0x38 0x02 0x01 0x460 0x34 0x02 0x01 0x419 0x30 0x02 0x01 0x3f6 0x2e 0x02 0x01 0x3c1 0x2b 0x02 0x01 0x38d 0x28 0x02 0x01 0x358 0x24 0x02 0x01 0x335 0x22 0x02 0x01 0x300 0x1f 0x02 0x01 0x2dd 0x1d 0x04 0x01 0x2ba 0x1b 0x04 0x01 0x297 0x19 0x04 0x01 0x274 0x17 0x04 0x01 0x251 0x15 0x04 0x01 0x3a 0x13 0x04 0x01 0x1f4 0x10 0x04 0x01>;
		phandle = <0x10a>;
	};

	mt_cpufreq {
		compatible = "mediatek,mt-cpufreq";
		nvmem-cells = <0x45 0x46>;
		nvmem-cell-names = "efuse_segment_cell", "efuse_ptpod_cell";
		phandle = <0x10b>;
	};

	dramc@1022a000 {
		compatible = "mediatek,common-dramc";
		reg = <0x00 0x1022a000 0x00 0x2000 0x00 0x10232000 0x00 0x2000 0x00 0x1022c000 0x00 0x1000 0x00 0x10234000 0x00 0x1000 0x00 0x10228000 0x00 0x2000 0x00 0x10230000 0x00 0x2000 0x00 0x1022e000 0x00 0x1000 0x00 0x10236000 0x00 0x1000 0x00 0x10006000 0x00 0x1000>;
		mr4-version = <0x01>;
		mr4-rg = <0x90 0xffff 0x00>;
		fmeter-version = <0x00>;
		crystal-freq = <0x34>;
		pll-id = <0x510 0x80000000 0x1f>;
		shu-lv = <0xe4 0x06 0x01>;
		shu-of = <0x500>;
		sdmpcw = <0xd9c 0xffff0000 0x10 0xd94 0xffff0000 0x10>;
		prediv = <0xda8 0xc0000 0x12 0xda0 0xc0000 0x12>;
		posdiv = <0xda8 0x07 0x00 0xda0 0x07 0x00>;
		ckdiv4 = <0xd18 0x8000000 0x1b 0xd18 0x8000000 0x1b>;
		vdram2-enable = <0x01>;
		vdram2-supply = <0x47>;
	};

	mdpsys_config@14000000 {
		compatible = "mediatek,mdpsys_config";
		clocks = <0x0b 0x17 0x0b 0x1c 0x0b 0x1d>;
		clock-names = "CAM_MDP", "IMG_DL_RELAY", "IMG_DL_ASYNC_TOP";
		iommus = <0x0a 0x04 0x0a 0x05 0x0a 0x06>;
		dma-mask-bit = <0x23>;
		phandle = <0x48>;
	};

	gce@10238000 {
		compatible = "mediatek,mdp", "syscon";
		reg = <0x00 0x10238000 0x00 0x4000>;
		#clock-cells = <0x01>;
		interrupts = <0x00 0xaa 0x04 0x00>;
		mdpsys_config = <0x48>;
		mmsys-config = <0x0b>;
		mdp_rdma0 = <0x49>;
		mdp_rsz0 = <0x4a>;
		mdp_rsz1 = <0x4b>;
		mdp_wdma0 = <0x4c>;
		mdp_wrot0 = <0x4d>;
		mdp_tdshp0 = <0x4e>;
		mdp_color0 = <0x4f>;
		mdp_ccorr0 = <0x50>;
		mm-mutex = <0x51>;
		mediatek,larb = <0x09>;
		disp_mutex_reg = <0x14016000 0x1000>;
		g3d_config_base = <0x13000000 0x00 0xffff0000>;
		mmsys_config_base = <0x14000000 0x01 0xffff0000>;
		disp_dither_base = <0x14010000 0x02 0xffff0000>;
		mm_na_base = <0x14020000 0x03 0xffff0000>;
		imgsys_base = <0x15020000 0x04 0xffff0000>;
		vdec_gcon_base = <0x18800000 0x05 0xffff0000>;
		venc_gcon_base = <0x18810000 0x06 0xffff0000>;
		conn_peri_base = <0x18820000 0x07 0xffff0000>;
		topckgen_base = <0x18830000 0x08 0xffff0000>;
		kp_base = <0x18840000 0x09 0xffff0000>;
		scp_sram_base = <0x10000000 0x0a 0xffff0000>;
		infra_na3_base = <0x10010000 0x0b 0xffff0000>;
		infra_na4_base = <0x10020000 0x0c 0xffff0000>;
		scp_base = <0x10030000 0x0d 0xffff0000>;
		mcucfg_base = <0x10040000 0x0e 0xffff0000>;
		gcpu_base = <0x10050000 0x0f 0xffff0000>;
		usb0_base = <0x10200000 0x10 0xffff0000>;
		usb_sif_base = <0x10280000 0x11 0xffff0000>;
		audio_base = <0x17000000 0x12 0xffff0000>;
		vdec_base = <0x17010000 0x13 0xffff0000>;
		msdc2_base = <0x17020000 0x14 0xffff0000>;
		vdec1_base = <0x17030000 0x15 0xffff0000>;
		msdc3_base = <0x18000000 0x16 0xffff0000>;
		ap_dma_base = <0x18010000 0x17 0xffff0000>;
		gce_base = <0x18020000 0x18 0xffff0000>;
		vdec2_base = <0x18040000 0x19 0xffff0000>;
		vdec3_base = <0x18050000 0x1a 0xffff0000>;
		camsys_base = <0x18080000 0x1b 0xffff0000>;
		camsys1_base = <0x180a0000 0x1c 0xffff0000>;
		camsys2_base = <0x180b0000 0x1d 0xffff0000>;
		pwm_sw_base = <0x1100e000 0x63 0xffff0000>;
		mdp-rdma0-sof = <0x00>;
		mdp-ccorr0-sof = <0x01>;
		mdp-rsz0-sof = <0x02>;
		mdp-rsz1-sof = <0x03>;
		mdp-wdma-sof = <0x04>;
		mdp-wrot0-sof = <0x05>;
		mdp-tdshp0-sof = <0x06>;
		disp-ovl0-sof = <0x07>;
		disp-2l-ovl0-sof = <0x08>;
		disp-rdma0-sof = <0x09>;
		disp-wdma0-sof = <0x0a>;
		disp-color0-sof = <0x0b>;
		disp-ccorr0-sof = <0x0c>;
		disp-aal0-sof = <0x0d>;
		disp-gamma0-sof = <0x0e>;
		disp-dither0-sof = <0x0f>;
		disp-dsi0-sof = <0x10>;
		disp-rsz0-sof = <0x11>;
		img-dl-relay-sof = <0x12>;
		disp-pwm0-sof = <0x13>;
		mdp-rdma0-frame-done = <0x14>;
		mdp-ccorr0-frame-done = <0x15>;
		mdp-rsz0-frame-done = <0x16>;
		mdp-rsz1-frame-done = <0x17>;
		mdp-wrot0-write-frame-done = <0x18>;
		mdp-wdma-frame-done = <0x19>;
		mdp-tdshp0-frame-done = <0x1a>;
		disp-ovl0-frame-done = <0x1b>;
		disp-2l-ovl0-frame-done = <0x1c>;
		disp-rsz0-frame-done = <0x1d>;
		disp-rdma0-frame-done = <0x1e>;
		disp-wdma0-frame-done = <0x1f>;
		disp-color0-frame-done = <0x20>;
		disp-ccorr0-frame-done = <0x21>;
		disp-aal0-frame-done = <0x22>;
		disp-gamma0-frame-done = <0x23>;
		disp-dither0-frame-done = <0x24>;
		disp-dsi0-frame-done = <0x25>;
		stream-done-0 = <0x82>;
		stream-done-1 = <0x83>;
		stream-done-2 = <0x84>;
		stream-done-3 = <0x85>;
		stream-done-4 = <0x86>;
		stream-done-5 = <0x87>;
		stream-done-6 = <0x88>;
		stream-done-7 = <0x89>;
		stream-done-8 = <0x8a>;
		stream-done-9 = <0x8b>;
		buf-underrun-event-0 = <0x8c>;
		dsi0-te-event = <0x8d>;
		dsi0-irq-event = <0x8e>;
		dsi0-done-event = <0x8f>;
		disp-wdma0-rst-done = <0x93>;
		mdp-wdma-rst-done = <0x94>;
		mdp-wrot0-rst-done = <0x95>;
		mdp-rdma0-rst-done = <0x97>;
		disp-ovl0-frame-rst-done-pusle = <0x98>;
		dip-cq-thread0-frame-done = <0x101>;
		dip-cq-thread1-frame-done = <0x102>;
		dip-cq-thread2-frame-done = <0x103>;
		dip-cq-thread3-frame-done = <0x104>;
		dip-cq-thread4-frame-done = <0x105>;
		dip-cq-thread5-frame-done = <0x106>;
		dip-cq-thread6-frame-done = <0x107>;
		dip-cq-thread7-frame-done = <0x108>;
		dip-cq-thread8-frame-done = <0x109>;
		dip-cq-thread9-frame-done = <0x10a>;
		dip-cq-thread10-frame-done = <0x10b>;
		dip-cq-thread11-frame-done = <0x10c>;
		dip-cq-thread12-frame-done = <0x10d>;
		dip-cq-thread13-frame-done = <0x10e>;
		dip-cq-thread14-frame-done = <0x10f>;
		dip-cq-thread15-frame-done = <0x110>;
		dip-cq-thread16-frame-done = <0x111>;
		dip-cq-thread17-frame-done = <0x112>;
		dip-cq-thread18-frame-done = <0x113>;
		dve-frame-done = <0x114>;
		wmf-frame-done = <0x115>;
		rsc-frame-done = <0x116>;
		venc-frame-done = <0x121>;
		venc-pause-done = <0x122>;
		jpgenc-done = <0x123>;
		venc-mb-done = <0x124>;
		venc-128byte-cnt-done = <0x125>;
		isp-frame-done-b = <0x142>;
		camsv-0-pass1-done = <0x143>;
		camsv-1-pass1-done = <0x144>;
		camsv-2-pass1-done = <0x145>;
		tsf-done = <0x146>;
		seninf-0-fifo-full = <0x147>;
		seninf-1-fifo-full = <0x148>;
		seninf-2-fifo-full = <0x149>;
		seninf-3-fifo-full = <0x14a>;
		seninf-4-fifo-full = <0x14b>;
		seninf-5-fifo-full = <0x14c>;
		seninf-6-fifo-full = <0x14d>;
		seninf-7-fifo-full = <0x14e>;
		dsi0-te-from-infra = <0x382>;
		sram-share-cnt = <0x01>;
		sram-share-engine = <0x0d>;
		sram-share-event = <0x2c6>;
		thread-count = <0x10>;
		mediatek,mailbox-gce = <0x0f>;
		mboxes = <0x10 0x0a 0x00 0x01 0x0f 0x0b 0x00 0x01 0x0f 0x0d 0x00 0x01>;
		clocks = <0x07 0x09 0x07 0x18>;
		clock-names = "GCE", "GCE_TIMER";
		gce_mbox_bdg = <0x52>;
		interconnects = <0x11 0x40004 0x11 0x10000 0x11 0x40006 0x11 0x10000 0x11 0x40005 0x11 0x10000 0x11 0x40040 0x11 0x10000 0x11 0x40060 0x11 0x10000 0x11 0x40041 0x11 0x10000 0x11 0x40042 0x11 0x10000 0x11 0x40043 0x11 0x10000 0x11 0x40044 0x11 0x10000>;
		interconnect-names = "mdp_rdma0", "mdp_wrot0", "mdp_wdma", "img_imgi", "img_imgo", "img_img2o", "img_img3o", "img_vipi", "img_lcei";
		operating-points-v2 = <0x0d 0x0d>;
		mdp-opp = <0x0d>;
		isp-opp = <0x0d>;
		mdp-dvfsrc-vcore-supply = <0x0e>;
		isp-dvfsrc-vcore-supply = <0x0e>;
		phandle = <0x10c>;
	};

	gce_mbox@10238000 {
		compatible = "mediatek,mt6768-gce";
		reg = <0x00 0x10238000 0x00 0x4000>;
		interrupts = <0x00 0xaa 0x04 0x00>;
		default-tokens = [02 bc 02 bd 02 be 02 bf 02 c0 02 c6 02 c7];
		clocks = <0x07 0x09 0x07 0x18>;
		clock-names = "gce", "gce-timer";
		power-domains = <0x0c 0x03>;
		#mbox-cells = <0x03>;
		#gce-event-cells = <0x01>;
		#gce-subsys-cells = <0x02>;
		skip-poll-sleep;
		cpr-not-support-cookie;
		phandle = <0x0f>;
	};

	gce_mbox_sec@10238000 {
		compatible = "mediatek,mailbox-gce-sec";
		reg = <0x00 0x10238000 0x00 0x4000>;
		#mbox-cells = <0x03>;
		mboxes = <0x0f 0x0f 0xffffffff 0x01>;
		clocks = <0x07 0x09>;
		clock-names = "gce";
		phandle = <0x10>;
	};

	cmdq-test {
		compatible = "mediatek,cmdq-test";
		mediatek,gce = <0x0f>;
		mmsys_config = <0x0b>;
		mediatek,gce-subsys = <0x63 0x01>;
		token_user0 = [02 89];
		token_gpr_set4 = [02 c0];
	};

	gce_mbox_bdg {
		compatible = "mediatek,mailbox-gce-bdg";
		#mbox-cells = <0x03>;
		#gce-event-cells = <0x01>;
		#gce-subsys-cells = <0x02>;
		mboxes = <0x52 0x14 0x00 0x02 0x52 0x15 0x00 0x01>;
		phandle = <0x52>;
	};

	cmdq-bdg-test {
		compatible = "mediatek,cmdq-bdg-test";
		mediatek,gce = <0x52>;
		mboxes = <0x52 0x16 0x00 0x02 0x52 0x17 0x00 0x01>;
		token_user0 = [02 89];
		token_gpr_set4 = [02 c0];
	};

	ktf-cmdq-test {
		compatible = "mediatek,ktf-cmdq-test";
		mediatek,mailbox-gce = <0x0f>;
		mmsys_config = <0x0b>;
		mboxes = <0x0f 0x08 0x00 0x01 0x0f 0x09 0xffffffff 0x01 0x0f 0x0a 0x00 0x01>;
		gce-event-names = "disp_rdma0_sof", "disp_rdsz0_sof", "mdp_rdma0_sof";
		gce-events = <0x0f 0x09 0x0f 0x11 0x0f 0x00>;
		mediatek,gce-subsys = <0x63 0x01>;
		token_user0 = [02 89];
		token_gpr_set4 = [02 c0];
	};

	ap_ccif2@1023c000 {
		compatible = "mediatek,ap_ccif2";
		reg = <0x00 0x1023c000 0x00 0x1000>;
		interrupts = <0x00 0xa0 0x04 0x00>;
	};

	md_ccif2@1023d000 {
		compatible = "mediatek,md_ccif2";
		reg = <0x00 0x1023d000 0x00 0x1000>;
	};

	ap_ccif3@1023e000 {
		compatible = "mediatek,ap_ccif3";
		reg = <0x00 0x1023e000 0x00 0x1000>;
		interrupts = <0x00 0xa3 0x04 0x00>;
	};

	fingerprint {
		compatible = "mediatek,goodix-fp";
		phandle = <0x10d>;
	};

	regulator-vibrator {
		compatible = "regulator-vibrator";
		label = "vibrator";
		min-volt = <0x231860>;
		max-volt = <0x30d400>;
		min-limit = <0x0f>;
		max-limit = <0x3a98>;
		vib-supply = <0x53>;
		phandle = <0x10e>;
	};

	md_ccif3@1023f000 {
		compatible = "mediatek,md_ccif3";
		reg = <0x00 0x1023f000 0x00 0x1000>;
	};

	sspm@10440000 {
		compatible = "mediatek,sspm";
		reg = <0x00 0x10400000 0x00 0x28000 0x00 0x10440000 0x00 0x10000 0x00 0x10450000 0x00 0x100 0x00 0x10451000 0x00 0x08 0x00 0x10460000 0x00 0x100 0x00 0x10461000 0x00 0x08 0x00 0x10470000 0x00 0x100 0x00 0x10471000 0x00 0x08 0x00 0x10480000 0x00 0x100 0x00 0x10481000 0x00 0x08 0x00 0x10490000 0x00 0x100 0x00 0x10491000 0x00 0x08>;
		reg-names = "sspm_base", "cfgreg", "mbox0_base", "mbox0_ctrl", "mbox1_base", "mbox1_ctrl", "mbox2_base", "mbox2_ctrl", "mbox3_base", "mbox3_ctrl", "mbox4_base", "mbox4_ctrl";
		interrupts = <0x00 0xd7 0x04 0x00 0x00 0xda 0x04 0x00 0x00 0xdb 0x04 0x00 0x00 0xdc 0x04 0x00 0x00 0xdd 0x04 0x00 0x00 0xde 0x04 0x00>;
		interrupt-names = "ipc", "mbox0", "mbox1", "mbox2", "mbox3", "mbox4";
		sspm_mem_key = "mediatek,reserve-memory-sspm_share";
		sspm_mem_tbl = <0x00 0x100100 0x01 0x300 0x02 0xc00 0x03 0x1800 0x04 0x1000 0x05 0x1800 0x06 0x400000 0x07 0x9000 0x08 0x1000>;
	};

	gic500@0c000000 {
		compatible = "mediatek,gic500";
		reg = <0x00 0xc000000 0x00 0x400000>;
	};

	gic_cpu@0c400000 {
		compatible = "mediatek,gic_cpu";
		reg = <0x00 0xc400000 0x00 0x40000>;
	};

	lastbus@10001000 {
		compatible = "mediatek,lastbus-v1";
		reg = <0x00 0x10001000 0x00 0x1000 0x00 0x10003000 0x00 0x1000>;
	};

	scp_infra@10001000 {
		compatible = "mediatek,scpinfra";
		reg = <0x00 0x10001000 0x00 0x1000>;
		phandle = <0x10f>;
	};

	dfd@10200b00 {
		compatible = "mediatek,dfd";
		reg = <0x00 0x10200b00 0x00 0x10000>;
		mediatek,enabled = <0x01>;
		mediatek,chain_length = <0xa7f8>;
		mediatek,rg_dfd_timeout = <0xa0>;
		mediatek,check_dfd_support = <0x01>;
		mediatek,dfd_infra_base = <0x390>;
		mediatek,dfd_ap_addr_offset = <0x18>;
		mediatek,dfd_latch_offset = <0x48>;
	};

	dfd_cache {
		compatible = "mediatek,dfd_cache";
		mediatek,enabled = <0x00>;
		mediatek,rg_dfd_timeout = <0x3e80>;
		phandle = <0x110>;
	};

	dbg_cti@0d020000 {
		compatible = "mediatek,dbg_cti";
		reg = <0x00 0xd020000 0x00 0x10000>;
	};

	dbg_etr@0d030000 {
		compatible = "mediatek,dbg_etr";
		reg = <0x00 0xd030000 0x00 0x10000>;
	};

	dbg_funnel@0d040000 {
		compatible = "mediatek,dbg_funnel";
		reg = <0x00 0xd040000 0x00 0x10000>;
	};

	dbg_dem@0d0a0000 {
		compatible = "mediatek,dbg_dem";
		reg = <0x00 0xd0a0000 0x00 0x10000>;
		interrupts = <0x00 0x9d 0x04 0x00>;
	};

	dbg_mdsys1@0d0c0000 {
		compatible = "mediatek,dbg_mdsys1";
		reg = <0x00 0xd0c0000 0x00 0x40000>;
	};

	dbg_apmcu_mp0@0d400000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd400000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d410000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd410000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d420000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd420000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d430000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd430000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d440000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd440000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d510000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd510000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d520000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd520000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d530000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd530000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d540000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd540000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d610000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd610000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d620000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd620000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d630000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd630000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d640000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd640000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d710000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd710000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d720000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd720000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d730000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd730000 0x00 0x1000>;
	};

	dbg_apmcu_mp0@0d740000 {
		compatible = "mediatek,dbg_apmcu_mp0";
		reg = <0x00 0xd740000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d800000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd800000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d810000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd810000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d820000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd820000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d830000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd830000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d840000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd840000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d910000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd910000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d920000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd920000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d930000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd930000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0d940000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xd940000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0da10000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xda10000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0da20000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xda20000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0da30000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xda30000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0da40000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xda40000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0db10000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xdb10000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0db20000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xdb20000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0db30000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xdb30000 0x00 0x1000>;
	};

	dbg_apmcu_mp1@0db40000 {
		compatible = "mediatek,dbg_apmcu_mp1";
		reg = <0x00 0xdb40000 0x00 0x1000>;
	};

	infra_dbgsystop_cpu0@0e000000 {
		compatible = "mediatek,infra_dbgsystop_cpu0";
		reg = <0x00 0xe000000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu1@0e100000 {
		compatible = "mediatek,infra_dbgsystop_cpu1";
		reg = <0x00 0xe100000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu2@0e200000 {
		compatible = "mediatek,infra_dbgsystop_cpu2";
		reg = <0x00 0xe200000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu3@0e300000 {
		compatible = "mediatek,infra_dbgsystop_cpu3";
		reg = <0x00 0xe300000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu4@0e400000 {
		compatible = "mediatek,infra_dbgsystop_cpu4";
		reg = <0x00 0xe400000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu5@0e500000 {
		compatible = "mediatek,infra_dbgsystop_cpu5";
		reg = <0x00 0xe500000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu6@0e600000 {
		compatible = "mediatek,infra_dbgsystop_cpu6";
		reg = <0x00 0xe600000 0x00 0x100000>;
	};

	infra_dbgsystop_cpu7@0e700000 {
		compatible = "mediatek,infra_dbgsystop_cpu7";
		reg = <0x00 0xe700000 0x00 0x100000>;
	};

	ap_dma@11000000 {
		compatible = "mediatek,ap_dma";
		reg = <0x00 0x11000000 0x00 0x1000>;
		interrupts = <0x00 0x66 0x04 0x00>;
	};

	auxadc@11001000 {
		compatible = "mediatek,mt6765-auxadc";
		reg = <0x00 0x11001000 0x00 0x1000>;
		interrupts = <0x00 0x42 0x01 0x00>;
		clocks = <0x07 0x21>;
		clock-names = "main";
		#io-channel-cells = <0x01>;
		mediatek,cali-en-bit = <0x14>;
		mediatek,cali-ge-bit = <0x0a>;
		mediatek,cali-oe-bit = <0x00>;
		mediatek,cali-efuse-reg-offset = <0x1a8>;
		nvmem = <0x54>;
		nvmem-names = "mtk_efuse";
		#interconnect-cells = <0x01>;
		phandle = <0x44>;
	};

	dma-controller@11000980 {
		compatible = "mediatek,mt6779-uart-dma";
		reg = <0x00 0x11000980 0x00 0x80 0x00 0x11000a00 0x00 0x80 0x00 0x11000a80 0x00 0x80 0x00 0x11000b00 0x00 0x80>;
		interrupts = <0x00 0x66 0x04 0x00 0x00 0x67 0x04 0x00 0x00 0x68 0x04 0x00 0x00 0x72 0x04 0x00>;
		clocks = <0x07 0x26>;
		clock-names = "apdma";
		#dma-cells = <0x01>;
		dma-requests = <0x04>;
		phandle = <0x55>;
	};

	serial@11002000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11002000 0x00 0x1000>;
		interrupts = <0x00 0x70 0x04 0x00>;
		clocks = <0x12 0x07 0x16>;
		clock-names = "baud", "bus";
		dmas = <0x55 0x00 0x55 0x01>;
		dma-names = "tx", "rx";
		phandle = <0x111>;
	};

	serial@11003000 {
		compatible = "mediatek,mt6577-uart";
		reg = <0x00 0x11003000 0x00 0x1000>;
		interrupts = <0x00 0x71 0x04 0x00>;
		clocks = <0x12 0x07 0x17>;
		clock-names = "baud", "bus";
		dmas = <0x55 0x02 0x55 0x03>;
		dma-names = "tx", "rx";
		phandle = <0x112>;
	};

	pwm@11006000 {
		compatible = "mediatek,pwm";
		reg = <0x00 0x11006000 0x00 0x1000>;
		interrupts = <0x00 0x62 0x04 0x00>;
		clocks = <0x07 0x10 0x07 0x11 0x07 0x12 0x07 0x13 0x07 0x14 0x07 0x30 0x07 0x0f 0x07 0x15>;
		clock-names = "PWM1-main", "PWM2-main", "PWM3-main", "PWM4-main", "PWM5-main", "PWM6-main", "PWM-HCLK-main", "PWM-main";
		mediatek,pwm-topclk-ctl-reg = <0x410>;
		mediatek,pwm-bclk-sw-ctrl-offset = <0x0c>;
		mediatek,pwm1-bclk-sw-ctrl-offset = <0x00>;
		mediatek,pwm2-bclk-sw-ctrl-offset = <0x02>;
		mediatek,pwm3-bclk-sw-ctrl-offset = <0x04>;
		mediatek,pwm4-bclk-sw-ctrl-offset = <0x06>;
		mediatek,pwm5-bclk-sw-ctrl-offset = <0x08>;
		mediatek,pwm6-bclk-sw-ctrl-offset = <0x0a>;
		mediatek,pwm-version = <0x01>;
		pwmsrcclk = <0x07>;
	};

	i2c@11007000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x11007000 0x00 0x1000 0x00 0x11000080 0x00 0x80>;
		interrupts = <0x00 0x69 0x04 0x00>;
		clocks = <0x07 0x0b 0x07 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x113>;
	};

	i2c@11008000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x11008000 0x00 0x1000 0x00 0x11000100 0x00 0x80>;
		interrupts = <0x00 0x6a 0x04 0x00>;
		clocks = <0x07 0x0b 0x07 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x114>;
	};

	i2c@11009000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x11009000 0x00 0x1000 0x00 0x11000180 0x00 0x180>;
		interrupts = <0x00 0x6b 0x04 0x00>;
		clocks = <0x07 0x0b 0x07 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x115>;
	};

	i2c@1100f000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x1100f000 0x00 0x1000 0x00 0x11000300 0x00 0x100>;
		interrupts = <0x00 0x6c 0x04 0x00>;
		clocks = <0x07 0x0b 0x07 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x116>;
	};

	i2c@11011000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x11011000 0x00 0x1000 0x00 0x11000400 0x00 0x180>;
		interrupts = <0x00 0x6d 0x04 0x00>;
		clocks = <0x07 0x0b 0x07 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x117>;
	};

	i2c@11016000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x11016000 0x00 0x1000 0x00 0x11000580 0x00 0x80>;
		interrupts = <0x00 0x93 0x04 0x00>;
		clocks = <0x07 0x0b 0x07 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		clock-frequency = <0xf4240>;
		phandle = <0x118>;

		mt6370@34 {
			compatible = "mediatek,mt6370";
			reg = <0x34>;
			status = "okay";
			interrupt-parent = <0x25>;
			interrupts = <0x14 0x08 0x14 0x00>;
			interrupt-controller;
			#interrupt-cells = <0x01>;
			wakeup-source;
			phandle = <0x119>;

			adc {
				#io-channel-cells = <0x01>;
				compatible = "mediatek,mt6370-adc";
				phandle = <0x56>;
			};

			regulators {

				dsvbst {
					regulator-name = "mt6370-dsv-vbst";
					regulator-min-microvolt = "", "=\t";
					regulator-max-microvolt = <0x5e9ac0>;
				};

				dsvpos {
					regulator-name = "dsv_pos";
					regulator-min-microvolt = "", "=\t";
					regulator-max-microvolt = <0x5b8d80>;
				};

				dsvneg {
					regulator-name = "dsv_neg";
					regulator-min-microvolt = "", "=\t";
					regulator-max-microvolt = <0x5b8d80>;
				};

				vibldo {
					regulator-name = "mt6370-vib-ldo";
					regulator-min-microvolt = <0x186a00>;
					regulator-max-microvolt = "", "=\t";
				};
			};

			charger {
				compatible = "mediatek,mt6370-charger";
				interrupts = <0x30 0x44 0x06 0x04 0x0f 0x1b 0x20 0x23 0x25 0x27 0x37>;
				interrupt-names = "attach_i", "uvp_d_evt", "mivr", "treg", "vbusov", "tmri", "aiclmeasi", "wdtmri", "rechgi", "ieoci", "dcdti";
				io-channels = <0x56 0x00 0x56 0x01 0x56 0x02 0x56 0x03 0x56 0x04 0x56 0x05 0x56 0x06 0x56 0x07 0x56 0x08>;
				boot_mode = <0x26>;
				charger_name = "primary_chg";
				load_switch_name = "primary_load_switch";
				ichg = <0x1e8480>;
				aicr = <0x7a120>;
				mivr = <0x432380>;
				cv = <0x426030>;
				ieoc = <0x249f0>;
				safety_timer = <0x0c>;
				dc_wdt = "", "=\t";
				ircmp_resistor = <0x61a8>;
				ircmp_vclamp = <0x7d00>;
				enable_te;
				enable_wdt;
				enable_otg_wdt;
				lbp_hys_sel = <0x01>;
				lbp_dt = <0x01>;
				bc12_sel = <0x57>;
				phys = <0x58 0x03>;
				phy-names = "usb2-phy";
				usb = <0x59>;
				phandle = <0x33>;

				usb-otg-vbus-regulator {
					regulator-name = "usb-otg-vbus";
					regulator-min-microvolt = <0x426030>;
					regulator-max-microvolt = <0x588040>;
					regulator-min-microamp = <0x7a120>;
					regulator-max-microamp = <0x2dc6c0>;
					phandle = <0x11a>;
				};
			};

			tcpc {
				compatible = "mediatek,mt6370-tcpc";
				mt6370pd-intr-gpios = <0x25 0x29 0x00>;
				tcpc,name = "type_c_port0";
				tcpc,role-def = <0x05>;
				tcpc,rp-level = <0x01>;
				tcpc,vconn-supply = <0x01>;
				charger = <0x33>;
				phandle = <0x11b>;

				pd-data {
					pd,vid = <0x29cf>;
					pd,pid = <0x5081>;
					pd,source-cap-ext = [cf 29 81 50 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 07 00];
					pd,sink-cap-ext = <0xcf298150 0x00 0x100 0x00 0x10b010a 0xa000000>;
					pd,mfrs = "RichtekTCPC";
					pd,charging-policy = <0x31>;
					pd,source-pdo-size = <0x01>;
					pd,source-pdo-data = <0x19096>;
					pd,sink-pdo-size = <0x01>;
					pd,sink-pdo-data = <0x190c8>;
					pd,id-vdo-size = <0x06>;
					pd,id-vdo-data = <0xd14029cf 0x00 0x50810000 0x61000000 0x00 0x41000000>;
					bat,nr = <0x01>;
					pd,country-nr = <0x00>;

					bat-info0 {
						bat,vid = <0x29cf>;
						bat,pid = <0x5081>;
						bat,mfrs = "bat1";
						bat,design-cap = <0xbb8>;
					};
				};

				dpm-caps {
					local-dr-power;
					local-dr-data;
					local-usb-comm;
					local-no-suspend;
					pr-check = <0x00>;
					dr-check = <0x00>;
				};

				displayport {
					1st-connection = "dfp-d";
					2nd-connection = "dfp-d";
					typec,receptacle;

					ufp-d {
					};

					dfp-d {
						pin-assignment,mode-c;
						pin-assignment,mode-d;
						pin-assignment,mode-e;
					};
				};
			};

			backlight {
				compatible = "mediatek,mt6372-backlight";
				default-brightness = <0x1000>;
				mediatek,bled-channel-use = [0f];
				mediatek,bled-exponential-mode-enable;
				phandle = <0x11c>;
			};

			indicator {
				compatible = "mediatek,mt6370-indicator";
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				multi-led@0 {
					reg = <0x00>;
					function = "indicator";
					color = <0x09>;
					led-max-microamp = <0x5dc0>;
					#address-cells = <0x01>;
					#size-cells = <0x00>;

					led@0 {
						reg = <0x00>;
						color = <0x01>;
					};

					led@1 {
						reg = <0x01>;
						color = <0x02>;
					};

					led@2 {
						reg = <0x02>;
						color = <0x03>;
					};
				};

				led@3 {
					reg = <0x03>;
					function = "indicator";
					color = <0x00>;
					led-max-microamp = <0x1770>;
				};
			};

			flashlight {
				compatible = "mediatek,mt6370-flashlight";
				#address-cells = <0x01>;
				#size-cells = <0x00>;

				led@0 {
					reg = <0x00>;
					led-sources = <0x00>;
					function = "flash";
					color = <0x00>;
					function-enumerator = <0x01>;
					led-max-microamp = <0x30d40>;
					flash-max-microamp = <0x7a120>;
					flash-max-timeout-us = <0x249f00>;
					type = <0x00>;
					ct = <0x00>;
					part = <0x00>;

					port@0 {

						endpoint {
							remote-endpoint = <0x5a>;
							phandle = <0x92>;
						};
					};
				};

				led@1 {
					reg = <0x01>;
					led-sources = <0x01>;
					function = "flash";
					color = <0x00>;
					function-enumerator = <0x02>;
					led-max-microamp = <0x30d40>;
					flash-max-microamp = <0x7a120>;
					flash-max-timeout-us = <0xfa000>;
					type = <0x00>;
					ct = <0x01>;
					part = <0x00>;

					port@1 {

						endpoint {
							remote-endpoint = <0x5b>;
							phandle = <0x93>;
						};
					};
				};
			};
		};

		rt1711_typec@4e {
			compatible = "mediatek,usb_type_c";
			reg = <0x4e>;
			status = "okay";
			rt-tcpc,name = "type_c_port0";
			rt-tcpc,role-def = <0x05>;
			rt-tcpc,rp-level = <0x01>;
			rt-tcpc,vconn-supply = <0x01>;
			rt1711pd,intr-gpio = <0x25 0x29 0x00>;
			rt1711pd,intr-gpio-num = <0x29>;

			pd-data {
				pd,vid = <0x29cf>;
				pd,pid = <0x1711>;
				pd,source-cap-ext = [cf 29 11 17 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 00 01 02 00];
				pd,sink-cap-ext = <0xcf291117 0x00 0x100 0x00 0x10b010a 0xa000000>;
				pd,mfrs = "RichtekTCPC";
				pd,charging-policy = <0x31>;
				pd,source-pdo-size = <0x01>;
				pd,source-pdo-data = <0x19064>;
				pd,sink-pdo-size = <0x01>;
				pd,sink-pdo-data = <0x2d0c8>;
				pd,id-vdo-size = <0x06>;
				pd,id-vdo-data = <0xd14029cf 0x00 0x17110000 0x61000000 0x00 0x41000000>;
				bat,nr = <0x01>;
				pd,country-nr = <0x00>;

				bat-info0 {
					bat,vid = <0x29cf>;
					bat,pid = <0x1711>;
					bat,mfrs = "bat1";
					bat,design-cap = <0xbb8>;
				};
			};

			dpm-caps {
				local-dr-power;
				local-dr-data;
				local-usb-comm;
				local-no-suspend;
				pr-check = <0x00>;
				dr-check = <0x00>;
			};

			displayport {
				1st-connection = "dfp-d";
				2nd-connection = "dfp-d";
				typec,receptacle;

				ufp-d {
				};

				dfp-d {
					pin-assignment,mode-c;
					pin-assignment,mode-d;
					pin-assignment,mode-e;
				};
			};
		};
	};

	i2c@1100d000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x1100d000 0x00 0x1000 0x00 0x11000600 0x00 0x80>;
		interrupts = <0x00 0x94 0x04 0x00>;
		clocks = <0x07 0x0b 0x07 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x11d>;
	};

	i2c@11004000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x11004000 0x00 0x1000 0x00 0x11000680 0x00 0x180>;
		interrupts = <0x00 0x6e 0x04 0x00>;
		clocks = <0x07 0x0b 0x07 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x11e>;
	};

	i2c@11005000 {
		compatible = "mediatek,mt6768-i2c";
		reg = <0x00 0x11005000 0x00 0x1000 0x00 0x11000800 0x00 0x180>;
		interrupts = <0x00 0x6f 0x04 0x00>;
		clocks = <0x07 0x0b 0x07 0x26>;
		clock-names = "main", "dma";
		clock-div = <0x01>;
		mediatek,control-irq-sel;
		mediatek,control-rs-stop;
		phandle = <0x11f>;
	};

	spi0@1100a000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x1100a000 0x00 0x1000>;
		interrupts = <0x00 0x8a 0x04 0x00>;
		clocks = <0x08 0x0b 0x08 0x5b 0x07 0x1b>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x120>;
	};

	eem-fsm@1100b000 {
		compatible = "mediatek,eem_fsm";
		reg = <0x00 0x1100b000 0x00 0x1000>;
		interrupts = <0x00 0x8e 0x04 0x00>;
		eem-status = <0x01>;
		eem-initmon-little = <0x0f>;
		eem-initmon-big = <0x0f>;
		eem-initmon-cci = <0x0f>;
		eem-initmon-gpu = <0x0f>;
		eem-clamp-little = <0x00>;
		eem-clamp-big = <0x00>;
		eem-clamp-cci = <0x00>;
		eem-clamp-gpu = <0x00>;
		eem-offset-little = <0xff>;
		eem-offset-big = <0xff>;
		eem-offset-cci = <0xff>;
		eem-offset-gpu = <0xff>;
		nvmem-cells = <0x46>;
		nvmem-cell-names = "eem-calibration-data";
		proc11-supply = <0x5c>;
		proc12-supply = <0x5d>;
		phandle = <0x121>;
	};

	thermal_ctrl@1100b000 {
		compatible = "mediatek,therm_ctrl";
		reg = <0x00 0x1100b000 0x00 0x1000>;
		interrupts = <0x00 0x63 0x04 0x00>;
		clocks = <0x07 0x0a 0x07 0x21>;
		clock-names = "therm-main", "auxadc-main";
		nvmem-cells = <0x5e>;
		nvmem-cell-names = "thermal-calibration-data";
	};

	thermal-sensor4 {
		compatible = "mediatek,mtboard-thermistor4";
		io-channels = <0x44 0x00>;
		io-channel-names = "thermistor-ch0";
		phandle = <0x122>;
	};

	thermal-sensor5 {
		compatible = "mediatek,mtboard-thermistor5";
		io-channels = <0x44 0x01>;
		io-channel-names = "thermistor-ch1";
		phandle = <0x123>;
	};

	thermal-sensor7 {
		compatible = "mediatek,mtboard-thermistor7";
		io-channels = <0x44 0x02>;
		io-channel-names = "thermistor-ch2";
		phandle = <0x124>;
	};

	thermal-sensor6 {
		compatible = "mediatek,mtboard-thermistor6";
		io-channels = <0x44 0x03>;
		io-channel-names = "thermistor-ch3";
		phandle = <0x125>;
	};

	drcc {
		compatible = "mediatek,drcc";
		state = <0xff>;
		drcc0_Vref = <0xff>;
		drcc1_Vref = <0xff>;
		drcc2_Vref = <0xff>;
		drcc3_Vref = <0xff>;
		drcc4_Vref = <0xff>;
		drcc5_Vref = <0xff>;
		drcc6_Vref = <0xff>;
		drcc7_Vref = <0xff>;
		drcc0_Hwgatepct = <0xff>;
		drcc1_Hwgatepct = <0xff>;
		drcc2_Hwgatepct = <0xff>;
		drcc3_Hwgatepct = <0xff>;
		drcc4_Hwgatepct = <0xff>;
		drcc5_Hwgatepct = <0xff>;
		drcc6_Hwgatepct = <0xff>;
		drcc7_Hwgatepct = <0xff>;
		drcc0_Code = <0xff>;
		drcc1_Code = <0xff>;
		drcc2_Code = <0xff>;
		drcc3_Code = <0xff>;
		drcc4_Code = <0xff>;
		drcc5_Code = <0xff>;
		drcc6_Code = <0xff>;
		drcc7_Code = <0xff>;
		phandle = <0x126>;
	};

	btif@1100c000 {
		compatible = "mediatek,btif";
		reg = <0x00 0x1100c000 0x00 0x1000 0x00 0x11000b80 0x00 0x80 0x00 0x11000c00 0x00 0x80>;
		interrupts = <0x00 0x85 0x04 0x00 0x00 0x73 0x04 0x00 0x00 0x8d 0x04 0x00>;
		clocks = <0x07 0x1a 0x07 0x26>;
		clock-names = "btifc", "apdmac";
	};

	mmc@11230000 {
		compatible = "mediatek,mt6768-mmc";
		reg = <0x00 0x11230000 0x00 0x10000 0x00 0x11cd0000 0x00 0x1000>;
		interrupts = <0x00 0x64 0x04 0x00>;
		clocks = <0x08 0x3c 0x07 0x1c 0x07 0x4c 0x07 0x44>;
		clock-names = "source", "hclk", "source_cg", "crypto_clk";
		status = "okay";
		host-index = <0x00>;
		pinctrl-names = "default", "state_uhs", "pull_down";
		pinctrl-0 = <0x5f>;
		pinctrl-1 = <0x60>;
		pinctrl-2 = <0x61>;
		bus-width = <0x08>;
		max-frequency = <0xbebc200>;
		ocr-voltage = <0x30000>;
		cap-mmc-highspeed;
		mmc-ddr-1_8v;
		mmc-hs200-1_8v;
		mmc-hs400-1_8v;
		no-sdio;
		no-sd;
		hs400-ds-delay = <0x12814>;
		vmmc-supply = <0x62>;
		non-removable;
		supports-cqe;
		dvfsrc-vcore-supply = <0x0e>;
		req-vcore = <0xaae60>;
		cap-mmc-hw-reset;
		dump-gpio-start = <0x7a>;
		dump-gpio-end = <0x85>;
		phandle = <0x127>;
	};

	mmc@11240000 {
		compatible = "mediatek,mt6768-mmc";
		reg = <0x00 0x11240000 0x00 0x10000 0x00 0x11c90000 0x00 0x1000>;
		interrupts = <0x00 0x65 0x04 0x00>;
		clocks = <0x08 0x3d 0x07 0x1d 0x07 0x4d>;
		clock-names = "source", "hclk", "source_cg";
		status = "okay";
		host-index = <0x01>;
		pinctrl-names = "default", "state_uhs", "pull_down";
		pinctrl-0 = <0x63>;
		pinctrl-1 = <0x64>;
		pinctrl-2 = <0x65>;
		bus-width = <0x04>;
		max-frequency = <0xbebc200>;
		ocr-voltage = <0x30000>;
		cap-sd-highspeed;
		sd-uhs-sdr12;
		sd-uhs-sdr25;
		sd-uhs-sdr50;
		sd-uhs-sdr104;
		sd-uhs-ddr50;
		sdcard-aggressive-pm;
		cd-debounce-delay-ms = <0x00>;
		cd-gpios = <0x25 0x12 0x00>;
		vmmc-supply = <0x66>;
		vqmmc-supply = <0x67>;
		no-mmc;
		no-sdio;
		dvfsrc-vcore-supply = <0x0e>;
		req-vcore = <0xaae60>;
		dump-gpio-start = <0xa1>;
		dump-gpio-end = <0xab>;
		phandle = <0x128>;
	};

	consys@18002000 {
		compatible = "mediatek,mt6768-consys";
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		reg = <0x00 0x18002000 0x00 0x1000 0x00 0x10007000 0x00 0x100 0x00 0x10001000 0x00 0x1000 0x00 0x10006000 0x00 0x1000 0x00 0x18007000 0x00 0x1000 0x00 0x180b1000 0x00 0x1000 0x00 0x180a3000 0x00 0x1000 0x00 0x180a5000 0x00 0x800 0x00 0x180c1000 0x00 0x1000 0x00 0x18004000 0x00 0x1000>;
		interrupts = <0x00 0x11c 0x04 0x00 0x00 0x4e 0x04 0x00 0x00 0x11f 0x01 0x00>;
		power-domains = <0x0c 0x01>;
		wifi_ant_swap_gpio = <0x25 0x6c 0x00>;
		memory-region = <0x68>;
		phandle = <0x129>;
	};

	disp_pwm@1100e000 {
		compatible = "mediatek,disp_pwm";
		reg = <0x00 0x1100e000 0x00 0x1000>;
	};

	spi1@11010000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11010000 0x00 0x1000>;
		interrupts = <0x00 0x8b 0x04 0x00>;
		clocks = <0x08 0x0b 0x08 0x5b 0x07 0x34>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x12a>;
	};

	spi2@11012000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11012000 0x00 0x1000>;
		interrupts = <0x00 0x91 0x04 0x00>;
		clocks = <0x08 0x0b 0x08 0x5b 0x07 0x37>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x12b>;
	};

	spi3@11013000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11013000 0x00 0x1000>;
		interrupts = <0x00 0x92 0x04 0x00>;
		clocks = <0x08 0x0b 0x08 0x5b 0x07 0x38>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x12c>;
	};

	spi4@11014000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11014000 0x00 0x1000>;
		interrupts = <0x00 0x74 0x04 0x00>;
		clocks = <0x08 0x0b 0x08 0x5b 0x07 0x41>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x12d>;
	};

	spi5@11015000 {
		compatible = "mediatek,mt6765-spi";
		mediatek,pad-select = <0x00>;
		reg = <0x00 0x11015000 0x00 0x1000>;
		interrupts = <0x00 0x75 0x04 0x00>;
		clocks = <0x08 0x0b 0x08 0x5b 0x07 0x42>;
		clock-names = "parent-clk", "sel-clk", "spi-clk";
		phandle = <0x12e>;
	};

	imp_iic@11017000 {
		compatible = "mediatek,imp_iic";
		reg = <0x00 0x11017000 0x00 0x1000>;
	};

	nfi@11018000 {
		compatible = "mediatek,nfi";
		reg = <0x00 0x11018000 0x00 0x1000>;
	};

	nfiecc@11019000 {
		compatible = "mediatek,nfiecc";
		reg = <0x00 0x11019000 0x00 0x1000>;
	};

	usb0@11200000 {
		compatible = "mediatek,mt6768-usb20";
		reg = <0x00 0x11200000 0x00 0x10000 0x00 0x11cc0000 0x00 0x10000>;
		interrupts = <0x00 0x61 0x04 0x00>;
		mode = <0x02>;
		multipoint = <0x01>;
		num_eps = <0x10>;
		clocks = <0x07 0x08 0x08 0x66 0x08 0x20>;
		clock-names = "sys_clk", "ref_clk", "src_clk";
		pericfg = <0x69>;
		interrupt-names = "mc";
		phys = <0x58 0x03>;
		dr_mode = "otg";
		usb-role-switch;
		usb_phy_offset = <0x800>;
		cdp-block;
		wakeup-source;
		infracg = <0x07>;
		phandle = <0x59>;

		port {

			endpoint@0 {
				remote-endpoint = <0x6a>;
				phandle = <0x95>;
			};
		};
	};

	usb-phy@11cc0000 {
		compatible = "mediatek,generic-tphy-v1";
		reg = <0x00 0x11cc0000 0x00 0x800>;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		ranges;
		status = "okay";
		phandle = <0x12f>;

		usb-phy@11cc0800 {
			reg = <0x00 0x11cc0800 0x00 0x100>;
			clocks = <0x12>;
			clock-names = "ref";
			mediatek,eye-vrt = <0x07>;
			mediatek,eye_term = <0x03>;
			mediatek,eye_rev6 = <0x03>;
			mediatek,discth = <0x09>;
			mediatek,eye-vrt-host = <0x07>;
			mediatek,eye-term-host = <0x03>;
			mediatek,rev6-host = <0x03>;
			mediatek,disc-host = <0x09>;
			nvmem-cells = <0x6b>;
			nvmem-cell-names = "intr_cal";
			nvmem-cell-masks = <0x1f>;
			#phy-cells = <0x01>;
			status = "okay";
			phandle = <0x58>;
		};
	};

	usb_meta {
		compatible = "mediatek,usb-meta";
		udc = <0x59>;
		phandle = <0x130>;
	};

	usb-boost-manager {
		compatible = "mediatek,usb-boost", "mediatek,mt6768-usb-boost";
		interconnects = <0x02 0x17 0x02 0x00>;
		interconnect-names = "icc-bw";
		required-opps = <0x03>;
		usb-audio;
		small-core = <0x1312d0>;
		phandle = <0x131>;
	};

	msdc0_top@11cd0000 {
		compatible = "mediatek,msdc0_top";
		reg = <0x00 0x11cd0000 0x00 0x1000>;
	};

	msdc1_top@11c90000 {
		compatible = "mediatek,msdc1_top";
		reg = <0x00 0x11c90000 0x00 0x1000>;
	};

	usb1p_sif@11210000 {
		compatible = "mediatek,usb1p_sif";
		reg = <0x00 0x11210000 0x00 0x10000>;
	};

	audio@11220000 {
		compatible = "mediatek,audio", "syscon";
		reg = <0x00 0x11220000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x6d>;
	};

	mt6768-afe-pcm@11220000 {
		compatible = "mediatek,mt6768-sound";
		reg = <0x00 0x11220000 0x00 0x1000>;
		interrupts = <0x00 0xa9 0x04 0x00>;
		topckgen = <0x08>;
		apmixed = <0x6c>;
		clocks = <0x6d 0x00 0x6d 0x05 0x6d 0x06 0x6d 0x04 0x6d 0x01 0x6d 0x02 0x6d 0x03 0x6d 0x07 0x07 0x2b 0x07 0x33 0x08 0x5f 0x08 0x60 0x08 0x03 0x08 0x61 0x08 0x29 0x08 0x62 0x08 0x2c 0x08 0x82 0x08 0x83 0x08 0x84 0x08 0x85 0x08 0x70 0x08 0x71 0x08 0x72 0x08 0x73 0x6c 0x08 0x12>;
		clock-names = "aud_afe_clk", "aud_dac_clk", "aud_dac_predis_clk", "aud_adc_clk", "aud_apll22m_clk", "aud_apll24m_clk", "aud_apll1_tuner_clk", "aud_tml_clk", "aud_infra_axi_clk", "aud_infra_26m_clk", "top_mux_audio", "top_mux_audio_int", "top_sys_pll1_d4", "top_mux_aud_1", "top_apll1_ck", "top_mux_aud_eng1", "top_apll1_d8", "top_i2s0_m_sel", "top_i2s1_m_sel", "top_i2s2_m_sel", "top_i2s3_m_sel", "top_apll12_div0", "top_apll12_div1", "top_apll12_div2", "top_apll12_div3", "apmixed_apll1", "top_clk26m_clk";
		pinctrl-names = "aud_clk_mosi_off", "aud_clk_mosi_on", "aud_clk_miso_off", "aud_clk_miso_on", "aud_dat_mosi_off", "aud_dat_mosi_on", "aud_dat_miso_off", "aud_dat_miso_on", "aud_gpio_i2s0_off", "aud_gpio_i2s0_on", "aud_gpio_i2s1_off", "aud_gpio_i2s1_on", "aud_gpio_i2s2_off", "aud_gpio_i2s2_on", "aud_gpio_i2s3_off", "aud_gpio_i2s3_on", "vow_dat_miso_off", "vow_dat_miso_on", "vow_clk_miso_off", "vow_clk_miso_on";
		pinctrl-0 = <0x6e>;
		pinctrl-1 = <0x6f>;
		pinctrl-2 = <0x70>;
		pinctrl-3 = <0x71>;
		pinctrl-4 = <0x72>;
		pinctrl-5 = <0x73>;
		pinctrl-6 = <0x74>;
		pinctrl-7 = <0x75>;
		pinctrl-8 = <0x76>;
		pinctrl-9 = <0x77>;
		pinctrl-10 = <0x78>;
		pinctrl-11 = <0x79>;
		pinctrl-12 = <0x7a>;
		pinctrl-13 = <0x7b>;
		pinctrl-14 = <0x7c>;
		pinctrl-15 = <0x7d>;
		pinctrl-16 = <0x7e>;
		pinctrl-17 = <0x7f>;
		pinctrl-18 = <0x80>;
		pinctrl-19 = <0x81>;
		phandle = <0x82>;
	};

	sound {
		compatible = "mediatek,mt6768-mt6358-sound";
		mediatek,platform = <0x82>;
		phandle = <0x132>;
	};

	snd_scp_spk {
		compatible = "mediatek,snd_scp_spk";
		phandle = <0x133>;
	};

	audio_sram@11221000 {
		compatible = "mediatek,audio_sram";
		reg = <0x00 0x11221000 0x00 0x9000>;
		prefer-mode = <0x01>;
		mode-size = <0x6c00 0x9000>;
		block-size = <0x1000>;
	};

	mtk-btcvsd-snd@18050000 {
		compatible = "mediatek,mtk-btcvsd-snd";
		reg = <0x00 0x18050000 0x00 0x1000 0x00 0x18080000 0x00 0x10000>;
		interrupts = <0x00 0x11b 0x04 0x00>;
		mediatek,infracfg = <0x07>;
		mediatek,offset = <0xf00 0x800 0x140 0x144 0x148>;
		disable_write_silence = <0x00>;
	};

	mipi_rx_ana_csi0a@11c10000 {
		compatible = "mediatek,mipi_rx_ana_csi0a", "syscon";
		reg = <0x00 0x11c10000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x8c>;
	};

	mipi_rx_ana_csi0b@11c11000 {
		compatible = "mediatek,mipi_rx_ana_csi0b", "syscon";
		reg = <0x00 0x11c11000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x8d>;
	};

	mipi_rx_ana_csi1a@11c12000 {
		compatible = "mediatek,mipi_rx_ana_csi1a", "syscon";
		reg = <0x00 0x11c12000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x8e>;
	};

	mipi_rx_ana_csi1b@11c13000 {
		compatible = "mediatek,mipi_rx_ana_csi1b", "syscon";
		reg = <0x00 0x11c13000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x8f>;
	};

	mipi_rx_ana_csi2a@11c14000 {
		compatible = "mediatek,mipi_rx_ana_csi2a", "syscon";
		reg = <0x00 0x11c14000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x90>;
	};

	mipi_rx_ana_csi2b@11c15000 {
		compatible = "mediatek,mipi_rx_ana_csi2b", "syscon";
		reg = <0x00 0x11c15000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x91>;
	};

	efusec@11ce0000 {
		compatible = "mediatek,efusec";
		reg = <0x00 0x11ce0000 0x00 0x10000>;
	};

	mfg_cfg@13000000 {
		compatible = "mediatek,mfgcfg", "syscon";
		reg = <0x00 0x13000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x86>;
	};

	mali@13040000 {
		compatible = "mediatek,mali", "arm,mali-valhall";
		reg = <0x00 0x13040000 0x00 0x4000>;
		physical-memory-group-manager = <0x83>;
		interrupts = <0x00 0x112 0x04 0x00 0x00 0x113 0x04 0x00 0x00 0x114 0x04 0x00 0x00 0x115 0x04 0x00 0x00 0x116 0x04 0x00>;
		interrupt-names = "GPU", "MMU", "JOB", "EVENT", "PWR";
		operating-points-v2 = <0x84>;
		ged-supply = <0x85>;
		gpu-frame-base-optimize = <0x01>;
		phandle = <0x134>;
	};

	gpu-prefence {
		compatible = "mediatek,gpu_prefence";
		dvfs-prefence-enable = <0x01>;
		phandle = <0x135>;
	};

	gpufreq {
		compatible = "mediatek,gpufreq";
		clocks = <0x08 0x54 0x08 0x26 0x08 0x06 0x86 0x00 0x42 0x09 0x42 0x04 0x42 0x07 0x42 0x08>;
		clock-names = "clk_mux", "clk_main_parent", "clk_sub_parent", "subsys_mfg_cg", "mtcmos_mfg_async", "mtcmos_mfg", "mtcmos_mfg_core0", "mtcmos_mfg_core1";
		nvmem-cells = <0x45>;
		nvmem-cell-names = "efuse_segment_cell";
		phandle = <0x87>;
	};

	gpufreq_wrapper {
		compatible = "mediatek,gpufreq_wrapper";
		gpufreq-version = <0x02>;
		dual-buck = <0x00>;
		gpueb-support = <0x00>;
		phandle = <0x136>;
	};

	ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <0x87>;
		phandle = <0x85>;
	};

	opp-table0 {
		compatible = "operating-points-v2";
		phandle = <0x84>;

		opp00 {
			opp-hz = <0x00 0x3b9aca00>;
			opp-microvolt = <0x17318>;
		};

		opp01 {
			opp-hz = <0x00 0x3a1d51c0>;
			opp-microvolt = <0x16954>;
		};

		opp02 {
			opp-hz = <0x00 0x389fd980>;
			opp-microvolt = <0x15f90>;
		};

		opp03 {
			opp-hz = <0x00 0x37226140>;
			opp-microvolt = <0x155cc>;
		};

		opp04 {
			opp-hz = <0x00 0x35a4e900>;
			opp-microvolt = <0x14c08>;
		};

		opp05 {
			opp-hz = <0x00 0x342770c0>;
			opp-microvolt = <0x14244>;
		};

		opp06 {
			opp-hz = <0x00 0x32a9f880>;
			opp-microvolt = <0x13880>;
		};

		opp07 {
			opp-hz = <0x00 0x310dfbc0>;
			opp-microvolt = <0x1360f>;
		};

		opp08 {
			opp-hz = <0x00 0x2f71ff00>;
			opp-microvolt = <0x1312d>;
		};

		opp09 {
			opp-hz = <0x00 0x2dd60240>;
			opp-microvolt = <0x12c4b>;
		};

		opp10 {
			opp-hz = <0x00 0x2c4947c0>;
			opp-microvolt = <0x12769>;
		};

		opp11 {
			opp-hz = <0x00 0x2aad4b00>;
			opp-microvolt = <0x124f8>;
		};

		opp12 {
			opp-hz = <0x00 0x29209080>;
			opp-microvolt = <0x12016>;
		};

		opp13 {
			opp-hz = <0x00 0x278493c0>;
			opp-microvolt = <0x11b34>;
		};

		opp14 {
			opp-hz = <0x00 0x25f7d940>;
			opp-microvolt = <0x11652>;
		};

		opp15 {
			opp-hz = <0x00 0x246b1ec0>;
			opp-microvolt = <0x113e1>;
		};

		opp16 {
			opp-hz = <0x00 0x22eda680>;
			opp-microvolt = <0x11170>;
		};

		opp17 {
			opp-hz = <0x00 0x2160ec00>;
			opp-microvolt = <0x10eff>;
		};

		opp18 {
			opp-hz = <0x00 0x1fe373c0>;
			opp-microvolt = <0x10c8e>;
		};

		opp19 {
			opp-hz = <0x00 0x1e56b940>;
			opp-microvolt = <0x10a1d>;
		};

		opp20 {
			opp-hz = <0x00 0x1cd94100>;
			opp-microvolt = <0x1053b>;
		};

		opp21 {
			opp-hz = <0x00 0x1bd5dac0>;
			opp-microvolt = <0x1053b>;
		};

		opp22 {
			opp-hz = <0x00 0x1ad27480>;
			opp-microvolt = <0x102ca>;
		};

		opp23 {
			opp-hz = <0x00 0x19de5080>;
			opp-microvolt = <0x10059>;
		};

		opp24 {
			opp-hz = <0x00 0x18daea40>;
			opp-microvolt = <0xfde8>;
		};

		opp25 {
			opp-hz = <0x00 0x17d78400>;
			opp-microvolt = <0xfb77>;
		};

		opp26 {
			opp-hz = <0x00 0x16d41dc0>;
			opp-microvolt = <0xfb77>;
		};

		opp27 {
			opp-hz = <0x00 0x15d0b780>;
			opp-microvolt = <0xf906>;
		};

		opp28 {
			opp-hz = <0x00 0x14cd5140>;
			opp-microvolt = <0xf695>;
		};

		opp29 {
			opp-hz = <0x00 0x13c9eb00>;
			opp-microvolt = <0xf424>;
		};

		opp30 {
			opp-hz = <0x00 0x12c684c0>;
			opp-microvolt = <0xf1b3>;
		};
	};

	mmsys_config@14000000 {
		compatible = "mediatek,mmsys_config", "syscon";
		reg = <0x00 0x14000000 0x00 0x1000>;
		interrupts = <0x00 0xf0 0x04 0x00>;
		#clock-cells = <0x01>;
		phandle = <0x0b>;
	};

	smi_bwc {
		compatible = "mediatek,smi-legacy-bwc", "mediatek,mt6768-smi-bwc";
	};

	smi_common@14002000 {
		compatible = "mediatek,mt6768-smi-common", "mediatek,smi-common", "syscon";
		reg = <0x00 0x14002000 0x00 0x1000>;
		mediatek,common-id = <0x00>;
		smi-common;
		disable-gals;
		mmsys-config = <0x0b>;
		operating-points-v2 = <0x0d>;
		power-domains = <0x0c 0x03>;
		clocks = <0x0b 0x15 0x0b 0x16 0x0b 0x13 0x0b 0x13>;
		clock-names = "apb", "smi", "gals0", "gals1";
		phandle = <0x2c>;
	};

	opp-table-mm {
		compatible = "operating-points-v2";
		phandle = <0x0d>;

		opp-0 {
			opp-hz = <0x00 0xd970100>;
			opp-microvolt = <0x9eb10>;
		};

		opp-1 {
			opp-hz = <0x00 0x1298be00>;
			opp-microvolt = <0xaae60>;
		};

		opp-2 {
			opp-hz = <0x00 0x1b3d4440>;
			opp-microvolt = "", "\f5";
		};
	};

	opp-table-venc {
		compatible = "operating-points-v2";
		phandle = <0x89>;

		opp-0 {
			opp-hz = <0x00 0x1298be00>;
			opp-microvolt = <0x9eb10>;
		};

		opp-1 {
			opp-hz = <0x00 0x18cba800>;
			opp-microvolt = <0xaae60>;
		};

		opp-2 {
			opp-hz = <0x00 0x1b3d4440>;
			opp-microvolt = "", "\f5";
		};
	};

	opp-table-cam {
		compatible = "operating-points-v2";
		phandle = <0x8b>;

		opp-0 {
			opp-hz = <0x00 0xd970100>;
			opp-microvolt = <0x9eb10>;
		};

		opp-1 {
			opp-hz = <0x00 0x1298be00>;
			opp-microvolt = <0xaae60>;
		};

		opp-2 {
			opp-hz = <0x00 0x208b4c80>;
			opp-microvolt = "", "\f5";
		};
	};

	mmdvfs-debug {
		compatible = "mediatek,mmdvfs-debug";
		dvfsrc-vcore-supply = <0x0e>;
		force-step0 = <0x01>;
		release-step0 = <0x01>;
	};

	mmdvfs {
		compatible = "mediatek,mmdvfs";
		operating-points-v2 = <0x0d>;
		mediatek,support-mux = "mm", "venc", "cam";
		mediatek,mux-mm = "TOP_MMPLL_D2", "TOP_UNIVPLL1_D2", "TOP_MMPLL";
		mediatek,mux-venc = "TOP_UNIVPLL1_D2", "TOP_UNIVPLL_D3", "TOP_MMPLL";
		mediatek,mux-cam = "TOP_MMPLL_D2", "TOP_UNIVPLL1_D2", "TOP_SYSPLL_D2";
		dvfsrc-vcore-supply = <0x0e>;
		_vcore-supply = <0x30>;
		clocks = <0x08 0x52 0x08 0x6e 0x08 0x6f 0x08 0x21 0x08 0x17 0x08 0x22 0x08 0x19 0x08 0x01>;
		clock-names = "mm", "venc", "cam", "TOP_MMPLL", "TOP_UNIVPLL1_D2", "TOP_MMPLL_D2", "TOP_UNIVPLL_D3", "TOP_SYSPLL_D2";
	};

	mmqos_wrapper {
		compatible = "mediatek,mt6768-mmqos-wrapper";
	};

	interconnect {
		compatible = "mediatek,mt6768-mmqos";
		#mtk-interconnect-cells = <0x01>;
		mediatek,larbs-supply = <0x09 0x3c 0x3d 0x3e 0x3f>;
		mediatek,commons-supply = <0x2c>;
		mmqos-state = <0x04>;
		mmqos-log-level = <0x00>;
		clocks = <0x08 0x52>;
		clock-names = "mm";
		interconnects = <0x02 0x08 0x02 0x00 0x02 0x1a 0x02 0x19>;
		interconnect-names = "icc-bw", "icc-hrt-bw";
		phandle = <0x11>;
	};

	smi_larb0@14003000 {
		compatible = "mediatek,smi_larb0", "mediatek,mt6768-smi-larb", "mediatek,smi-larb";
		reg = <0x00 0x14003000 0x00 0x1000>;
		mediatek,smi-supply = <0x2c 0x00>;
		mediatek,larb-id = <0x00>;
		init-power-on;
		power-domains = <0x0c 0x03>;
		clocks = <0x0b 0x14 0x0b 0x14>;
		clock-names = "apb", "smi";
		phandle = <0x09>;
	};

	mdp_rdma0@14004000 {
		compatible = "mediatek,mdp_rdma0";
		reg = <0x00 0x14004000 0x00 0x1000>;
		interrupts = <0x00 0xe0 0x04 0x00>;
		clocks = <0x0b 0x00>;
		clock-names = "MDP_RDMA0";
		phandle = <0x49>;
	};

	mdp_ccorr0@14005000 {
		compatible = "mediatek,mdp_ccorr0";
		reg = <0x00 0x14005000 0x00 0x1000>;
		interrupts = <0x00 0xef 0x04 0x00>;
		clocks = <0x0b 0x01>;
		clock-names = "MDP_CCORR";
		phandle = <0x50>;
	};

	mdp_rsz0@14006000 {
		compatible = "mediatek,mdp_rsz0";
		reg = <0x00 0x14006000 0x00 0x1000>;
		interrupts = <0x00 0xe1 0x04 0x00>;
		clocks = <0x0b 0x02>;
		clock-names = "MDP_RSZ0";
		phandle = <0x4a>;
	};

	mdp_rsz1@14007000 {
		compatible = "mediatek,mdp_rsz1";
		reg = <0x00 0x14007000 0x00 0x1000>;
		interrupts = <0x00 0xe2 0x04 0x00>;
		clocks = <0x0b 0x03>;
		clock-names = "MDP_RSZ1";
		phandle = <0x4b>;
	};

	mdp_wdma0@14008000 {
		compatible = "mediatek,mdp_wdma0";
		reg = <0x00 0x14008000 0x00 0x1000>;
		interrupts = <0x00 0xe5 0x04 0x00>;
		clocks = <0x0b 0x06>;
		clock-names = "MDP_WDMA";
		phandle = <0x4c>;
	};

	mdp_wrot0@14009000 {
		compatible = "mediatek,mdp_wrot0";
		reg = <0x00 0x14009000 0x00 0x1000>;
		interrupts = <0x00 0xe4 0x04 0x00>;
		clocks = <0x0b 0x05>;
		clock-names = "MDP_WROT0";
		phandle = <0x4d>;
	};

	mdp_tdshp0@1400a000 {
		compatible = "mediatek,mdp_tdshp0";
		reg = <0x00 0x1400a000 0x00 0x1000>;
		clocks = <0x0b 0x04>;
		clock-names = "MDP_TDSHP";
		phandle = <0x4e>;
	};

	mtkfb@0 {
		compatible = "mediatek,mtkfb";
		phandle = <0x137>;
	};

	dispsys {
		compatible = "mediatek,dispsys";
		mediatek,larb = <0x09>;
		power-domains = <0x0c 0x03>;
		clocks = <0x0b 0x13 0x0b 0x14 0x0b 0x15 0x0b 0x16 0x0b 0x07 0x0b 0x08 0x0b 0x0a 0x0b 0x0b 0x0b 0x0c 0x0b 0x0d 0x0b 0x0e 0x0b 0x0f 0x0b 0x10 0x0b 0x11 0x0b 0x1e 0x0b 0x1c 0x0b 0x1f 0x0b 0x09 0x6c 0x15 0x08 0x63 0x07 0x31 0x12 0x08 0x1b 0x08 0x2e 0x08 0x30>;
		clock-names = "MMSYS_SMI_COMMON", "MMSYS_SMI_LARB0", "MMSYS_GALS_COMM0", "MMSYS_GALS_COMM1", "MMSYS_DISP_OVL0", "MMSYS_DISP_OVL0_2L", "MMSYS_DISP_RDMA0", "MMSYS_DISP_WDMA0", "MMSYS_DISP_COLOR0", "MMSYS_DISP_CCORR0", "MMSYS_DISP_AAL0", "MMSYS_DISP_GAMMA0", "MMSYS_DISP_DITHER0", "MMSYS_DSI0_MM_CK", "MMSYS_DSI0_IF_CK", "MMSYS_IMG_DL_RELAY", "MMSYS_26M", "MMSYS_DISP_RSZ0", "APMIXED_MIPI_26M", "TOP_MUX_DISP_PWM", "DISP_PWM", "TOP_26M", "TOP_UNIVPLL2_D4", "TOP_ULPOSC1_D2", "TOP_ULPOSC1_D8";
	};

	mm_mutex@14016000 {
		compatible = "mediatek,mm_mutex";
		reg = <0x00 0x14016000 0x00 0x1000>;
	};

	syscon@15020000 {
		compatible = "mediatek,mt6768-imgsys", "syscon";
		reg = <0x00 0x15020000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x28>;
	};

	gce_clk@10238000 {
		compatible = "mediatek,mt6768-gceclk", "syscon";
		reg = <0x00 0x10238000 0x00 0x4000>;
		#clock-cells = <0x01>;
		phandle = <0x138>;
	};

	imgsys_config@15020000 {
		compatible = "mediatek,imgsys", "syscon";
		reg = <0x00 0x15020000 0x00 0x1000>;
		mediatek,larb = <0x3d 0x3e>;
		power-domains = <0x0c 0x03 0x0c 0x05 0x0c 0x0a>;
		power-domain-names = "pd_disp", "pd_isp", "pd_cam";
		clocks = <0x28 0x01 0x29 0x02 0x29 0x03 0x29 0x04 0x29 0x05 0x29 0x06 0x29 0x07>;
		clock-names = "ISP_CLK_IMG_DIP", "ISP_CLK_CAM", "ISP_CLK_CAMTG", "ISP_CLK_CAM_SENINF", "ISP_CLK_CAMSV0", "ISP_CLK_CAMSV1", "ISP_CLK_CAMSV2";
		phandle = <0x139>;
	};

	dip1@15022000 {
		compatible = "mediatek,dip1";
		reg = <0x00 0x15022000 0x00 0x3000>;
		interrupts = <0x00 0x10e 0x08 0x00>;
	};

	fdvt@1502b000 {
		compatible = "mediatek,fdvt";
		reg = <0x00 0x1502b000 0x00 0x1000>;
		interrupts = <0x00 0x111 0x04 0x00>;
		power-domains = <0x0c 0x03 0x0c 0x05>;
		clocks = <0x28 0x02>;
		clock-names = "FD_CLK_IMG_FDVT";
		mboxes = <0x0f 0x0e 0x00 0x01>;
		iommus = <0x0a 0x45 0x0a 0x46 0x0a 0x47>;
		mediatek,larb = <0x3d>;
	};

	dpe@15028000 {
		compatible = "mediatek,dpe";
		reg = <0x00 0x15028000 0x00 0x1000>;
		interrupts = <0x00 0x10f 0x04 0x00>;
		dve_frame_done = <0x114>;
		wmfe_frame_done = <0x115>;
		power-domains = <0x0c 0x03 0x0c 0x05>;
		clocks = <0x28 0x03>;
		clock-names = "DPE_CG_IMG_DPE";
		mboxes = <0x0f 0x05 0x00 0x01>;
		iommus = <0x0a 0x48 0x0a 0x49>;
		mediatek,larb = <0x3d>;
	};

	smi-dbg {
		compatible = "mediatek,mtk-smi-dbg";
		mediatek-larb-supply = <0x09 0x3c 0x3d 0x3e 0x3f>;
		mediatek-common-supply = <0x2c>;
	};

	smi-test {
		compatible = "mediatek,smi-testcase";
		mediatek,larbs = <0x3d>;
	};

	smi_larb2@15021000 {
		compatible = "mediatek,smi_larb2", "mediatek,mt6768-smi-larb", "mediatek,smi-larb";
		reg = <0x00 0x15021000 0x00 0x1000>;
		mediatek,smi-supply = <0x2c 0x00>;
		mediatek,larb-id = <0x02>;
		power-domains = <0x0c 0x05>;
		clocks = <0x0b 0x18 0x28 0x00>;
		clock-names = "apb", "smi";
		phandle = <0x3d>;
	};

	vcu@16000000 {
		compatible = "mediatek-vcu";
		mediatek,vcuid = <0x00>;
		mediatek,vcuname = "vcu";
		mediatek,vcu-off = <0x00>;
		reg = <0x00 0x16000000 0x00 0x40000 0x00 0x17020000 0x00 0x10000 0x00 0x19002000 0x00 0x1000>;
		iommus = <0x0a 0x20 0x0a 0x21 0x0a 0x22 0x0a 0x23 0x0a 0x24 0x0a 0x25 0x0a 0x26 0x0a 0x27 0x0a 0x28>;
		mediatek,dec-gce-th-num = <0x00>;
		mediatek,enc-gce-th-num = <0x02>;
		mediatek,mailbox-gce = <0x0f>;
		mboxes = <0x0f 0x0c 0x00 0x01 0x0f 0x01 0x00 0x01 0x10 0x0c 0x00 0x01>;
		gce-event-names = "venc_eof", "venc_cmdq_pause_done", "venc_mb_done", "venc_128B_cnt_done";
		gce-events = <0x0f 0x121 0x0f 0x122 0x0f 0x124 0x0f 0x125>;
		gce-norm-token = [02 b8];
		gce-sec-token = [02 b9];
		phandle = <0x88>;
	};

	vcu_iommu_venc {
		compatible = "mediatek,vcu-io-venc";
		mediatek,vcuid = <0x00>;
		iommus = <0x0a 0x80 0x0a 0x81 0x0a 0x82 0x0a 0x83 0x0a 0x84 0x0a 0x85 0x0a 0x86 0x0a 0x87 0x0a 0x88 0x0a 0x89 0x0a 0x8a>;
	};

	vcodec_dec@16000000 {
		compatible = "mediatek,mt6768-vcodec-dec";
		mediatek,platform = "platform:mt6768";
		mediatek,ipm = <0x01>;
		reg = <0x00 0x16000000 0x00 0x1000 0x00 0x16020000 0x00 0x400 0x00 0x16025000 0x00 0x1000>;
		reg-names = "VDEC_SYS", "VDEC_VLD", "VDEC_MISC";
		iommus = <0x0a 0x20 0x0a 0x21 0x0a 0x22 0x0a 0x23 0x0a 0x24 0x0a 0x25 0x0a 0x26 0x0a 0x27 0x0a 0x28>;
		m4u-ports = <0x20 0x21 0x22 0x23 0x24 0x25 0x26 0x27 0x28>;
		m4u-port-names = "M4U_PORT_VDEC_MC", "M4U_PORT_VDEC_PP", "M4U_PORT_VDEC_VLD", "M4U_PORT_VDEC_VLD2", "M4U_PORT_VDEC_AVC_MV", "M4U_PORT_VDEC_PRED_RD", "M4U_PORT_VDEC_PRED_WR", "M4U_PORT_VDEC_PPWRAP", "M4U_PORT_VDEC_TILE";
		mediatek,larbs = <0x3c>;
		interrupts = <0x00 0xf6 0x04 0x00>;
		mediatek,vcu = <0x88>;
		clocks = <0x2b 0x00>;
		clock-names = "CORE_MT_CG_VDEC";
		operating-points-v2 = <0x0d>;
		mmdvfs-dvfsrc-vcore-supply = <0x0e>;
		vdec-set-bw-in-min-freq = <0x01>;
		throughput-op-rate-thresh = <0x78>;
		throughput-min = <0xd970100>;
		throughput-normal-max = <0x1298be00>;
		max-op-rate-table = <0x3447504d 0xe1000 0x3c 0x220000 0x3c 0x384000 0x01 0x3147504d 0xe1000 0x3c 0x220000 0x3c 0x384000 0x01 0x3247504d 0xe1000 0x3c 0x220000 0x3c 0x384000 0x01 0x33363248 0xe1000 0x3c 0x220000 0x3c 0x384000 0x01 0x34363248 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1e 0x31435641 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1e 0x43564548 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1e 0x35363248 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1e 0x30395056 0xe1000 0x3c 0x220000 0x3c 0x384000 0x1e>;
		throughput-table = <0x3447504d 0x00 0x282 0x282 0x3147504d 0x00 0x255 0x255 0x3247504d 0x00 0x255 0x255 0x33363248 0x00 0x255 0x255 0x34363248 0x00 0x2d2 0x2d2 0x31435641 0x00 0x2d2 0x2d2 0x43564548 0x00 0x2d2 0x2d2 0x35363248 0x00 0x2d2 0x2d2 0x30395056 0x00 0x2d2 0x2d2>;
		interconnects = <0x11 0x40020 0x11 0x10000 0x11 0x30001 0x11 0x10000>;
		interconnect-names = "path_vdec_mc", "path_larb1";
		interconnect-num = <0x02>;
		bandwidth-table = <0x03 0x00 0x3b5 0x06 0x01 0x01>;
		svp-mtee = <0x01>;
		phandle = <0x13a>;
	};

	vdec_gcon@16000000 {
		compatible = "mediatek,vdec_gcon", "syscon";
		reg = <0x00 0x16000000 0x00 0x1000 0x00 0x16020000 0x00 0x400 0x00 0x16025000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x2b>;
	};

	smi_larb1@16010000 {
		compatible = "mediatek,smi_larb1", "mediatek,mt6768-smi-larb", "mediatek,smi-larb";
		reg = <0x00 0x16010000 0x00 0x1000>;
		mediatek,smi-supply = <0x2c 0x00>;
		interrupts = <0x00 0xf7 0x04 0x00>;
		mediatek,larb-id = <0x01>;
		power-domains = <0x0c 0x0c>;
		clocks = <0x0b 0x1b 0x2b 0x03>;
		clock-names = "apb", "smi";
		phandle = <0x3c>;
	};

	vdec@16020000 {
		compatible = "mediatek,vdec";
		reg = <0x00 0x16020000 0x00 0x10000>;
		interrupts = <0x00 0xf6 0x04 0x00>;
	};

	reserve@16030000 {
		compatible = "mediatek,reserve";
		reg = <0x00 0x16030000 0x00 0x10000>;
	};

	vdec_mbist_ctrl@16001000 {
		compatible = "mediatek,vdec_mbist_ctrl";
		reg = <0x00 0x16001000 0x00 0x1000>;
	};

	vcodec_enc@17000000 {
		compatible = "mediatek,mt6768-vcodec-enc";
		mediatek,platform = "platform:mt6768";
		mediatek,ipm = <0x01>;
		reg = <0x00 0x17020000 0x00 0x2000>;
		reg-names = "VENC_SYS";
		iommus = <0x0a 0x80 0x0a 0x81 0x0a 0x82 0x0a 0x83 0x0a 0x84 0x0a 0x85 0x0a 0x86 0x0a 0x87 0x0a 0x88 0x0a 0x89 0x0a 0x8a>;
		mediatek,larbs = <0x3f>;
		interrupts = <0x00 0xf3 0x04 0x00>;
		mediatek,vcu = <0x88>;
		clocks = <0x2a 0x01>;
		clock-names = "MT_CG_VENC";
		operating-points-v2 = <0x89>;
		mmdvfs-dvfsrc-vcore-supply = <0x0e>;
		venc-disable-hw-break = <0x01>;
		throughput-op-rate-thresh = <0x78>;
		throughput-min = <0x1298be00>;
		throughput-normal-max = <0x1b3d4440>;
		throughput-config-offset = <0x02>;
		throughput-table = <0x34363248 0x04 0x4aa 0x4aa 0x1298be00 0x58 0x34363248 0x06 0x3c2 0x3c2 0x18cba800 0x75 0x34363248 0x11 0x3c2 0x3c2 0x1b3d4440 0x80 0x43564548 0x04 0x4aa 0x4aa 0x1298be00 0x58 0x43564548 0x06 0x3c2 0x3c2 0x18cba800 0x75 0x43564548 0x11 0x3c2 0x3c2 0x1b3d4440 0x80 0x35363248 0x04 0x4aa 0x4aa 0x1298be00 0x58 0x35363248 0x06 0x3c2 0x3c2 0x18cba800 0x75 0x35363248 0x11 0x3c2 0x3c2 0x1b3d4440 0x80>;
		config-table = <0x34363248 0x3fc00 0x04 0x04 0x34363248 0x69780 0x06 0x06 0x34363248 0xffffffff 0x11 0x11 0x43564548 0x3fc00 0x04 0x04 0x43564548 0x69780 0x06 0x06 0x43564548 0xffffffff 0x11 0x11 0x35363248 0x3fc00 0x04 0x04 0x35363248 0x69780 0x06 0x06 0x35363248 0xffffffff 0x11 0x11>;
		interconnects = <0x11 0x40080 0x11 0x10000 0x11 0x30004 0x11 0x10000>;
		interconnect-names = "path_venc_rcpu", "path_larb4";
		interconnect-num = <0x02>;
		bandwidth-table = <0x04 0x00 0x2c8 0x06 0x01 0x04>;
		phandle = <0x13b>;
	};

	venc_gcon@17000000 {
		compatible = "mediatek,venc_gcon", "syscon";
		reg = <0x00 0x17000000 0x00 0x1000 0x00 0x17020000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x2a>;
	};

	smi_larb4@17010000 {
		compatible = "mediatek,smi_larb4", "mediatek,mt6768-smi-larb", "mediatek,smi-larb";
		reg = <0x00 0x17010000 0x00 0x1000>;
		mediatek,smi-supply = <0x2c 0x00>;
		mediatek,larb-id = <0x04>;
		power-domains = <0x0c 0x0b>;
		clocks = <0x0b 0x1a 0x2a 0x01 0x2a 0x02>;
		clock-names = "apb", "smi", "gals";
		phandle = <0x3f>;
	};

	venc@17020000 {
		compatible = "mediatek,venc";
		reg = <0x00 0x17020000 0x00 0x10000>;
		interrupts = <0x00 0xf3 0x04 0x00>;
	};

	venc_jpg@17030000 {
		compatible = "mediatek,mtk-jpgenc";
		reg = <0x00 0x17030000 0x00 0x10000>;
		interrupts = <0x00 0xf5 0x04 0x00>;
		clocks = <0x2a 0x02>;
		clock-names = "jpgenc";
		mediatek,larb = <0x3f>;
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		iommus = <0x0a 0x86>;
		operating-points-v2 = <0x89>;
		mmdvfs-dvfsrc-vcore-supply = <0x0e>;
		interconnects = <0x11 0x40086 0x11 0x10000>;
		interconnect-names = "path_jpegenc_bsdma";
		interconnect-num = <0x01>;
		support-34bits = <0x00>;
	};

	mbist@17040000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17040000 0x00 0x10000>;
	};

	mbist@17050000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17050000 0x00 0x10000>;
	};

	mbist@17060000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17060000 0x00 0x10000>;
	};

	mbist@17070000 {
		compatible = "mediatek,mbist";
		reg = <0x00 0x17070000 0x00 0x10000>;
	};

	wifi@18000000 {
		compatible = "mediatek,wifi";
		reg = <0x00 0x18000000 0x00 0x100000>;
		interrupts = <0x00 0x11d 0x04 0x00>;
		memory-region = <0x8a>;
		phandle = <0x13c>;
	};

	camsys@1a000000 {
		compatible = "mediatek,mt6768-camsys", "syscon";
		reg = <0x00 0x1a000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		phandle = <0x29>;
	};

	cam_qos_legacy {
		compatible = "mediatek,cam_qos_legacy";
		operating-points-v2 = <0x8b>;
		dvfsrc-vcore-supply = <0x0e>;
		mediatek,platform = "mt6768";
		l3_cam_imgo = <0x60>;
		l3_cam_rrzo = <0x61>;
		l3_cam_aao = <0x62>;
		l3_cam_afo = <0x63>;
		l3_cam_lsci0 = <0x64>;
		l3_cam_lsci1 = <0x65>;
		l3_cam_pdo = <0x66>;
		l3_cam_bpci = <0x67>;
		l3_cam_lcso = <0x68>;
		l3_cam_rsso_a = <0x69>;
		l3_cam_rsso_b = <0x6a>;
		l3_cam_ufeo = <0x6b>;
		l3_cam_soc0 = <0x6c>;
		l3_cam_soc1 = <0x6d>;
		l3_cam_soc2 = <0x6e>;
		l3_cam_rawi_a = <0x72>;
		l3_cam_rawi_b = <0x73>;
	};

	cam_mem {
		compatible = "mediatek,cam_mem";
		mediatek,platform = "mt6768";
		iommus = <0x0a 0x40 0x0a 0x41 0x0a 0x42 0x0a 0x43 0x0a 0x44 0x0a 0x48 0x0a 0x49 0x0a 0x4a 0x0a 0x4b>;
	};

	camsysisp@1a000000 {
		compatible = "mediatek,camsys", "syscon";
		reg = <0x00 0x1a000000 0x00 0x1000>;
		#clock-cells = <0x01>;
		mediatek,platform = "mt6768";
		phandle = <0x13d>;
	};

	smi_larb3@1a002000 {
		compatible = "mediatek,smi_larb3", "mediatek,mt6768-smi-larb", "mediatek,smi-larb";
		reg = <0x00 0x1a002000 0x00 0x1000>;
		mediatek,smi-supply = <0x2c 0x00>;
		mediatek,larb-id = <0x03>;
		power-domains = <0x0c 0x0a>;
		clocks = <0x0b 0x19 0x29 0x00>;
		clock-names = "apb", "smi";
		phandle = <0x3e>;
	};

	cam1@1a003000 {
		compatible = "mediatek,cam1";
		reg = <0x00 0x1a003000 0x00 0x1000>;
		interrupts = <0x00 0xfa 0x04 0x00>;
	};

	cam2@1a004000 {
		compatible = "mediatek,cam2";
		reg = <0x00 0x1a004000 0x00 0x1000>;
		interrupts = <0x00 0xfb 0x04 0x00>;
	};

	cam3@1a005000 {
		compatible = "mediatek,cam3";
		reg = <0x00 0x1a005000 0x00 0x1000>;
		interrupts = <0x00 0xfc 0x04 0x00>;
	};

	cam_set@1a00b000 {
		compatible = "mediatek,cam_set";
		reg = <0x00 0x1a00b000 0x00 0x1000>;
	};

	cama_set@1a00c000 {
		compatible = "mediatek,cama_set";
		reg = <0x00 0x1a00c000 0x00 0x1000>;
	};

	camb_set@1a00d000 {
		compatible = "mediatek,camb_set";
		reg = <0x00 0x1a00d000 0x00 0x1000>;
	};

	cam_inner@1a013000 {
		compatible = "mediatek,cam_inner";
		reg = <0x00 0x1a013000 0x00 0x1000>;
	};

	cama_inner@1a014000 {
		compatible = "mediatek,cama_inner";
		reg = <0x00 0x1a014000 0x00 0x1000>;
	};

	camb_inner@1a015000 {
		compatible = "mediatek,camb_inner";
		reg = <0x00 0x1a015000 0x00 0x1000>;
	};

	cam_clear@1a01b000 {
		compatible = "mediatek,cam_clear";
		reg = <0x00 0x1a01b000 0x00 0x1000>;
	};

	cama_clear@1a01c000 {
		compatible = "mediatek,cama_clear";
		reg = <0x00 0x1a01c000 0x00 0x1000>;
	};

	camb_clear@1a01d000 {
		compatible = "mediatek,camb_clear";
		reg = <0x00 0x1a01d000 0x00 0x1000>;
	};

	cama_ext@1a024000 {
		compatible = "mediatek,cama_ext";
		reg = <0x00 0x1a024000 0x00 0x1000>;
	};

	camb_ext@1a025000 {
		compatible = "mediatek,camb_ext";
		reg = <0x00 0x1a025000 0x00 0x1000>;
	};

	seninf1@1a040000 {
		compatible = "mediatek,seninf1";
		reg = <0x00 0x1a040000 0x00 0x1000>;
	};

	seninf2@1a041000 {
		compatible = "mediatek,seninf2";
		reg = <0x00 0x1a041000 0x00 0x1000>;
	};

	seninf3@1a042000 {
		compatible = "mediatek,seninf3";
		reg = <0x00 0x1a042000 0x00 0x1000>;
	};

	seninf4@1a043000 {
		compatible = "mediatek,seninf4";
		reg = <0x00 0x1a043000 0x00 0x1000>;
	};

	kd_camera_hw1@1a040000 {
		compatible = "mediatek,camera_hw";
		reg = <0x00 0x1a040000 0x00 0x1000>;
		power-domains = <0x0c 0x0a>;
		clocks = <0x08 0x56 0x08 0x57 0x08 0x58 0x08 0x59 0x08 0x14 0x08 0x13 0x08 0x1d 0x08 0x11 0x08 0x1c 0x08 0x12 0x12 0x29 0x04 0x6c 0x0e 0x6c 0x12 0x8c 0x00 0x8d 0x00 0x8e 0x00 0x8f 0x00 0x90 0x00 0x91 0x00 0x08 0x6d 0x08 0x1a>;
		clock-names = "CLK_TOP_CAMTG_SEL", "CLK_TOP_CAMTG1_SEL", "CLK_TOP_CAMTG2_SEL", "CLK_TOP_CAMTG3_SEL", "CLK_MCLK_6M", "CLK_MCLK_12M", "CLK_MCLK_13M", "CLK_MCLK_48M", "CLK_MCLK_52M", "CLK_MCLK_24M", "CLK_MCLK_26M", "CLK_CAM_SENINF_CG", "CLK_MIPI_C0_26M_CG", "CLK_MIPI_C1_26M_CG", "CLK_MIPI_ANA_0A_CG", "CLK_MIPI_ANA_0B_CG", "CLK_MIPI_ANA_1A_CG", "CLK_MIPI_ANA_1B_CG", "CLK_MIPI_ANA_2A_CG", "CLK_MIPI_ANA_2B_CG", "CLK_TOP_CAMTM_SEL_CG", "CLK_TOP_CAMTM_208_CG";
		operating-points-v2 = <0x8b>;
		dvfsrc-vcore-supply = <0x0e>;
		phandle = <0x13e>;
	};

	flashlight_core {
		compatible = "mediatek,flashlight_core";
		phandle = <0x13f>;
	};

	flashlights_mt6370 {
		compatible = "mediatek,flashlights_mt6370";
		decouple = <0x00>;
		phandle = <0x140>;

		channel@1 {
			type = <0x00>;
			ct = <0x00>;
			part = <0x00>;
		};

		channel@2 {
			type = <0x00>;
			ct = <0x01>;
			part = <0x00>;
		};
	};

	flashlights_aw3641e {
		compatible = "awinic,aw3641e";
		flash-en-gpio = <0x25 0x08 0x00>;
		flash-sel-gpio = <0x25 0x6b 0x00>;
		phandle = <0x141>;
	};

	camera_af_hw_node {
		compatible = "mediatek,camera_af_lens";
		phandle = <0x142>;
	};

	mtk_composite_v4l2_1 {
		compatible = "mediatek,mtk_composite_v4l2_1";
		phandle = <0x143>;

		port@0 {

			endpoint {
				remote-endpoint = <0x92>;
				phandle = <0x5a>;
			};
		};

		port@1 {

			endpoint {
				remote-endpoint = <0x93>;
				phandle = <0x5b>;
			};
		};
	};

	camsv1@1a050000 {
		compatible = "mediatek,camsv1";
		reg = <0x00 0x1a050000 0x00 0x1000>;
		interrupts = <0x00 0x102 0x04 0x00>;
	};

	camsv2@1a051000 {
		compatible = "mediatek,camsv2";
		reg = <0x00 0x1a051000 0x00 0x1000>;
		interrupts = <0x00 0x103 0x04 0x00>;
	};

	camsv3@1a052000 {
		compatible = "mediatek,camsv3";
		reg = <0x00 0x1a052000 0x00 0x1000>;
		interrupts = <0x00 0x100 0x04 0x00>;
	};

	camsv4@1a053000 {
		compatible = "mediatek,camsv4";
		reg = <0x00 0x1a053000 0x00 0x1000>;
		interrupts = <0x00 0x101 0x04 0x00>;
	};

	ccu@1a0b1000 {
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		compatible = "mediatek,ccu";
		power-domains = <0x0c 0x0a>;
		dma-ranges = <0x00 0x00 0x00 0x00 0x04 0x00>;
		iommus = <0x0a 0x6f 0x0a 0x70>;
		reg = <0x00 0x1a0b1000 0x00 0x10000>;
		interrupts = <0x00 0x105 0x04 0x00>;
		clocks = <0x08 0x49 0x29 0x02 0x29 0x00 0x29 0x08>;
		clock-names = "TOP_CAM_CLK", "CCU_CLK_CAM_CAM", "CCU_CLK_CAM_CCU_LARB3", "CCU_CLK_CAM_CCU";
		mediatek,larbs = <0x3e>;
		interconnects = <0x11 0x30015 0x11 0x10000 0x11 0x4006f 0x11 0x10000 0x11 0x40070 0x11 0x10000>;
		interconnect-names = "ccu_g", "ccu_i", "ccu_o";
		operating-points-v2 = <0x8b>;
		dvfsrc-vcore-supply = <0x0e>;
	};

	atf_logger {
		compatible = "mediatek,atf_logger";
		interrupts = <0x00 0x128 0x01 0x00>;
	};

	amms_control {
		compatible = "mediatek,amms";
		interrupts = <0x00 0x131 0x01 0x00>;
	};

	odm {
		compatible = "simple-bus";
		phandle = <0x144>;
	};

	memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0x00 0x10000000>;
		iris-recognition-size = <0x00 0x10000000>;
		2d_fr-size = <0x00 0x00>;
		tui-size = <0x00 0x4000000>;
		wfd-region-based-size = <0x00 0x5000000>;
		prot-region-based-size = <0x00 0x8000000>;
		ta-elf-size = <0x00 0x1000000>;
		ta-stack-heap-size = <0x00 0x6000000>;
		sdsp-tee-sharedmem-size = <0x00 0x1000000>;
		sdsp-firmware-size = <0x00 0x1000000>;
		phandle = <0x145>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <0x94>;
	};

	radio_md_cfg {
		compatible = "mediatek,radio_md_cfg";
		phandle = <0x146>;
	};

	mt_charger {
		compatible = "mediatek,mt-charger";
		bootmode = <0x26>;
		phandle = <0x147>;
	};

	msdc1_ins {
		phandle = <0x148>;
	};

	lk_charger {
		compatible = "mediatek,lk_charger";
		enable_anime;
		enable_pd20_reset;
		power_path_support;
		max_charger_voltage = <0x632ea0>;
		fast_charge_voltage = <0x2dc6c0>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x16e360>;
		ac_charger_input_current = <0x1e8480>;
		non_std_ac_charger_current = <0xf4240>;
		charging_host_charger_current = <0x16e360>;
		ta_ac_charger_current = <0x16e360>;
		pd_charger_current = <0x7a120>;
		default_charger_current = <0x3d090>;
		temp_t4_threshold = <0x3a>;
		temp_t3_threshold = <0x2d>;
		temp_t1_threshold = <0x00>;
		phandle = <0x149>;
	};

	pe {
		compatible = "mediatek,charger,pe";
		gauge = <0x27>;
		ta_12v_support;
		ta_9v_support;
		pe_ichg_level_threshold = <0xf4240>;
		ta_start_battery_soc = <0x00>;
		ta_stop_battery_soc = <0x55>;
		min_charger_voltage = <0x4630c0>;
		ta_ac_12v_input_current = <0x30d400>;
		ta_ac_9v_input_current = <0x30d400>;
		ta_ac_7v_input_current = <0x30d400>;
		pe_charger_current = <0x2dc6c0>;
		vbat_threshold = <0x1036>;
		phandle = <0x14a>;
	};

	pe2 {
		compatible = "mediatek,charger,pe2";
		gauge = <0x27>;
		pe20_ichg_level_threshold = <0xf4240>;
		ta_start_battery_soc = <0x00>;
		ta_stop_battery_soc = <0x55>;
		min_charger_voltage = <0x4630c0>;
		cable_imp_threshold = <0x2bb>;
		vbat_cable_imp_threshold = <0x3b8260>;
		sc_input_current = <0x30d400>;
		sc_charger_current = <0x2dc6c0>;
		dcs_input_current = <0x30d400>;
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dual_polling_ieoc = <0x6ddd0>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
		phandle = <0x14b>;
	};

	pdc {
		compatible = "mediatek,charger,pd";
		gauge = <0x27>;
		min_charger_voltage = <0x4630c0>;
		pd_vbus_low_bound = <0x4c4b40>;
		pd_vbus_upper_bound = <0x895440>;
		vsys_watt = <0x4c4b40>;
		ibus_err = <0x0e>;
		pd_stop_battery_soc = <0x50>;
		sc_input_current = <0x30d400>;
		sc_charger_current = <0x2dc6c0>;
		dcs_input_current = <0x30d400>;
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dual_polling_ieoc = <0x6ddd0>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
		phandle = <0x14c>;
	};

	pe4 {
		compatible = "mediatek,charger,pe4";
		gauge = <0x27>;
		min_charger_voltage = <0x4630c0>;
		pe40_stop_battery_soc = <0x50>;
		high_temp_to_leave_pe40 = <0x2e>;
		high_temp_to_enter_pe40 = <0x27>;
		low_temp_to_leave_pe40 = <0x0a>;
		low_temp_to_enter_pe40 = <0x10>;
		ibus_err = <0x0e>;
		pe40_r_cable_1a_lower = <0x1f4>;
		pe40_r_cable_2a_lower = <0x15f>;
		pe40_r_cable_3a_lower = <0xf0>;
		sc_input_current = <0x30d400>;
		sc_charger_current = <0x2dc6c0>;
		dcs_input_current = <0x30d400>;
		dcs_chg1_charger_current = <0x16e360>;
		dcs_chg2_charger_current = <0x16e360>;
		dual_polling_ieoc = <0x6ddd0>;
		slave_mivr_diff = <0x186a0>;
		vbat_threshold = <0x1036>;
		phandle = <0x14d>;
	};

	charger {
		compatible = "mediatek,charger";
		gauge = <0x27>;
		charger = <0x33>;
		bootmode = <0x26>;
		pmic = <0x2d>;
		algorithm_name = "Basic";
		charger_configuration = <0x00>;
		io-channels = <0x44 0x04>;
		io-channel-names = "battery_id";
		battery_cv = <0x43a850>;
		max_charger_voltage = <0x989680>;
		min_charger_voltage = <0x4630c0>;
		enable_sw_jeita;
		jeita_temp_above_t5_cv = <0x3e5120>;
		jeita_temp_t4_to_t5_cv = <0x3e5120>;
		jeita_temp_t3_to_t4_cv = <0x43a850>;
		jeita_temp_t2_to_t3_cv = <0x43a850>;
		jeita_temp_t1_to_t2_cv = <0x43a850>;
		jeita_temp_t0_to_t1_cv = <0x43a850>;
		jeita_temp_below_t0_cv = <0x43a850>;
		temp_t5_thres = <0x3c>;
		temp_t5_thres_minus_x_degree = <0x3b>;
		temp_t4_thres = <0x2d>;
		temp_t4_thres_minus_x_degree = <0x2b>;
		temp_t3_thres = <0x0f>;
		temp_t3_thres_minus_x_degree = <0x0e>;
		temp_t2_thres = <0x0a>;
		temp_t2_thres_plus_x_degree = <0x09>;
		temp_t1_thres = <0x05>;
		temp_t1_thres_plus_x_degree = <0x04>;
		temp_t0_thres = <0x00>;
		temp_t0_thres_plus_x_degree = <0x00>;
		temp_neg_10_thres = <0x00>;
		enable_min_charge_temp;
		min_charge_temp = <0x00>;
		min_charge_temp_plus_x_degree = <0x06>;
		max_charge_temp = <0x3c>;
		max_charge_temp_minus_x_degree = <0x3b>;
		usb_charger_current = <0x7a120>;
		ac_charger_current = <0x231860>;
		ac_charger_input_current = <0x1e8480>;
		charging_host_charger_current = <0x16e360>;
		pd_charger_current = <0x36ee80>;
		non_std_ac_charger_current = <0xf4240>;
		enable_sw_fcc;
		ffc_cv_1 = <0x43e6d0>;
		ffc_cv_2 = <0x43a850>;
		ffc_cv_3 = <0x4369d0>;
		chg_cycle_count_level1 = <0x64>;
		chg_cycle_count_level2 = <0x12c>;
		enable_dynamic_mivr;
		min_charger_voltage_1 = <0x432380>;
		min_charger_voltage_2 = <0x401640>;
		max_dmivr_charger_current = <0x155cc0>;
		enable_fast_charging_indicator;
		phandle = <0x14e>;
	};

	mtk_ctd {
		compatible = "mediatek,mtk_ctd";
		nr-port = <0x01>;
		chg-name-port0 = "primary_chg";
		bc12-sel-port0 = <0x00>;
		bc12-psy-port0 = <0x33>;
		phandle = <0x57>;
	};

	pd_adapter {
		compatible = "mediatek,pd_adapter";
		adapter_name = "pd_adapter";
		phandle = <0x14f>;
	};

	extcon_usb {
		compatible = "mediatek,extcon-usb";
		charger = <0x33>;
		tcpc = "type_c_port0";
		mediatek,bypss-typec-sink = <0x01>;
		mediatek,u2;
		phandle = <0x150>;

		port {

			endpoint@0 {
				remote-endpoint = <0x95>;
				phandle = <0x6a>;
			};
		};
	};

	rt9465_slave_chr {
		compatible = "richtek,rt9465";
		phandle = <0x151>;
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
	};

	mt6370_pmu_eint {
		phandle = <0x152>;
	};

	tcpc_pd_eint {
		phandle = <0x153>;
	};

	irtx_pwm {
		compatible = "mediatek,irtx-pwm";
		pwm_ch = <0x01>;
		pwm_data_invert = <0x00>;
		pwm-supply = "vio28";
		phandle = <0x154>;
	};

	clkbuf-ctrl {
		compatible = "mediatek,mt6768-clkbuf";
		pmic = <0x96>;
		pmif = <0x3a 0x00>;
		phandle = <0x155>;
	};

	touch {
		compatible = "goodix,touch";
		phandle = <0x156>;
	};

	xiaomi_touch {
		compatible = "xiaomi-touch";
		status = "ok";
		touch,name = "xiaomi-touch";
	};

	touch-tui0 {
		compatible = "mediatek,tui_common";
		phandle = <0x157>;
	};

	nfc {
		phandle = <0x158>;
	};

	smart_pa {
		phandle = <0x159>;
	};

	gpio {
		compatible = "mediatek,gpio_usage_mapping";
		phandle = <0x15a>;
	};

	drm_wv {
		compatible = "mediatek,drm_wv";
		status = "okay";
		phandle = <0x15b>;
	};

	mtee_svp {
		compatible = "medaitek,svp";
		phandle = <0x15c>;
	};

	met {

		met-emi {
			compatible = "mediatek,met_emi";
			emi-num = <0x01>;
			dram-num = <0x02>;
			dramc-ver = <0x02>;
			seda-ver = <0x12c>;
			met-emi-support-list = <0x04>;
			cen-emi-reg-base = <0x10219000>;
			cen-emi-reg-size = <0x1000>;
			chn-emi-reg-base = <0x1022d000 0x10235000>;
			chn-emi-reg-size = <0xa90>;
			dramc-nao-reg-base = <0x1022c000 0x10234000>;
			dramc-nao-reg-size = <0x76c>;
			dramc-ao-reg-base = <0x1022a000 0x10232000>;
			dramc-ao-reg-size = <0x2000>;
			ddrphy-ao-reg-base = <0x10228000 0x10230000>;
			ddrphy-ao-reg-size = <0x1650>;
			ddrphy-ao-misc-cg-ctrl0 = <0x284>;
			ddrphy-ao-misc-cg-ctrl2 = <0x28c>;
			dram-freq-default = <0x1900>;
			ddr-ratio-default = <0x08>;
			dram-type-default = <0x08>;
			phandle = <0x15d>;
		};

		met-res-ram {
			compatible = "mediatek,met_res_ram";

			met-res-ram-sspm {
				size = <0x400000>;
				start = <0x00>;
			};
		};

		sspm-rts-header {
			node-0 = "SSPM_PTPOD", "_id,voltage";
			node-1 = "SSPM_MET_UNIT_TEST", "test";
			node-2 = "SSPM_QOS_BOUND_STATE", "idx,state,num,event,emibw_mon_total,emibw_mon_cpu,", "emibw_mon_gpu,emibw_mon_mm,emibw_mon_md,emibw_req_total,", "emibw_req_cpu,emibw_req_gpu,emibw_req_mm,emibw_req_md,", "smibw_mon_venc,smibw_mon_cam,smibw_mon_img,smibw_mon_mdp,", "smibw_mon_gpu,smibw_mon_apu,smibw_mon_vpu0,smibw_mon_vpu1,", "smibw_mon_mdla,smibw_req_venc,smibw_req_cam,smibw_req_img,", "smibw_req_mdp,smibw_req_gpu,smibw_req_apu,smibw_req_vpu0,", "smibw_req_vpu1,smibw_req_mdla,lat_mon_cpu,lat_mon_vpu0,", "lat_mon_vpu1,lat_mon_mdla";
			node-3 = "SSPM_CM_MGR_NON_WFX", "non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,", "non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";
			node-4 = "SSPM_CM_MGR_LOADING", "ratio,cps";
			node-5 = "SSPM_CM_MGR_POWER", "c_up_array_0,c_up_array_1,c_down_array_0,c_down_array_1,", "c_up_0,c_up_1,c_down_0,c_dwon_1,c_up,", "c_down,v_up,v_down,v2f_0,v2f_1";
			node-6 = "SSPM_CM_MGR_OPP", "v_dram_opp,v_dram_opp_cur,c_opp_cur_0,c_opp_cur_1,d_times_up,", "d_times_down";
			node-7 = "SSPM_CM_MGR_RATIO", "ratio_max_0,ratio_max_1,ratio_0,ratio_1,ratio_2,ratio_3,ratio_4,", "ratio_5,ratio_6,ratio_7";
			node-8 = "SSPM_CM_MGR_BW", "total_bw";
			node-9 = "SSPM_CM_MGR_CP_RATIO", "up0,up1,up2,up3,down0,down1,down2,down3";
			node-10 = "SSPM_CM_MGR_VP_RATIO", "up0,up1,up2,up3,down0,down1,down2,down3";
			node-11 = "SSPM_CM_MGR_DE_TIMES", "up0,up1,up2,up3,down0,down1,down2,down3,reset";
			node-12 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-13 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-14 = "SSPM_SWPM_CPU__CORE_OFF_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-15 = "SSPM_SWPM_CPU__CORE_STALL_RATIO", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-16 = "SSPM_SWPM_CPU__CORE_PMU_L3DC", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-17 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-18 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-19 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR", "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-20 = "SSPM_SWPM_CPU__DSU_STATE_RATIO", "active,idle,off";
			node-21 = "SSPM_SWPM_CPU__DSU_L3_BW", "L3_BW";
			node-22 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO", "active,idle,off";
			node-23 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW", "cpu_emi_bw";
			node-24 = "SSPM_SWPM_CPU__DVFS", "vproc2,vproc1,cpuL_freq,cpuB_freq,cpu_L_opp,", "cpu_B_opp,cci_volt,cci_freq,cci_opp";
			node-25 = "SSPM_SWPM_CPU__LKG_POWER", "cpu_L,cpu_B,dsu";
			node-26 = "SSPM_SWPM_CPU__POWER", "cpu_L,cpu_B,dsu,mcusys";
			node-27 = "SSPM_SWPM_GPU__GPU_STATE_RATIO", "active,idle,off";
			node-28 = "SSPM_SWPM_GPU__DVFS", "vgpu,gpu_freq";
			node-29 = "SSPM_SWPM_GPU__URATE", "tex,alu";
			node-30 = "SSPM_SWPM_GPU__POWER", "gpu";
			node-31 = "SSPM_SWPM_CORE__CAM_STATE_RATIO", "RAW_A_active,RAW_B_active,RAW_C_active,idle,off";
			node-32 = "SSPM_SWPM_CORE__IMG_STATE_RATIO", "P2_active,P2_idle,MFB_active,WPE_active,off";
			node-33 = "SSPM_SWPM_CORE__IPE_STATE_RATIO", "FDVT_active,DVP_active,DVS_active,DV_idle,off";
			node-34 = "SSPM_SWPM_CORE__MDP_STATE_RATIO", "active,off";
			node-35 = "SSPM_SWPM_CORE__DISP_STATE_RATIO", "active,off";
			node-36 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO", "active,off";
			node-37 = "SSPM_SWPM_CORE__VENC_STATE_RATIO", "active,idle,off";
			node-38 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO", "active,idle,off";
			node-39 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO", "dact,cact,idle,dcm";
			node-40 = "SSPM_SWPM_CORE__VDO_CODING_TYPE", "venc,vdec";
			node-41 = "SSPM_SWPM_CORE__DVFS", "vcore,cam_freq,img_freq,ipe_freq,dpe_freq,", "venc_freq,vdec_freq";
			node-42 = "SSPM_SWPM_CORE__POWER", "cam,img,ipe,mdp,disp,adsp,venc,vdec,dramc,", "infra_top,aphy_vcore";
			node-43 = "SSPM_SWPM_DRAM__MEM_IDX", "read_bw,write_bw,srr_pct,pdir_pct,phr_pct,", "acc_util,mr4";
			node-44 = "SSPM_SWPM_DRAM__DVFS", "ddr_freq";
			node-45 = "SSPM_SWPM_DRAM__POWER", "aphy_vddq_0p6v,aphy_vm_1p1v,aphy_vio_1p8v,", "dram_vddq_0p6v,dram_vdd2_1p1v,dram_vdd1_1p8v";
			node-46 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO", "active,idle,off";
			node-47 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO", "active,idle,off";
			node-48 = "SSPM_SWPM_VPU__DVFS", "vvpu,vpu0_freq,vpu1_freq";
			node-49 = "SSPM_SWPM_VPU__POWER", "vpu";
			node-50 = "SSPM_SWPM_MDLA__ACTIVE_RATIO", "pool,dw,fc,conv,ewe,sb";
			node-51 = "SSPM_SWPM_MDLA__TOTAL_CYCLES", "total_cycles";
			node-52 = "SSPM_SWPM_MDLA__DVFS", "vmdla,mdla_freq";
			node-53 = "SSPM_SWPM_MDLA__POWER", "mdla";
			node-54 = "__SSPM_APUSYS_QOS_CNT__", "bw_VPU0,bw_VPU1,bw_MDLA0,bw_MDAL1,lt_VPU0,", "lt_VPU1,lt_MDLA0,lt_MDLA1";
			node-55 = "__SSPM_GPU_APU_SSC_CNT__", "GPU_0_R,GPU_0_W,APU_0_R,APU_0_W,GPU_1_R,", "GPU_1_W,APU_1_R,APU_1_W";
			phandle = <0x15e>;
		};
	};

	trusty {
		compatible = "android,trusty-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x00>;
		tee-name = "trusty";
		phandle = <0x15f>;

		trusty-virtio {
			compatible = "android,trusty-virtio-v1";
			phandle = <0x97>;
		};

		trusty-irq {
			compatible = "android,trusty-irq-v1";
			ppi-interrupt-parent = <0x01>;
			phandle = <0x98>;
		};

		tz-system {
			compatible = "mediatek,trusty-tz";
			virtio-supply = <0x97>;
			irq-supply = <0x98>;
			phandle = <0x99>;
		};

		mtee {
			compatible = "mediatek,trusty-mtee-v1";
			tz-supply = <0x99>;
			phandle = <0x160>;
		};

		trusty-gz-log {
			compatible = "android,trusty-gz-log-v1";
		};
	};

	nebula {
		compatible = "android,nebula-smc-v1";
		ranges;
		#address-cells = <0x02>;
		#size-cells = <0x02>;
		tee-id = <0x01>;
		tee-name = "nebula";
		phandle = <0x161>;

		nebula-virtio {
			compatible = "android,nebula-virtio-v1";
		};

		nebula-irq {
			compatible = "android,nebula-irq-v1";
			ppi-interrupt-parent = <0x01>;
		};

		nebula-gz-log {
			compatible = "android,nebula-gz-log-v1";
		};
	};

	hypervisor {
		compatible = "mediatek,geniezone-hyp", "mediatek,geniezone";
		status = "okay";
		phandle = <0x162>;
	};

	__symbols__ {
		mgm = "/mgm";
		mtk_leds = "/soc/mtk_leds";
		cm_mgr = "/soc/cm_mgr@0c530000";
		eas_info = "/soc/eas-info";
		fpsgo = "/soc/fpsgo";
		disp_pwm = "/soc/disp_pwm0@1100e000";
		dispsys_config = "/soc/dispsys_config@14000000";
		disp_mtee_sec = "/soc/disp_mtee_sec";
		disp_mutex0 = "/soc/disp_mutex0@14001000";
		disp_ovl0 = "/soc/disp_ovl0@1400b000";
		disp_ovl0_2l = "/soc/disp_ovl0_2l@1400c000";
		disp_rsz0 = "/soc/disp_rsz0@14015000";
		disp_rdma0 = "/soc/disp_rdma0@1400d000";
		disp_color0 = "/soc/disp_color0@1400f000";
		disp_ccorr0 = "/soc/disp_ccorr0@14010000";
		disp_aal0 = "/soc/disp_aal0@14011000";
		disp_gamma0 = "/soc/disp_gamma0@14012000";
		disp_dither0 = "/soc/disp_dither0@14013000";
		mipi_tx_config0 = "/soc/mipi_tx_config@11c80000";
		dsi0 = "/soc/dsi@14014000";
		bdg_support = "/soc/bdg_support";
		swtp = "/soc/swtp";
		dsi_te = "/soc/dsi_te";
		disp_wdma0 = "/soc/disp_wdma0@1400e000";
		chosen = "/chosen";
		cluster0_opp = "/opp_table0";
		cluster1_opp = "/opp_table1";
		cpu0 = "/cpus/cpu@000";
		cpu1 = "/cpus/cpu@001";
		cpu2 = "/cpus/cpu@002";
		cpu3 = "/cpus/cpu@003";
		cpu4 = "/cpus/cpu@100";
		cpu5 = "/cpus/cpu@101";
		cpu6 = "/cpus/cpu@102";
		cpu7 = "/cpus/cpu@103";
		doe_dvfs_cl0 = "/cpus/cpu-map/cluster0/doe";
		doe_dvfs_cl1 = "/cpus/cpu-map/cluster1/doe";
		STANDBY = "/cpus/idle-states/standby";
		MCDI_CPU = "/cpus/idle-states/mcdi-cpu";
		MCDI_CLUSTER = "/cpus/idle-states/mcdi-cluster";
		idledram = "/cpus/idle-states/idledram";
		idlesyspll = "/cpus/idle-states/idlesyspll";
		idlebus26m = "/cpus/idle-states/idlebus26m";
		SUSPEND = "/cpus/idle-states/suspend";
		mobicore = "/mobicore";
		utos = "/utos";
		reserved_memory = "/reserved-memory";
		ssmr_cma_mem = "/reserved-memory/ssmr-reserved-cma_memory";
		consys_mem = "/reserved-memory/consys-reserve-memory";
		wifi_mem = "/reserved-memory/wifi-reserve-memory";
		cpu_dbgapb = "/cpu_dbgapb@0e010000";
		gic = "/interrupt-controller";
		ppi_cluster0 = "/interrupt-controller/ppi-partitions/interrupt-partition-0";
		ppi_cluster1 = "/interrupt-controller/ppi-partitions/interrupt-partition-1";
		sysirq = "/intpol-controller@0";
		timer = "/timer";
		infracfg_ao = "/infracfg_ao@10001000";
		pbm = "/pbm";
		cpu_power_throttling = "/cpu_power_throttling";
		md_power_throttling = "/md_power_throttling";
		bp_thl = "/bp-thl";
		scpsys = "/power-controller@10006000";
		scpsys_clk = "/scpsys_clk@10001000";
		mcdi = "/mcdi@00110100";
		topckgen = "/topckgen@10000000";
		iocfg_lt = "/iocfg_lt@10002000";
		iocfg_lm = "/iocfg_lm@10002200";
		iocfg_lb = "/iocfg_lb@10002400";
		iocfg_bl = "/iocfg_bl@10002600";
		iocfg_rm = "/iocfg_rm@10002800";
		iocfg_rb = "/iocfg_rb@10002a00";
		iocfg_rt = "/iocfg_rt@10002c00";
		iocfg_tl = "/iocfg_tl@10002e00";
		pericfg = "/pericfg@10003000";
		gpio = "/gpio@10005000";
		pio = "/pinctrl";
		aud_clk_mosi_off = "/pinctrl/aud_clk_mosi_off";
		aud_clk_mosi_on = "/pinctrl/aud_clk_mosi_on";
		aud_clk_miso_off = "/pinctrl/aud_clk_miso_off";
		aud_clk_miso_on = "/pinctrl/aud_clk_miso_on";
		aud_dat_mosi_off = "/pinctrl/aud_dat_mosi_off";
		aud_dat_mosi_on = "/pinctrl/aud_dat_mosi_on";
		aud_dat_miso_off = "/pinctrl/aud_dat_miso_off";
		aud_dat_miso_on = "/pinctrl/aud_dat_miso_on";
		aud_gpio_i2s0_off = "/pinctrl/aud_gpio_i2s0_off";
		aud_gpio_i2s0_on = "/pinctrl/aud_gpio_i2s0_on";
		aud_gpio_i2s1_off = "/pinctrl/aud_gpio_i2s1_off";
		aud_gpio_i2s1_on = "/pinctrl/aud_gpio_i2s1_on";
		aud_gpio_i2s2_off = "/pinctrl/aud_gpio_i2s2_off";
		aud_gpio_i2s2_on = "/pinctrl/aud_gpio_i2s2_on";
		aud_gpio_i2s3_off = "/pinctrl/aud_gpio_i2s3_off";
		aud_gpio_i2s3_on = "/pinctrl/aud_gpio_i2s3_on";
		vow_dat_miso_off = "/pinctrl/vow_dat_miso_off";
		vow_dat_miso_on = "/pinctrl/vow_dat_miso_on";
		vow_clk_miso_off = "/pinctrl/vow_clk_miso_off";
		vow_clk_miso_on = "/pinctrl/vow_clk_miso_on";
		mmc0_pins_default = "/pinctrl/mmc0default";
		mmc0_pins_uhs = "/pinctrl/mmc0@0";
		mmc0_pins_pull_down = "/pinctrl/mmc0@1";
		mmc1_pins_default = "/pinctrl/mmc1default";
		mmc1_pins_uhs = "/pinctrl/mmc1@0";
		mmc1_pins_pull_down = "/pinctrl/mmc1@1";
		sleep = "/sleep@10006000";
		toprgu = "/toprgu@10007000";
		clk26m = "/clocks/clk26m";
		clk13m = "/clocks/clk13m";
		clk32k = "/clocks/clk32k";
		ulposc1 = "/clocks/ulposc1";
		dcm = "/dcm@10001000";
		eint = "/apirq@1000b000";
		apmixed = "/apmixed@1000c000";
		pwrap = "/pwrap@1000d000";
		main_pmic = "/pwrap@1000d000/mt6358-pmic";
		mt6358rtc = "/pwrap@1000d000/mt6358-pmic/mt6358rtc";
		fg_init = "/pwrap@1000d000/mt6358-pmic/mt6358rtc/fg_init";
		fg_soc = "/pwrap@1000d000/mt6358-pmic/mt6358rtc/fg_soc";
		ext_32k = "/pwrap@1000d000/mt6358-pmic/mt6358rtc/ext_32k";
		mtk_gauge = "/pwrap@1000d000/mt6358-pmic/mtk_gauge";
		pmic_efuse = "/pwrap@1000d000/mt6358-pmic/mt6358-efuse";
		mt6358_ts_buck1 = "/pwrap@1000d000/mt6358-pmic/mt6358_ts_buck1";
		mt6358_ts_buck2 = "/pwrap@1000d000/mt6358-pmic/mt6358_ts_buck2";
		mt6358_ts_buck3 = "/pwrap@1000d000/mt6358-pmic/mt6358_ts_buck3";
		mtk_ts_pmic = "/pwrap@1000d000/mt6358-pmic/mtk_ts_pmic";
		pmic_auxadc = "/pwrap@1000d000/mt6358-pmic/mt635x-auxadc";
		mt6358keys = "/pwrap@1000d000/mt6358-pmic/mt6358keys";
		accdet = "/pwrap@1000d000/mt6358-pmic/accdet";
		mt6358_clkbuf = "/pwrap@1000d000/mt6358-pmic/mt6358-clkbuf";
		mt6358_dynamic_loading_throttling = "/pwrap@1000d000/mt6358-pmic/mtk_dynamic_loading_throttling";
		mt6358_lbat = "/pwrap@1000d000/mt6358-pmic/pmic_lbat_service";
		mt6358_batoc_throttle = "/pwrap@1000d000/mt6358-pmic/mtk_battery_oc_throttling";
		mt6358regulator = "/pwrap@1000d000/mt6358-pmic/mt6358regulator";
		mt_pmic_vdram1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vdram1";
		mt_pmic_vcore_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vcore";
		mt_pmic_vpa_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vpa";
		mt_pmic_vproc11_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc11";
		mt_pmic_vproc12_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vproc12";
		mt_pmic_vgpu_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vgpu";
		mt_pmic_vs2_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs2";
		mt_pmic_vmodem_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vmodem";
		mt_pmic_vs1_buck_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/buck_vs1";
		mt_pmic_vdram2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vdram2";
		mt_pmic_vibr_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vibr";
		mt_pmic_vrf12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf12";
		mt_pmic_vio18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio18";
		mt_pmic_vusb_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vusb";
		mt_pmic_vcamio_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamio";
		mt_pmic_vcamd_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcamd";
		mt_pmic_vcn18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn18";
		mt_pmic_vfe28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vfe28";
		mt_pmic_vsram_proc11_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc11";
		mt_pmic_vcn28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn28";
		mt_pmic_vsram_others_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_others";
		mt_pmic_vsram_gpu_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_gpu";
		mt_pmic_vxo22_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vxo22";
		mt_pmic_vefuse_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vefuse";
		mt_pmic_vaux18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaux18";
		mt_pmic_vmch_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmch";
		mt_pmic_vbif28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vbif28";
		mt_pmic_vsram_proc12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vsram_proc12";
		mt_pmic_vcama1_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama1";
		mt_pmic_vemc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vemc";
		mt_pmic_vio28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vio28";
		mt_pmic_va12_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va12";
		mt_pmic_vrf18_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vrf18";
		mt_pmic_vcn33_bt_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_bt";
		mt_pmic_vcn33_wifi_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcn33_wifi";
		mt_pmic_vcama2_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vcama2";
		mt_pmic_vmc_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vmc";
		mt_pmic_vldo28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vldo28";
		mt_pmic_vaud28_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_vaud28";
		mt_pmic_va09_ldo_reg = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/ldo_va09";
		mt6358_vmch_eint_high = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/VMCH_EINT_HIGH";
		mt6358_vmch_eint_low = "/pwrap@1000d000/mt6358-pmic/mt6358regulator/VMCH_EINT_LOW";
		mt6358_rtc = "/pwrap@1000d000/mt6358-pmic/mt6358_rtc";
		mt6358codec = "/pwrap@1000d000/mt6358-pmic/mt6358codec";
		mt6358_consys = "/pwrap@1000d000/mt6358-pmic/mt6358_consys";
		mtk_chrdet = "/pwrap@1000d000/mt6358-pmic/mtk_chrdet";
		battery_manager = "/battery-manager";
		pwraph = "/pwraphal@";
		keypad = "/kp@10010000";
		mrdump_ext_rst = "/mrdump_ext_rst";
		dvfsrc = "/dvfsrc@10012000";
		dvfsrc_vcore = "/dvfsrc@10012000/dvfsrc-vcore";
		dvfsrc_vscp = "/dvfsrc@10012000/dvfsrc-vscp";
		dvfsrc_freq_opp2 = "/dvfsrc@10012000/opp2";
		dvfsrc_freq_opp1 = "/dvfsrc@10012000/opp1";
		dvfsrc_freq_opp0 = "/dvfsrc@10012000/opp0";
		systimer = "/systimer@10017000";
		mcucfg = "/mcucfg@0c530000";
		iommu = "/m4u@10205000";
		mtkheap_region_svp = "/mtkheap-region-svp";
		mtkheap_region_wfd = "/mtkheap-region-wfd";
		mtkheap_region_tui = "/mtkheap-region-tui";
		mtk_dmabufheap_debug0 = "/dmaheap_test0";
		mtk_dmabufheap_debug1 = "/dmaheap_test1";
		hwrng = "/hwrng";
		efuse = "/efuse@11c10000";
		efuse_segment = "/efuse@11c10000/segment@78";
		u2_phy_data = "/efuse@11c10000/u2-phy-data";
		efuse_ptpod = "/efuse@11c10000/ptpod@c8";
		thermal_data = "/efuse@11c10000/data1";
		emichn = "/emichn@0x1022d000";
		emicen = "/emicen@10219000";
		ccifdriver = "/ccifdriver@10209000";
		cldmadriver = "/cldmadriver@10014000";
		mddriver = "/mddriver";
		md_auxadc = "/md-auxadc";
		ccci_scp = "/ccci-scp";
		md1_sim1_hot_plug_eint = "/MD1-SIM1-HOT-PLUG-EINT";
		md1_sim2_hot_plug_eint = "/MD1-SIM2-HOT-PLUG-EINT";
		dvfsp = "/dvfsp@00110c00";
		mt_cpufreq = "/mt_cpufreq";
		mdpsys_config = "/mdpsys_config@14000000";
		gce = "/gce@10238000";
		gce_mbox = "/gce_mbox@10238000";
		gce_mbox_sec = "/gce_mbox_sec@10238000";
		gce_mbox_bdg = "/gce_mbox_bdg";
		goodix_fp = "/fingerprint";
		regulator_vibrator = "/regulator-vibrator";
		scp_infra = "/scp_infra@10001000";
		dfd_cache = "/dfd_cache";
		auxadc = "/auxadc@11001000";
		apdma = "/dma-controller@11000980";
		apuart0 = "/serial@11002000";
		apuart1 = "/serial@11003000";
		i2c0 = "/i2c@11007000";
		i2c1 = "/i2c@11008000";
		i2c2 = "/i2c@11009000";
		i2c3 = "/i2c@1100f000";
		i2c4 = "/i2c@11011000";
		i2c5 = "/i2c@11016000";
		mt6370 = "/i2c@11016000/mt6370@34";
		mt6370_adc = "/i2c@11016000/mt6370@34/adc";
		mt6370_chg = "/i2c@11016000/mt6370@34/charger";
		otg_vbus = "/i2c@11016000/mt6370@34/charger/usb-otg-vbus-regulator";
		mt6370_typec = "/i2c@11016000/mt6370@34/tcpc";
		mt6370_backlight = "/i2c@11016000/mt6370@34/backlight";
		fl_core_0 = "/i2c@11016000/mt6370@34/flashlight/led@0/port@0/endpoint";
		fl_core_1 = "/i2c@11016000/mt6370@34/flashlight/led@1/port@1/endpoint";
		i2c6 = "/i2c@1100d000";
		i2c7 = "/i2c@11004000";
		i2c8 = "/i2c@11005000";
		spi0 = "/spi0@1100a000";
		eem_fsm = "/eem-fsm@1100b000";
		tboard_thermistor4 = "/thermal-sensor4";
		tboard_thermistor5 = "/thermal-sensor5";
		tboard_thermistor7 = "/thermal-sensor7";
		tboard_thermistor6 = "/thermal-sensor6";
		drcc = "/drcc";
		mmc0 = "/mmc@11230000";
		mmc1 = "/mmc@11240000";
		consys = "/consys@18002000";
		spi1 = "/spi1@11010000";
		spi2 = "/spi2@11012000";
		spi3 = "/spi3@11013000";
		spi4 = "/spi4@11014000";
		spi5 = "/spi5@11015000";
		usb = "/usb0@11200000";
		musb_drd_switch = "/usb0@11200000/port/endpoint@0";
		u2phy0 = "/usb-phy@11cc0000";
		u2port0 = "/usb-phy@11cc0000/usb-phy@11cc0800";
		usb_meta = "/usb_meta";
		usb_boost = "/usb-boost-manager";
		audio = "/audio@11220000";
		afe = "/mt6768-afe-pcm@11220000";
		sound = "/sound";
		snd_scp_spk = "/snd_scp_spk";
		mipi_rx_ana_csi0a = "/mipi_rx_ana_csi0a@11c10000";
		mipi_rx_ana_csi0b = "/mipi_rx_ana_csi0b@11c11000";
		mipi_rx_ana_csi1a = "/mipi_rx_ana_csi1a@11c12000";
		mipi_rx_ana_csi1b = "/mipi_rx_ana_csi1b@11c13000";
		mipi_rx_ana_csi2a = "/mipi_rx_ana_csi2a@11c14000";
		mipi_rx_ana_csi2b = "/mipi_rx_ana_csi2b@11c15000";
		mfg_cfg = "/mfg_cfg@13000000";
		mali = "/mali@13040000";
		gpu_dvfs_prefence = "/gpu-prefence";
		gpufreq = "/gpufreq";
		gpufreq_wrapper = "/gpufreq_wrapper";
		ged = "/ged";
		gpu_mali_opp = "/opp-table0";
		mmsys_config = "/mmsys_config@14000000";
		smi_common = "/smi_common@14002000";
		opp_table_mm = "/opp-table-mm";
		opp_table_venc = "/opp-table-venc";
		opp_table_cam = "/opp-table-cam";
		mmqos = "/interconnect";
		smi_larb0 = "/smi_larb0@14003000";
		mdp_rdma0 = "/mdp_rdma0@14004000";
		mdp_ccorr = "/mdp_ccorr0@14005000";
		mdp_rsz0 = "/mdp_rsz0@14006000";
		mdp_rsz1 = "/mdp_rsz1@14007000";
		mdp_wdma0 = "/mdp_wdma0@14008000";
		mdp_wrot0 = "/mdp_wrot0@14009000";
		mdp_tdshp0 = "/mdp_tdshp0@1400a000";
		mtkfb = "/mtkfb@0";
		imgsys = "/syscon@15020000";
		gce_clk = "/gce_clk@10238000";
		imgsys_config = "/imgsys_config@15020000";
		smi_larb2 = "/smi_larb2@15021000";
		vcu = "/vcu@16000000";
		vcodec_dec = "/vcodec_dec@16000000";
		vdec_gcon = "/vdec_gcon@16000000";
		smi_larb1 = "/smi_larb1@16010000";
		vcodec_enc = "/vcodec_enc@17000000";
		venc_gcon = "/venc_gcon@17000000";
		smi_larb4 = "/smi_larb4@17010000";
		wifi = "/wifi@18000000";
		camsys = "/camsys@1a000000";
		camsys1 = "/camsysisp@1a000000";
		smi_larb3 = "/smi_larb3@1a002000";
		kd_camera_hw1 = "/kd_camera_hw1@1a040000";
		flashlight_core = "/flashlight_core";
		flashlights_mt6370 = "/flashlights_mt6370";
		flashlights_aw3641e = "/flashlights_aw3641e";
		camera_af_hw_node = "/camera_af_hw_node";
		mtk_composite_v4l2_1 = "/mtk_composite_v4l2_1";
		flashlight_0 = "/mtk_composite_v4l2_1/port@0/endpoint";
		flashlight_1 = "/mtk_composite_v4l2_1/port@1/endpoint";
		odm = "/odm";
		memory_ssmr_features = "/memory-ssmr-features";
		radio_md_cfg = "/radio_md_cfg";
		mt_charger = "/mt_charger";
		msdc1_ins = "/msdc1_ins";
		lk_charger = "/lk_charger";
		pe = "/pe";
		pe2 = "/pe2";
		pdc = "/pdc";
		pe4 = "/pe4";
		charger = "/charger";
		mtk_ctd = "/mtk_ctd";
		pd_adapter = "/pd_adapter";
		extcon_usb = "/extcon_usb";
		usb_role = "/extcon_usb/port/endpoint@0";
		rt9465_slave_chr = "/rt9465_slave_chr";
		subpmic_pmu_eint = "/mt6370_pmu_eint";
		tcpc_pd = "/tcpc_pd_eint";
		irtx_pwm = "/irtx_pwm";
		pmic_clock_buffer_ctrl = "/clkbuf-ctrl";
		touch = "/touch";
		touch_tui0 = "/touch-tui0";
		nfc = "/nfc";
		smart_pa = "/smart_pa";
		gpio_usage_mapping = "/gpio";
		drm_wv = "/drm_wv";
		mtee_svp = "/mtee_svp";
		met_emi = "/met/met-emi";
		sspm_rts_header = "/met/sspm-rts-header";
		trusty = "/trusty";
		trusty_virtio = "/trusty/trusty-virtio";
		trusty_irq = "/trusty/trusty-irq";
		tz_system = "/trusty/tz-system";
		mtee = "/trusty/mtee";
		nebula = "/nebula";
		hypervisor = "/hypervisor";
	};
};
