/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [29:0] _00_;
  reg [28:0] _01_;
  reg [5:0] _02_;
  wire celloutsig_0_0z;
  wire [13:0] celloutsig_0_10z;
  wire [3:0] celloutsig_0_12z;
  wire [7:0] celloutsig_0_13z;
  wire [4:0] celloutsig_0_14z;
  wire [2:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [13:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [9:0] celloutsig_0_21z;
  wire [11:0] celloutsig_0_22z;
  wire [6:0] celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire [6:0] celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [3:0] celloutsig_0_31z;
  wire [3:0] celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire [5:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_44z;
  wire [12:0] celloutsig_0_48z;
  wire [4:0] celloutsig_0_4z;
  wire [12:0] celloutsig_0_5z;
  wire celloutsig_0_64z;
  wire [7:0] celloutsig_0_65z;
  wire [2:0] celloutsig_0_6z;
  wire celloutsig_0_72z;
  wire [18:0] celloutsig_0_81z;
  wire [3:0] celloutsig_0_82z;
  wire [3:0] celloutsig_0_8z;
  wire [4:0] celloutsig_0_9z;
  wire [17:0] celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [5:0] celloutsig_1_13z;
  wire [11:0] celloutsig_1_14z;
  wire [11:0] celloutsig_1_15z;
  wire [2:0] celloutsig_1_18z;
  wire [7:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [15:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire [7:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_24z = celloutsig_0_10z[12:6] + { celloutsig_0_9z[3:0], celloutsig_0_15z };
  assign celloutsig_0_27z = { celloutsig_0_12z[1:0], celloutsig_0_14z } + { celloutsig_0_21z[0], celloutsig_0_14z, celloutsig_0_0z };
  always_ff @(posedge celloutsig_1_19z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 29'h00000000;
    else _01_ <= { celloutsig_0_5z[10:0], celloutsig_0_1z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_5z };
  reg [3:0] _06_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _06_ <= 4'h0;
    else _06_ <= { celloutsig_0_9z[3:1], celloutsig_0_0z };
  assign _00_[17:14] = _06_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 6'h00;
    else _02_ <= celloutsig_0_13z[6:1];
  assign celloutsig_0_31z = { celloutsig_0_0z, celloutsig_0_15z } & _02_[5:2];
  assign celloutsig_0_6z = in_data[17:15] & celloutsig_0_3z[2:0];
  assign celloutsig_1_6z = { celloutsig_1_3z[14:4], celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z } & celloutsig_1_0z[15:0];
  assign celloutsig_1_10z = in_data[176:171] & { celloutsig_1_8z[2], celloutsig_1_4z, celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_37z = { celloutsig_0_30z, celloutsig_0_20z } / { 1'h1, celloutsig_0_22z[6:4] };
  assign celloutsig_0_8z = celloutsig_0_5z[5:2] / { 1'h1, celloutsig_0_4z[3:1] };
  assign celloutsig_0_19z = in_data[39:26] / { 1'h1, _00_[16:15], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_4z };
  assign celloutsig_1_11z = celloutsig_1_9z[5:0] === celloutsig_1_10z;
  assign celloutsig_0_16z = { celloutsig_0_3z[4:1], celloutsig_0_2z } || { celloutsig_0_4z[3:0], celloutsig_0_1z };
  assign celloutsig_0_25z = { celloutsig_0_21z[7:5], celloutsig_0_4z, celloutsig_0_2z } || { celloutsig_0_5z[4:0], celloutsig_0_8z };
  assign celloutsig_0_0z = in_data[23:12] < in_data[20:9];
  assign celloutsig_0_38z = celloutsig_0_21z[3] & ~(celloutsig_0_37z[1]);
  assign celloutsig_0_64z = celloutsig_0_6z[2] & ~(_01_[8]);
  assign celloutsig_1_1z = celloutsig_1_0z[12] & ~(celloutsig_1_0z[9]);
  assign celloutsig_1_2z = celloutsig_1_1z & ~(celloutsig_1_0z[17]);
  assign celloutsig_1_5z = celloutsig_1_0z[0] & ~(celloutsig_1_3z[11]);
  assign celloutsig_1_7z = celloutsig_1_6z[4] & ~(in_data[121]);
  assign celloutsig_1_12z = celloutsig_1_11z & ~(celloutsig_1_10z[3]);
  assign celloutsig_0_1z = in_data[41] & ~(celloutsig_0_0z);
  assign celloutsig_0_20z = celloutsig_0_0z & ~(celloutsig_0_14z[0]);
  assign celloutsig_0_2z = in_data[49] & ~(in_data[79]);
  assign celloutsig_0_81z = { celloutsig_0_48z[4:1], celloutsig_0_38z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_64z, celloutsig_0_0z } % { 1'h1, celloutsig_0_31z[2:0], celloutsig_0_25z, celloutsig_0_19z };
  assign celloutsig_0_44z = { celloutsig_0_21z[3:2], celloutsig_0_15z } * { celloutsig_0_16z, celloutsig_0_37z };
  assign celloutsig_0_65z = in_data[21:14] * celloutsig_0_19z[8:1];
  assign celloutsig_1_8z = { celloutsig_1_0z[10:9], celloutsig_1_2z, celloutsig_1_5z } * celloutsig_1_0z[10:7];
  assign celloutsig_1_9z = { in_data[144:141], celloutsig_1_8z } * in_data[125:118];
  assign celloutsig_0_9z = { celloutsig_0_5z[6], celloutsig_0_2z, celloutsig_0_6z } * celloutsig_0_5z[7:3];
  assign celloutsig_0_10z = { _01_[26:19], celloutsig_0_8z, celloutsig_0_0z, celloutsig_0_2z } * { _01_[27:25], celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = in_data[40:36] * celloutsig_0_9z;
  assign celloutsig_1_0z = in_data[128:111] | in_data[189:172];
  assign celloutsig_0_13z = { celloutsig_0_12z, celloutsig_0_8z } | celloutsig_0_10z[9:2];
  assign celloutsig_0_72z = | { celloutsig_0_65z, celloutsig_0_14z[3:2] };
  assign celloutsig_1_4z = | { celloutsig_1_1z, celloutsig_1_0z[16:1] };
  assign celloutsig_0_4z = { celloutsig_0_3z[5], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z } << in_data[19:15];
  assign celloutsig_1_15z = { celloutsig_1_13z[4:0], celloutsig_1_10z, celloutsig_1_4z } << celloutsig_1_14z;
  assign celloutsig_0_48z = { celloutsig_0_44z, celloutsig_0_27z, celloutsig_0_25z } <<< { celloutsig_0_24z[1:0], celloutsig_0_30z, celloutsig_0_38z, celloutsig_0_29z, celloutsig_0_38z, celloutsig_0_9z };
  assign celloutsig_1_18z = { celloutsig_1_0z[8:7], celloutsig_1_2z } <<< { celloutsig_1_13z[4:3], celloutsig_1_12z };
  assign celloutsig_0_21z = { celloutsig_0_19z[6:2], celloutsig_0_9z } <<< _01_[9:0];
  assign celloutsig_0_22z = { celloutsig_0_14z[2:1], celloutsig_0_21z } <<< { celloutsig_0_20z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_6z, celloutsig_0_9z };
  assign celloutsig_0_30z = celloutsig_0_12z[2:0] <<< { celloutsig_0_5z[6:5], celloutsig_0_16z };
  assign celloutsig_0_5z = { in_data[11:4], celloutsig_0_4z } - { in_data[35:30], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_82z = celloutsig_0_12z - { celloutsig_0_44z[3:1], celloutsig_0_72z };
  assign celloutsig_1_14z = celloutsig_1_3z[14:3] - celloutsig_1_3z[15:4];
  assign celloutsig_0_12z = { _01_[21:19], celloutsig_0_0z } - celloutsig_0_4z[3:0];
  assign celloutsig_0_15z = in_data[9:7] - in_data[86:84];
  assign celloutsig_0_3z = in_data[87:82] ^ in_data[76:71];
  assign celloutsig_1_13z = { celloutsig_1_11z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_11z, celloutsig_1_2z } ^ { celloutsig_1_10z[4:3], celloutsig_1_8z };
  assign celloutsig_1_19z = celloutsig_1_15z[8:1] ^ { celloutsig_1_15z[7:2], celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_29z = ~((celloutsig_0_3z[5] & celloutsig_0_0z) | (celloutsig_0_9z[4] & celloutsig_0_20z));
  assign { celloutsig_1_3z[5:3], celloutsig_1_3z[1], celloutsig_1_3z[2], celloutsig_1_3z[15:6] } = { celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, in_data[136:127] } ^ { celloutsig_1_0z[5:3], celloutsig_1_0z[1], celloutsig_1_0z[2], celloutsig_1_0z[15:6] };
  assign { _00_[29:18], _00_[13:0] } = { in_data[47:36], celloutsig_0_10z };
  assign celloutsig_1_3z[0] = 1'h0;
  assign { out_data[130:128], out_data[103:96], out_data[50:32], out_data[3:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
