// Seed: 4062047080
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  always if (id_3 - 1 ? 1 : id_3) force id_3 = "";
  wire id_4;
  wire id_5;
  always_ff
  `define pp_6 0
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  tri0 id_8, id_9;
  wire id_10;
  assign id_6 = id_1 ? id_8 : 1'b0;
  always id_5 <= id_2 - id_4 === 1;
  wire id_11;
  assign id_9 = 1 | 1;
  module_0(
      id_3, id_3
  );
  assign id_5 = 1'b0;
endmodule
