# Loading project usb_prueba_unitaria
vsim work.testbench_usb
# vsim work.testbench_usb 
# Start time: 12:15:06 on Oct 18,2018
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.testbench_usb(testbench_usb_arq)
# Loading work.uart(behavioral)
# Loading work.main(behavioral)
# Compile of main.vhd was successful.
# Compile of uart.vhd was successful.
# Compile of testbench_usb.vhd was successful.
# 3 compiles, 0 failed with no errors.
run
run
run
run -continue
run
# Break key hit
add wave -position insertpoint  \
sim:/testbench_usb/clk
add wave -position insertpoint sim:/testbench_usb/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
restart
run -all
# Compile of main.vhd was successful.
# Compile of uart.vhd was successful.
# Compile of testbench_usb.vhd was successful.
# 3 compiles, 0 failed with no errors.
restart
# Loading work.testbench_usb(testbench_usb_arq)
# Loading work.uart(behavioral)
# Loading work.main(behavioral)
run -all
# End time: 01:06:30 on Oct 19,2018, Elapsed time: 12:51:24
# Errors: 0, Warnings: 0
