<dec f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='76' type='std::vector&lt;unsigned int&gt;'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='158' u='a' c='_ZN4llvm15SIScheduleBlock30getInternalAdditionnalRegUsageEv'/>
<offset>6528</offset>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.h' l='72'>// Pressure: number of said class of registers needed to
  // store the live virtual and real registers.
  // We do care only of SGPR32 and VGPR32 and do track only virtual registers.
  // Pressure of additional registers required inside the block.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/SIMachineScheduler.cpp' l='406' u='m' c='_ZN4llvm15SIScheduleBlock8scheduleENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES3_'/>
