#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jan 14 15:17:53 2024
# Process ID: 19416
# Current directory: C:/Users/Jalal/Desktop/N-bit-Multiplier
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20088 C:\Users\Jalal\Desktop\N-bit-Multiplier\N-bit_multiplier.xpr
# Log file: C:/Users/Jalal/Desktop/N-bit-Multiplier/vivado.log
# Journal file: C:/Users/Jalal/Desktop/N-bit-Multiplier\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:11 . Memory (MB): peak = 1109.289 ; gain = 0.000
set_property top multiplier_nbits_tb [get_filesets sim_5]
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
ERROR: [VRFC 10-1471] type error near a ; current type std_logic_vector; expected type std_logic [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:58]
ERROR: [VRFC 10-3782] unit 'bench' ignored due to previous errors [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
ERROR: [VRFC 10-724] found '0' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:58]
ERROR: [VRFC 10-3782] unit 'bench' ignored due to previous errors [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_16bits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Full-Adder/FullAdder/project_1.srcs/sources_1/new/FullAdder_1bit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'FullAdder_1bit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_nbits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_nbits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_nbits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_nbits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_nbits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_nbits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 32 elements ; expected 33 [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:20]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_nbits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_1bit [fulladder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_nbits [fulladder_nbits_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_nbits [multiplier_nbits_default]
Compiling architecture bench of entity xil_defaultlib.multiplier_nbits_tb
Built simulation snapshot multiplier_nbits_tb_behav

****** Webtalk v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xsim.dir/multiplier_nbits_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sun Jan 14 16:03:21 2024...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1109.289 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_nbits_tb_behav -key {Behavioral:sim_5:Functional:multiplier_nbits_tb} -tclbatch {multiplier_nbits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source multiplier_nbits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
ERROR: Array sizes do not match, left array has 16 elements, right array has 15 elements
Time: 0 ps  Iteration: 0  Process: /multiplier_nbits_tb/stimulus
  File: C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd

HDL Line: C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:50
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_nbits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1109.289 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_1bit [fulladder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_nbits [fulladder_nbits_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_nbits [multiplier_nbits_default]
Compiling architecture bench of entity xil_defaultlib.multiplier_nbits_tb
Built simulation snapshot multiplier_nbits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_nbits_tb_behav -key {Behavioral:sim_5:Functional:multiplier_nbits_tb} -tclbatch {multiplier_nbits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source multiplier_nbits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
ERROR: Array sizes do not match, left array has 16 elements, right array has 15 elements
Time: 0 ps  Iteration: 0  Process: /multiplier_nbits_tb/stimulus
  File: C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd

HDL Line: C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:50
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_nbits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.289 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_nbits_tb_behav -key {Behavioral:sim_5:Functional:multiplier_nbits_tb} -tclbatch {multiplier_nbits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source multiplier_nbits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
ERROR: Array sizes do not match, left array has 16 elements, right array has 15 elements
Time: 0 ps  Iteration: 0  Process: /multiplier_nbits_tb/stimulus
  File: C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd

HDL Line: C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:50
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_nbits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.289 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
ERROR: [VRFC 10-719] formal port/generic <a> is not declared in <multiplier_nbits> [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:30]
ERROR: [VRFC 10-3782] unit 'bench' ignored due to previous errors [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_nbits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_nbits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_nbits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_nbits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_nbits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 33 elements ; expected 32 [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:62]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit multiplier_nbits_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_1bit [fulladder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_nbits [fulladder_nbits_default]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_nbits [multiplier_nbits_default]
Compiling architecture bench of entity xil_defaultlib.multiplier_nbits_tb
Built simulation snapshot multiplier_nbits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_nbits_tb_behav -key {Behavioral:sim_5:Functional:multiplier_nbits_tb} -tclbatch {multiplier_nbits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source multiplier_nbits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
Failure: Output mismatch - when input A = 0 and B = 0
Time: 10 ns  Iteration: 0  Process: /multiplier_nbits_tb/stimulus  File: C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd
$finish called at time : 10 ns : File "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" Line 60
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_nbits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 1109.289 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
ERROR: [VRFC 10-3553] near 'image' ; prefix should denote a scalar type [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:48]
ERROR: [VRFC 10-3782] unit 'bench' ignored due to previous errors [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
ERROR: [VRFC 10-1471] type error near a ; current type std_logic_vector; expected type std_logic [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:48]
ERROR: [VRFC 10-3782] unit 'bench' ignored due to previous errors [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
ERROR: [VRFC 10-3763] type error near 'a' ; expected type 'boolean' [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:48]
ERROR: [VRFC 10-2922] 'to_string' expects 1 arguments [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:48]
ERROR: [VRFC 10-1471] type error near a ; current type std_logic_vector; expected type positive [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:48]
ERROR: [VRFC 10-3585] no feasible entry for subprogram 'to_string' found [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:48]
ERROR: [VRFC 10-3782] unit 'bench' ignored due to previous errors [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
ERROR: [VRFC 10-3553] near 'image' ; prefix should denote a scalar type [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:53]
ERROR: [VRFC 10-3782] unit 'bench' ignored due to previous errors [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
ERROR: [VRFC 10-3763] type error near 'a' ; expected type 'boolean' [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:53]
ERROR: [VRFC 10-2922] 'to_string' expects 1 arguments [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:53]
ERROR: [VRFC 10-1471] type error near a ; current type std_logic_vector; expected type positive [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:53]
ERROR: [VRFC 10-3585] no feasible entry for subprogram 'to_string' found [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:53]
ERROR: [VRFC 10-3782] unit 'bench' ignored due to previous errors [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
ERROR: [VRFC 10-3553] near 'image' ; prefix should denote a scalar type [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:53]
ERROR: [VRFC 10-3782] unit 'bench' ignored due to previous errors [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
ERROR: [VRFC 10-3763] type error near 'unsigned(a)' ; expected type 'boolean' [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:53]
ERROR: [VRFC 10-2922] 'to_string' expects 1 arguments [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:53]
ERROR: [VRFC 10-3585] no feasible entry for subprogram 'to_string' found [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:53]
ERROR: [VRFC 10-3782] unit 'bench' ignored due to previous errors [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd:8]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_1bit [fulladder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_nbits [\FullAdder_nbits(num_of_bit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_nbits [\multiplier_nbits(n=4)\]
Compiling architecture bench of entity xil_defaultlib.multiplier_nbits_tb
Built simulation snapshot multiplier_nbits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_nbits_tb_behav -key {Behavioral:sim_5:Functional:multiplier_nbits_tb} -tclbatch {multiplier_nbits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source multiplier_nbits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_nbits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_1bit [fulladder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_nbits [\FullAdder_nbits(num_of_bit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_nbits [\multiplier_nbits(n=4)\]
Compiling architecture bench of entity xil_defaultlib.multiplier_nbits_tb
Built simulation snapshot multiplier_nbits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_nbits_tb_behav -key {Behavioral:sim_5:Functional:multiplier_nbits_tb} -tclbatch {multiplier_nbits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source multiplier_nbits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_nbits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_1bit [fulladder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_nbits [\FullAdder_nbits(num_of_bit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_nbits [\multiplier_nbits(n=4)\]
Compiling architecture bench of entity xil_defaultlib.multiplier_nbits_tb
Built simulation snapshot multiplier_nbits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_nbits_tb_behav -key {Behavioral:sim_5:Functional:multiplier_nbits_tb} -tclbatch {multiplier_nbits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source multiplier_nbits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_nbits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1265.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_1bit [fulladder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_nbits [\FullAdder_nbits(num_of_bit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_nbits [\multiplier_nbits(n=4)\]
Compiling architecture bench of entity xil_defaultlib.multiplier_nbits_tb
Built simulation snapshot multiplier_nbits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_nbits_tb_behav -key {Behavioral:sim_5:Functional:multiplier_nbits_tb} -tclbatch {multiplier_nbits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source multiplier_nbits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_nbits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1265.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_1bit [fulladder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_nbits [\FullAdder_nbits(num_of_bit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_nbits [\multiplier_nbits(n=4)\]
Compiling architecture bench of entity xil_defaultlib.multiplier_nbits_tb
Built simulation snapshot multiplier_nbits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_nbits_tb_behav -key {Behavioral:sim_5:Functional:multiplier_nbits_tb} -tclbatch {multiplier_nbits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source multiplier_nbits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
Error: Output mismatch - when input A = 1 and B = 7
Time: 0 ps  Iteration: 0  Process: /multiplier_nbits_tb/stimulus  File: C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_nbits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1265.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
ERROR: [VRFC 10-2989] 'to_integer' is not declared [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:50]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:13]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
ERROR: [VRFC 10-724] found '0' definitions of operator "&", cannot determine exact overloaded matching definition for "&" [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:50]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:13]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
ERROR: [VRFC 10-3763] type error near 'result' ; expected type 'boolean' [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:50]
ERROR: [VRFC 10-2922] 'to_string' expects 1 arguments [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:50]
ERROR: [VRFC 10-1471] type error near result ; current type std_logic_vector; expected type positive [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:50]
ERROR: [VRFC 10-3585] no feasible entry for subprogram 'to_string' found [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:50]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:13]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
ERROR: [VRFC 10-3553] near 'image' ; prefix should denote a scalar type [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:50]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:13]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
ERROR: [VRFC 10-2989] 'to_integer' is not declared [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:50]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd:13]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sources_1/new/multiply_new.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_1bit [fulladder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_nbits [\FullAdder_nbits(num_of_bit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_nbits [\multiplier_nbits(n=4)\]
Compiling architecture bench of entity xil_defaultlib.multiplier_nbits_tb
Built simulation snapshot multiplier_nbits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_nbits_tb_behav -key {Behavioral:sim_5:Functional:multiplier_nbits_tb} -tclbatch {multiplier_nbits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source multiplier_nbits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
Note: A = 1 and B = 7
Time: 0 ps  Iteration: 0  Process: /multiplier_nbits_tb/stimulus  File: C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd
Note: A = 0
Time: 0 ps  Iteration: 0  Process: /multiplier_nbits_tb/stimulus  File: C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd
Note: B = 0
Time: 0 ps  Iteration: 0  Process: /multiplier_nbits_tb/stimulus  File: C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd
Note: expected_output = 7
Time: 0 ps  Iteration: 0  Process: /multiplier_nbits_tb/stimulus  File: C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd
Error: Output mismatch - when input A = 1 and B = 7
Time: 0 ps  Iteration: 0  Process: /multiplier_nbits_tb/stimulus  File: C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_nbits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1265.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation -simset [get_filesets sim_5 ]
Command: launch_simulation -simset sim_5
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_5'
INFO: [SIM-utils-54] Inspecting design source files for 'multiplier_nbits_tb' in fileset 'sim_5'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-100] Fetching design files from 'sources_1'...(this may take a while)...
INFO: [USF-XSim-101] Fetching design files from 'sim_5'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xvhdl --incr --relax -prj multiplier_nbits_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'multiplier_nbits_tb'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
"xelab -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log"
Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.2/bin/unwrapped/win64.o/xelab.exe -wto a96c936be8ac412a9cb9d59f58949a89 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot multiplier_nbits_tb_behav xil_defaultlib.multiplier_nbits_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_1bit [fulladder_1bit_default]
Compiling architecture behavioral of entity xil_defaultlib.FullAdder_nbits [\FullAdder_nbits(num_of_bit=4)\]
Compiling architecture behavioral of entity xil_defaultlib.multiplier_nbits [\multiplier_nbits(n=4)\]
Compiling architecture bench of entity xil_defaultlib.multiplier_nbits_tb
Built simulation snapshot multiplier_nbits_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.sim/sim_5/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "multiplier_nbits_tb_behav -key {Behavioral:sim_5:Functional:multiplier_nbits_tb} -tclbatch {multiplier_nbits_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.2
Time resolution is 1 ps
source multiplier_nbits_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# log_wave -r /
WARNING: [Simtcl 6-197] One or more HDL objects could not be logged because of object type or size limitations.  To see details please rerun the command with -verbose (-v).
# run 1000ns
Error: Output mismatch - when input A = 1 and B = 7
Time: 10 ps  Iteration: 0  Process: /multiplier_nbits_tb/stimulus  File: C:/Users/Jalal/Desktop/N-bit-Multiplier/N-bit_multiplier.srcs/sim_5/new/multiplier_nbits_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multiplier_nbits_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1265.805 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan 14 22:13:15 2024...
