Line 293: tfci 0x%x
Line 294: cctrch_info 0x%x
Line 295: prach_tti 0x%x
Line 296: erucch_tti 0x%x
Line 297: ch_info 0x%x
Line 302: trch_en 0x%x strch_en 0x%x
Line 309: crc08 0x%x crc12 0x%x crc16 0x%x crc24 0x%x
Line 314: crc_len_ch0_3 0x%x crc_len_ch4_7 0x%x
Line 319: trbk_num_ch0_3 0x%x trbk_num_ch4_7 0x%x
Line 324: trbk_len_ch0_1 0x%x trbk_len_ch2_3 0x%x
Line 329: trbk_len_ch4_5 0x%x trbk_len_ch6_7 0x%x
Line 331: tep_ch0_7 0x%x
Line 336: fillerbit_ch0_3 0x%x fillerbit_ch4_7 0x%x
Line 337: code_unit_ch0_7 0x%x
Line 342: code_len_ch0_1 0x%x code_len_ch2_3 0x%x
Line 347: code_len_ch4_5 0x%x code_len_ch6_7 0x%x
Line 349: pad_bits_ch0_7 0x%x
Line 350: e_min_flg 0x%x
Line 355: trch_addr_ch0_1 0x%x trch_addr_ch2_3 0x%x
Line 360: trch_addr_ch4_5 0x%x trch_addr_ch6_7 0x%x
Line 362: rm_mode_ch0_7 0x%x
Line 363: int1_col_ch0_7 0x%x
Line 368: int1_row_ch0_1 0x%x int1_row_ch2_3 0x%x
Line 373: int1_row_ch4_5 0x%x int1_row_ch6_7 0x%x
Line 375: tx_endian 0x%x
Line 381: cctr0_fr_len_rm_addr 0x%x cctr1_fr_len_rm_addr 0x%x cctr2_fr_len_rm_addr 0x%x
Line 386: e_ini_1_ch0_1 0x%x e_ini_1_ch2_3 0x%x
Line 391: e_ini_1_ch4_5 0x%x e_ini_1_ch6_7 0x%x
Line 396: e_ini_2_ch0_1 0x%x e_ini_2_ch2_3 0x%x
Line 401: e_ini_2_ch4_5 0x%x e_ini_2_ch6_7 0x%x
Line 406: e_pls_1_ch0_1 0x%x e_pls_1_ch2_3 0x%x
Line 411: e_pls_1_ch4_5 0x%x e_pls_1_ch6_7 0x%x
Line 416: e_min_1_01 0x%x e_min_1_23 0x%x
Line 421: e_min_1_45 0x%x e_min_1_67 0x%x
Line 427: cctr0_phy_map 0x%x cctr1_phy_map 0x%x cctr2_phy_map 0x%x
Line 433: bits_c0_t_phy[0] 0x%x bits_c0_t_phy[1] 0x%x bits_c0_t_phy[2] 0x%x
Line 439: bits_c0_t_phy[3] 0x%x bits_c0_t_phy[4] 0x%x bits_c0_t_phy[5] 0x%x
Line 445: bits_c1_t_phy[0] 0x%x bits_c1_t_phy[1] 0x%x bits_c1_t_phy[2] 0x%x
Line 451: bits_c1_t_phy[3] 0x%x bits_c1_t_phy[4] 0x%x bits_c0_t_phy[5] 0x%x
Line 457: bits_c2_t_phy[0] 0x%x bits_c2_t_phy[1] 0x%x bits_c2_t_phy[2] 0x%x
Line 463: bits_c2_t_phy[3] 0x%x bits_c2_t_phy[4] 0x%x bits_c2_t_phy[5] 0x%x
Line 469: CCTR_BS0[0] 0x%x CCTR_BS0[1] 0x%x CCTR_BS0[2] 0x%x
Line 475: CCTR_BS1[0] 0x%x CCTR_BS1[1] 0x%x CCTR_BS1[2] 0x%x
Line 498: e_trbk_len 0x%x e_code_unit 0x%x e_code_len 0x%x e_fillerbit 0x%x
Line 500: e_rm_mode 0x%x
Line 505: e_eini_s 0x%x e_eini_p1 0x%x e_eini_p2 0x%x
Line 510: e_epls_s 0x%x e_epls_p1 0x%x e_epls_p2 0x%x
Line 515: e_emin_s 0x%x e_emin_p1 0x%x e_emin_p2 0x%x
Line 520: erm_nsys 0x%x erm_np1 0x%x erm_np2 0x%x
Line 523: int2_fr_bit_num_ts_sel 0x%x
Line 525: e_bit_num_ts[0] 0x%x
Line 526: e_bit_num_ts[1] 0x%x
Line 527: e_bit_num_ts[2] 0x%x
Line 528: e_bit_num_ts[3] 0x%x
Line 529: e_bit_num_ts[4] 0x%x
Line 530: e_bit_num_ts[5] 0x%x
Line 1106: activeStackId %d trch (%d) : tti %d, trch_addr %d, strch_en 0x%x [ul_ch_info: 0x%x]
Line 1599: Invalid Cctrch Id %d
Line 1639: Invalid TFCI Coding
Line 2049: [DBG]RATEMT_FLT_FB : %d SLOT, %d CHIP_8
Line 2057: [DBG]ENCODE_FB : %d SLOT, %d CHIP_8
Line 2198: Error!! Wrong state value is eTTI=%d, chip=%d, slot=%d
Line 2299: pre_gain 0x%x, dch_gain 0x%x
Line 2512: Invalid Cctrch Nr
Line 2652: Error for scramblingMasks values
Line 3279: Error!! Wrong state value is %d
Line 3428: Set CM_INFO CM_INFO_MODE_EN: %d CM_INFO_TG_START: %d CM_INFO_TG_END: %d CM_INFO_TG_SLOTS: %d CM_INFO_TG_SLOT_TYPE: %d CM_INFO.REG32DATA: 0x%x
Line 3453: Get CM_INFO CM_INFO_MODE_EN: %d CM_INFO_TG_START: %d CM_INFO_TG_END: %d CM_INFO_TG_SLOTS: %d CM_INFO_TG_SLOT_TYPE: %d CM_INFO.REG32DATA: 0x%x
Line 3498: [PRACH Encoder Check] Dpcch Buf[CFN %d] : 0x%x, 0x%x, 0x%x, 0x%x, 0x%x
Line 3500: [PRACH debugging log] htx_ch_info 0x%x, htx_ch_mon 0x%x, htx_prach_pre_en 0x%x, htx_prach_start 0x%x, htx_aich 0x%x, htx_aich_mon_ack_slot 0x%x, htx_prach_pre_num 0x%x
Line 3502: [PRACH debugging log] AICHReqCnt 0x%x, AICHPreDoneCnt 0x%x, ai_ctrl_0 0x%x, ai_rpt_0 0x%x, front_modem_sel 0x%x, tx_clk_gate_ctrl_sel 0x%x
Line 3536: [DPCH DPCCH Encoder Check] Dpcch Buf[CFN %d] : 0x%x, 0x%x, 0x%x, 0x%x, 0x%x
Line 3538: [DPCH debugging log] htx_ch_info 0x%x, htx_ch_mon 0x%x, front_modem_sel 0x%x, tx_clk_gate_ctrl_sel 0x%x, int_tx_fr_10e 0x%x
Line 3546: [TX Dump]		 %s 		
Line 3550: [TX Dump][0x%x]  0x%x |  0x%x  |  0x%x  |  0x%x  |  0x%x  |  0x%x  |
Line 3552: [TX Dump]****************************************************************************
Line 3560: [TX Dump]****************************************************************************
Line 3561: [TX Dump]Whole_Tx_Dump
Line 3562: [TX Dump]****************************************************************************
Line 3578: [TX Dump]pREG_TX Common DCH register ~
Line 3582: [TX Dump]0x%x = 0x%x |  0x%x  |  0x%x	|  0x%x  |
Line 3586: [TX Dump]pREG_TX EDCH register ~
Line 3590: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3594: [TX Dump]pREG_TX 3G_ENC_FDD_BLK register ~
Line 3598: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3602: [TX Dump]pREG_TX 3G_MOD_FDD register ~
Line 3606: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3610: [TX Dump]pREG_TX 3GF Physical Channel Controller register ~
Line 3614: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3621: [TX Dump]pREG_TX_COMMON register ~
Line 3625: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3632: [TX Dump]pREG_TX_FILTER0 register ~
Line 3636: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3640: [TX Dump]pREG_TX_FILTER0 FILTER(INTEROLATOR) register ~
Line 3644: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3648: [TX Dump]pREG_TX_FILTER0 FILTER(CFR) register ~
Line 3652: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3656: [TX Dump]pREG_TX_FILTER0 DPD CAL register ~
Line 3660: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3664: [TX Dump]pREG_TX_FILTER0 BULK DELAY register ~
Line 3668: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3672: [TX Dump]pREG_TX_FILTER0 ET register ~
Line 3676: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3682: [TX Dump]pREG_TX_FILTER1 register ~
Line 3686: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3690: [TX Dump]pREG_TX_FILTER1 FILTER(INTEROLATOR) register ~
Line 3694: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3698: [TX Dump]pREG_TX_FILTER1 FILTER(CFR) register ~
Line 3702: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3706: [TX Dump]pREG_TX_FILTER1 DPD CAL register ~
Line 3710: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3714: [TX Dump]pREG_TX_FILTER1 BULK DELAY register ~
Line 3718: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3722: [TX Dump]pREG_TX_FILTER1 ET register ~
Line 3726: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3732: [TX Dump]pREG_TX_FILTER_COMMON DAC Control register ~
Line 3736: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3740: [TX Dump]pREG_TX_FILTER_COMMON ETDAC ABB register ~
Line 3744: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3748: [TX Dump]pREG_TX_FILTER_COMMON FEEDBACK register ~
Line 3752: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3756: [TX Dump]pREG_TX_FILTER_COMMON ClockGating MEMMUX register ~
Line 3760: [TX Dump]0x%x = 0x%x |  0x%x	|  0x%x |  0x%x  |
Line 3824: [DBG]SCR_FLT_FB : %d SLOT, %d CHIP_8
Line 3825: [DBG] RFD_HTX_DLY : 0x%x  RFD_HFLT_DLY : 0x%x
Line 3867: [DBG]SCR_FLT_FB : %d SLOT, %d CHIP_8
Line 3868: [DBG]RFD_HTX_DLY : %d SLOT, %d CPX8
Line 3869: [DBG]RFD_HTX_DLY : 0x%x  RFD_HFLT_DLY : 0x%x
Line 3983: HALTX_SetHtxSyncUpdate Offset(x8):%d [htx_timing_mon slot %d, cpx %d] [htx_timing_mon2 cpx %d][rfd_htx_dly1 cpx %d][rfd_htx_dly2 cpx %d]
Line 4014: HALTX_SetRFDUrtgTimeChangeEnable %d [RFD_HTX_URTG 0x%x]
Line 4154: Disable CFN OV Mode
Line 4203: Hmcp_Monitoring_TxBlock - start: urtg_en_field %d, urtg_cell_time_field %d, sys_time_en_field_0 %d sys_time_en_field_1 %d RFD_HTX_URTG 0x%x
Line 4262: [HALTX_EMUL] RFD_UL0_DROOP_COMP_A 0x%x
Line 4264: [HALTX_EMUL] RFD_UL0_DROOP_COMP_BS 0x%x
Line 4266: [HALTX_EMUL] RFD_UL0_TX_DC_OFS 0x%x
Line 4268: [HALTX_EMUL] RFD_UL0_TX_IQ_MIS 0x%x
Line 4270: [HALTX_EMUL] RFD_UL0_MAIN_DELAY_VAL 0x%x
Line 4272: [HALTX_EMUL] RFD_UL0_DELAY_UPDATE_VAL 0x%x
Line 4274: [HALTX_EMUL] RFD_UL0_MAIN_FRAC_DELAY_A 0x%x
Line 4276: [HALTX_EMUL] RFD_UL0_MAIN_FRAC_DELAY_B 0x%x
Line 4278: [HALTX_EMUL] RFD_UL0_MAIN_FRAC_DELAY_C 0x%x
Line 4280: [HALTX_EMUL] RFD_UL0_MAIN_FRAC_DELAY_D 0x%x
Line 4282: [HALTX_EMUL] RFD_UL0_DROOP_COMP_B 0x%x
Line 4284: [HALTX_EMUL] RFD_UL0_DROOP_COMP_C 0x%x
Line 4286: [HALTX_EMUL] RFD_UL0_DROOP_COMP_D 0x%x
Line 4288: [HALTX_EMUL] RFD_UL0_DROOP_COMP_E 0x%x
Line 4290: [HALTX_EMUL] RFD_UL0_DROOP_COMP_F 0x%x
Line 4292: [HALTX_EMUL] RFD_UL0_DROOP_COMP_G 0x%x
Line 4294: [HALTX_EMUL] RFD_UL0_DROOP_COMP_H 0x%x
Line 4296: [HALTX_EMUL] RFD_UL0_DROOP_COMP_I 0x%x
Line 4298: [HALTX_EMUL] RFD_UL0_DROOP_COMP_J 0x%x
Line 4300: [HALTX_EMUL] RFD_UL0_DROOP_COMP_K_H20 0x%x
Line 4441: StartEmulHsupa 
Line 4488: Hmcp_TXGEN_HISR at slot 0x%x RACH Read 0x20A4 0x%x dac_input_power %d RMS %d 
Line 4490: tickgen: tx0_main_ctl0 0x%x tx0_main_ctl1 0x%x tx0_main_ctl2  0x%x tx1_main_ctl0 0x%x tx1_main_ctl1 0x%x tx1_main_ctl2 0x%x
Line 4492: tickgen_mipi_rffe0_ctl 0x%x tickgen_mipi_rffe1_ctl 0x%x tickgen_mipi_rffe2_ctl 0x%x tickgen_mipi_rffe3_ctl 0x%x
Line 4494: mipi_rffe0_on0_cnt 0x%x mipi_rffe0_off0_cnt 0x%x ref_count_rd_value 0x%x FEMSIF_ARBIT0_CTL_RD1 0x%x, FEMSIF_ARBIT0_ENABLE0 0x%x
