module tb_alu_4bit();

reg [3:0] A, B;
reg [2:0] opcode;
wire [3:0] y;
wire carry;

alu_4bit uut (A, B, opcode, y, carry);

initial begin
    $dumpfile("alu4.vcd");
    $dumpvars(0, tb_alu_4bit);

    A = 4'b0011;
    B = 4'b0111;

    opcode = 3'b000; #10;   // ADD
    opcode = 3'b001; #10;   // SUB
    opcode = 3'b010; #10;   // AND
    opcode = 3'b011; #10;   // OR
    opcode = 3'b100; #10;   // XOR
    opcode = 3'b101; #10;   // NOT A
    opcode = 3'b110; #10;   // Left Shift
    opcode = 3'b111; #10;   // Right Shift

    #20 $finish;
end

endmodule
