# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 19 \
    name iBuff_V_19 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_19 \
    op interface \
    ports { iBuff_V_19_address0 { O 10 vector } iBuff_V_19_ce0 { O 1 bit } iBuff_V_19_we0 { O 1 bit } iBuff_V_19_d0 { O 64 vector } iBuff_V_19_address1 { O 10 vector } iBuff_V_19_ce1 { O 1 bit } iBuff_V_19_we1 { O 1 bit } iBuff_V_19_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_19'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 20 \
    name iBuff_V_18 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_18 \
    op interface \
    ports { iBuff_V_18_address0 { O 10 vector } iBuff_V_18_ce0 { O 1 bit } iBuff_V_18_we0 { O 1 bit } iBuff_V_18_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_18'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 21 \
    name iBuff_V_17 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_17 \
    op interface \
    ports { iBuff_V_17_address0 { O 10 vector } iBuff_V_17_ce0 { O 1 bit } iBuff_V_17_we0 { O 1 bit } iBuff_V_17_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_17'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 22 \
    name iBuff_V_16 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_16 \
    op interface \
    ports { iBuff_V_16_address0 { O 10 vector } iBuff_V_16_ce0 { O 1 bit } iBuff_V_16_we0 { O 1 bit } iBuff_V_16_d0 { O 64 vector } iBuff_V_16_address1 { O 10 vector } iBuff_V_16_ce1 { O 1 bit } iBuff_V_16_we1 { O 1 bit } iBuff_V_16_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_16'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 23 \
    name iBuff_V_15 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_15 \
    op interface \
    ports { iBuff_V_15_address0 { O 10 vector } iBuff_V_15_ce0 { O 1 bit } iBuff_V_15_we0 { O 1 bit } iBuff_V_15_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_15'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 24 \
    name iBuff_V_14 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_14 \
    op interface \
    ports { iBuff_V_14_address0 { O 10 vector } iBuff_V_14_ce0 { O 1 bit } iBuff_V_14_we0 { O 1 bit } iBuff_V_14_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_14'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 25 \
    name iBuff_V_13 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_13 \
    op interface \
    ports { iBuff_V_13_address0 { O 10 vector } iBuff_V_13_ce0 { O 1 bit } iBuff_V_13_we0 { O 1 bit } iBuff_V_13_d0 { O 64 vector } iBuff_V_13_address1 { O 10 vector } iBuff_V_13_ce1 { O 1 bit } iBuff_V_13_we1 { O 1 bit } iBuff_V_13_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_13'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 26 \
    name iBuff_V_12 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_12 \
    op interface \
    ports { iBuff_V_12_address0 { O 10 vector } iBuff_V_12_ce0 { O 1 bit } iBuff_V_12_we0 { O 1 bit } iBuff_V_12_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_12'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 27 \
    name iBuff_V_11 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_11 \
    op interface \
    ports { iBuff_V_11_address0 { O 10 vector } iBuff_V_11_ce0 { O 1 bit } iBuff_V_11_we0 { O 1 bit } iBuff_V_11_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_11'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 28 \
    name iBuff_V_10 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_10 \
    op interface \
    ports { iBuff_V_10_address0 { O 10 vector } iBuff_V_10_ce0 { O 1 bit } iBuff_V_10_we0 { O 1 bit } iBuff_V_10_d0 { O 64 vector } iBuff_V_10_address1 { O 10 vector } iBuff_V_10_ce1 { O 1 bit } iBuff_V_10_we1 { O 1 bit } iBuff_V_10_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_10'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 29 \
    name iBuff_V_9 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_9 \
    op interface \
    ports { iBuff_V_9_address0 { O 10 vector } iBuff_V_9_ce0 { O 1 bit } iBuff_V_9_we0 { O 1 bit } iBuff_V_9_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_9'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 30 \
    name iBuff_V_8 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_8 \
    op interface \
    ports { iBuff_V_8_address0 { O 10 vector } iBuff_V_8_ce0 { O 1 bit } iBuff_V_8_we0 { O 1 bit } iBuff_V_8_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_8'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 31 \
    name iBuff_V_7 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_7 \
    op interface \
    ports { iBuff_V_7_address0 { O 10 vector } iBuff_V_7_ce0 { O 1 bit } iBuff_V_7_we0 { O 1 bit } iBuff_V_7_d0 { O 64 vector } iBuff_V_7_address1 { O 10 vector } iBuff_V_7_ce1 { O 1 bit } iBuff_V_7_we1 { O 1 bit } iBuff_V_7_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 32 \
    name iBuff_V_6 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_6 \
    op interface \
    ports { iBuff_V_6_address0 { O 10 vector } iBuff_V_6_ce0 { O 1 bit } iBuff_V_6_we0 { O 1 bit } iBuff_V_6_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 33 \
    name iBuff_V_5 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_5 \
    op interface \
    ports { iBuff_V_5_address0 { O 10 vector } iBuff_V_5_ce0 { O 1 bit } iBuff_V_5_we0 { O 1 bit } iBuff_V_5_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 34 \
    name iBuff_V_4 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_4 \
    op interface \
    ports { iBuff_V_4_address0 { O 10 vector } iBuff_V_4_ce0 { O 1 bit } iBuff_V_4_we0 { O 1 bit } iBuff_V_4_d0 { O 64 vector } iBuff_V_4_address1 { O 10 vector } iBuff_V_4_ce1 { O 1 bit } iBuff_V_4_we1 { O 1 bit } iBuff_V_4_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 35 \
    name iBuff_V_3 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_3 \
    op interface \
    ports { iBuff_V_3_address0 { O 10 vector } iBuff_V_3_ce0 { O 1 bit } iBuff_V_3_we0 { O 1 bit } iBuff_V_3_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 36 \
    name iBuff_V_2 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_2 \
    op interface \
    ports { iBuff_V_2_address0 { O 10 vector } iBuff_V_2_ce0 { O 1 bit } iBuff_V_2_we0 { O 1 bit } iBuff_V_2_d0 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 37 \
    name iBuff_V_1 \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V_1 \
    op interface \
    ports { iBuff_V_1_address0 { O 10 vector } iBuff_V_1_ce0 { O 1 bit } iBuff_V_1_we0 { O 1 bit } iBuff_V_1_d0 { O 64 vector } iBuff_V_1_address1 { O 10 vector } iBuff_V_1_ce1 { O 1 bit } iBuff_V_1_we1 { O 1 bit } iBuff_V_1_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 38 \
    name iBuff_V \
    reset_level 1 \
    sync_rst true \
    dir O \
    corename iBuff_V \
    op interface \
    ports { iBuff_V_address0 { O 10 vector } iBuff_V_ce0 { O 1 bit } iBuff_V_we0 { O 1 bit } iBuff_V_d0 { O 64 vector } iBuff_V_address1 { O 10 vector } iBuff_V_ce1 { O 1 bit } iBuff_V_we1 { O 1 bit } iBuff_V_d1 { O 64 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'iBuff_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 18 \
    name lBound \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_lBound \
    op interface \
    ports { lBound { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 39 \
    name p_dst1_data \
    type fifo \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_p_dst1_data \
    op interface \
    ports { p_dst1_data_dout { I 64 vector } p_dst1_data_empty_n { I 1 bit } p_dst1_data_read { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 40 \
    name zext_ln303 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_zext_ln303 \
    op interface \
    ports { zext_ln303 { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 41 \
    name op2_assign_32_cast \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_op2_assign_32_cast \
    op interface \
    ports { op2_assign_32_cast { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 42 \
    name ram_row_depth_cast53_cast \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_ram_row_depth_cast53_cast \
    op interface \
    ports { ram_row_depth_cast53_cast { I 6 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 43 \
    name sdiv_ln305_1_cast \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sdiv_ln305_1_cast \
    op interface \
    ports { sdiv_ln305_1_cast { I 5 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 44 \
    name sext_ln305 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_sext_ln305 \
    op interface \
    ports { sext_ln305 { I 16 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 45 \
    name op2_assign \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_op2_assign \
    op interface \
    ports { op2_assign { I 18 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


# flow_control definition:
set InstName edgetracing_accel_flow_control_loop_pipe_sequential_init_U
set CompName edgetracing_accel_flow_control_loop_pipe_sequential_init
set name flow_control_loop_pipe_sequential_init
if {${::AESL::PGuard_autocg_gen} && ${::AESL::PGuard_autocg_ipmgen}} {
if {[info proc ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control] == "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control"} {
eval "::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control { \
    name ${name} \
    prefix edgetracing_accel_ \
}"
} else {
puts "@W \[IMPL-107\] Cannot find ::AESL_LIB_VIRTEX::xil_gen_UPC_flow_control, check your platform lib"
}
}


if {${::AESL::PGuard_rtl_comp_handler}} {
	::AP::rtl_comp_handler $CompName BINDTYPE interface TYPE internal_upc_flow_control INSTNAME $InstName
}


