#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fffd45e9c20 .scope module, "mips" "mips" 2 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 32 "instr"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 32 "aluout"
    .port_info 6 /OUTPUT 32 "writedata"
    .port_info 7 /INPUT 32 "readdata"
v0x7fffd4612640_0 .net "alucontrol", 2 0, v0x7fffd45e7780_0;  1 drivers
v0x7fffd4612720_0 .net "aluout", 31 0, v0x7fffd460a9b0_0;  1 drivers
v0x7fffd46127e0_0 .net "alusrc", 0 0, v0x7fffd4608ee0_0;  1 drivers
o0x7f98adf80d68 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffd4612910_0 .net "clk", 0 0, o0x7f98adf80d68;  0 drivers
o0x7f98adf818d8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffd46129b0_0 .net "instr", 31 0, o0x7f98adf818d8;  0 drivers
v0x7fffd4612a50_0 .net "jump", 0 0, v0x7fffd4609020_0;  1 drivers
v0x7fffd4612af0_0 .net "memtoreg", 0 0, v0x7fffd46090e0_0;  1 drivers
v0x7fffd4612b90_0 .net "memwrite", 0 0, v0x7fffd46091f0_0;  1 drivers
v0x7fffd4612c80_0 .net "pc", 31 0, v0x7fffd460cfe0_0;  1 drivers
v0x7fffd4612db0_0 .net "pcsrc", 0 0, L_0x7fffd4613450;  1 drivers
o0x7f98adf81908 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffd4612e50_0 .net "readdata", 31 0, o0x7f98adf81908;  0 drivers
v0x7fffd4612f10_0 .net "regdst", 0 0, v0x7fffd4609390_0;  1 drivers
v0x7fffd4613040_0 .net "regwrite", 0 0, v0x7fffd4609450_0;  1 drivers
o0x7f98adf80d98 .functor BUFZ 1, C4<z>; HiZ drive
v0x7fffd4613170_0 .net "reset", 0 0, o0x7f98adf80d98;  0 drivers
v0x7fffd4613210_0 .net "writedata", 31 0, L_0x7fffd4624d70;  1 drivers
v0x7fffd46132b0_0 .net "zero", 0 0, v0x7fffd460aa90_0;  1 drivers
L_0x7fffd4613620 .part o0x7f98adf818d8, 26, 6;
L_0x7fffd46136e0 .part o0x7f98adf818d8, 0, 6;
S_0x7fffd45e63d0 .scope module, "c" "controller" 2 18, 3 5 0, S_0x7fffd45e9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "pcsrc"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 3 "alucontrol"
L_0x7fffd4613450 .functor AND 1, v0x7fffd4608f80_0, v0x7fffd460aa90_0, C4<1>, C4<1>;
v0x7fffd4609630_0 .net "alucontrol", 2 0, v0x7fffd45e7780_0;  alias, 1 drivers
v0x7fffd4609710_0 .net "aluop", 1 0, v0x7fffd4608e00_0;  1 drivers
v0x7fffd46097b0_0 .net "alusrc", 0 0, v0x7fffd4608ee0_0;  alias, 1 drivers
v0x7fffd4609850_0 .net "branch", 0 0, v0x7fffd4608f80_0;  1 drivers
v0x7fffd46098f0_0 .net "funct", 5 0, L_0x7fffd46136e0;  1 drivers
v0x7fffd46099e0_0 .net "jump", 0 0, v0x7fffd4609020_0;  alias, 1 drivers
v0x7fffd4609ab0_0 .net "memtoreg", 0 0, v0x7fffd46090e0_0;  alias, 1 drivers
v0x7fffd4609b80_0 .net "memwrite", 0 0, v0x7fffd46091f0_0;  alias, 1 drivers
v0x7fffd4609c50_0 .net "op", 5 0, L_0x7fffd4613620;  1 drivers
v0x7fffd4609db0_0 .net "pcsrc", 0 0, L_0x7fffd4613450;  alias, 1 drivers
v0x7fffd4609e50_0 .net "regdst", 0 0, v0x7fffd4609390_0;  alias, 1 drivers
v0x7fffd4609f20_0 .net "regwrite", 0 0, v0x7fffd4609450_0;  alias, 1 drivers
v0x7fffd4609ff0_0 .net "zero", 0 0, v0x7fffd460aa90_0;  alias, 1 drivers
S_0x7fffd45e4090 .scope module, "ad" "aludec" 3 18, 4 4 0, S_0x7fffd45e63d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 3 "alucontrol"
v0x7fffd45e7780_0 .var "alucontrol", 2 0;
v0x7fffd46088c0_0 .net "aluop", 1 0, v0x7fffd4608e00_0;  alias, 1 drivers
v0x7fffd46089a0_0 .net "funct", 5 0, L_0x7fffd46136e0;  alias, 1 drivers
E_0x7fffd45aadd0 .event edge, v0x7fffd46088c0_0, v0x7fffd46089a0_0;
S_0x7fffd4608ae0 .scope module, "md" "maindec" 3 15, 5 4 0, S_0x7fffd45e63d0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "memtoreg"
    .port_info 2 /OUTPUT 1 "memwrite"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "alusrc"
    .port_info 5 /OUTPUT 1 "regdst"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "jump"
    .port_info 8 /OUTPUT 2 "aluop"
v0x7fffd4608e00_0 .var "aluop", 1 0;
v0x7fffd4608ee0_0 .var "alusrc", 0 0;
v0x7fffd4608f80_0 .var "branch", 0 0;
v0x7fffd4609020_0 .var "jump", 0 0;
v0x7fffd46090e0_0 .var "memtoreg", 0 0;
v0x7fffd46091f0_0 .var "memwrite", 0 0;
v0x7fffd46092b0_0 .net "op", 5 0, L_0x7fffd4613620;  alias, 1 drivers
v0x7fffd4609390_0 .var "regdst", 0 0;
v0x7fffd4609450_0 .var "regwrite", 0 0;
E_0x7fffd45a6da0 .event edge, v0x7fffd46092b0_0;
S_0x7fffd460a190 .scope module, "dp" "datapath" 2 22, 6 12 0, S_0x7fffd45e9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /INPUT 1 "pcsrc"
    .port_info 4 /INPUT 1 "alusrc"
    .port_info 5 /INPUT 1 "regdst"
    .port_info 6 /INPUT 1 "regwrite"
    .port_info 7 /INPUT 1 "jump"
    .port_info 8 /INPUT 3 "alucontrol"
    .port_info 9 /OUTPUT 1 "zero"
    .port_info 10 /OUTPUT 32 "pc"
    .port_info 11 /INPUT 32 "instr"
    .port_info 12 /OUTPUT 32 "aluout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /INPUT 32 "readdata"
v0x7fffd4610860_0 .net *"_s19", 3 0, L_0x7fffd4625530;  1 drivers
v0x7fffd4610960_0 .net *"_s21", 25 0, L_0x7fffd4625730;  1 drivers
L_0x7f98adf30330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd4610a40_0 .net/2u *"_s22", 1 0, L_0x7f98adf30330;  1 drivers
v0x7fffd4610b00_0 .net *"_s3", 3 0, L_0x7fffd4623fb0;  1 drivers
v0x7fffd4610be0_0 .net *"_s5", 25 0, L_0x7fffd4624050;  1 drivers
L_0x7f98adf300a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd4610d10_0 .net/2u *"_s6", 1 0, L_0x7f98adf300a8;  1 drivers
v0x7fffd4610df0_0 .net "alucontrol", 2 0, v0x7fffd45e7780_0;  alias, 1 drivers
v0x7fffd4610eb0_0 .net "aluout", 31 0, v0x7fffd460a9b0_0;  alias, 1 drivers
v0x7fffd4610f70_0 .net "alusrc", 0 0, v0x7fffd4608ee0_0;  alias, 1 drivers
v0x7fffd4611010_0 .net "clk", 0 0, o0x7f98adf80d68;  alias, 0 drivers
v0x7fffd46110b0_0 .net "instr", 31 0, o0x7f98adf818d8;  alias, 0 drivers
v0x7fffd4611170_0 .net "jump", 0 0, v0x7fffd4609020_0;  alias, 1 drivers
v0x7fffd46112a0_0 .net "memtoreg", 0 0, v0x7fffd46090e0_0;  alias, 1 drivers
v0x7fffd4611340_0 .net "pc", 31 0, v0x7fffd460cfe0_0;  alias, 1 drivers
v0x7fffd4611450_0 .net "pcbranch", 31 0, L_0x7fffd4623b90;  1 drivers
RS_0x7f98adf80c78 .resolv tri, L_0x7fffd4623e80, L_0x7fffd4625490;
v0x7fffd4611560_0 .net8 "pcnext", 31 0, RS_0x7f98adf80c78;  2 drivers
v0x7fffd4611620_0 .net "pcnextbr", 31 0, L_0x7fffd4623cc0;  1 drivers
v0x7fffd46117f0_0 .net "pcplus4", 31 0, L_0x7fffd4613780;  1 drivers
v0x7fffd46118b0_0 .net "pcsrc", 0 0, L_0x7fffd4613450;  alias, 1 drivers
v0x7fffd46119a0_0 .net "readdata", 31 0, o0x7f98adf81908;  alias, 0 drivers
v0x7fffd4611a80_0 .net "regdst", 0 0, v0x7fffd4609390_0;  alias, 1 drivers
v0x7fffd4611b20_0 .net "regwrite", 0 0, v0x7fffd4609450_0;  alias, 1 drivers
v0x7fffd4611bc0_0 .net "reset", 0 0, o0x7f98adf80d98;  alias, 0 drivers
o0x7f98adf81338 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x7fffd4611c60_0 .net "result", 31 0, o0x7f98adf81338;  0 drivers
v0x7fffd4611d00_0 .net "signim", 31 0, L_0x7fffd4625c60;  1 drivers
v0x7fffd4611da0_0 .net "signimmsh", 31 0, L_0x7fffd4623af0;  1 drivers
v0x7fffd4611eb0_0 .net "srca", 31 0, L_0x7fffd46246b0;  1 drivers
v0x7fffd4611fc0_0 .net "srcb", 31 0, L_0x7fffd4625df0;  1 drivers
v0x7fffd46120d0_0 .net "writedata", 31 0, L_0x7fffd4624d70;  alias, 1 drivers
v0x7fffd46121e0_0 .net "writereg", 4 0, L_0x7fffd46250c0;  1 drivers
v0x7fffd46122f0_0 .net "zero", 0 0, v0x7fffd460aa90_0;  alias, 1 drivers
L_0x7fffd4623fb0 .part L_0x7fffd4613780, 28, 4;
L_0x7fffd4624050 .part o0x7f98adf818d8, 0, 26;
L_0x7fffd4624180 .concat [ 2 26 4 0], L_0x7f98adf300a8, L_0x7fffd4624050, L_0x7fffd4623fb0;
L_0x7fffd4624f50 .part o0x7f98adf818d8, 21, 5;
L_0x7fffd4625020 .part o0x7f98adf818d8, 16, 5;
L_0x7fffd4625160 .part o0x7f98adf818d8, 16, 5;
L_0x7fffd4625290 .part o0x7f98adf818d8, 11, 5;
L_0x7fffd4625530 .part L_0x7fffd4613780, 28, 4;
L_0x7fffd4625730 .part o0x7f98adf818d8, 0, 26;
L_0x7fffd46257d0 .concat [ 2 26 4 0], L_0x7f98adf30330, L_0x7fffd4625730, L_0x7fffd4625530;
L_0x7fffd4625d50 .part o0x7f98adf818d8, 0, 16;
S_0x7fffd460a4a0 .scope module, "Alu" "alu" 6 56, 7 4 0, S_0x7fffd460a190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /INPUT 3 "aluop"
    .port_info 3 /OUTPUT 32 "result"
    .port_info 4 /OUTPUT 1 "zero"
v0x7fffd460a6e0_0 .net "a", 31 0, L_0x7fffd46246b0;  alias, 1 drivers
v0x7fffd460a7e0_0 .net "aluop", 2 0, v0x7fffd45e7780_0;  alias, 1 drivers
v0x7fffd460a8f0_0 .net "b", 31 0, L_0x7fffd4625df0;  alias, 1 drivers
v0x7fffd460a9b0_0 .var "result", 31 0;
v0x7fffd460aa90_0 .var "zero", 0 0;
E_0x7fffd45a6ee0 .event edge, v0x7fffd45e7780_0, v0x7fffd460a6e0_0, v0x7fffd460a8f0_0;
S_0x7fffd460ac30 .scope module, "immsh" "sl2" 6 34, 8 3 0, S_0x7fffd460a190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x7fffd460ae20_0 .net *"_s1", 29 0, L_0x7fffd46239c0;  1 drivers
L_0x7f98adf30060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd460af20_0 .net/2u *"_s2", 1 0, L_0x7f98adf30060;  1 drivers
v0x7fffd460b000_0 .net "a", 31 0, L_0x7fffd4625c60;  alias, 1 drivers
v0x7fffd460b0c0_0 .net "y", 31 0, L_0x7fffd4623af0;  alias, 1 drivers
L_0x7fffd46239c0 .part L_0x7fffd4625c60, 0, 30;
L_0x7fffd4623af0 .concat [ 2 30 0 0], L_0x7f98adf30060, L_0x7fffd46239c0;
S_0x7fffd460b200 .scope module, "pcadd1" "adder" 6 33, 9 4 0, S_0x7fffd460a190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x7fffd460b450_0 .net "a", 31 0, v0x7fffd460cfe0_0;  alias, 1 drivers
L_0x7f98adf30018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fffd460b530_0 .net "b", 31 0, L_0x7f98adf30018;  1 drivers
v0x7fffd460b610_0 .net "y", 31 0, L_0x7fffd4613780;  alias, 1 drivers
L_0x7fffd4613780 .arith/sum 32, v0x7fffd460cfe0_0, L_0x7f98adf30018;
S_0x7fffd460b780 .scope module, "pcadd2" "adder" 6 35, 9 4 0, S_0x7fffd460a190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x7fffd460b9a0_0 .net "a", 31 0, L_0x7fffd4613780;  alias, 1 drivers
v0x7fffd460bab0_0 .net "b", 31 0, L_0x7fffd4623af0;  alias, 1 drivers
v0x7fffd460bb80_0 .net "y", 31 0, L_0x7fffd4623b90;  alias, 1 drivers
L_0x7fffd4623b90 .arith/sum 32, L_0x7fffd4613780, L_0x7fffd4623af0;
S_0x7fffd460bcd0 .scope module, "pcbrmux" "mux2" 6 36, 10 4 0, S_0x7fffd460a190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffd460bef0 .param/l "WIDTH" 0 10 4, +C4<00000000000000000000000000100000>;
v0x7fffd460c050_0 .net "d0", 31 0, L_0x7fffd4613780;  alias, 1 drivers
v0x7fffd460c160_0 .net "d1", 31 0, L_0x7fffd4623b90;  alias, 1 drivers
v0x7fffd460c220_0 .net "s", 0 0, L_0x7fffd4613450;  alias, 1 drivers
v0x7fffd460c320_0 .net "y", 31 0, L_0x7fffd4623cc0;  alias, 1 drivers
L_0x7fffd4623cc0 .functor MUXZ 32, L_0x7fffd4613780, L_0x7fffd4623b90, L_0x7fffd4613450, C4<>;
S_0x7fffd460c450 .scope module, "pcmux" "mux2" 6 37, 10 4 0, S_0x7fffd460a190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffd460c620 .param/l "WIDTH" 0 10 4, +C4<00000000000000000000000000100000>;
v0x7fffd460c760_0 .net "d0", 31 0, L_0x7fffd4623cc0;  alias, 1 drivers
v0x7fffd460c870_0 .net "d1", 31 0, L_0x7fffd4624180;  1 drivers
v0x7fffd460c930_0 .net "s", 0 0, v0x7fffd4609020_0;  alias, 1 drivers
v0x7fffd460ca50_0 .net8 "y", 31 0, RS_0x7f98adf80c78;  alias, 2 drivers
L_0x7fffd4623e80 .functor MUXZ 32, L_0x7fffd4623cc0, L_0x7fffd4624180, v0x7fffd4609020_0, C4<>;
S_0x7fffd460cb90 .scope module, "pcreg" "flopr" 6 32, 11 4 0, S_0x7fffd460a190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
v0x7fffd460ce10_0 .net "clk", 0 0, o0x7f98adf80d68;  alias, 0 drivers
v0x7fffd460cef0_0 .net8 "d", 31 0, RS_0x7f98adf80c78;  alias, 2 drivers
v0x7fffd460cfe0_0 .var "q", 31 0;
v0x7fffd460d0e0_0 .net "reset", 0 0, o0x7f98adf80d98;  alias, 0 drivers
E_0x7fffd45ec6c0 .event posedge, v0x7fffd460d0e0_0, v0x7fffd460ce10_0;
S_0x7fffd460d210 .scope module, "resmux" "mux2" 6 47, 10 4 0, S_0x7fffd460a190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffd460d3e0 .param/l "WIDTH" 0 10 4, +C4<00000000000000000000000000100000>;
v0x7fffd460d520_0 .net "d0", 31 0, L_0x7fffd4623cc0;  alias, 1 drivers
v0x7fffd460d650_0 .net "d1", 31 0, L_0x7fffd46257d0;  1 drivers
v0x7fffd460d730_0 .net "s", 0 0, v0x7fffd4609020_0;  alias, 1 drivers
v0x7fffd460d7d0_0 .net8 "y", 31 0, RS_0x7f98adf80c78;  alias, 2 drivers
L_0x7fffd4625490 .functor MUXZ 32, L_0x7fffd4623cc0, L_0x7fffd46257d0, v0x7fffd4609020_0, C4<>;
S_0x7fffd460d940 .scope module, "rf" "regfile" 6 42, 12 5 0, S_0x7fffd460a190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
v0x7fffd460dc20_0 .net *"_s0", 31 0, L_0x7fffd4624220;  1 drivers
v0x7fffd460dd20_0 .net *"_s10", 6 0, L_0x7fffd46244f0;  1 drivers
L_0x7f98adf30180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd460de00_0 .net *"_s13", 1 0, L_0x7f98adf30180;  1 drivers
L_0x7f98adf301c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd460dec0_0 .net/2u *"_s14", 31 0, L_0x7f98adf301c8;  1 drivers
v0x7fffd460dfa0_0 .net *"_s18", 31 0, L_0x7fffd4624840;  1 drivers
L_0x7f98adf30210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd460e0d0_0 .net *"_s21", 26 0, L_0x7f98adf30210;  1 drivers
L_0x7f98adf30258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd460e1b0_0 .net/2u *"_s22", 31 0, L_0x7f98adf30258;  1 drivers
v0x7fffd460e290_0 .net *"_s24", 0 0, L_0x7fffd4624a00;  1 drivers
v0x7fffd460e350_0 .net *"_s26", 31 0, L_0x7fffd4624af0;  1 drivers
v0x7fffd460e4c0_0 .net *"_s28", 6 0, L_0x7fffd4624be0;  1 drivers
L_0x7f98adf300f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd460e5a0_0 .net *"_s3", 26 0, L_0x7f98adf300f0;  1 drivers
L_0x7f98adf302a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fffd460e680_0 .net *"_s31", 1 0, L_0x7f98adf302a0;  1 drivers
L_0x7f98adf302e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd460e760_0 .net/2u *"_s32", 31 0, L_0x7f98adf302e8;  1 drivers
L_0x7f98adf30138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fffd460e840_0 .net/2u *"_s4", 31 0, L_0x7f98adf30138;  1 drivers
v0x7fffd460e920_0 .net *"_s6", 0 0, L_0x7fffd4624310;  1 drivers
v0x7fffd460e9e0_0 .net *"_s8", 31 0, L_0x7fffd4624450;  1 drivers
v0x7fffd460eac0_0 .net "clk", 0 0, o0x7f98adf80d68;  alias, 0 drivers
v0x7fffd460ec70_0 .net "ra1", 4 0, L_0x7fffd4624f50;  1 drivers
v0x7fffd460ed30_0 .net "ra2", 4 0, L_0x7fffd4625020;  1 drivers
v0x7fffd460ee10_0 .net "rd1", 31 0, L_0x7fffd46246b0;  alias, 1 drivers
v0x7fffd460ef00_0 .net "rd2", 31 0, L_0x7fffd4624d70;  alias, 1 drivers
v0x7fffd460efc0 .array "rf", 0 31, 31 0;
v0x7fffd460f080_0 .net "wa3", 4 0, L_0x7fffd46250c0;  alias, 1 drivers
v0x7fffd460f160_0 .net "wd3", 31 0, o0x7f98adf81338;  alias, 0 drivers
v0x7fffd460f240_0 .net "we3", 0 0, v0x7fffd4609450_0;  alias, 1 drivers
E_0x7fffd45ec700 .event posedge, v0x7fffd460ce10_0;
L_0x7fffd4624220 .concat [ 5 27 0 0], L_0x7fffd4624f50, L_0x7f98adf300f0;
L_0x7fffd4624310 .cmp/ne 32, L_0x7fffd4624220, L_0x7f98adf30138;
L_0x7fffd4624450 .array/port v0x7fffd460efc0, L_0x7fffd46244f0;
L_0x7fffd46244f0 .concat [ 5 2 0 0], L_0x7fffd4624f50, L_0x7f98adf30180;
L_0x7fffd46246b0 .functor MUXZ 32, L_0x7f98adf301c8, L_0x7fffd4624450, L_0x7fffd4624310, C4<>;
L_0x7fffd4624840 .concat [ 5 27 0 0], L_0x7fffd4625020, L_0x7f98adf30210;
L_0x7fffd4624a00 .cmp/ne 32, L_0x7fffd4624840, L_0x7f98adf30258;
L_0x7fffd4624af0 .array/port v0x7fffd460efc0, L_0x7fffd4624be0;
L_0x7fffd4624be0 .concat [ 5 2 0 0], L_0x7fffd4625020, L_0x7f98adf302a0;
L_0x7fffd4624d70 .functor MUXZ 32, L_0x7f98adf302e8, L_0x7fffd4624af0, L_0x7fffd4624a00, C4<>;
S_0x7fffd460f430 .scope module, "se" "signext" 6 50, 13 4 0, S_0x7fffd460a190;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x7fffd460f610_0 .net *"_s1", 0 0, L_0x7fffd4625a10;  1 drivers
v0x7fffd460f710_0 .net *"_s2", 15 0, L_0x7fffd4625ab0;  1 drivers
v0x7fffd460f7f0_0 .net "a", 15 0, L_0x7fffd4625d50;  1 drivers
v0x7fffd460f8b0_0 .net "y", 31 0, L_0x7fffd4625c60;  alias, 1 drivers
L_0x7fffd4625a10 .part L_0x7fffd4625d50, 15, 1;
LS_0x7fffd4625ab0_0_0 .concat [ 1 1 1 1], L_0x7fffd4625a10, L_0x7fffd4625a10, L_0x7fffd4625a10, L_0x7fffd4625a10;
LS_0x7fffd4625ab0_0_4 .concat [ 1 1 1 1], L_0x7fffd4625a10, L_0x7fffd4625a10, L_0x7fffd4625a10, L_0x7fffd4625a10;
LS_0x7fffd4625ab0_0_8 .concat [ 1 1 1 1], L_0x7fffd4625a10, L_0x7fffd4625a10, L_0x7fffd4625a10, L_0x7fffd4625a10;
LS_0x7fffd4625ab0_0_12 .concat [ 1 1 1 1], L_0x7fffd4625a10, L_0x7fffd4625a10, L_0x7fffd4625a10, L_0x7fffd4625a10;
L_0x7fffd4625ab0 .concat [ 4 4 4 4], LS_0x7fffd4625ab0_0_0, LS_0x7fffd4625ab0_0_4, LS_0x7fffd4625ab0_0_8, LS_0x7fffd4625ab0_0_12;
L_0x7fffd4625c60 .concat [ 16 16 0 0], L_0x7fffd4625d50, L_0x7fffd4625ab0;
S_0x7fffd460f9e0 .scope module, "srcbmux" "mux2" 6 54, 10 4 0, S_0x7fffd460a190;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x7fffd460fbb0 .param/l "WIDTH" 0 10 4, +C4<00000000000000000000000000100000>;
v0x7fffd460fd20_0 .net "d0", 31 0, L_0x7fffd4624d70;  alias, 1 drivers
v0x7fffd460fe10_0 .net "d1", 31 0, L_0x7fffd4625c60;  alias, 1 drivers
v0x7fffd460ff00_0 .net "s", 0 0, v0x7fffd4608ee0_0;  alias, 1 drivers
v0x7fffd460fff0_0 .net "y", 31 0, L_0x7fffd4625df0;  alias, 1 drivers
L_0x7fffd4625df0 .functor MUXZ 32, L_0x7fffd4624d70, L_0x7fffd4625c60, v0x7fffd4608ee0_0, C4<>;
S_0x7fffd4610120 .scope module, "wrmux" "mux2" 6 45, 10 4 0, S_0x7fffd460a190;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0"
    .port_info 1 /INPUT 5 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 5 "y"
P_0x7fffd46102f0 .param/l "WIDTH" 0 10 4, +C4<00000000000000000000000000000101>;
v0x7fffd4610430_0 .net "d0", 4 0, L_0x7fffd4625160;  1 drivers
v0x7fffd4610530_0 .net "d1", 4 0, L_0x7fffd4625290;  1 drivers
v0x7fffd4610610_0 .net "s", 0 0, v0x7fffd4609390_0;  alias, 1 drivers
v0x7fffd4610730_0 .net "y", 4 0, L_0x7fffd46250c0;  alias, 1 drivers
L_0x7fffd46250c0 .functor MUXZ 5, L_0x7fffd4625160, L_0x7fffd4625290, v0x7fffd4609390_0, C4<>;
    .scope S_0x7fffd4608ae0;
T_0 ;
    %wait E_0x7fffd45a6da0;
    %load/vec4 v0x7fffd46092b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.0 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd4609450_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd4609390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4608ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4608f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd46091f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd46090e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4609020_0, 0;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v0x7fffd4608e00_0, 0;
    %jmp T_0.6;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd4609450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4609390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd4608ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4608f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd46091f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd46090e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4609020_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd4608e00_0, 0;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4609450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4609390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd4608ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4608f80_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd46091f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd46090e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4609020_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd4608e00_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4609450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4609390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4608ee0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd4608f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd46091f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd46090e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4609020_0, 0;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v0x7fffd4608e00_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd4609450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4609390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd4608ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4608f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd46091f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd46090e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4609020_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd4608e00_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4609450_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4609390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4608ee0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd4608f80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd46091f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd46090e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7fffd4609020_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x7fffd4608e00_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fffd45e4090;
T_1 ;
    %wait E_0x7fffd45aadd0;
    %load/vec4 v0x7fffd46088c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x7fffd46089a0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x7fffd45e7780_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffd45e7780_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fffd45e7780_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x7fffd45e7780_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x7fffd45e7780_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x7fffd45e7780_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x7fffd45e7780_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x7fffd45e7780_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fffd460cb90;
T_2 ;
    %wait E_0x7fffd45ec6c0;
    %load/vec4 v0x7fffd460d0e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fffd460cfe0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x7fffd460cef0_0;
    %assign/vec4 v0x7fffd460cfe0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fffd460d940;
T_3 ;
    %wait E_0x7fffd45ec700;
    %load/vec4 v0x7fffd460f240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fffd460f160_0;
    %load/vec4 v0x7fffd460f080_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fffd460efc0, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x7fffd460a4a0;
T_4 ;
    %wait E_0x7fffd45a6ee0;
    %load/vec4 v0x7fffd460a7e0_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %jmp T_4.6;
T_4.0 ;
    %load/vec4 v0x7fffd460a6e0_0;
    %load/vec4 v0x7fffd460a8f0_0;
    %add;
    %assign/vec4 v0x7fffd460a9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd460aa90_0, 0;
    %jmp T_4.6;
T_4.1 ;
    %load/vec4 v0x7fffd460a6e0_0;
    %load/vec4 v0x7fffd460a8f0_0;
    %sub;
    %assign/vec4 v0x7fffd460a9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd460aa90_0, 0;
    %jmp T_4.6;
T_4.2 ;
    %load/vec4 v0x7fffd460a6e0_0;
    %load/vec4 v0x7fffd460a8f0_0;
    %and;
    %assign/vec4 v0x7fffd460a9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd460aa90_0, 0;
    %jmp T_4.6;
T_4.3 ;
    %load/vec4 v0x7fffd460a6e0_0;
    %load/vec4 v0x7fffd460a8f0_0;
    %or;
    %assign/vec4 v0x7fffd460a9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd460aa90_0, 0;
    %jmp T_4.6;
T_4.4 ;
    %load/vec4 v0x7fffd460a6e0_0;
    %load/vec4 v0x7fffd460a8f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_4.8, 8;
T_4.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_4.8, 8;
 ; End of false expr.
    %blend;
T_4.8;
    %assign/vec4 v0x7fffd460a9b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7fffd460aa90_0, 0;
    %jmp T_4.6;
T_4.5 ;
    %load/vec4 v0x7fffd460a6e0_0;
    %load/vec4 v0x7fffd460a8f0_0;
    %add;
    %assign/vec4 v0x7fffd460a9b0_0, 0;
    %load/vec4 v0x7fffd460a6e0_0;
    %load/vec4 v0x7fffd460a8f0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_4.9, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.10, 8;
T_4.9 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.10, 8;
 ; End of false expr.
    %blend;
T_4.10;
    %assign/vec4 v0x7fffd460aa90_0, 0;
    %jmp T_4.6;
T_4.6 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "mips.v";
    "./controller.v";
    "./aludec.v";
    "./maindec.v";
    "./datapath.v";
    "./mips_parts/Alu.v";
    "./mips_parts/sl2.v";
    "./mips_parts/adder.v";
    "./mips_parts/mux2.v";
    "./mips_parts/flopr.v";
    "./mips_parts/Register_file.v";
    "./mips_parts/signext.v";
