<map id="MemoryPower" name="MemoryPower">
<area shape="rect" id="node4" href="$classCLKDevice.html" title="{CLKDevice\n||+ SK_HAS_SIGNALS()\l+ CLKDevice()\l+ ~CLKDevice()\l+ onrst()\l+ onclk()\l+ set_clk()\l+ set_clk()\l+ set_clk()\l+ dorst()\l+ clkcng()\l}" alt="" coords="123,390,283,631"/>
<area shape="rect" id="node11" href="$classMEMDevice.html" title="This class is a base class for memory models. It implements the device plug and play informations..." alt="" coords="307,390,440,631"/>
<area shape="rect" id="node13" href="$classBaseMemory.html" title="{BaseMemory\n||+ BaseMemory()\l+ ~BaseMemory()\l+ read()\l+ read_dbg()\l+ write()\l+ write_dbg()\l+ write_block()\l+ write_block_dbg()\l+ read_block()\l+ read_block_dbg()\land 9 more...\l}" alt="" coords="464,381,600,640"/>
<area shape="rect" id="node15" href="$classscireg__ns_1_1scireg__region__if.html" title="{scireg_ns::scireg_region_if\n||+ scireg_region_if()\l+ ~scireg_region_if()\l+ scireg_get_region_type()\l+ scireg_read()\l+ scireg_write()\l+ scireg_get_bit_attributes()\l+ scireg_get_string_attribute()\l+ scireg_get_bit_width()\l+ scireg_get_byte_width()\l+ scireg_get_low_pos()\land 9 more...\l}" alt="" coords="377,5,572,264"/>
<area shape="rect" id="node27" href="$classbool.html" title="{bool\n||}" alt="" coords="1201,468,1247,553"/>
</map>
