
----------------------------------- FullProof -----------------------------------

PRE	S0= CP0[ASID]=pid                                           Premise(F0)
	S1= PC[Out]=addr                                            Premise(F1)
	S2= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                      Premise(F2)

IF	S3= CP0.ASID=pid                                            CP0-Read-ASID(S0)
	S4= PC.Out=addr                                             PC-Out(S1)
	S5= CP0.ASID=>IMMU.PID                                      Premise(F3)
	S6= IMMU.PID=pid                                            Path(S3,S5)
	S7= PC.Out=>IMMU.IEA                                        Premise(F4)
	S8= IMMU.IEA=addr                                           Path(S4,S7)
	S9= IMMU.Addr={pid,addr}                                    IMMU-Search(S6,S8)
	S10= IMMU.Hit=IMMUHit(pid,addr)                             IMMU-Search(S6,S8)
	S11= IMMU.Addr=>IAddrReg.In                                 Premise(F5)
	S12= IAddrReg.In={pid,addr}                                 Path(S9,S11)
	S13= IMMU.Hit=>CU_IF.IMMUHit                                Premise(F6)
	S14= CU_IF.IMMUHit=IMMUHit(pid,addr)                        Path(S10,S13)
	S15= PC.Out=>ICache.IEA                                     Premise(F7)
	S16= ICache.IEA=addr                                        Path(S4,S15)
	S17= ICache.Hit=ICacheHit(addr)                             ICache-Search(S16)
	S18= ICache.Out=>IR_IMMU.In                                 Premise(F8)
	S19= ICache.Out=>ICacheReg.In                               Premise(F9)
	S20= ICache.Hit=>CU_IF.ICacheHit                            Premise(F10)
	S21= CU_IF.ICacheHit=ICacheHit(addr)                        Path(S17,S20)
	S22= ICache.Out=>IR_ID.In                                   Premise(F11)
	S23= CU_IF.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F12)
	S24= CU_IF.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F13)
	S25= CU_IF.IMMUHitOut=>CU_IMMU.IMMUHit                      Premise(F14)
	S26= CU_IF.ICacheHitOut=>CU_IMMU.ICacheHit                  Premise(F15)
	S27= ICache.Hit=>FU.ICacheHit                               Premise(F16)
	S28= FU.ICacheHit=ICacheHit(addr)                           Path(S17,S27)
	S29= FU.Halt_IF=>CU_IF.Halt                                 Premise(F17)
	S30= FU.Bub_IF=>CU_IF.Bub                                   Premise(F18)
	S31= CtrlASIDIn=0                                           Premise(F19)
	S32= CtrlCP0=0                                              Premise(F20)
	S33= CP0[ASID]=pid                                          CP0-Hold(S0,S32)
	S34= CtrlEPCIn=0                                            Premise(F21)
	S35= CtrlExCodeIn=0                                         Premise(F22)
	S36= CtrlIMMU=0                                             Premise(F23)
	S37= CtrlPC=0                                               Premise(F24)
	S38= CtrlPCInc=0                                            Premise(F25)
	S39= PC[Out]=addr                                           PC-Hold(S1,S37,S38)
	S40= CtrlIAddrReg=1                                         Premise(F26)
	S41= [IAddrReg]={pid,addr}                                  IAddrReg-Write(S12,S40)
	S42= CtrlICache=0                                           Premise(F27)
	S43= CtrlIR_IMMU=1                                          Premise(F28)
	S44= CtrlICacheReg=1                                        Premise(F29)
	S45= CtrlIR_ID=0                                            Premise(F30)
	S46= CtrlIMem=0                                             Premise(F31)
	S47= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                     IMem-Hold(S2,S46)
	S48= CtrlIRMux=0                                            Premise(F32)
	S49= CtrlGPR=0                                              Premise(F33)
	S50= CtrlA_EX=0                                             Premise(F34)
	S51= CtrlB_EX=0                                             Premise(F35)
	S52= CtrlIR_EX=0                                            Premise(F36)
	S53= CtrlALUOut_MEM=0                                       Premise(F37)
	S54= CtrlOVReg_MEM=0                                        Premise(F38)
	S55= CtrlIR_MEM=0                                           Premise(F39)
	S56= CtrlIR_DMMU1=0                                         Premise(F40)
	S57= CtrlIR_WB=0                                            Premise(F41)
	S58= CtrlA_MEM=0                                            Premise(F42)
	S59= CtrlA_WB=0                                             Premise(F43)
	S60= CtrlB_MEM=0                                            Premise(F44)
	S61= CtrlB_WB=0                                             Premise(F45)
	S62= CtrlALUOut_DMMU1=0                                     Premise(F46)
	S63= CtrlALUOut_WB=0                                        Premise(F47)
	S64= CtrlOVReg_DMMU1=0                                      Premise(F48)
	S65= CtrlOVReg_WB=0                                         Premise(F49)
	S66= CtrlIR_DMMU2=0                                         Premise(F50)
	S67= CtrlALUOut_DMMU2=0                                     Premise(F51)
	S68= CtrlOVReg_DMMU2=0                                      Premise(F52)
	S69= GPR[rS]=a                                              Premise(F53)
	S70= GPR[rT]=b                                              Premise(F54)

IF(IMMU)	S71= CP0.ASID=pid                                           CP0-Read-ASID(S33)
	S72= PC.Out=addr                                            PC-Out(S39)
	S73= IAddrReg.Out={pid,addr}                                IAddrReg-Out(S41)
	S74= IAddrReg.Out1_0={{pid,addr}}[1:0]                      IAddrReg-Out(S41)
	S75= IAddrReg.Out4_0={{pid,addr}}[4:0]                      IAddrReg-Out(S41)
	S76= IR_IMMU.Out=>FU.IR_IMMU                                Premise(F55)
	S77= CU_ID.IMMUHitOut=>CU_ID.IMMUHit                        Premise(F56)
	S78= CU_ID.ICacheHitOut=>CU_ID.ICacheHit                    Premise(F57)
	S79= IAddrReg.Out=>IMem.RAddr                               Premise(F58)
	S80= IMem.RAddr={pid,addr}                                  Path(S73,S79)
	S81= IMem.Out={0,rS,rT,rD,0,34}                             IMem-Read(S80,S47)
	S82= IMem.MEM8WordOut=IMemGet8Word({pid,addr})              IMem-Read(S80,S47)
	S83= IMem.Out=>IRMux.MemData                                Premise(F59)
	S84= IRMux.MemData={0,rS,rT,rD,0,34}                        Path(S81,S83)
	S85= IRMux.Out={0,rS,rT,rD,0,34}                            IRMux-Select2(S84)
	S86= ICacheReg.Out=>IRMux.CacheData                         Premise(F60)
	S87= CU_IMMU.IMMUHit=>IRMux.MemSel                          Premise(F61)
	S88= CU_IMMU.ICacheHit=>IRMux.CacheSel                      Premise(F62)
	S89= IRMux.Out=>IR_ID.In                                    Premise(F63)
	S90= IR_ID.In={0,rS,rT,rD,0,34}                             Path(S85,S89)
	S91= IMem.MEM8WordOut=>ICache.WData                         Premise(F64)
	S92= ICache.WData=IMemGet8Word({pid,addr})                  Path(S82,S91)
	S93= PC.Out=>ICache.IEA                                     Premise(F65)
	S94= ICache.IEA=addr                                        Path(S72,S93)
	S95= ICache.Hit=ICacheHit(addr)                             ICache-Search(S94)
	S96= FU.Halt_IMMU=>CU_IMMU.Halt                             Premise(F66)
	S97= FU.Bub_IMMU=>CU_IMMU.Bub                               Premise(F67)
	S98= CtrlASIDIn=0                                           Premise(F68)
	S99= CtrlCP0=0                                              Premise(F69)
	S100= CP0[ASID]=pid                                         CP0-Hold(S33,S99)
	S101= CtrlEPCIn=0                                           Premise(F70)
	S102= CtrlExCodeIn=0                                        Premise(F71)
	S103= CtrlIMMU=0                                            Premise(F72)
	S104= CtrlPC=0                                              Premise(F73)
	S105= CtrlPCInc=1                                           Premise(F74)
	S106= PC[Out]=addr+4                                        PC-Inc(S39,S104,S105)
	S107= PC[CIA]=addr                                          PC-Inc(S39,S104,S105)
	S108= CtrlIAddrReg=0                                        Premise(F75)
	S109= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S41,S108)
	S110= CtrlICache=1                                          Premise(F76)
	S111= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Write(S94,S92,S110)
	S112= CtrlIR_IMMU=0                                         Premise(F77)
	S113= CtrlICacheReg=0                                       Premise(F78)
	S114= CtrlIR_ID=1                                           Premise(F79)
	S115= [IR_ID]={0,rS,rT,rD,0,34}                             IR_ID-Write(S90,S114)
	S116= CtrlIMem=0                                            Premise(F80)
	S117= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                    IMem-Hold(S47,S116)
	S118= CtrlIRMux=0                                           Premise(F81)
	S119= CtrlGPR=0                                             Premise(F82)
	S120= GPR[rS]=a                                             GPR-Hold(S69,S119)
	S121= GPR[rT]=b                                             GPR-Hold(S70,S119)
	S122= CtrlA_EX=0                                            Premise(F83)
	S123= CtrlB_EX=0                                            Premise(F84)
	S124= CtrlIR_EX=0                                           Premise(F85)
	S125= CtrlALUOut_MEM=0                                      Premise(F86)
	S126= CtrlOVReg_MEM=0                                       Premise(F87)
	S127= CtrlIR_MEM=0                                          Premise(F88)
	S128= CtrlIR_DMMU1=0                                        Premise(F89)
	S129= CtrlIR_WB=0                                           Premise(F90)
	S130= CtrlA_MEM=0                                           Premise(F91)
	S131= CtrlA_WB=0                                            Premise(F92)
	S132= CtrlB_MEM=0                                           Premise(F93)
	S133= CtrlB_WB=0                                            Premise(F94)
	S134= CtrlALUOut_DMMU1=0                                    Premise(F95)
	S135= CtrlALUOut_WB=0                                       Premise(F96)
	S136= CtrlOVReg_DMMU1=0                                     Premise(F97)
	S137= CtrlOVReg_WB=0                                        Premise(F98)
	S138= CtrlIR_DMMU2=0                                        Premise(F99)
	S139= CtrlALUOut_DMMU2=0                                    Premise(F100)
	S140= CtrlOVReg_DMMU2=0                                     Premise(F101)

ID	S141= CP0.ASID=pid                                          CP0-Read-ASID(S100)
	S142= PC.Out=addr+4                                         PC-Out(S106)
	S143= PC.CIA=addr                                           PC-Out(S107)
	S144= PC.CIA31_28=addr[31:28]                               PC-Out(S107)
	S145= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S109)
	S146= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S109)
	S147= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S109)
	S148= IR_ID.Out={0,rS,rT,rD,0,34}                           IR-Out(S115)
	S149= IR_ID.Out31_26=0                                      IR-Out(S115)
	S150= IR_ID.Out25_21=rS                                     IR-Out(S115)
	S151= IR_ID.Out20_16=rT                                     IR-Out(S115)
	S152= IR_ID.Out15_11=rD                                     IR-Out(S115)
	S153= IR_ID.Out10_6=0                                       IR-Out(S115)
	S154= IR_ID.Out5_0=34                                       IR-Out(S115)
	S155= IR_ID.Out=>FU.IR_ID                                   Premise(F102)
	S156= FU.IR_ID={0,rS,rT,rD,0,34}                            Path(S148,S155)
	S157= CU_ID.IMMUHitOut=>CU_EX.IMMUHit                       Premise(F103)
	S158= CU_ID.ICacheHitOut=>CU_EX.ICacheHit                   Premise(F104)
	S159= IR_ID.Out31_26=>CU_ID.Op                              Premise(F105)
	S160= CU_ID.Op=0                                            Path(S149,S159)
	S161= IR_ID.Out25_21=>GPR.RReg1                             Premise(F106)
	S162= GPR.RReg1=rS                                          Path(S150,S161)
	S163= GPR.Rdata1=a                                          GPR-Read(S162,S120)
	S164= IR_ID.Out20_16=>GPR.RReg2                             Premise(F107)
	S165= GPR.RReg2=rT                                          Path(S151,S164)
	S166= GPR.Rdata2=b                                          GPR-Read(S165,S121)
	S167= IR_ID.Out5_0=>CU_ID.IRFunc                            Premise(F108)
	S168= CU_ID.IRFunc=34                                       Path(S154,S167)
	S169= GPR.Rdata1=>FU.InID1                                  Premise(F109)
	S170= FU.InID1=a                                            Path(S163,S169)
	S171= FU.OutID1=FU(a)                                       FU-Forward(S170)
	S172= IR_ID.Out25_21=>FU.InID1_RReg                         Premise(F110)
	S173= FU.InID1_RReg=rS                                      Path(S150,S172)
	S174= FU.OutID1=>A_EX.In                                    Premise(F111)
	S175= A_EX.In=FU(a)                                         Path(S171,S174)
	S176= GPR.Rdata2=>FU.InID2                                  Premise(F112)
	S177= FU.InID2=b                                            Path(S166,S176)
	S178= FU.OutID2=FU(b)                                       FU-Forward(S177)
	S179= IR_ID.Out20_16=>FU.InID2_RReg                         Premise(F113)
	S180= FU.InID2_RReg=rT                                      Path(S151,S179)
	S181= FU.OutID2=>B_EX.In                                    Premise(F114)
	S182= B_EX.In=FU(b)                                         Path(S178,S181)
	S183= IR_ID.Out=>IR_EX.In                                   Premise(F115)
	S184= IR_EX.In={0,rS,rT,rD,0,34}                            Path(S148,S183)
	S185= FU.Halt_ID=>CU_ID.Halt                                Premise(F116)
	S186= FU.Bub_ID=>CU_ID.Bub                                  Premise(F117)
	S187= CtrlASIDIn=0                                          Premise(F118)
	S188= CtrlCP0=0                                             Premise(F119)
	S189= CP0[ASID]=pid                                         CP0-Hold(S100,S188)
	S190= CtrlEPCIn=0                                           Premise(F120)
	S191= CtrlExCodeIn=0                                        Premise(F121)
	S192= CtrlIMMU=0                                            Premise(F122)
	S193= CtrlPC=0                                              Premise(F123)
	S194= CtrlPCInc=0                                           Premise(F124)
	S195= PC[CIA]=addr                                          PC-Hold(S107,S194)
	S196= PC[Out]=addr+4                                        PC-Hold(S106,S193,S194)
	S197= CtrlIAddrReg=0                                        Premise(F125)
	S198= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S109,S197)
	S199= CtrlICache=0                                          Premise(F126)
	S200= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S111,S199)
	S201= CtrlIR_IMMU=0                                         Premise(F127)
	S202= CtrlICacheReg=0                                       Premise(F128)
	S203= CtrlIR_ID=0                                           Premise(F129)
	S204= [IR_ID]={0,rS,rT,rD,0,34}                             IR_ID-Hold(S115,S203)
	S205= CtrlIMem=0                                            Premise(F130)
	S206= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                    IMem-Hold(S117,S205)
	S207= CtrlIRMux=0                                           Premise(F131)
	S208= CtrlGPR=0                                             Premise(F132)
	S209= GPR[rS]=a                                             GPR-Hold(S120,S208)
	S210= GPR[rT]=b                                             GPR-Hold(S121,S208)
	S211= CtrlA_EX=1                                            Premise(F133)
	S212= [A_EX]=FU(a)                                          A_EX-Write(S175,S211)
	S213= CtrlB_EX=1                                            Premise(F134)
	S214= [B_EX]=FU(b)                                          B_EX-Write(S182,S213)
	S215= CtrlIR_EX=1                                           Premise(F135)
	S216= [IR_EX]={0,rS,rT,rD,0,34}                             IR_EX-Write(S184,S215)
	S217= CtrlALUOut_MEM=0                                      Premise(F136)
	S218= CtrlOVReg_MEM=0                                       Premise(F137)
	S219= CtrlIR_MEM=0                                          Premise(F138)
	S220= CtrlIR_DMMU1=0                                        Premise(F139)
	S221= CtrlIR_WB=0                                           Premise(F140)
	S222= CtrlA_MEM=0                                           Premise(F141)
	S223= CtrlA_WB=0                                            Premise(F142)
	S224= CtrlB_MEM=0                                           Premise(F143)
	S225= CtrlB_WB=0                                            Premise(F144)
	S226= CtrlALUOut_DMMU1=0                                    Premise(F145)
	S227= CtrlALUOut_WB=0                                       Premise(F146)
	S228= CtrlOVReg_DMMU1=0                                     Premise(F147)
	S229= CtrlOVReg_WB=0                                        Premise(F148)
	S230= CtrlIR_DMMU2=0                                        Premise(F149)
	S231= CtrlALUOut_DMMU2=0                                    Premise(F150)
	S232= CtrlOVReg_DMMU2=0                                     Premise(F151)

EX	S233= CP0.ASID=pid                                          CP0-Read-ASID(S189)
	S234= PC.CIA=addr                                           PC-Out(S195)
	S235= PC.CIA31_28=addr[31:28]                               PC-Out(S195)
	S236= PC.Out=addr+4                                         PC-Out(S196)
	S237= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S198)
	S238= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S198)
	S239= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S198)
	S240= IR_ID.Out={0,rS,rT,rD,0,34}                           IR-Out(S204)
	S241= IR_ID.Out31_26=0                                      IR-Out(S204)
	S242= IR_ID.Out25_21=rS                                     IR-Out(S204)
	S243= IR_ID.Out20_16=rT                                     IR-Out(S204)
	S244= IR_ID.Out15_11=rD                                     IR-Out(S204)
	S245= IR_ID.Out10_6=0                                       IR-Out(S204)
	S246= IR_ID.Out5_0=34                                       IR-Out(S204)
	S247= A_EX.Out=FU(a)                                        A_EX-Out(S212)
	S248= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S212)
	S249= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S212)
	S250= B_EX.Out=FU(b)                                        B_EX-Out(S214)
	S251= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S214)
	S252= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S214)
	S253= IR_EX.Out={0,rS,rT,rD,0,34}                           IR_EX-Out(S216)
	S254= IR_EX.Out31_26=0                                      IR_EX-Out(S216)
	S255= IR_EX.Out25_21=rS                                     IR_EX-Out(S216)
	S256= IR_EX.Out20_16=rT                                     IR_EX-Out(S216)
	S257= IR_EX.Out15_11=rD                                     IR_EX-Out(S216)
	S258= IR_EX.Out10_6=0                                       IR_EX-Out(S216)
	S259= IR_EX.Out5_0=34                                       IR_EX-Out(S216)
	S260= IR_EX.Out=>FU.IR_EX                                   Premise(F152)
	S261= FU.IR_EX={0,rS,rT,rD,0,34}                            Path(S253,S260)
	S262= CU_EX.IMMUHitOut=>CU_MEM.IMMUHit                      Premise(F153)
	S263= CU_EX.ICacheHitOut=>CU_MEM.ICacheHit                  Premise(F154)
	S264= IR_EX.Out31_26=>CU_EX.Op                              Premise(F155)
	S265= CU_EX.Op=0                                            Path(S254,S264)
	S266= IR_EX.Out5_0=>CU_EX.IRFunc                            Premise(F156)
	S267= CU_EX.IRFunc=34                                       Path(S259,S266)
	S268= A_EX.Out=>ALU.A                                       Premise(F157)
	S269= ALU.A=FU(a)                                           Path(S247,S268)
	S270= B_EX.Out=>ALU.B                                       Premise(F158)
	S271= ALU.B=FU(b)                                           Path(S250,S270)
	S272= ALU.Func=6'b000110                                    Premise(F159)
	S273= ALU.Out=FU(b)-FU(a)                                   ALU(S269,S271)
	S274= ALU.Out1_0={FU(b)-FU(a)}[1:0]                         ALU(S269,S271)
	S275= ALU.CMP=Compare0(FU(b)-FU(a))                         ALU(S269,S271)
	S276= ALU.OV=OverFlow(FU(b)-FU(a))                          ALU(S269,S271)
	S277= ALU.CA=Carry(FU(b)-FU(a))                             ALU(S269,S271)
	S278= ALU.Out=>ALUOut_MEM.In                                Premise(F160)
	S279= ALUOut_MEM.In=FU(b)-FU(a)                             Path(S273,S278)
	S280= ALU.Out=>FU.InEX                                      Premise(F161)
	S281= FU.InEX=FU(b)-FU(a)                                   Path(S273,S280)
	S282= IR_EX.Out15_11=>FU.InEX_WReg                          Premise(F162)
	S283= FU.InEX_WReg=rD                                       Path(S257,S282)
	S284= ALU.OV=>OVReg_MEM.In                                  Premise(F163)
	S285= OVReg_MEM.In=OverFlow(FU(b)-FU(a))                    Path(S276,S284)
	S286= IR_EX.Out=>IR_MEM.In                                  Premise(F164)
	S287= IR_MEM.In={0,rS,rT,rD,0,34}                           Path(S253,S286)
	S288= CtrlASIDIn=0                                          Premise(F165)
	S289= CtrlCP0=0                                             Premise(F166)
	S290= CP0[ASID]=pid                                         CP0-Hold(S189,S289)
	S291= CtrlEPCIn=0                                           Premise(F167)
	S292= CtrlExCodeIn=0                                        Premise(F168)
	S293= CtrlIMMU=0                                            Premise(F169)
	S294= CtrlPC=0                                              Premise(F170)
	S295= CtrlPCInc=0                                           Premise(F171)
	S296= PC[CIA]=addr                                          PC-Hold(S195,S295)
	S297= PC[Out]=addr+4                                        PC-Hold(S196,S294,S295)
	S298= CtrlIAddrReg=0                                        Premise(F172)
	S299= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S198,S298)
	S300= CtrlICache=0                                          Premise(F173)
	S301= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S200,S300)
	S302= CtrlIR_IMMU=0                                         Premise(F174)
	S303= CtrlICacheReg=0                                       Premise(F175)
	S304= CtrlIR_ID=0                                           Premise(F176)
	S305= [IR_ID]={0,rS,rT,rD,0,34}                             IR_ID-Hold(S204,S304)
	S306= CtrlIMem=0                                            Premise(F177)
	S307= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                    IMem-Hold(S206,S306)
	S308= CtrlIRMux=0                                           Premise(F178)
	S309= CtrlGPR=0                                             Premise(F179)
	S310= GPR[rS]=a                                             GPR-Hold(S209,S309)
	S311= GPR[rT]=b                                             GPR-Hold(S210,S309)
	S312= CtrlA_EX=0                                            Premise(F180)
	S313= [A_EX]=FU(a)                                          A_EX-Hold(S212,S312)
	S314= CtrlB_EX=0                                            Premise(F181)
	S315= [B_EX]=FU(b)                                          B_EX-Hold(S214,S314)
	S316= CtrlIR_EX=0                                           Premise(F182)
	S317= [IR_EX]={0,rS,rT,rD,0,34}                             IR_EX-Hold(S216,S316)
	S318= CtrlALUOut_MEM=1                                      Premise(F183)
	S319= [ALUOut_MEM]=FU(b)-FU(a)                              ALUOut_MEM-Write(S279,S318)
	S320= CtrlOVReg_MEM=1                                       Premise(F184)
	S321= [OVReg_MEM]=OverFlow(FU(b)-FU(a))                     OVReg_MEM-Write(S285,S320)
	S322= CtrlIR_MEM=1                                          Premise(F185)
	S323= [IR_MEM]={0,rS,rT,rD,0,34}                            IR_MEM-Write(S287,S322)
	S324= CtrlIR_DMMU1=0                                        Premise(F186)
	S325= CtrlIR_WB=0                                           Premise(F187)
	S326= CtrlA_MEM=0                                           Premise(F188)
	S327= CtrlA_WB=0                                            Premise(F189)
	S328= CtrlB_MEM=0                                           Premise(F190)
	S329= CtrlB_WB=0                                            Premise(F191)
	S330= CtrlALUOut_DMMU1=0                                    Premise(F192)
	S331= CtrlALUOut_WB=0                                       Premise(F193)
	S332= CtrlOVReg_DMMU1=0                                     Premise(F194)
	S333= CtrlOVReg_WB=0                                        Premise(F195)
	S334= CtrlIR_DMMU2=0                                        Premise(F196)
	S335= CtrlALUOut_DMMU2=0                                    Premise(F197)
	S336= CtrlOVReg_DMMU2=0                                     Premise(F198)

MEM	S337= CP0.ASID=pid                                          CP0-Read-ASID(S290)
	S338= PC.CIA=addr                                           PC-Out(S296)
	S339= PC.CIA31_28=addr[31:28]                               PC-Out(S296)
	S340= PC.Out=addr+4                                         PC-Out(S297)
	S341= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S299)
	S342= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S299)
	S343= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S299)
	S344= IR_ID.Out={0,rS,rT,rD,0,34}                           IR-Out(S305)
	S345= IR_ID.Out31_26=0                                      IR-Out(S305)
	S346= IR_ID.Out25_21=rS                                     IR-Out(S305)
	S347= IR_ID.Out20_16=rT                                     IR-Out(S305)
	S348= IR_ID.Out15_11=rD                                     IR-Out(S305)
	S349= IR_ID.Out10_6=0                                       IR-Out(S305)
	S350= IR_ID.Out5_0=34                                       IR-Out(S305)
	S351= A_EX.Out=FU(a)                                        A_EX-Out(S313)
	S352= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S313)
	S353= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S313)
	S354= B_EX.Out=FU(b)                                        B_EX-Out(S315)
	S355= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S315)
	S356= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S315)
	S357= IR_EX.Out={0,rS,rT,rD,0,34}                           IR_EX-Out(S317)
	S358= IR_EX.Out31_26=0                                      IR_EX-Out(S317)
	S359= IR_EX.Out25_21=rS                                     IR_EX-Out(S317)
	S360= IR_EX.Out20_16=rT                                     IR_EX-Out(S317)
	S361= IR_EX.Out15_11=rD                                     IR_EX-Out(S317)
	S362= IR_EX.Out10_6=0                                       IR_EX-Out(S317)
	S363= IR_EX.Out5_0=34                                       IR_EX-Out(S317)
	S364= ALUOut_MEM.Out=FU(b)-FU(a)                            ALUOut_MEM-Out(S319)
	S365= ALUOut_MEM.Out1_0={FU(b)-FU(a)}[1:0]                  ALUOut_MEM-Out(S319)
	S366= ALUOut_MEM.Out4_0={FU(b)-FU(a)}[4:0]                  ALUOut_MEM-Out(S319)
	S367= OVReg_MEM.Out=OverFlow(FU(b)-FU(a))                   OVReg_MEM-Out(S321)
	S368= OVReg_MEM.Out1_0={OverFlow(FU(b)-FU(a))}[1:0]         OVReg_MEM-Out(S321)
	S369= OVReg_MEM.Out4_0={OverFlow(FU(b)-FU(a))}[4:0]         OVReg_MEM-Out(S321)
	S370= IR_MEM.Out={0,rS,rT,rD,0,34}                          IR_MEM-Out(S323)
	S371= IR_MEM.Out31_26=0                                     IR_MEM-Out(S323)
	S372= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S323)
	S373= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S323)
	S374= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S323)
	S375= IR_MEM.Out10_6=0                                      IR_MEM-Out(S323)
	S376= IR_MEM.Out5_0=34                                      IR_MEM-Out(S323)
	S377= IR_MEM.Out=>FU.IR_MEM                                 Premise(F199)
	S378= FU.IR_MEM={0,rS,rT,rD,0,34}                           Path(S370,S377)
	S379= CU_MEM.IMMUHitOut=>CU_DMMU1.IMMUHit                   Premise(F200)
	S380= CU_MEM.ICacheHitOut=>CU_DMMU1.ICacheHit               Premise(F201)
	S381= CU_MEM.DMMUHitOut=>CU_DMMU1.DMMUHit                   Premise(F202)
	S382= CU_MEM.DCacheHitOut=>CU_DMMU1.DCacheHit               Premise(F203)
	S383= IR_MEM.Out31_26=>CU_MEM.Op                            Premise(F204)
	S384= CU_MEM.Op=0                                           Path(S371,S383)
	S385= IR_MEM.Out5_0=>CU_MEM.IRFunc                          Premise(F205)
	S386= CU_MEM.IRFunc=34                                      Path(S376,S385)
	S387= IR_MEM.Out=>IR_DMMU1.In                               Premise(F206)
	S388= IR_DMMU1.In={0,rS,rT,rD,0,34}                         Path(S370,S387)
	S389= IR_MEM.Out=>IR_WB.In                                  Premise(F207)
	S390= IR_WB.In={0,rS,rT,rD,0,34}                            Path(S370,S389)
	S391= A_MEM.Out=>A_WB.In                                    Premise(F208)
	S392= B_MEM.Out=>B_WB.In                                    Premise(F209)
	S393= ALUOut_MEM.Out=>ALUOut_DMMU1.In                       Premise(F210)
	S394= ALUOut_DMMU1.In=FU(b)-FU(a)                           Path(S364,S393)
	S395= ALUOut_MEM.Out=>FU.InMEM                              Premise(F211)
	S396= FU.InMEM=FU(b)-FU(a)                                  Path(S364,S395)
	S397= IR_MEM.Out15_11=>FU.InMEM_WReg                        Premise(F212)
	S398= FU.InMEM_WReg=rD                                      Path(S374,S397)
	S399= ALUOut_MEM.Out=>ALUOut_WB.In                          Premise(F213)
	S400= ALUOut_WB.In=FU(b)-FU(a)                              Path(S364,S399)
	S401= OVReg_MEM.Out=>OVReg_DMMU1.In                         Premise(F214)
	S402= OVReg_DMMU1.In=OverFlow(FU(b)-FU(a))                  Path(S367,S401)
	S403= OVReg_MEM.Out=>OVReg_WB.In                            Premise(F215)
	S404= OVReg_WB.In=OverFlow(FU(b)-FU(a))                     Path(S367,S403)
	S405= CU_MEM.IMMUHitOut=>CU_WB.IMMUHit                      Premise(F216)
	S406= CU_MEM.ICacheHitOut=>CU_WB.ICacheHit                  Premise(F217)
	S407= CtrlASIDIn=0                                          Premise(F218)
	S408= CtrlCP0=0                                             Premise(F219)
	S409= CP0[ASID]=pid                                         CP0-Hold(S290,S408)
	S410= CtrlEPCIn=0                                           Premise(F220)
	S411= CtrlExCodeIn=0                                        Premise(F221)
	S412= CtrlIMMU=0                                            Premise(F222)
	S413= CtrlPC=0                                              Premise(F223)
	S414= CtrlPCInc=0                                           Premise(F224)
	S415= PC[CIA]=addr                                          PC-Hold(S296,S414)
	S416= PC[Out]=addr+4                                        PC-Hold(S297,S413,S414)
	S417= CtrlIAddrReg=0                                        Premise(F225)
	S418= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S299,S417)
	S419= CtrlICache=0                                          Premise(F226)
	S420= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S301,S419)
	S421= CtrlIR_IMMU=0                                         Premise(F227)
	S422= CtrlICacheReg=0                                       Premise(F228)
	S423= CtrlIR_ID=0                                           Premise(F229)
	S424= [IR_ID]={0,rS,rT,rD,0,34}                             IR_ID-Hold(S305,S423)
	S425= CtrlIMem=0                                            Premise(F230)
	S426= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                    IMem-Hold(S307,S425)
	S427= CtrlIRMux=0                                           Premise(F231)
	S428= CtrlGPR=0                                             Premise(F232)
	S429= GPR[rS]=a                                             GPR-Hold(S310,S428)
	S430= GPR[rT]=b                                             GPR-Hold(S311,S428)
	S431= CtrlA_EX=0                                            Premise(F233)
	S432= [A_EX]=FU(a)                                          A_EX-Hold(S313,S431)
	S433= CtrlB_EX=0                                            Premise(F234)
	S434= [B_EX]=FU(b)                                          B_EX-Hold(S315,S433)
	S435= CtrlIR_EX=0                                           Premise(F235)
	S436= [IR_EX]={0,rS,rT,rD,0,34}                             IR_EX-Hold(S317,S435)
	S437= CtrlALUOut_MEM=0                                      Premise(F236)
	S438= [ALUOut_MEM]=FU(b)-FU(a)                              ALUOut_MEM-Hold(S319,S437)
	S439= CtrlOVReg_MEM=0                                       Premise(F237)
	S440= [OVReg_MEM]=OverFlow(FU(b)-FU(a))                     OVReg_MEM-Hold(S321,S439)
	S441= CtrlIR_MEM=0                                          Premise(F238)
	S442= [IR_MEM]={0,rS,rT,rD,0,34}                            IR_MEM-Hold(S323,S441)
	S443= CtrlIR_DMMU1=1                                        Premise(F239)
	S444= [IR_DMMU1]={0,rS,rT,rD,0,34}                          IR_DMMU1-Write(S388,S443)
	S445= CtrlIR_WB=1                                           Premise(F240)
	S446= [IR_WB]={0,rS,rT,rD,0,34}                             IR_WB-Write(S390,S445)
	S447= CtrlA_MEM=0                                           Premise(F241)
	S448= CtrlA_WB=1                                            Premise(F242)
	S449= CtrlB_MEM=0                                           Premise(F243)
	S450= CtrlB_WB=1                                            Premise(F244)
	S451= CtrlALUOut_DMMU1=1                                    Premise(F245)
	S452= [ALUOut_DMMU1]=FU(b)-FU(a)                            ALUOut_DMMU1-Write(S394,S451)
	S453= CtrlALUOut_WB=1                                       Premise(F246)
	S454= [ALUOut_WB]=FU(b)-FU(a)                               ALUOut_WB-Write(S400,S453)
	S455= CtrlOVReg_DMMU1=1                                     Premise(F247)
	S456= [OVReg_DMMU1]=OverFlow(FU(b)-FU(a))                   OVReg_DMMU1-Write(S402,S455)
	S457= CtrlOVReg_WB=1                                        Premise(F248)
	S458= [OVReg_WB]=OverFlow(FU(b)-FU(a))                      OVReg_WB-Write(S404,S457)
	S459= CtrlIR_DMMU2=0                                        Premise(F249)
	S460= CtrlALUOut_DMMU2=0                                    Premise(F250)
	S461= CtrlOVReg_DMMU2=0                                     Premise(F251)

WB	S462= CP0.ASID=pid                                          CP0-Read-ASID(S409)
	S463= PC.CIA=addr                                           PC-Out(S415)
	S464= PC.CIA31_28=addr[31:28]                               PC-Out(S415)
	S465= PC.Out=addr+4                                         PC-Out(S416)
	S466= IAddrReg.Out={pid,addr}                               IAddrReg-Out(S418)
	S467= IAddrReg.Out1_0={{pid,addr}}[1:0]                     IAddrReg-Out(S418)
	S468= IAddrReg.Out4_0={{pid,addr}}[4:0]                     IAddrReg-Out(S418)
	S469= IR_ID.Out={0,rS,rT,rD,0,34}                           IR-Out(S424)
	S470= IR_ID.Out31_26=0                                      IR-Out(S424)
	S471= IR_ID.Out25_21=rS                                     IR-Out(S424)
	S472= IR_ID.Out20_16=rT                                     IR-Out(S424)
	S473= IR_ID.Out15_11=rD                                     IR-Out(S424)
	S474= IR_ID.Out10_6=0                                       IR-Out(S424)
	S475= IR_ID.Out5_0=34                                       IR-Out(S424)
	S476= A_EX.Out=FU(a)                                        A_EX-Out(S432)
	S477= A_EX.Out1_0={FU(a)}[1:0]                              A_EX-Out(S432)
	S478= A_EX.Out4_0={FU(a)}[4:0]                              A_EX-Out(S432)
	S479= B_EX.Out=FU(b)                                        B_EX-Out(S434)
	S480= B_EX.Out1_0={FU(b)}[1:0]                              B_EX-Out(S434)
	S481= B_EX.Out4_0={FU(b)}[4:0]                              B_EX-Out(S434)
	S482= IR_EX.Out={0,rS,rT,rD,0,34}                           IR_EX-Out(S436)
	S483= IR_EX.Out31_26=0                                      IR_EX-Out(S436)
	S484= IR_EX.Out25_21=rS                                     IR_EX-Out(S436)
	S485= IR_EX.Out20_16=rT                                     IR_EX-Out(S436)
	S486= IR_EX.Out15_11=rD                                     IR_EX-Out(S436)
	S487= IR_EX.Out10_6=0                                       IR_EX-Out(S436)
	S488= IR_EX.Out5_0=34                                       IR_EX-Out(S436)
	S489= ALUOut_MEM.Out=FU(b)-FU(a)                            ALUOut_MEM-Out(S438)
	S490= ALUOut_MEM.Out1_0={FU(b)-FU(a)}[1:0]                  ALUOut_MEM-Out(S438)
	S491= ALUOut_MEM.Out4_0={FU(b)-FU(a)}[4:0]                  ALUOut_MEM-Out(S438)
	S492= OVReg_MEM.Out=OverFlow(FU(b)-FU(a))                   OVReg_MEM-Out(S440)
	S493= OVReg_MEM.Out1_0={OverFlow(FU(b)-FU(a))}[1:0]         OVReg_MEM-Out(S440)
	S494= OVReg_MEM.Out4_0={OverFlow(FU(b)-FU(a))}[4:0]         OVReg_MEM-Out(S440)
	S495= IR_MEM.Out={0,rS,rT,rD,0,34}                          IR_MEM-Out(S442)
	S496= IR_MEM.Out31_26=0                                     IR_MEM-Out(S442)
	S497= IR_MEM.Out25_21=rS                                    IR_MEM-Out(S442)
	S498= IR_MEM.Out20_16=rT                                    IR_MEM-Out(S442)
	S499= IR_MEM.Out15_11=rD                                    IR_MEM-Out(S442)
	S500= IR_MEM.Out10_6=0                                      IR_MEM-Out(S442)
	S501= IR_MEM.Out5_0=34                                      IR_MEM-Out(S442)
	S502= IR_DMMU1.Out={0,rS,rT,rD,0,34}                        IR_DMMU1-Out(S444)
	S503= IR_DMMU1.Out31_26=0                                   IR_DMMU1-Out(S444)
	S504= IR_DMMU1.Out25_21=rS                                  IR_DMMU1-Out(S444)
	S505= IR_DMMU1.Out20_16=rT                                  IR_DMMU1-Out(S444)
	S506= IR_DMMU1.Out15_11=rD                                  IR_DMMU1-Out(S444)
	S507= IR_DMMU1.Out10_6=0                                    IR_DMMU1-Out(S444)
	S508= IR_DMMU1.Out5_0=34                                    IR_DMMU1-Out(S444)
	S509= IR_WB.Out={0,rS,rT,rD,0,34}                           IR-Out(S446)
	S510= IR_WB.Out31_26=0                                      IR-Out(S446)
	S511= IR_WB.Out25_21=rS                                     IR-Out(S446)
	S512= IR_WB.Out20_16=rT                                     IR-Out(S446)
	S513= IR_WB.Out15_11=rD                                     IR-Out(S446)
	S514= IR_WB.Out10_6=0                                       IR-Out(S446)
	S515= IR_WB.Out5_0=34                                       IR-Out(S446)
	S516= ALUOut_DMMU1.Out=FU(b)-FU(a)                          ALUOut_DMMU1-Out(S452)
	S517= ALUOut_DMMU1.Out1_0={FU(b)-FU(a)}[1:0]                ALUOut_DMMU1-Out(S452)
	S518= ALUOut_DMMU1.Out4_0={FU(b)-FU(a)}[4:0]                ALUOut_DMMU1-Out(S452)
	S519= ALUOut_WB.Out=FU(b)-FU(a)                             ALUOut_WB-Out(S454)
	S520= ALUOut_WB.Out1_0={FU(b)-FU(a)}[1:0]                   ALUOut_WB-Out(S454)
	S521= ALUOut_WB.Out4_0={FU(b)-FU(a)}[4:0]                   ALUOut_WB-Out(S454)
	S522= OVReg_DMMU1.Out=OverFlow(FU(b)-FU(a))                 OVReg_DMMU1-Out(S456)
	S523= OVReg_DMMU1.Out1_0={OverFlow(FU(b)-FU(a))}[1:0]       OVReg_DMMU1-Out(S456)
	S524= OVReg_DMMU1.Out4_0={OverFlow(FU(b)-FU(a))}[4:0]       OVReg_DMMU1-Out(S456)
	S525= OVReg_WB.Out=OverFlow(FU(b)-FU(a))                    OVReg_WB-Out(S458)
	S526= OVReg_WB.Out1_0={OverFlow(FU(b)-FU(a))}[1:0]          OVReg_WB-Out(S458)
	S527= OVReg_WB.Out4_0={OverFlow(FU(b)-FU(a))}[4:0]          OVReg_WB-Out(S458)
	S528= IR_WB.Out=>FU.IR_WB                                   Premise(F343)
	S529= FU.IR_WB={0,rS,rT,rD,0,34}                            Path(S509,S528)
	S530= IR_WB.Out31_26=>CU_WB.Op                              Premise(F344)
	S531= CU_WB.Op=0                                            Path(S510,S530)
	S532= IR_WB.Out5_0=>CU_WB.IRFunc                            Premise(F345)
	S533= CU_WB.IRFunc=34                                       Path(S515,S532)
	S534= IR_WB.Out15_11=>GPR.WReg                              Premise(F346)
	S535= GPR.WReg=rD                                           Path(S513,S534)
	S536= ALUOut_WB.Out=>GPR.WData                              Premise(F347)
	S537= GPR.WData=FU(b)-FU(a)                                 Path(S519,S536)
	S538= ALUOut_WB.Out=>FU.InWB                                Premise(F348)
	S539= FU.InWB=FU(b)-FU(a)                                   Path(S519,S538)
	S540= IR_WB.Out15_11=>FU.InWB_WReg                          Premise(F349)
	S541= FU.InWB_WReg=rD                                       Path(S513,S540)
	S542= OVReg_WB.Out=>CU_WB.OV                                Premise(F350)
	S543= CU_WB.OV=OverFlow(FU(b)-FU(a))                        Path(S525,S542)
	S544= CtrlASIDIn=0                                          Premise(F351)
	S545= CtrlCP0=0                                             Premise(F352)
	S546= CP0[ASID]=pid                                         CP0-Hold(S409,S545)
	S547= CtrlEPCIn=0                                           Premise(F353)
	S548= CtrlExCodeIn=0                                        Premise(F354)
	S549= CtrlIMMU=0                                            Premise(F355)
	S550= CtrlPC=0                                              Premise(F356)
	S551= CtrlPCInc=0                                           Premise(F357)
	S552= PC[CIA]=addr                                          PC-Hold(S415,S551)
	S553= PC[Out]=addr+4                                        PC-Hold(S416,S550,S551)
	S554= CtrlIAddrReg=0                                        Premise(F358)
	S555= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S418,S554)
	S556= CtrlICache=0                                          Premise(F359)
	S557= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S420,S556)
	S558= CtrlIR_IMMU=0                                         Premise(F360)
	S559= CtrlICacheReg=0                                       Premise(F361)
	S560= CtrlIR_ID=0                                           Premise(F362)
	S561= [IR_ID]={0,rS,rT,rD,0,34}                             IR_ID-Hold(S424,S560)
	S562= CtrlIMem=0                                            Premise(F363)
	S563= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                    IMem-Hold(S426,S562)
	S564= CtrlIRMux=0                                           Premise(F364)
	S565= CtrlGPR=1                                             Premise(F365)
	S566= GPR[rD]=FU(b)-FU(a)                                   GPR-Write(S535,S537,S565)
	S567= CtrlA_EX=0                                            Premise(F366)
	S568= [A_EX]=FU(a)                                          A_EX-Hold(S432,S567)
	S569= CtrlB_EX=0                                            Premise(F367)
	S570= [B_EX]=FU(b)                                          B_EX-Hold(S434,S569)
	S571= CtrlIR_EX=0                                           Premise(F368)
	S572= [IR_EX]={0,rS,rT,rD,0,34}                             IR_EX-Hold(S436,S571)
	S573= CtrlALUOut_MEM=0                                      Premise(F369)
	S574= [ALUOut_MEM]=FU(b)-FU(a)                              ALUOut_MEM-Hold(S438,S573)
	S575= CtrlOVReg_MEM=0                                       Premise(F370)
	S576= [OVReg_MEM]=OverFlow(FU(b)-FU(a))                     OVReg_MEM-Hold(S440,S575)
	S577= CtrlIR_MEM=0                                          Premise(F371)
	S578= [IR_MEM]={0,rS,rT,rD,0,34}                            IR_MEM-Hold(S442,S577)
	S579= CtrlIR_DMMU1=0                                        Premise(F372)
	S580= [IR_DMMU1]={0,rS,rT,rD,0,34}                          IR_DMMU1-Hold(S444,S579)
	S581= CtrlIR_WB=0                                           Premise(F373)
	S582= [IR_WB]={0,rS,rT,rD,0,34}                             IR_WB-Hold(S446,S581)
	S583= CtrlA_MEM=0                                           Premise(F374)
	S584= CtrlA_WB=0                                            Premise(F375)
	S585= CtrlB_MEM=0                                           Premise(F376)
	S586= CtrlB_WB=0                                            Premise(F377)
	S587= CtrlALUOut_DMMU1=0                                    Premise(F378)
	S588= [ALUOut_DMMU1]=FU(b)-FU(a)                            ALUOut_DMMU1-Hold(S452,S587)
	S589= CtrlALUOut_WB=0                                       Premise(F379)
	S590= [ALUOut_WB]=FU(b)-FU(a)                               ALUOut_WB-Hold(S454,S589)
	S591= CtrlOVReg_DMMU1=0                                     Premise(F380)
	S592= [OVReg_DMMU1]=OverFlow(FU(b)-FU(a))                   OVReg_DMMU1-Hold(S456,S591)
	S593= CtrlOVReg_WB=0                                        Premise(F381)
	S594= [OVReg_WB]=OverFlow(FU(b)-FU(a))                      OVReg_WB-Hold(S458,S593)
	S595= CtrlIR_DMMU2=0                                        Premise(F382)
	S596= CtrlALUOut_DMMU2=0                                    Premise(F383)
	S597= CtrlOVReg_DMMU2=0                                     Premise(F384)

POST	S546= CP0[ASID]=pid                                         CP0-Hold(S409,S545)
	S552= PC[CIA]=addr                                          PC-Hold(S415,S551)
	S553= PC[Out]=addr+4                                        PC-Hold(S416,S550,S551)
	S555= [IAddrReg]={pid,addr}                                 IAddrReg-Hold(S418,S554)
	S557= ICache[line_addr]=IMemGet8Word({pid,addr})            ICache-Hold(S420,S556)
	S561= [IR_ID]={0,rS,rT,rD,0,34}                             IR_ID-Hold(S424,S560)
	S563= IMem[{pid,addr}]={0,rS,rT,rD,0,34}                    IMem-Hold(S426,S562)
	S566= GPR[rD]=FU(b)-FU(a)                                   GPR-Write(S535,S537,S565)
	S568= [A_EX]=FU(a)                                          A_EX-Hold(S432,S567)
	S570= [B_EX]=FU(b)                                          B_EX-Hold(S434,S569)
	S572= [IR_EX]={0,rS,rT,rD,0,34}                             IR_EX-Hold(S436,S571)
	S574= [ALUOut_MEM]=FU(b)-FU(a)                              ALUOut_MEM-Hold(S438,S573)
	S576= [OVReg_MEM]=OverFlow(FU(b)-FU(a))                     OVReg_MEM-Hold(S440,S575)
	S578= [IR_MEM]={0,rS,rT,rD,0,34}                            IR_MEM-Hold(S442,S577)
	S580= [IR_DMMU1]={0,rS,rT,rD,0,34}                          IR_DMMU1-Hold(S444,S579)
	S582= [IR_WB]={0,rS,rT,rD,0,34}                             IR_WB-Hold(S446,S581)
	S588= [ALUOut_DMMU1]=FU(b)-FU(a)                            ALUOut_DMMU1-Hold(S452,S587)
	S590= [ALUOut_WB]=FU(b)-FU(a)                               ALUOut_WB-Hold(S454,S589)
	S592= [OVReg_DMMU1]=OverFlow(FU(b)-FU(a))                   OVReg_DMMU1-Hold(S456,S591)
	S594= [OVReg_WB]=OverFlow(FU(b)-FU(a))                      OVReg_WB-Hold(S458,S593)

