/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [3:0] _01_;
  wire [8:0] _02_;
  reg [5:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [2:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire [9:0] celloutsig_1_14z;
  wire [3:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire [30:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [20:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = !(celloutsig_0_0z ? celloutsig_0_7z : celloutsig_0_4z);
  assign celloutsig_1_2z = !(_00_ ? in_data[152] : in_data[188]);
  assign celloutsig_0_4z = ~((celloutsig_0_2z | celloutsig_0_2z) & in_data[73]);
  assign celloutsig_0_0z = in_data[95] | ~(in_data[8]);
  assign celloutsig_1_19z = celloutsig_1_2z | ~(celloutsig_1_14z[9]);
  assign celloutsig_0_3z = celloutsig_0_2z | in_data[44];
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _01_ <= 4'h0;
    else _01_ <= { in_data[19], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_4z };
  reg [8:0] _11_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _11_ <= 9'h000;
    else _11_ <= in_data[156:148];
  assign { _02_[8:5], _00_, _02_[3:0] } = _11_;
  always_ff @(posedge clkin_data[0], posedge clkin_data[64])
    if (clkin_data[64]) _03_ <= 6'h00;
    else _03_ <= celloutsig_1_5z[5:0];
  assign celloutsig_0_6z = { in_data[14:13], celloutsig_0_0z, celloutsig_0_3z } == in_data[28:25];
  assign celloutsig_0_7z = { _01_[2:0], celloutsig_0_0z, celloutsig_0_3z } == { _01_, celloutsig_0_6z };
  assign celloutsig_0_11z = { celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_4z } == { celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_7z = { _02_[8:5], _00_, _02_[3], celloutsig_1_5z, celloutsig_1_0z, celloutsig_1_4z } <= { celloutsig_1_3z[26:24], _03_, celloutsig_1_0z, _02_[8:5], _00_, _02_[3:0] };
  assign celloutsig_1_18z = { in_data[172:170], celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_7z, celloutsig_1_12z } < { celloutsig_1_5z[5:3], celloutsig_1_0z, celloutsig_1_4z, celloutsig_1_16z, celloutsig_1_7z };
  assign celloutsig_0_1z = { celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } % { 1'h1, in_data[77:76] };
  assign celloutsig_1_3z = { in_data[126:105], _02_[8:5], _00_, _02_[3:0] } % { 1'h1, in_data[135:120], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z, _02_[8:5], _00_, _02_[3:0], celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = in_data[188:184] % { 1'h1, celloutsig_1_3z[4:2], celloutsig_1_0z };
  assign celloutsig_1_5z = { in_data[122:117], celloutsig_1_0z } % { 1'h1, celloutsig_1_4z, celloutsig_1_2z };
  assign celloutsig_1_16z = { _00_, _02_[3:1] } % { 1'h1, celloutsig_1_5z[5:3] };
  assign celloutsig_0_2z = in_data[21:16] !== { in_data[90:89], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_9z = { _03_[3:2], celloutsig_1_0z } !== _03_[2:0];
  assign celloutsig_1_14z = celloutsig_1_8z[18:9] << celloutsig_1_8z[18:9];
  assign celloutsig_1_8z = { celloutsig_1_3z[24:20], _02_[8:5], _00_, _02_[3:0], celloutsig_1_5z } >> celloutsig_1_3z[23:3];
  assign celloutsig_1_0z = ~((in_data[141] & in_data[163]) | in_data[105]);
  assign celloutsig_1_12z = ~((celloutsig_1_0z & celloutsig_1_9z) | (_02_[7] & _03_[5]));
  assign _02_[4] = _00_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_10z, celloutsig_0_11z };
endmodule
