#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Fri Nov 17 21:24:57 2017
# Process ID: 13752
# Current directory: C:/JPEG_Thesis_2/DARC_BRAM_2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent492 C:\JPEG_Thesis_2\DARC_BRAM_2\DARC_BRAM_2.xpr
# Log file: C:/JPEG_Thesis_2/DARC_BRAM_2/vivado.log
# Journal file: C:/JPEG_Thesis_2/DARC_BRAM_2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/JPEG_Thesis_2/DARC_BRAM_2/DARC_BRAM_2.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Repository Path: Could not find the directory 'C:/JPEG_Thesis_2/ip_repo/DARC_BRAM_2_1.0'.
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/JPEG_Thesis_2/DARC_BRAM_2/DARC_BRAM_2.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM_2_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:09 . Memory (MB): peak = 846.758 ; gain = 158.508
create_peripheral xilinx.com user DARC_BRAM2 1.0 -dir C:/JPEG_Thesis_2/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:DARC_BRAM2:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:DARC_BRAM2:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:DARC_BRAM2:1.0]
set_property  ip_repo_paths  {C:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0 C:/JPEG_Thesis_2/ip_repo/DARC_BRAM_2_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM_2_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
create_peripheral xilinx.com user DARC_BRAM2 1.0 -dir C:/JPEG_Thesis_2/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:DARC_BRAM2:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:DARC_BRAM2:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:DARC_BRAM2:1.0]
set_property  ip_repo_paths  {C:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0 C:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0 C:/JPEG_Thesis_2/ip_repo/DARC_BRAM_2_1.0} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM_2_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
ipx::edit_ip_in_project -upgrade true -name edit_DARC_BRAM2_v1_0 -directory C:/JPEG_Thesis_2/ip_repo c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0'.
WARNING: [IP_Flow 19-2207] Repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0' already exists; ignoring attempt to add it again.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM_2_1.0'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
add_files -norecurse -copy_to C:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0/src C:/JPEG_Thesis_2/DARC_BRAM_2/DARC_BRAM_2.srcs/sources_1/imports/new/bram.v
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
INFO: [IP_Flow 19-4753] Inferred signal 'reset' from port 's00_axi_aresetn' as interface 's00_axi_aresetn'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aresetn': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4753] Inferred signal 'clock' from port 's00_axi_aclk' as interface 's00_axi_aclk'.
INFO: [IP_Flow 19-4728] Bus Interface 's00_axi_aclk': Added interface parameter 'ASSOCIATED_RESET' with value 's00_axi_aresetn'.
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/jpeg_thesis_2/ip_repo/edit_DARC_BRAM2_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/jpeg_thesis_2/ip_repo/edit_DARC_BRAM2_v1_0.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri Nov 17 22:42:26 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 17 22:42:26 2017...
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0'
close_project
create_project BRAM_System C:/JPEG_Thesis_2/BRAM_System -part xc7z020clg484-1
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
set_property board_part em.avnet.com:zed:part0:1.3 [current_project]
set_property target_language VHDL [current_project]
create_bd_design "bram_system_2"
Wrote  : <C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd> 
set_property  ip_repo_paths  C:/JPEG_Thesis_2/ip_repo [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo'.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DARC_BRAM2:1.0 DARC_BRAM2_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins DARC_BRAM2_0/S00_AXI]
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
</DARC_BRAM2_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
validate_bd_design
set_property synth_checkpoint_mode None [get_files  C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd]
generate_target all [get_files  C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd]
INFO: [BD 41-1662] The design 'bram_system_2.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2.vhd
VHDL Output written to : C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2_wrapper.vhd
Wrote  : <C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block DARC_BRAM2_0 .
WARNING: [xilinx.com:ip:processing_system7:5.5-1] bram_system_2_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hw_handoff/bram_system_2.hwh
Generated Block Design Tcl file C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hw_handoff/bram_system_2_bd.tcl
Generated Hardware Definition File C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2.hwdef
generate_target: Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 1144.480 ; gain = 106.020
export_ip_user_files -of_objects [get_files C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd] -directory C:/JPEG_Thesis_2/BRAM_System/BRAM_System.ip_user_files/sim_scripts -ip_user_files_dir C:/JPEG_Thesis_2/BRAM_System/BRAM_System.ip_user_files -ipstatic_source_dir C:/JPEG_Thesis_2/BRAM_System/BRAM_System.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/JPEG_Thesis_2/BRAM_System/BRAM_System.cache/compile_simlib/modelsim} {questa=C:/JPEG_Thesis_2/BRAM_System/BRAM_System.cache/compile_simlib/questa} {riviera=C:/JPEG_Thesis_2/BRAM_System/BRAM_System.cache/compile_simlib/riviera} {activehdl=C:/JPEG_Thesis_2/BRAM_System/BRAM_System.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
make_wrapper -files [get_files C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd] -top
add_files -norecurse C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2_wrapper.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-1061] Parsing VHDL file "C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2_wrapper.vhd" into library xil_defaultlib [C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2_wrapper.vhd:1]
[Fri Nov 17 22:48:27 2017] Launched synth_1...
Run output will be captured here: C:/JPEG_Thesis_2/BRAM_System/BRAM_System.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 17 22:50:50 2017] Launched impl_1...
Run output will be captured here: C:/JPEG_Thesis_2/BRAM_System/BRAM_System.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name DARC_BRAM2_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_System/BRAM_System.tmp/DARC_BRAM2_v1_0_project c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0/hdl/DARC_BRAM2_v1_0.v" into library work [c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0/hdl/DARC_BRAM2_v1_0.v:1]
[Fri Nov 17 23:00:45 2017] Launched synth_1...
Run output will be captured here: c:/jpeg_thesis_2/bram_system/bram_system.tmp/darc_bram2_v1_0_project/DARC_BRAM2_v1_0_project.runs/synth_1/runme.log
set_property core_revision 3 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/jpeg_thesis_2/bram_system/bram_system.tmp/darc_bram2_v1_0_project/DARC_BRAM2_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/jpeg_thesis_2/bram_system/bram_system.tmp/darc_bram2_v1_0_project/DARC_BRAM2_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri Nov 17 23:01:21 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 17 23:01:21 2017...
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/JPEG_Thesis_2/ip_repo'
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_cells DARC_BRAM2_0]
validate_bd_design
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DARC_BRAM2:1.0 DARC_BRAM2_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins DARC_BRAM2_0/S00_AXI]
</DARC_BRAM2_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
save_bd_design
Wrote  : <C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd> 
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DARC_BRAM2_0/fpga_control_bram
/DARC_BRAM2_0/fpga_control_we
/DARC_BRAM2_0/fpga_control_addr
/DARC_BRAM2_0/fpga_control_din

save_bd_design
Wrote  : <C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd> 
validate_bd_design -force
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DARC_BRAM2_0/fpga_control_bram
/DARC_BRAM2_0/fpga_control_we
/DARC_BRAM2_0/fpga_control_addr
/DARC_BRAM2_0/fpga_control_din

save_bd_design
Wrote  : <C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd> 
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [BD 41-1662] The design 'bram_system_2.bd' is already validated. Therefore parameter propagation will not be re-run.
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/DARC_BRAM2_0/fpga_control_bram
/DARC_BRAM2_0/fpga_control_we
/DARC_BRAM2_0/fpga_control_addr
/DARC_BRAM2_0/fpga_control_din

VHDL Output written to : C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2.vhd
VHDL Output written to : C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DARC_BRAM2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hw_handoff/bram_system_2.hwh
Generated Block Design Tcl file C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hw_handoff/bram_system_2_bd.tcl
Generated Hardware Definition File C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2.hwdef
INFO: [HDL 9-1061] Parsing VHDL file "C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2_wrapper.vhd" into library xil_defaultlib [C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2.vhd" into library xil_defaultlib [C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2.vhd:1]
[Fri Nov 17 23:03:13 2017] Launched synth_1...
Run output will be captured here: C:/JPEG_Thesis_2/BRAM_System/BRAM_System.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 17 23:04:41 2017] Launched impl_1...
Run output will be captured here: C:/JPEG_Thesis_2/BRAM_System/BRAM_System.runs/impl_1/runme.log
startgroup
create_bd_port -dir I fpga_control_bram
connect_bd_net [get_bd_pins /DARC_BRAM2_0/fpga_control_bram] [get_bd_ports fpga_control_bram]
endgroup
startgroup
create_bd_port -dir I fpga_control_we
connect_bd_net [get_bd_pins /DARC_BRAM2_0/fpga_control_we] [get_bd_ports fpga_control_we]
endgroup
startgroup
create_bd_port -dir I -from 17 -to 0 fpga_control_addr
connect_bd_net [get_bd_pins /DARC_BRAM2_0/fpga_control_addr] [get_bd_ports fpga_control_addr]
endgroup
startgroup
create_bd_port -dir I -from 15 -to 0 fpga_control_din
connect_bd_net [get_bd_pins /DARC_BRAM2_0/fpga_control_din] [get_bd_ports fpga_control_din]
endgroup
startgroup
create_bd_port -dir O -from 15 -to 0 DOUT_REG3
connect_bd_net [get_bd_pins /DARC_BRAM2_0/DOUT_REG3] [get_bd_ports DOUT_REG3]
endgroup
save_bd_design
Wrote  : <C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd> 
Wrote  : <C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/ui/bd_d60bce25.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 2
VHDL Output written to : C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2.vhd
VHDL Output written to : C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2_wrapper.vhd
Wrote  : <C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DARC_BRAM2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hw_handoff/bram_system_2.hwh
Generated Block Design Tcl file C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hw_handoff/bram_system_2_bd.tcl
Generated Hardware Definition File C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2.hwdef
INFO: [HDL 9-1061] Parsing VHDL file "C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2_wrapper.vhd" into library xil_defaultlib [C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2.vhd" into library xil_defaultlib [C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2.vhd:1]
[Fri Nov 17 23:06:00 2017] Launched synth_1...
Run output will be captured here: C:/JPEG_Thesis_2/BRAM_System/BRAM_System.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 17 23:07:49 2017] Launched impl_1...
Run output will be captured here: C:/JPEG_Thesis_2/BRAM_System/BRAM_System.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name DARC_BRAM2_v1_0_project -directory C:/JPEG_Thesis_2/BRAM_System/BRAM_System.tmp/DARC_BRAM2_v1_0_project c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
launch_runs impl_1 -jobs 2
[Fri Nov 17 23:24:31 2017] Launched synth_1...
Run output will be captured here: c:/jpeg_thesis_2/bram_system/bram_system.tmp/darc_bram2_v1_0_project/DARC_BRAM2_v1_0_project.runs/synth_1/runme.log
[Fri Nov 17 23:24:31 2017] Launched impl_1...
Run output will be captured here: c:/jpeg_thesis_2/bram_system/bram_system.tmp/darc_bram2_v1_0_project/DARC_BRAM2_v1_0_project.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 2
INFO: [HDL 9-2216] Analyzing Verilog file "c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0/hdl/DARC_BRAM2_v1_0_S00_AXI.v" into library work [c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0/hdl/DARC_BRAM2_v1_0_S00_AXI.v:1]
[Fri Nov 17 23:30:10 2017] Launched synth_1...
Run output will be captured here: c:/jpeg_thesis_2/bram_system/bram_system.tmp/darc_bram2_v1_0_project/DARC_BRAM2_v1_0_project.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 17 23:30:42 2017] Launched impl_1...
Run output will be captured here: c:/jpeg_thesis_2/bram_system/bram_system.tmp/darc_bram2_v1_0_project/DARC_BRAM2_v1_0_project.runs/impl_1/runme.log
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/jpeg_thesis_2/bram_system/bram_system.tmp/darc_bram2_v1_0_project/DARC_BRAM2_v1_0_project.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/jpeg_thesis_2/bram_system/bram_system.tmp/darc_bram2_v1_0_project/DARC_BRAM2_v1_0_project.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri Nov 17 23:34:54 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 17 23:34:54 2017...
update_ip_catalog -rebuild -repo_path c:/JPEG_Thesis_2/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository 'c:/JPEG_Thesis_2/ip_repo'
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets DARC_BRAM2_0_DOUT_REG3] [get_bd_nets fpga_control_bram_1] [get_bd_nets fpga_control_we_1] [get_bd_nets fpga_control_addr_1] [get_bd_nets fpga_control_din_1] [get_bd_cells DARC_BRAM2_0]
save_bd_design
Wrote  : <C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd> 
Wrote  : <C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/ui/bd_d60bce25.ui> 
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:DARC_BRAM2:1.0 DARC_BRAM2_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins DARC_BRAM2_0/S00_AXI]
</DARC_BRAM2_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C00000 [ 64K ]>
set_property location {77 -483} [get_bd_ports fpga_control_bram]
set_property location {-55 -374} [get_bd_ports fpga_control_bram]
connect_bd_net [get_bd_ports fpga_control_bram] [get_bd_pins DARC_BRAM2_0/fpga_control_bram]
connect_bd_net [get_bd_ports fpga_control_we] [get_bd_pins DARC_BRAM2_0/fpga_control_we]
set_property location {-54 -258} [get_bd_ports fpga_control_din]
set_property location {-53 -295} [get_bd_ports fpga_control_addr]
delete_bd_objs [get_bd_ports fpga_control_addr]
startgroup
create_bd_port -dir I -from 17 -to 0 fpga_control_addr
connect_bd_net [get_bd_pins /DARC_BRAM2_0/fpga_control_addr] [get_bd_ports fpga_control_addr]
endgroup
delete_bd_objs [get_bd_ports fpga_control_din]
startgroup
create_bd_port -dir I -from 15 -to 0 fpga_control_din
connect_bd_net [get_bd_pins /DARC_BRAM2_0/fpga_control_din] [get_bd_ports fpga_control_din]
endgroup
delete_bd_objs [get_bd_ports DOUT_REG3]
startgroup
create_bd_port -dir O -from 15 -to 0 DOUT_REG3
connect_bd_net [get_bd_pins /DARC_BRAM2_0/DOUT_REG3] [get_bd_ports DOUT_REG3]
endgroup
save_bd_design
Wrote  : <C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd> 
Wrote  : <C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/ui/bd_d60bce25.ui> 
reset_run synth_1
launch_runs synth_1 -jobs 2
VHDL Output written to : C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2.vhd
VHDL Output written to : C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2_wrapper.vhd
Wrote  : <C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_ps7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block DARC_BRAM2_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hw_handoff/bram_system_2.hwh
Generated Block Design Tcl file C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hw_handoff/bram_system_2_bd.tcl
Generated Hardware Definition File C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2.hwdef
INFO: [HDL 9-1061] Parsing VHDL file "C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2_wrapper.vhd" into library xil_defaultlib [C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2_wrapper.vhd:1]
INFO: [HDL 9-1061] Parsing VHDL file "C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2.vhd" into library xil_defaultlib [C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/hdl/bram_system_2.vhd:1]
[Fri Nov 17 23:36:22 2017] Launched synth_1...
Run output will be captured here: C:/JPEG_Thesis_2/BRAM_System/BRAM_System.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Fri Nov 17 23:37:55 2017] Launched impl_1...
Run output will be captured here: C:/JPEG_Thesis_2/BRAM_System/BRAM_System.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 2
[Fri Nov 17 23:39:48 2017] Launched impl_1...
Run output will be captured here: C:/JPEG_Thesis_2/BRAM_System/BRAM_System.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 42 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/JPEG_Thesis_2/DARC_BRAM_2/.Xil/Vivado-13752-LAPTOP-QUI0SV4S/dcp/bram_system_2_wrapper_early.xdc]
Finished Parsing XDC File [C:/JPEG_Thesis_2/DARC_BRAM_2/.Xil/Vivado-13752-LAPTOP-QUI0SV4S/dcp/bram_system_2_wrapper_early.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.699 . Memory (MB): peak = 1490.297 ; gain = 0.855
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.699 . Memory (MB): peak = 1490.297 ; gain = 0.855
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 1616.699 ; gain = 313.461
close_design
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M00_AXI] [get_bd_nets DARC_BRAM2_0_DOUT_REG3] [get_bd_nets fpga_control_bram_1] [get_bd_nets fpga_control_we_1] [get_bd_nets fpga_control_addr_1] [get_bd_nets fpga_control_din_1] [get_bd_cells DARC_BRAM2_0]
delete_bd_objs [get_bd_ports fpga_control_addr]
delete_bd_objs [get_bd_ports fpga_control_din]
delete_bd_objs [get_bd_ports fpga_control_bram]
delete_bd_objs [get_bd_ports fpga_control_we]
delete_bd_objs [get_bd_ports DOUT_REG3]
save_bd_design
Wrote  : <C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/bram_system_2.bd> 
Wrote  : <C:/JPEG_Thesis_2/BRAM_System/BRAM_System.srcs/sources_1/bd/bram_system_2/ui/bd_d60bce25.ui> 
WARNING: [IP_Flow 19-4318] IP-XACT file does not exist: c:/JPEG_Thesis_2/ip_repo/DARC_BRAM2_1.0/component.xml. It will be created.
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'c:/JPEG_Thesis_2/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
report_ip_status -name ip_status
create_peripheral xilinx.com user BRAM_DARC 1.0 -dir C:/JPEG_Thesis_2/ip_repo
add_peripheral_interface S00_AXI -interface_mode slave -axi_type lite [ipx::find_open_core xilinx.com:user:BRAM_DARC:1.0]
generate_peripheral -driver -bfm_example_design -debug_hw_example_design [ipx::find_open_core xilinx.com:user:BRAM_DARC:1.0]
write_peripheral [ipx::find_open_core xilinx.com:user:BRAM_DARC:1.0]
set_property  ip_repo_paths  {C:/JPEG_Thesis_2/ip_repo/BRAM_DARC_1.0 C:/JPEG_Thesis_2/ip_repo} [current_project]
update_ip_catalog -rebuild
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/JPEG_Thesis_2/ip_repo/BRAM_DARC_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo'.
ipx::edit_ip_in_project -upgrade true -name edit_BRAM_DARC_v1_0 -directory C:/JPEG_Thesis_2/ip_repo c:/JPEG_Thesis_2/ip_repo/BRAM_DARC_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/JPEG_Thesis_2/ip_repo/BRAM_DARC_1.0'. The path is contained within another repository.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/JPEG_Thesis_2/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::unload_core c:/JPEG_Thesis_2/ip_repo/BRAM_DARC_1.0/component.xml
close_project
****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source c:/jpeg_thesis_2/ip_repo/edit_BRAM_DARC_v1_0.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-186] 'c:/jpeg_thesis_2/ip_repo/edit_BRAM_DARC_v1_0.hw/webtalk/usage_statistics_ext_labtool.xml' has been successfully sent to Xilinx on Fri Nov 17 23:57:42 2017. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2016.3/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Fri Nov 17 23:57:42 2017...
exit
INFO: [Common 17-206] Exiting Vivado at Fri Nov 17 23:57:55 2017...
