20:58:10 INFO  : Registering command handlers for SDK TCF services
20:58:10 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\VLSILAB\Documents\GitHub\FPGA_Design\Lab03\Lab3-2\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
20:58:12 INFO  : XSCT server has started successfully.
20:58:13 INFO  : Successfully done setting XSCT server connection channel  
20:58:13 INFO  : Processing command line option -hwspec C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper.hdf.
20:58:13 INFO  : Successfully done setting SDK workspace  
21:05:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:05:54 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:05:54 INFO  : 'jtag frequency' command is executed.
21:05:55 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:05:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:05:57 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
21:05:57 INFO  : Context for 'APU' is selected.
21:05:57 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
21:05:57 INFO  : 'configparams force-mem-access 1' command is executed.
21:05:57 INFO  : Context for 'APU' is selected.
21:05:57 INFO  : 'stop' command is executed.
21:05:58 INFO  : 'ps7_init' command is executed.
21:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:58 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl/Debug/led_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:05:58 INFO  : 'configparams force-mem-access 0' command is executed.
21:05:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl/Debug/led_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

21:05:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:05:58 INFO  : 'con' command is executed.
21:05:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:05:58 INFO  : Disconnected from the channel tcfchan#1.
21:06:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:06:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:06:34 INFO  : 'jtag frequency' command is executed.
21:06:34 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:06:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:06:37 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
21:06:37 INFO  : Context for 'APU' is selected.
21:06:38 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
21:06:38 INFO  : 'configparams force-mem-access 1' command is executed.
21:06:39 INFO  : Context for 'APU' is selected.
21:06:39 INFO  : 'stop' command is executed.
21:06:39 INFO  : 'ps7_init' command is executed.
21:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:39 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl/Debug/led_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:06:39 INFO  : 'configparams force-mem-access 0' command is executed.
21:06:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl/Debug/led_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

21:06:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:06:39 INFO  : 'con' command is executed.
21:06:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:06:39 INFO  : Disconnected from the channel tcfchan#2.
21:26:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:26:07 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
21:26:07 INFO  : 'jtag frequency' command is executed.
21:26:07 INFO  : Sourcing of 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
21:26:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
21:26:09 INFO  : FPGA configured successfully with bitstream "C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
21:26:09 INFO  : Context for 'APU' is selected.
21:26:11 INFO  : Hardware design information is loaded from 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
21:26:11 INFO  : 'configparams force-mem-access 1' command is executed.
21:26:11 INFO  : Context for 'APU' is selected.
21:26:11 INFO  : 'stop' command is executed.
21:26:11 INFO  : 'ps7_init' command is executed.
21:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
21:26:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:11 INFO  : The application 'C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl/Debug/led_ctrl.elf' is downloaded to processor 'ps7_cortexa9_0'.
21:26:11 INFO  : 'configparams force-mem-access 0' command is executed.
21:26:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/VLSILAB/Documents/GitHub/FPGA_Design/Lab03/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl/Debug/led_ctrl.elf
configparams force-mem-access 0
----------------End of Script----------------

21:26:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
21:26:12 INFO  : 'con' command is executed.
21:26:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

21:26:12 INFO  : Disconnected from the channel tcfchan#3.
01:07:51 INFO  : Registering command handlers for SDK TCF services
01:07:52 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\user\Documents\GitHub\External_hw\hw3\hw\Lab3-2\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
01:07:57 INFO  : XSCT server has started successfully.
01:07:57 INFO  : Processing command line option -hwspec C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper.hdf.
01:07:57 INFO  : Successfully done setting XSCT server connection channel  
01:07:58 INFO  : Successfully done setting SDK workspace  
01:15:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:15:18 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:15:18 INFO  : 'jtag frequency' command is executed.
01:15:18 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:15:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:15:20 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
01:15:24 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
01:15:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
----------------End of Script----------------

01:23:20 INFO  : Registering command handlers for SDK TCF services
01:23:22 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\user\Documents\GitHub\External_hw\hw3\hw\Lab3-2\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
01:23:31 INFO  : XSCT server has started successfully.
01:23:34 INFO  : Successfully done setting XSCT server connection channel  
01:23:34 INFO  : Successfully done setting SDK workspace  
01:23:34 INFO  : Processing command line option -hwspec C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper.hdf.
01:23:34 INFO  : Checking for hwspec changes in the project led_ctrl_wrapper_hw_platform_1.
01:23:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1539190198246,  Project:1539190198925
01:23:47 INFO  : The hardware specification for project 'led_ctrl_wrapper_hw_platform_1' is different from C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper.hdf.
01:23:47 INFO  : Copied contents of C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper.hdf into \led_ctrl_wrapper_hw_platform_1\system.hdf.
01:23:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:23:53 INFO  : Clearing existing target manager status.
01:23:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:23:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:24:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:24:28 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:24:28 INFO  : 'jtag frequency' command is executed.
01:24:28 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:24:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:24:31 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
01:24:34 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
01:24:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
----------------End of Script----------------

01:26:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:26:14 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:26:14 INFO  : 'jtag frequency' command is executed.
01:26:14 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:26:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:26:16 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
01:26:19 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"". available targets:
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
  2* xc7z020
01:26:19 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
----------------End of Script----------------

01:27:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:27:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:27:35 INFO  : 'jtag frequency' command is executed.
01:27:35 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:27:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:27:38 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
01:27:38 INFO  : Context for 'APU' is selected.
01:27:38 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
01:27:38 INFO  : 'configparams force-mem-access 1' command is executed.
01:27:38 INFO  : Context for 'APU' is selected.
01:27:38 INFO  : 'stop' command is executed.
01:27:39 INFO  : 'ps7_init' command is executed.
01:27:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:27:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:27:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:27:39 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:27:39 INFO  : 'configparams force-mem-access 0' command is executed.
01:27:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

01:27:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:27:39 INFO  : 'con' command is executed.
01:27:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:27:39 INFO  : Disconnected from the channel tcfchan#1.
01:28:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:28:05 INFO  : 'jtag frequency' command is executed.
01:28:05 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:28:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:28:08 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
01:28:08 INFO  : Context for 'APU' is selected.
01:28:12 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
01:28:12 INFO  : 'configparams force-mem-access 1' command is executed.
01:28:12 INFO  : Context for 'APU' is selected.
01:28:12 INFO  : 'stop' command is executed.
01:28:13 INFO  : 'ps7_init' command is executed.
01:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:28:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:13 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:28:13 INFO  : 'configparams force-mem-access 0' command is executed.
01:28:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

01:28:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:14 INFO  : 'con' command is executed.
01:28:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:28:14 INFO  : Disconnected from the channel tcfchan#2.
01:28:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:28:39 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:28:39 INFO  : 'jtag frequency' command is executed.
01:28:39 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:28:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:28:41 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
01:28:41 INFO  : Context for 'APU' is selected.
01:28:41 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
01:28:41 INFO  : 'configparams force-mem-access 1' command is executed.
01:28:41 INFO  : Context for 'APU' is selected.
01:28:42 INFO  : 'stop' command is executed.
01:28:44 INFO  : 'ps7_init' command is executed.
01:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:28:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:28:46 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
01:28:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
----------------End of Script----------------

01:30:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:30:01 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:30:01 INFO  : 'jtag frequency' command is executed.
01:30:01 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:30:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:30:05 ERROR : fpga configuration failed. DONE PIN is not HIGH
01:30:05 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: fpga configuration failed. DONE PIN is not HIGH
01:30:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
----------------End of Script----------------

01:32:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:04 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:32:04 INFO  : 'jtag frequency' command is executed.
01:32:04 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:32:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:32:07 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
01:32:07 INFO  : Context for 'APU' is selected.
01:32:07 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
01:32:07 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:07 INFO  : Context for 'APU' is selected.
01:32:07 INFO  : 'stop' command is executed.
01:32:08 INFO  : 'ps7_init' command is executed.
01:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:08 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:32:08 INFO  : 'configparams force-mem-access 0' command is executed.
01:32:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

01:32:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:08 INFO  : 'con' command is executed.
01:32:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:32:08 INFO  : Disconnected from the channel tcfchan#3.
01:32:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:32:36 INFO  : 'jtag frequency' command is executed.
01:32:36 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:32:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:32:39 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
01:32:39 INFO  : Context for 'APU' is selected.
01:32:39 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
01:32:39 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:39 INFO  : Context for 'APU' is selected.
01:32:39 INFO  : 'stop' command is executed.
01:32:42 INFO  : 'ps7_init' command is executed.
01:32:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:32:42 ERROR : Cannot halt processor core, timeout
01:32:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
----------------End of Script----------------

01:32:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:32:56 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:32:56 INFO  : 'jtag frequency' command is executed.
01:32:56 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:32:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:32:59 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
01:32:59 INFO  : Context for 'APU' is selected.
01:32:59 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
01:32:59 INFO  : 'configparams force-mem-access 1' command is executed.
01:32:59 INFO  : Context for 'APU' is selected.
01:33:00 INFO  : 'stop' command is executed.
01:33:02 INFO  : 'ps7_init' command is executed.
01:33:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:03 ERROR : Cannot halt processor core, timeout
01:33:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
----------------End of Script----------------

01:33:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:33:20 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:33:20 INFO  : 'jtag frequency' command is executed.
01:33:20 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:33:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:33:23 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
01:33:23 INFO  : Context for 'APU' is selected.
01:33:23 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
01:33:23 INFO  : 'configparams force-mem-access 1' command is executed.
01:33:23 INFO  : Context for 'APU' is selected.
01:33:23 INFO  : 'stop' command is executed.
01:33:24 INFO  : 'ps7_init' command is executed.
01:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:24 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:33:24 INFO  : 'configparams force-mem-access 0' command is executed.
01:33:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

01:33:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:33:24 INFO  : 'con' command is executed.
01:33:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:33:24 INFO  : Disconnected from the channel tcfchan#4.
01:35:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:35:10 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:35:10 INFO  : 'jtag frequency' command is executed.
01:35:10 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:35:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:35:13 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
01:35:13 INFO  : Context for 'APU' is selected.
01:35:13 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
01:35:13 INFO  : 'configparams force-mem-access 1' command is executed.
01:35:13 INFO  : Context for 'APU' is selected.
01:35:14 INFO  : 'stop' command is executed.
01:35:17 INFO  : 'ps7_init' command is executed.
01:35:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:17 ERROR : Cannot halt processor core, timeout
01:35:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
----------------End of Script----------------

01:35:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:35:35 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:35:35 INFO  : 'jtag frequency' command is executed.
01:35:35 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:35:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:35:38 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
01:35:38 INFO  : Context for 'APU' is selected.
01:35:38 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
01:35:38 INFO  : 'configparams force-mem-access 1' command is executed.
01:35:38 INFO  : Context for 'APU' is selected.
01:35:39 INFO  : 'stop' command is executed.
01:35:39 INFO  : 'ps7_init' command is executed.
01:35:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:39 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:35:39 INFO  : 'configparams force-mem-access 0' command is executed.
01:35:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

01:35:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:35:40 INFO  : 'con' command is executed.
01:35:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:35:40 INFO  : Disconnected from the channel tcfchan#5.
01:45:02 INFO  : Registering command handlers for SDK TCF services
01:45:03 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\user\Documents\GitHub\External_hw\hw3\hw\Lab3-2\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
01:45:07 INFO  : XSCT server has started successfully.
01:45:10 INFO  : Successfully done setting XSCT server connection channel  
01:45:10 INFO  : Processing command line option -hwspec C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper.hdf.
01:45:10 INFO  : Successfully done setting SDK workspace  
01:45:10 INFO  : Checking for hwspec changes in the project led_ctrl_wrapper_hw_platform_1.
01:45:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1541353350952,  Project:1539190198246
01:45:17 INFO  : The hardware specification for project 'led_ctrl_wrapper_hw_platform_1' is different from C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper.hdf.
01:45:17 INFO  : Copied contents of C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper.hdf into \led_ctrl_wrapper_hw_platform_1\system.hdf.
01:45:22 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:45:22 INFO  : Clearing existing target manager status.
01:45:22 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:45:22 WARN  : Linker script will not be updated automatically. Users need to update it manually.
01:50:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:50:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:50:34 INFO  : 'jtag frequency' command is executed.
01:50:34 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:50:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:50:37 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
01:50:37 INFO  : Context for 'APU' is selected.
01:50:37 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
01:50:37 INFO  : 'configparams force-mem-access 1' command is executed.
01:50:37 INFO  : Context for 'APU' is selected.
01:50:37 INFO  : 'stop' command is executed.
01:50:38 INFO  : 'ps7_init' command is executed.
01:50:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:38 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:39 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:50:39 INFO  : 'configparams force-mem-access 0' command is executed.
01:50:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

01:50:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:50:39 INFO  : 'con' command is executed.
01:50:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:50:39 INFO  : Disconnected from the channel tcfchan#1.
01:51:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:51:59 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:51:59 INFO  : 'jtag frequency' command is executed.
01:51:59 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:51:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:52:02 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
01:52:02 INFO  : Context for 'APU' is selected.
01:52:05 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
01:52:05 INFO  : 'configparams force-mem-access 1' command is executed.
01:52:05 INFO  : Context for 'APU' is selected.
01:52:06 INFO  : 'stop' command is executed.
01:52:08 INFO  : 'ps7_init' command is executed.
01:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:52:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:52:11 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
01:52:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
----------------End of Script----------------

01:55:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:55:00 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:55:00 INFO  : 'jtag frequency' command is executed.
01:55:00 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:55:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:55:03 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
01:55:03 INFO  : Context for 'APU' is selected.
01:55:03 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
01:55:03 INFO  : 'configparams force-mem-access 1' command is executed.
01:55:03 INFO  : Context for 'APU' is selected.
01:55:03 INFO  : 'stop' command is executed.
01:55:03 INFO  : 'ps7_init' command is executed.
01:55:03 INFO  : 'ps7_post_config' command is executed.
01:55:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:04 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:55:04 INFO  : 'configparams force-mem-access 0' command is executed.
01:55:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

01:55:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:55:04 INFO  : 'con' command is executed.
01:55:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:55:04 INFO  : Disconnected from the channel tcfchan#2.
01:59:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
01:59:41 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
01:59:41 INFO  : 'jtag frequency' command is executed.
01:59:41 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
01:59:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
01:59:44 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
01:59:44 INFO  : Context for 'APU' is selected.
01:59:45 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
01:59:45 INFO  : 'configparams force-mem-access 1' command is executed.
01:59:45 INFO  : Context for 'APU' is selected.
01:59:45 INFO  : 'stop' command is executed.
01:59:45 INFO  : 'ps7_init' command is executed.
01:59:45 INFO  : 'ps7_post_config' command is executed.
01:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
01:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:46 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
01:59:46 INFO  : 'configparams force-mem-access 0' command is executed.
01:59:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

01:59:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
01:59:46 INFO  : 'con' command is executed.
01:59:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

01:59:46 INFO  : Disconnected from the channel tcfchan#3.
02:07:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:07:33 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:07:33 INFO  : 'jtag frequency' command is executed.
02:07:33 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:07:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:07:37 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
02:07:37 INFO  : Context for 'APU' is selected.
02:07:37 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
02:07:37 INFO  : 'configparams force-mem-access 1' command is executed.
02:07:37 INFO  : Context for 'APU' is selected.
02:07:37 INFO  : 'stop' command is executed.
02:07:38 INFO  : 'ps7_init' command is executed.
02:07:38 INFO  : 'ps7_post_config' command is executed.
02:07:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:39 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:07:39 INFO  : 'configparams force-mem-access 0' command is executed.
02:07:39 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

02:07:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:07:39 INFO  : 'con' command is executed.
02:07:39 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:07:39 INFO  : Disconnected from the channel tcfchan#4.
02:10:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:10:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:10:19 INFO  : 'jtag frequency' command is executed.
02:10:19 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:10:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:10:22 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
02:10:22 INFO  : Context for 'APU' is selected.
02:10:22 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
02:10:22 INFO  : 'configparams force-mem-access 1' command is executed.
02:10:22 INFO  : Context for 'APU' is selected.
02:10:22 INFO  : 'stop' command is executed.
02:10:23 INFO  : 'ps7_init' command is executed.
02:10:24 INFO  : 'ps7_post_config' command is executed.
02:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:24 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:10:24 INFO  : 'configparams force-mem-access 0' command is executed.
02:10:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

02:10:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:10:24 INFO  : 'con' command is executed.
02:10:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:10:24 INFO  : Disconnected from the channel tcfchan#5.
02:13:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:13:26 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:13:26 INFO  : 'jtag frequency' command is executed.
02:13:26 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:13:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:13:29 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
02:13:30 INFO  : Context for 'APU' is selected.
02:13:30 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
02:13:30 INFO  : 'configparams force-mem-access 1' command is executed.
02:13:30 INFO  : Context for 'APU' is selected.
02:13:30 INFO  : 'stop' command is executed.
02:13:31 INFO  : 'ps7_init' command is executed.
02:13:31 INFO  : 'ps7_post_config' command is executed.
02:13:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:13:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:32 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:13:32 INFO  : 'configparams force-mem-access 0' command is executed.
02:13:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

02:13:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:13:32 INFO  : 'con' command is executed.
02:13:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:13:32 INFO  : Disconnected from the channel tcfchan#6.
02:28:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:28:02 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:28:02 INFO  : 'jtag frequency' command is executed.
02:28:02 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:28:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:28:05 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
02:28:06 INFO  : Context for 'APU' is selected.
02:28:06 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
02:28:06 INFO  : 'configparams force-mem-access 1' command is executed.
02:28:06 INFO  : Context for 'APU' is selected.
02:28:06 INFO  : 'stop' command is executed.
02:28:07 INFO  : 'ps7_init' command is executed.
02:28:07 INFO  : 'ps7_post_config' command is executed.
02:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:28:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:08 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:28:08 INFO  : 'configparams force-mem-access 0' command is executed.
02:28:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

02:28:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:08 INFO  : 'con' command is executed.
02:28:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:28:08 INFO  : Disconnected from the channel tcfchan#7.
02:28:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:28:23 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:28:23 INFO  : 'jtag frequency' command is executed.
02:28:23 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:28:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:28:26 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
02:28:26 INFO  : Context for 'APU' is selected.
02:28:26 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
02:28:26 INFO  : 'configparams force-mem-access 1' command is executed.
02:28:27 INFO  : Context for 'APU' is selected.
02:28:27 INFO  : 'stop' command is executed.
02:28:28 INFO  : 'ps7_init' command is executed.
02:28:28 INFO  : 'ps7_post_config' command is executed.
02:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:28 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:28:28 INFO  : 'configparams force-mem-access 0' command is executed.
02:28:28 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

02:28:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:28:28 INFO  : 'con' command is executed.
02:28:28 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:28:28 INFO  : Disconnected from the channel tcfchan#8.
02:29:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:29:05 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:29:06 INFO  : 'jtag frequency' command is executed.
02:29:06 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:29:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:29:08 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
02:29:09 INFO  : Context for 'APU' is selected.
02:29:09 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
02:29:09 INFO  : 'configparams force-mem-access 1' command is executed.
02:29:09 INFO  : Context for 'APU' is selected.
02:29:09 INFO  : 'stop' command is executed.
02:29:10 INFO  : 'ps7_init' command is executed.
02:29:10 INFO  : 'ps7_post_config' command is executed.
02:29:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:29:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:10 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:29:10 INFO  : 'configparams force-mem-access 0' command is executed.
02:29:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

02:29:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:29:11 INFO  : 'con' command is executed.
02:29:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:29:11 INFO  : Disconnected from the channel tcfchan#9.
02:30:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:30:12 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:30:12 INFO  : 'jtag frequency' command is executed.
02:30:12 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:30:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:30:15 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
02:30:16 INFO  : Context for 'APU' is selected.
02:30:16 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
02:30:16 INFO  : 'configparams force-mem-access 1' command is executed.
02:30:16 INFO  : Context for 'APU' is selected.
02:30:16 INFO  : 'stop' command is executed.
02:30:17 INFO  : 'ps7_init' command is executed.
02:30:17 INFO  : 'ps7_post_config' command is executed.
02:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:30:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:18 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:30:18 INFO  : 'configparams force-mem-access 0' command is executed.
02:30:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

02:30:19 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:19 INFO  : 'con' command is executed.
02:30:19 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:30:19 INFO  : Disconnected from the channel tcfchan#10.
02:30:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:30:44 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:30:44 INFO  : 'jtag frequency' command is executed.
02:30:44 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:30:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:30:47 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
02:30:47 INFO  : Context for 'APU' is selected.
02:30:47 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
02:30:47 INFO  : 'configparams force-mem-access 1' command is executed.
02:30:47 INFO  : Context for 'APU' is selected.
02:30:47 INFO  : 'stop' command is executed.
02:30:48 INFO  : 'ps7_init' command is executed.
02:30:48 INFO  : 'ps7_post_config' command is executed.
02:30:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:49 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:30:49 INFO  : 'configparams force-mem-access 0' command is executed.
02:30:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

02:30:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:30:49 INFO  : 'con' command is executed.
02:30:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:30:49 INFO  : Disconnected from the channel tcfchan#11.
02:31:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:31:19 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:31:19 INFO  : 'jtag frequency' command is executed.
02:31:19 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:31:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:31:22 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
02:31:23 INFO  : Context for 'APU' is selected.
02:31:23 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
02:31:23 INFO  : 'configparams force-mem-access 1' command is executed.
02:31:23 INFO  : Context for 'APU' is selected.
02:31:23 INFO  : 'stop' command is executed.
02:31:24 INFO  : 'ps7_init' command is executed.
02:31:24 INFO  : 'ps7_post_config' command is executed.
02:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:31:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:25 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:31:25 INFO  : 'configparams force-mem-access 0' command is executed.
02:31:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

02:31:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:31:26 INFO  : 'con' command is executed.
02:31:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:31:26 INFO  : Disconnected from the channel tcfchan#12.
02:33:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:33:24 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:33:24 INFO  : 'jtag frequency' command is executed.
02:33:24 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:33:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:33:27 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
02:33:28 INFO  : Context for 'APU' is selected.
02:33:28 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
02:33:28 INFO  : 'configparams force-mem-access 1' command is executed.
02:33:28 INFO  : Context for 'APU' is selected.
02:33:28 INFO  : 'stop' command is executed.
02:33:29 INFO  : 'ps7_init' command is executed.
02:33:29 INFO  : 'ps7_post_config' command is executed.
02:33:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:33:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:30 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:33:30 INFO  : 'configparams force-mem-access 0' command is executed.
02:33:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

02:33:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:33:30 INFO  : 'con' command is executed.
02:33:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:33:30 INFO  : Disconnected from the channel tcfchan#13.
02:37:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:37:49 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:37:49 INFO  : 'jtag frequency' command is executed.
02:37:49 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:37:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:37:52 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
02:37:52 INFO  : Context for 'APU' is selected.
02:37:52 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
02:37:52 INFO  : 'configparams force-mem-access 1' command is executed.
02:37:52 INFO  : Context for 'APU' is selected.
02:37:52 INFO  : 'stop' command is executed.
02:37:52 INFO  : 'ps7_init' command is executed.
02:37:52 INFO  : 'ps7_post_config' command is executed.
02:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:53 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:53 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:37:53 INFO  : 'configparams force-mem-access 0' command is executed.
02:37:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

02:37:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:37:53 INFO  : 'con' command is executed.
02:37:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:37:53 INFO  : Disconnected from the channel tcfchan#14.
02:39:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:39:36 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:39:36 INFO  : 'jtag frequency' command is executed.
02:39:36 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:39:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:39:38 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
02:39:38 INFO  : Context for 'APU' is selected.
02:39:39 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
02:39:39 INFO  : 'configparams force-mem-access 1' command is executed.
02:39:39 INFO  : Context for 'APU' is selected.
02:39:39 INFO  : 'stop' command is executed.
02:39:39 INFO  : 'ps7_init' command is executed.
02:39:39 INFO  : 'ps7_post_config' command is executed.
02:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:39:39 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:39:39 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:39:40 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:39:40 INFO  : 'configparams force-mem-access 0' command is executed.
02:39:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

02:39:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:39:40 INFO  : 'con' command is executed.
02:39:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:39:40 INFO  : Disconnected from the channel tcfchan#15.
02:40:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:40:31 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:40:31 INFO  : 'jtag frequency' command is executed.
02:40:31 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:40:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:40:34 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
02:40:34 INFO  : Context for 'APU' is selected.
02:40:34 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
02:40:34 INFO  : 'configparams force-mem-access 1' command is executed.
02:40:34 INFO  : Context for 'APU' is selected.
02:40:34 INFO  : 'stop' command is executed.
02:40:34 INFO  : 'ps7_init' command is executed.
02:40:34 INFO  : 'ps7_post_config' command is executed.
02:40:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:35 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:40:35 INFO  : 'configparams force-mem-access 0' command is executed.
02:40:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

02:40:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:40:35 INFO  : 'con' command is executed.
02:40:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:40:35 INFO  : Disconnected from the channel tcfchan#16.
02:43:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:43:34 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:43:34 INFO  : 'jtag frequency' command is executed.
02:43:34 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:43:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:43:37 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
02:43:37 INFO  : Context for 'APU' is selected.
02:43:37 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
02:43:37 INFO  : 'configparams force-mem-access 1' command is executed.
02:43:37 INFO  : Context for 'APU' is selected.
02:43:37 INFO  : 'stop' command is executed.
02:43:37 INFO  : 'ps7_init' command is executed.
02:43:37 INFO  : 'ps7_post_config' command is executed.
02:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:43:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:38 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:43:38 INFO  : 'configparams force-mem-access 0' command is executed.
02:43:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

02:43:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:43:38 INFO  : 'con' command is executed.
02:43:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:43:38 INFO  : Disconnected from the channel tcfchan#17.
02:51:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:51:29 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:51:29 INFO  : 'jtag frequency' command is executed.
02:51:29 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:51:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:51:32 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
02:51:32 INFO  : Context for 'APU' is selected.
02:51:32 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
02:51:32 INFO  : 'configparams force-mem-access 1' command is executed.
02:51:32 INFO  : Context for 'APU' is selected.
02:51:32 INFO  : 'stop' command is executed.
02:51:33 INFO  : 'ps7_init' command is executed.
02:51:33 INFO  : 'ps7_post_config' command is executed.
02:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:33 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:51:33 INFO  : 'configparams force-mem-access 0' command is executed.
02:51:33 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

02:51:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:51:33 INFO  : 'con' command is executed.
02:51:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:51:33 INFO  : Disconnected from the channel tcfchan#18.
02:53:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
02:53:22 INFO  : Jtag cable 'Xilinx TUL 1234-tulA' is selected.
02:53:22 INFO  : 'jtag frequency' command is executed.
02:53:22 INFO  : Sourcing of 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl' is done.
02:53:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1' command is executed.
02:53:25 INFO  : FPGA configured successfully with bitstream "C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit"
02:53:25 INFO  : Context for 'APU' is selected.
02:53:25 INFO  : Hardware design information is loaded from 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf'.
02:53:25 INFO  : 'configparams force-mem-access 1' command is executed.
02:53:25 INFO  : Context for 'APU' is selected.
02:53:25 INFO  : 'stop' command is executed.
02:53:26 INFO  : 'ps7_init' command is executed.
02:53:26 INFO  : 'ps7_post_config' command is executed.
02:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
02:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:26 INFO  : The application 'C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf' is downloaded to processor 'ps7_cortexa9_0'.
02:53:26 INFO  : 'configparams force-mem-access 0' command is executed.
02:53:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/ps7_init.tcl
targets -set -filter {jtag_cable_name =~ "Xilinx TUL 1234-tulA" && level==0} -index 1
fpga -file C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/led_ctrl_wrapper.bit
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
loadhw -hw C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/led_ctrl_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
dow C:/Users/user/Documents/GitHub/External_hw/hw3/hw/Lab3-2/vivado_prj/vivado_prj.sdk/morse/Debug/morse.elf
configparams force-mem-access 0
----------------End of Script----------------

02:53:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
02:53:26 INFO  : 'con' command is executed.
02:53:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx TUL 1234-tulA"} -index 0
con
----------------End of Script----------------

02:53:26 INFO  : Disconnected from the channel tcfchan#19.
02:58:39 INFO  : Registering command handlers for SDK TCF services
02:58:41 INFO  : Launching XSCT server: xsct.bat -interactive C:\Users\user\Documents\GitHub\External_hw\hw3\hw\Lab3-2\vivado_prj\vivado_prj.sdk\temp_xsdb_launch_script.tcl
