// Seed: 3695970387
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  input wire id_15;
  input wire id_14;
  input wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  if (id_5) begin
    genvar id_16;
    id_17(
        .id_0(1), .id_1(~id_13)
    );
  end
endmodule
module module_1 (
    output supply1 id_0,
    input wor id_1,
    input wire id_2,
    input uwire id_3,
    input wire id_4,
    input wand id_5,
    input supply1 id_6,
    output wor id_7,
    input tri0 id_8,
    input wand id_9,
    input wand id_10,
    input tri id_11,
    input wand id_12,
    output wand id_13,
    input tri0 id_14,
    output wire id_15,
    output wor id_16,
    output wand id_17,
    input tri0 id_18
    , id_39,
    output wire id_19,
    output supply1 id_20,
    input supply1 id_21,
    input wand id_22,
    input wor id_23,
    input tri id_24,
    output tri0 id_25,
    input tri id_26,
    input wand id_27,
    output tri id_28,
    input tri0 id_29,
    input tri1 id_30,
    output wor id_31,
    output tri id_32,
    input tri0 id_33,
    input tri id_34,
    output wire id_35,
    output tri id_36,
    output wire id_37
);
  wire id_40;
  module_0(
      id_40,
      id_40,
      id_39,
      id_39,
      id_39,
      id_40,
      id_40,
      id_40,
      id_39,
      id_39,
      id_40,
      id_39,
      id_39,
      id_40,
      id_40
  );
endmodule
