/* Generated by Yosys 0.38 (git sha1 945241a2f, gcc 11.2.1 -fPIC -Os) */

module ram_true_dp_out_reg_512x16_block(clk, weA, weB, reA, reB, addrA, addrB, dinA, dinB, doutA, doutB);
  input [8:0] addrA;
  input [8:0] addrB;
  input clk;
  input [15:0] dinA;
  output [15:0] doutA;
  input reA;
  input [15:0] dinB;
  input weA;
  output [15:0] doutB;
  input weB;
  input reB;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2903 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2902 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2901 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2900 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2899 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2898 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2897 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2896 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2895 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2894 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2893 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2892 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2891 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2890 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2889 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2888 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2887 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2886 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2885 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2884 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2883 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2882 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2881 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2880 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2879 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2878 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2877 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2876 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2875 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2874 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2873 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2872 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2871 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2870 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2869 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2868 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2867 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2866 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2865 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2864 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2863 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2862 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2861 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2860 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2859 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2858 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2857 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2856 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2855 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2854 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2853 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2852 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2851 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2850 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2849 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[11] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:2.21-2.24" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2907.weB ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:2.16-2.19" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2907.weA ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:2.31-2.34" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2907.reB ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:2.26-2.29" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2907.reA ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:5.30-5.35" *)
  wire [15:0] \$auto$rs_design_edit.cc:1139:execute$2907.doutB ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:5.23-5.28" *)
  wire [15:0] \$auto$rs_design_edit.cc:1139:execute$2907.doutA ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:4.24-4.28" *)
  wire [15:0] \$auto$rs_design_edit.cc:1139:execute$2907.dinB ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:4.18-4.22" *)
  wire [15:0] \$auto$rs_design_edit.cc:1139:execute$2907.dinA ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:2.11-2.14" *)
  wire \$auto$rs_design_edit.cc:1139:execute$2907.clk ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[7] ;
  (* unused_bits = "0" *)
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$reA ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$clkbufmap.cc:317:execute$2686 ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[9] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:3.24-3.29" *)
  wire [8:0] \$auto$rs_design_edit.cc:1139:execute$2907.addrB ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:3.17-3.22" *)
  wire [8:0] \$auto$rs_design_edit.cc:1139:execute$2907.addrA ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$weB ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$weA ;
  (* unused_bits = "0" *)
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$reB ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$clk ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[14] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[15] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[11] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[6] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[9] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[7] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[4] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[10] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[8] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[5] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[12] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[1] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[0] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[2] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[13] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[3] ;
  wire \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[12] ;
  wire \$iopadmap$dinA[4] ;
  wire \$iopadmap$dinA[1] ;
  wire \$iopadmap$dinA[13] ;
  wire \$iopadmap$doutB[12] ;
  wire \$iopadmap$doutB[14] ;
  wire \$iopadmap$doutB[1] ;
  wire \$iopadmap$doutB[4] ;
  wire \$iopadmap$doutB[6] ;
  wire \$iopadmap$doutB[8] ;
  wire \$iopadmap$doutB[9] ;
  wire \$iopadmap$doutB[11] ;
  wire \$iopadmap$doutB[0] ;
  wire \$iopadmap$doutA[5] ;
  wire \$iopadmap$doutA[3] ;
  wire \$iopadmap$doutA[14] ;
  wire \$iopadmap$doutA[0] ;
  wire \$iopadmap$dinB[6] ;
  wire \$iopadmap$dinB[2] ;
  wire \$iopadmap$dinB[10] ;
  wire \$iopadmap$dinA[11] ;
  wire \$iopadmap$dinA[0] ;
  wire \$iopadmap$addrB[6] ;
  wire \$iopadmap$addrB[4] ;
  wire \$iopadmap$addrB[2] ;
  wire \$iopadmap$addrA[6] ;
  wire \$iopadmap$addrA[4] ;
  wire \$iopadmap$addrA[3] ;
  wire \$iopadmap$addrA[2] ;
  wire \$iopadmap$addrA[0] ;
  wire \$iopadmap$doutB[10] ;
  wire \$iopadmap$doutA[7] ;
  wire \$iopadmap$dinB[4] ;
  wire \$iopadmap$doutA[1] ;
  wire \$iopadmap$doutA[11] ;
  wire \$iopadmap$doutB[7] ;
  wire \$iopadmap$doutA[9] ;
  wire \$iopadmap$doutA[13] ;
  wire \$iopadmap$dinB[15] ;
  wire \$iopadmap$addrB[8] ;
  wire \$iopadmap$addrB[1] ;
  wire \$iopadmap$dinB[8] ;
  wire \$iopadmap$dinA[9] ;
  wire \$iopadmap$dinA[3] ;
  wire \$iopadmap$addrA[8] ;
  wire \$iopadmap$dinB[13] ;
  wire \$iopadmap$dinB[12] ;
  wire \$iopadmap$dinA[6] ;
  wire \$iopadmap$dinA[7] ;
  wire \$iopadmap$dinA[14] ;
  wire \$iopadmap$doutB[2] ;
  wire \$iopadmap$addrA[5] ;
  wire \$iopadmap$addrA[1] ;
  (* unused_bits = "0" *)
  wire \$iopadmap$reA ;
  (* unused_bits = "0" *)
  wire \$iopadmap$reB ;
  wire \$iopadmap$weA ;
  wire \$iopadmap$weB ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:3.17-3.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:3.17-3.22" *)
  wire [8:0] addrA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:3.24-3.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:3.24-3.29" *)
  wire [8:0] addrB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:2.11-2.14" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:2.11-2.14" *)
  wire clk;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:4.18-4.22" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:4.18-4.22" *)
  wire [15:0] dinA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:5.23-5.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:5.23-5.28" *)
  wire [15:0] doutA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:2.26-2.29" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:2.26-2.29" *)
  wire reA;
  wire \$iopadmap$addrB[0] ;
  wire \$iopadmap$doutA[8] ;
  wire \$auto$clkbufmap.cc:317:execute$2686 ;
  wire \$iopadmap$doutA[2] ;
  wire \$iopadmap$doutA[12] ;
  wire \$iopadmap$dinB[9] ;
  wire \$iopadmap$dinB[5] ;
  wire \$iopadmap$doutA[6] ;
  wire \$iopadmap$doutA[4] ;
  wire \$iopadmap$doutA[15] ;
  wire \$iopadmap$doutA[10] ;
  wire \$iopadmap$dinB[7] ;
  wire \$iopadmap$dinB[3] ;
  wire \$iopadmap$dinB[11] ;
  wire \$iopadmap$dinA[12] ;
  wire \$iopadmap$dinA[10] ;
  wire \$iopadmap$addrB[7] ;
  wire \$iopadmap$addrB[5] ;
  wire \$iopadmap$addrB[3] ;
  wire \$iopadmap$addrA[7] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:4.24-4.28" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:4.24-4.28" *)
  wire [15:0] dinB;
  wire \$iopadmap$dinB[1] ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:2.16-2.19" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:2.16-2.19" *)
  wire weA;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:5.30-5.35" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:5.30-5.35" *)
  wire [15:0] doutB;
  wire \$iopadmap$clk ;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:2.21-2.24" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:2.21-2.24" *)
  wire weB;
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:2.31-2.34" *)
  (* src = "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/1111/Validation/RTL_testcases/ram_style_attributes_block/ram_true_dp_out_reg_512x16_block/results_dir/.././rtl/ram_true_dp_out_reg_512x16_block.v:2.31-2.34" *)
  wire reB;
  wire \$iopadmap$dinB[14] ;
  wire \$iopadmap$dinB[0] ;
  wire \$iopadmap$dinA[8] ;
  wire \$iopadmap$dinA[5] ;
  wire \$iopadmap$dinA[2] ;
  wire \$iopadmap$dinA[15] ;
  wire \$iopadmap$doutB[13] ;
  wire \$iopadmap$doutB[15] ;
  wire \$iopadmap$doutB[3] ;
  wire \$iopadmap$doutB[5] ;
  wire \$auto$rs_design_edit.cc:870:execute$2849 ;
  wire \$auto$rs_design_edit.cc:870:execute$2850 ;
  wire \$auto$rs_design_edit.cc:870:execute$2851 ;
  wire \$auto$rs_design_edit.cc:870:execute$2852 ;
  wire \$auto$rs_design_edit.cc:870:execute$2853 ;
  wire \$auto$rs_design_edit.cc:870:execute$2854 ;
  wire \$auto$rs_design_edit.cc:870:execute$2855 ;
  wire \$auto$rs_design_edit.cc:870:execute$2856 ;
  wire \$auto$rs_design_edit.cc:870:execute$2857 ;
  wire \$auto$rs_design_edit.cc:870:execute$2858 ;
  wire \$auto$rs_design_edit.cc:870:execute$2859 ;
  wire \$auto$rs_design_edit.cc:870:execute$2860 ;
  wire \$auto$rs_design_edit.cc:870:execute$2861 ;
  wire \$auto$rs_design_edit.cc:870:execute$2862 ;
  wire \$auto$rs_design_edit.cc:870:execute$2863 ;
  wire \$auto$rs_design_edit.cc:870:execute$2864 ;
  wire \$auto$rs_design_edit.cc:870:execute$2865 ;
  wire \$auto$rs_design_edit.cc:870:execute$2866 ;
  wire \$auto$rs_design_edit.cc:870:execute$2867 ;
  wire \$auto$rs_design_edit.cc:870:execute$2868 ;
  wire \$auto$rs_design_edit.cc:870:execute$2869 ;
  wire \$auto$rs_design_edit.cc:870:execute$2870 ;
  wire \$auto$rs_design_edit.cc:870:execute$2871 ;
  wire \$auto$rs_design_edit.cc:870:execute$2872 ;
  wire \$auto$rs_design_edit.cc:870:execute$2873 ;
  wire \$auto$rs_design_edit.cc:870:execute$2874 ;
  wire \$auto$rs_design_edit.cc:870:execute$2875 ;
  wire \$auto$rs_design_edit.cc:870:execute$2876 ;
  wire \$auto$rs_design_edit.cc:870:execute$2877 ;
  wire \$auto$rs_design_edit.cc:870:execute$2878 ;
  wire \$auto$rs_design_edit.cc:870:execute$2879 ;
  wire \$auto$rs_design_edit.cc:870:execute$2880 ;
  wire \$auto$rs_design_edit.cc:870:execute$2881 ;
  wire \$auto$rs_design_edit.cc:870:execute$2882 ;
  wire \$auto$rs_design_edit.cc:870:execute$2883 ;
  wire \$auto$rs_design_edit.cc:870:execute$2884 ;
  wire \$auto$rs_design_edit.cc:870:execute$2885 ;
  wire \$auto$rs_design_edit.cc:870:execute$2886 ;
  wire \$auto$rs_design_edit.cc:870:execute$2887 ;
  wire \$auto$rs_design_edit.cc:870:execute$2888 ;
  wire \$auto$rs_design_edit.cc:870:execute$2889 ;
  wire \$auto$rs_design_edit.cc:870:execute$2890 ;
  wire \$auto$rs_design_edit.cc:870:execute$2891 ;
  wire \$auto$rs_design_edit.cc:870:execute$2892 ;
  wire \$auto$rs_design_edit.cc:870:execute$2893 ;
  wire \$auto$rs_design_edit.cc:870:execute$2894 ;
  wire \$auto$rs_design_edit.cc:870:execute$2895 ;
  wire \$auto$rs_design_edit.cc:870:execute$2896 ;
  wire \$auto$rs_design_edit.cc:870:execute$2897 ;
  wire \$auto$rs_design_edit.cc:870:execute$2898 ;
  wire \$auto$rs_design_edit.cc:870:execute$2899 ;
  wire \$auto$rs_design_edit.cc:870:execute$2900 ;
  wire \$auto$rs_design_edit.cc:870:execute$2901 ;
  wire \$auto$rs_design_edit.cc:870:execute$2902 ;
  wire \$auto$rs_design_edit.cc:870:execute$2903 ;
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinA_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2869 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinA [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinA_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2870 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinA [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinA_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2871 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinA [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinA_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2872 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinA [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinA_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2873 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinA [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinA_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2874 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinA [14]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinA_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2875 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinA [15]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinA_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2876 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinA [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinA_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2877 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinA [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinA_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2878 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinA [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinA_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2879 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinA [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinA_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2880 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinA [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinA_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2881 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinA [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinA_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2882 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinA [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinA_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2883 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinA [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinB  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2884 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinB [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinB_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2885 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinB [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinB_10  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2886 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinB [10]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[10] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinB_11  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2887 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinB [11]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[11] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinB_12  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2888 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinB [12]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[12] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinB_13  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2889 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinB [13]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[13] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinB_14  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2890 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinB [14]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[14] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinB_15  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2891 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinB [15]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[15] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinB_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2892 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinB [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinB_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2893 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinB [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinB_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2894 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinB [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinB_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2895 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinB [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinB_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2896 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinB [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinB_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2897 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinB [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinB_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2898 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinB [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinB_9  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2899 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinB [9]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[9] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutA  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[0] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutA [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutA_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[1] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutA [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutA_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[10] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutA [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutA_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[11] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutA [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutA_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[12] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutA [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutA_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[13] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutA [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutA_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[14] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutA [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutA_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[15] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutA [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutA_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[2] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutA [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutA_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[3] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutA [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutA_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[4] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutA [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutA_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[5] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutA [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutA_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[6] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutA [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutA_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[7] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutA [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutA_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[8] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutA [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutA_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[9] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutA [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutB  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[0] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutB [0])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutB_1  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[1] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutB [1])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutB_10  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[10] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutB [10])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutB_11  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[11] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutB [11])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutB_12  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[12] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutB [12])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutB_13  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[13] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutB [13])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutB_14  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[14] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutB [14])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutB_15  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[15] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutB [15])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutB_2  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[2] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutB [2])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutB_3  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[3] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutB [3])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutB_4  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[4] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutB [4])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutB_5  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[5] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutB [5])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutB_6  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[6] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutB [6])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutB_7  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[7] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutB [7])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutB_8  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[8] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutB [8])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:41.13-41.44" *)
  O_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.doutB_9  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[9] ),
    .O(\$auto$rs_design_edit.cc:1139:execute$2907.doutB [9])
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.reA  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2900 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.reA ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$reA )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.reB  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2901 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.reB ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$reB )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.weA  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2902 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.weA ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$weA )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.weB  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2903 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.weB ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$weB )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:14.13-14.45" *)
  CLK_BUF \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$clkbufmap.cc:284:execute$2684  (
    .I(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$clkbufmap.cc:317:execute$2686 )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrA  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2849 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrA [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrA_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2850 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrA [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrA_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2851 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrA [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrA_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2852 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrA [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrA_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2853 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrA [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrA_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2854 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrA [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrA_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2855 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrA [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrA_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2856 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrA [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrA_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2857 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrA [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrB  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2858 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrB [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[0] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrB_1  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2859 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrB [1]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[1] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrB_2  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2860 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrB [2]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[2] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrB_3  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2861 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrB [3]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[3] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrB_4  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2862 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrB [4]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[4] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrB_5  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2863 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrB [5]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[5] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrB_6  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2864 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrB [6]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[6] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrB_7  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2865 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrB [7]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[7] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.addrB_8  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2866 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.addrB [8]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[8] )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.clk  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2867 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.clk ),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$clk )
  );
  (* keep = 32'd1 *)
  (* module_not_derived = 32'd1 *)
  (* src = "/nfs_eda_sw/softwares/Raptor/instl_dir/06_14_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/io_cell_final_map.v:29.41-29.81" *)
  I_BUF #(
    .WEAK_KEEPER("NONE")
  ) \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$ram_true_dp_out_reg_512x16_block.dinA  (
    .EN(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2868 ),
    .I(\$auto$rs_design_edit.cc:1139:execute$2907.dinA [0]),
    .O(\$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[0] )
  );
  fabric_ram_true_dp_out_reg_512x16_block \$auto$rs_design_edit.cc:1137:execute$2906  (
    .\$auto$rs_design_edit.cc:870:execute$2903 (\$auto$rs_design_edit.cc:870:execute$2903 ),
    .\$auto$rs_design_edit.cc:870:execute$2902 (\$auto$rs_design_edit.cc:870:execute$2902 ),
    .\$auto$rs_design_edit.cc:870:execute$2901 (\$auto$rs_design_edit.cc:870:execute$2901 ),
    .\$auto$rs_design_edit.cc:870:execute$2900 (\$auto$rs_design_edit.cc:870:execute$2900 ),
    .\$auto$rs_design_edit.cc:870:execute$2899 (\$auto$rs_design_edit.cc:870:execute$2899 ),
    .\$auto$rs_design_edit.cc:870:execute$2898 (\$auto$rs_design_edit.cc:870:execute$2898 ),
    .\$auto$rs_design_edit.cc:870:execute$2897 (\$auto$rs_design_edit.cc:870:execute$2897 ),
    .\$auto$rs_design_edit.cc:870:execute$2896 (\$auto$rs_design_edit.cc:870:execute$2896 ),
    .\$auto$rs_design_edit.cc:870:execute$2895 (\$auto$rs_design_edit.cc:870:execute$2895 ),
    .\$auto$rs_design_edit.cc:870:execute$2894 (\$auto$rs_design_edit.cc:870:execute$2894 ),
    .\$auto$rs_design_edit.cc:870:execute$2893 (\$auto$rs_design_edit.cc:870:execute$2893 ),
    .\$auto$rs_design_edit.cc:870:execute$2892 (\$auto$rs_design_edit.cc:870:execute$2892 ),
    .\$auto$rs_design_edit.cc:870:execute$2891 (\$auto$rs_design_edit.cc:870:execute$2891 ),
    .\$auto$rs_design_edit.cc:870:execute$2890 (\$auto$rs_design_edit.cc:870:execute$2890 ),
    .\$auto$rs_design_edit.cc:870:execute$2889 (\$auto$rs_design_edit.cc:870:execute$2889 ),
    .\$auto$rs_design_edit.cc:870:execute$2888 (\$auto$rs_design_edit.cc:870:execute$2888 ),
    .\$auto$rs_design_edit.cc:870:execute$2887 (\$auto$rs_design_edit.cc:870:execute$2887 ),
    .\$auto$rs_design_edit.cc:870:execute$2886 (\$auto$rs_design_edit.cc:870:execute$2886 ),
    .\$auto$rs_design_edit.cc:870:execute$2885 (\$auto$rs_design_edit.cc:870:execute$2885 ),
    .\$auto$rs_design_edit.cc:870:execute$2884 (\$auto$rs_design_edit.cc:870:execute$2884 ),
    .\$auto$rs_design_edit.cc:870:execute$2883 (\$auto$rs_design_edit.cc:870:execute$2883 ),
    .\$auto$rs_design_edit.cc:870:execute$2882 (\$auto$rs_design_edit.cc:870:execute$2882 ),
    .\$auto$rs_design_edit.cc:870:execute$2881 (\$auto$rs_design_edit.cc:870:execute$2881 ),
    .\$auto$rs_design_edit.cc:870:execute$2880 (\$auto$rs_design_edit.cc:870:execute$2880 ),
    .\$auto$rs_design_edit.cc:870:execute$2879 (\$auto$rs_design_edit.cc:870:execute$2879 ),
    .\$auto$rs_design_edit.cc:870:execute$2878 (\$auto$rs_design_edit.cc:870:execute$2878 ),
    .\$auto$rs_design_edit.cc:870:execute$2877 (\$auto$rs_design_edit.cc:870:execute$2877 ),
    .\$auto$rs_design_edit.cc:870:execute$2876 (\$auto$rs_design_edit.cc:870:execute$2876 ),
    .\$auto$rs_design_edit.cc:870:execute$2875 (\$auto$rs_design_edit.cc:870:execute$2875 ),
    .\$auto$rs_design_edit.cc:870:execute$2874 (\$auto$rs_design_edit.cc:870:execute$2874 ),
    .\$auto$rs_design_edit.cc:870:execute$2873 (\$auto$rs_design_edit.cc:870:execute$2873 ),
    .\$auto$rs_design_edit.cc:870:execute$2872 (\$auto$rs_design_edit.cc:870:execute$2872 ),
    .\$auto$rs_design_edit.cc:870:execute$2871 (\$auto$rs_design_edit.cc:870:execute$2871 ),
    .\$auto$rs_design_edit.cc:870:execute$2870 (\$auto$rs_design_edit.cc:870:execute$2870 ),
    .\$auto$rs_design_edit.cc:870:execute$2869 (\$auto$rs_design_edit.cc:870:execute$2869 ),
    .\$auto$rs_design_edit.cc:870:execute$2868 (\$auto$rs_design_edit.cc:870:execute$2868 ),
    .\$auto$rs_design_edit.cc:870:execute$2867 (\$auto$rs_design_edit.cc:870:execute$2867 ),
    .\$auto$rs_design_edit.cc:870:execute$2866 (\$auto$rs_design_edit.cc:870:execute$2866 ),
    .\$auto$rs_design_edit.cc:870:execute$2865 (\$auto$rs_design_edit.cc:870:execute$2865 ),
    .\$auto$rs_design_edit.cc:870:execute$2864 (\$auto$rs_design_edit.cc:870:execute$2864 ),
    .\$auto$rs_design_edit.cc:870:execute$2863 (\$auto$rs_design_edit.cc:870:execute$2863 ),
    .\$auto$rs_design_edit.cc:870:execute$2862 (\$auto$rs_design_edit.cc:870:execute$2862 ),
    .\$auto$rs_design_edit.cc:870:execute$2861 (\$auto$rs_design_edit.cc:870:execute$2861 ),
    .\$auto$rs_design_edit.cc:870:execute$2860 (\$auto$rs_design_edit.cc:870:execute$2860 ),
    .\$auto$rs_design_edit.cc:870:execute$2859 (\$auto$rs_design_edit.cc:870:execute$2859 ),
    .\$auto$rs_design_edit.cc:870:execute$2858 (\$auto$rs_design_edit.cc:870:execute$2858 ),
    .\$auto$rs_design_edit.cc:870:execute$2857 (\$auto$rs_design_edit.cc:870:execute$2857 ),
    .\$auto$rs_design_edit.cc:870:execute$2856 (\$auto$rs_design_edit.cc:870:execute$2856 ),
    .\$auto$rs_design_edit.cc:870:execute$2855 (\$auto$rs_design_edit.cc:870:execute$2855 ),
    .\$auto$rs_design_edit.cc:870:execute$2854 (\$auto$rs_design_edit.cc:870:execute$2854 ),
    .\$auto$rs_design_edit.cc:870:execute$2853 (\$auto$rs_design_edit.cc:870:execute$2853 ),
    .\$auto$rs_design_edit.cc:870:execute$2852 (\$auto$rs_design_edit.cc:870:execute$2852 ),
    .\$auto$rs_design_edit.cc:870:execute$2851 (\$auto$rs_design_edit.cc:870:execute$2851 ),
    .\$auto$rs_design_edit.cc:870:execute$2850 (\$auto$rs_design_edit.cc:870:execute$2850 ),
    .\$auto$rs_design_edit.cc:870:execute$2849 (\$auto$rs_design_edit.cc:870:execute$2849 ),
    .\$auto$clkbufmap.cc:317:execute$2686 (\$auto$clkbufmap.cc:317:execute$2686 ),
    .\$iopadmap$addrA[0] (\$iopadmap$addrA[0] ),
    .\$iopadmap$addrA[1] (\$iopadmap$addrA[1] ),
    .\$iopadmap$addrA[2] (\$iopadmap$addrA[2] ),
    .\$iopadmap$addrA[3] (\$iopadmap$addrA[3] ),
    .\$iopadmap$addrA[4] (\$iopadmap$addrA[4] ),
    .\$iopadmap$addrA[5] (\$iopadmap$addrA[5] ),
    .\$iopadmap$addrA[6] (\$iopadmap$addrA[6] ),
    .\$iopadmap$addrA[7] (\$iopadmap$addrA[7] ),
    .\$iopadmap$addrA[8] (\$iopadmap$addrA[8] ),
    .\$iopadmap$addrB[0] (\$iopadmap$addrB[0] ),
    .\$iopadmap$addrB[1] (\$iopadmap$addrB[1] ),
    .\$iopadmap$addrB[2] (\$iopadmap$addrB[2] ),
    .\$iopadmap$addrB[3] (\$iopadmap$addrB[3] ),
    .\$iopadmap$addrB[4] (\$iopadmap$addrB[4] ),
    .\$iopadmap$addrB[5] (\$iopadmap$addrB[5] ),
    .\$iopadmap$addrB[6] (\$iopadmap$addrB[6] ),
    .\$iopadmap$addrB[7] (\$iopadmap$addrB[7] ),
    .\$iopadmap$addrB[8] (\$iopadmap$addrB[8] ),
    .\$iopadmap$dinA[0] (\$iopadmap$dinA[0] ),
    .\$iopadmap$dinA[10] (\$iopadmap$dinA[10] ),
    .\$iopadmap$dinA[11] (\$iopadmap$dinA[11] ),
    .\$iopadmap$dinA[12] (\$iopadmap$dinA[12] ),
    .\$iopadmap$dinA[13] (\$iopadmap$dinA[13] ),
    .\$iopadmap$dinA[14] (\$iopadmap$dinA[14] ),
    .\$iopadmap$dinA[15] (\$iopadmap$dinA[15] ),
    .\$iopadmap$dinA[1] (\$iopadmap$dinA[1] ),
    .\$iopadmap$dinA[2] (\$iopadmap$dinA[2] ),
    .\$iopadmap$dinA[3] (\$iopadmap$dinA[3] ),
    .\$iopadmap$dinA[4] (\$iopadmap$dinA[4] ),
    .\$iopadmap$dinA[5] (\$iopadmap$dinA[5] ),
    .\$iopadmap$dinA[6] (\$iopadmap$dinA[6] ),
    .\$iopadmap$dinA[7] (\$iopadmap$dinA[7] ),
    .\$iopadmap$dinA[8] (\$iopadmap$dinA[8] ),
    .\$iopadmap$dinA[9] (\$iopadmap$dinA[9] ),
    .\$iopadmap$dinB[0] (\$iopadmap$dinB[0] ),
    .\$iopadmap$dinB[10] (\$iopadmap$dinB[10] ),
    .\$iopadmap$dinB[11] (\$iopadmap$dinB[11] ),
    .\$iopadmap$dinB[12] (\$iopadmap$dinB[12] ),
    .\$iopadmap$dinB[13] (\$iopadmap$dinB[13] ),
    .\$iopadmap$dinB[14] (\$iopadmap$dinB[14] ),
    .\$iopadmap$dinB[15] (\$iopadmap$dinB[15] ),
    .\$iopadmap$dinB[1] (\$iopadmap$dinB[1] ),
    .\$iopadmap$dinB[2] (\$iopadmap$dinB[2] ),
    .\$iopadmap$dinB[3] (\$iopadmap$dinB[3] ),
    .\$iopadmap$dinB[4] (\$iopadmap$dinB[4] ),
    .\$iopadmap$dinB[5] (\$iopadmap$dinB[5] ),
    .\$iopadmap$dinB[6] (\$iopadmap$dinB[6] ),
    .\$iopadmap$dinB[7] (\$iopadmap$dinB[7] ),
    .\$iopadmap$dinB[8] (\$iopadmap$dinB[8] ),
    .\$iopadmap$dinB[9] (\$iopadmap$dinB[9] ),
    .\$iopadmap$doutA[0] (\$iopadmap$doutA[0] ),
    .\$iopadmap$doutA[10] (\$iopadmap$doutA[10] ),
    .\$iopadmap$doutA[11] (\$iopadmap$doutA[11] ),
    .\$iopadmap$doutA[12] (\$iopadmap$doutA[12] ),
    .\$iopadmap$doutA[13] (\$iopadmap$doutA[13] ),
    .\$iopadmap$doutA[14] (\$iopadmap$doutA[14] ),
    .\$iopadmap$doutA[15] (\$iopadmap$doutA[15] ),
    .\$iopadmap$doutA[1] (\$iopadmap$doutA[1] ),
    .\$iopadmap$doutA[2] (\$iopadmap$doutA[2] ),
    .\$iopadmap$doutA[3] (\$iopadmap$doutA[3] ),
    .\$iopadmap$doutA[4] (\$iopadmap$doutA[4] ),
    .\$iopadmap$doutA[5] (\$iopadmap$doutA[5] ),
    .\$iopadmap$doutA[6] (\$iopadmap$doutA[6] ),
    .\$iopadmap$doutA[7] (\$iopadmap$doutA[7] ),
    .\$iopadmap$doutA[8] (\$iopadmap$doutA[8] ),
    .\$iopadmap$doutA[9] (\$iopadmap$doutA[9] ),
    .\$iopadmap$doutB[0] (\$iopadmap$doutB[0] ),
    .\$iopadmap$doutB[10] (\$iopadmap$doutB[10] ),
    .\$iopadmap$doutB[11] (\$iopadmap$doutB[11] ),
    .\$iopadmap$doutB[12] (\$iopadmap$doutB[12] ),
    .\$iopadmap$doutB[13] (\$iopadmap$doutB[13] ),
    .\$iopadmap$doutB[14] (\$iopadmap$doutB[14] ),
    .\$iopadmap$doutB[15] (\$iopadmap$doutB[15] ),
    .\$iopadmap$doutB[1] (\$iopadmap$doutB[1] ),
    .\$iopadmap$doutB[2] (\$iopadmap$doutB[2] ),
    .\$iopadmap$doutB[3] (\$iopadmap$doutB[3] ),
    .\$iopadmap$doutB[4] (\$iopadmap$doutB[4] ),
    .\$iopadmap$doutB[5] (\$iopadmap$doutB[5] ),
    .\$iopadmap$doutB[6] (\$iopadmap$doutB[6] ),
    .\$iopadmap$doutB[7] (\$iopadmap$doutB[7] ),
    .\$iopadmap$doutB[8] (\$iopadmap$doutB[8] ),
    .\$iopadmap$doutB[9] (\$iopadmap$doutB[9] ),
    .\$iopadmap$reA (\$iopadmap$reA ),
    .\$iopadmap$reB (\$iopadmap$reB ),
    .\$iopadmap$weA (\$iopadmap$weA ),
    .\$iopadmap$weB (\$iopadmap$weB )
  );
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2903  = \$auto$rs_design_edit.cc:870:execute$2903 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2902  = \$auto$rs_design_edit.cc:870:execute$2902 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2901  = \$auto$rs_design_edit.cc:870:execute$2901 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2900  = \$auto$rs_design_edit.cc:870:execute$2900 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2899  = \$auto$rs_design_edit.cc:870:execute$2899 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2898  = \$auto$rs_design_edit.cc:870:execute$2898 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2897  = \$auto$rs_design_edit.cc:870:execute$2897 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2896  = \$auto$rs_design_edit.cc:870:execute$2896 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2895  = \$auto$rs_design_edit.cc:870:execute$2895 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2894  = \$auto$rs_design_edit.cc:870:execute$2894 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2893  = \$auto$rs_design_edit.cc:870:execute$2893 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2892  = \$auto$rs_design_edit.cc:870:execute$2892 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2891  = \$auto$rs_design_edit.cc:870:execute$2891 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2890  = \$auto$rs_design_edit.cc:870:execute$2890 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2889  = \$auto$rs_design_edit.cc:870:execute$2889 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2888  = \$auto$rs_design_edit.cc:870:execute$2888 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2887  = \$auto$rs_design_edit.cc:870:execute$2887 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2886  = \$auto$rs_design_edit.cc:870:execute$2886 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2885  = \$auto$rs_design_edit.cc:870:execute$2885 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2884  = \$auto$rs_design_edit.cc:870:execute$2884 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2883  = \$auto$rs_design_edit.cc:870:execute$2883 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2882  = \$auto$rs_design_edit.cc:870:execute$2882 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2881  = \$auto$rs_design_edit.cc:870:execute$2881 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2880  = \$auto$rs_design_edit.cc:870:execute$2880 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2879  = \$auto$rs_design_edit.cc:870:execute$2879 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2878  = \$auto$rs_design_edit.cc:870:execute$2878 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2877  = \$auto$rs_design_edit.cc:870:execute$2877 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2876  = \$auto$rs_design_edit.cc:870:execute$2876 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2875  = \$auto$rs_design_edit.cc:870:execute$2875 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2874  = \$auto$rs_design_edit.cc:870:execute$2874 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2873  = \$auto$rs_design_edit.cc:870:execute$2873 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2872  = \$auto$rs_design_edit.cc:870:execute$2872 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2871  = \$auto$rs_design_edit.cc:870:execute$2871 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2870  = \$auto$rs_design_edit.cc:870:execute$2870 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2869  = \$auto$rs_design_edit.cc:870:execute$2869 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2868  = \$auto$rs_design_edit.cc:870:execute$2868 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2867  = \$auto$rs_design_edit.cc:870:execute$2867 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2866  = \$auto$rs_design_edit.cc:870:execute$2866 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2865  = \$auto$rs_design_edit.cc:870:execute$2865 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2864  = \$auto$rs_design_edit.cc:870:execute$2864 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2863  = \$auto$rs_design_edit.cc:870:execute$2863 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2862  = \$auto$rs_design_edit.cc:870:execute$2862 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2861  = \$auto$rs_design_edit.cc:870:execute$2861 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2860  = \$auto$rs_design_edit.cc:870:execute$2860 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2859  = \$auto$rs_design_edit.cc:870:execute$2859 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2858  = \$auto$rs_design_edit.cc:870:execute$2858 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2857  = \$auto$rs_design_edit.cc:870:execute$2857 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2856  = \$auto$rs_design_edit.cc:870:execute$2856 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2855  = \$auto$rs_design_edit.cc:870:execute$2855 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2854  = \$auto$rs_design_edit.cc:870:execute$2854 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2853  = \$auto$rs_design_edit.cc:870:execute$2853 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2852  = \$auto$rs_design_edit.cc:870:execute$2852 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2851  = \$auto$rs_design_edit.cc:870:execute$2851 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2850  = \$auto$rs_design_edit.cc:870:execute$2850 ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$rs_design_edit.cc:870:execute$2849  = \$auto$rs_design_edit.cc:870:execute$2849 ;
  assign \$auto$clkbufmap.cc:317:execute$2686  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$auto$clkbufmap.cc:317:execute$2686 ;
  assign \$iopadmap$addrA[0]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[0] ;
  assign \$iopadmap$addrA[1]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[1] ;
  assign \$iopadmap$addrA[2]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[2] ;
  assign \$iopadmap$addrA[3]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[3] ;
  assign \$iopadmap$addrA[4]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[4] ;
  assign \$iopadmap$addrA[5]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[5] ;
  assign \$iopadmap$addrA[6]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[6] ;
  assign \$iopadmap$addrA[7]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[7] ;
  assign \$iopadmap$addrA[8]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrA[8] ;
  assign \$iopadmap$addrB[0]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[0] ;
  assign \$iopadmap$addrB[1]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[1] ;
  assign \$iopadmap$addrB[2]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[2] ;
  assign \$iopadmap$addrB[3]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[3] ;
  assign \$iopadmap$addrB[4]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[4] ;
  assign \$iopadmap$addrB[5]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[5] ;
  assign \$iopadmap$addrB[6]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[6] ;
  assign \$iopadmap$addrB[7]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[7] ;
  assign \$iopadmap$addrB[8]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$addrB[8] ;
  assign \$iopadmap$dinA[0]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[0] ;
  assign \$iopadmap$dinA[10]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[10] ;
  assign \$iopadmap$dinA[11]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[11] ;
  assign \$iopadmap$dinA[12]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[12] ;
  assign \$iopadmap$dinA[13]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[13] ;
  assign \$iopadmap$dinA[14]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[14] ;
  assign \$iopadmap$dinA[15]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[15] ;
  assign \$iopadmap$dinA[1]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[1] ;
  assign \$iopadmap$dinA[2]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[2] ;
  assign \$iopadmap$dinA[3]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[3] ;
  assign \$iopadmap$dinA[4]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[4] ;
  assign \$iopadmap$dinA[5]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[5] ;
  assign \$iopadmap$dinA[6]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[6] ;
  assign \$iopadmap$dinA[7]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[7] ;
  assign \$iopadmap$dinA[8]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[8] ;
  assign \$iopadmap$dinA[9]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinA[9] ;
  assign \$iopadmap$dinB[0]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[0] ;
  assign \$iopadmap$dinB[10]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[10] ;
  assign \$iopadmap$dinB[11]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[11] ;
  assign \$iopadmap$dinB[12]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[12] ;
  assign \$iopadmap$dinB[13]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[13] ;
  assign \$iopadmap$dinB[14]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[14] ;
  assign \$iopadmap$dinB[15]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[15] ;
  assign \$iopadmap$dinB[1]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[1] ;
  assign \$iopadmap$dinB[2]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[2] ;
  assign \$iopadmap$dinB[3]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[3] ;
  assign \$iopadmap$dinB[4]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[4] ;
  assign \$iopadmap$dinB[5]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[5] ;
  assign \$iopadmap$dinB[6]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[6] ;
  assign \$iopadmap$dinB[7]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[7] ;
  assign \$iopadmap$dinB[8]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[8] ;
  assign \$iopadmap$dinB[9]  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$dinB[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[0]  = \$iopadmap$doutA[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[10]  = \$iopadmap$doutA[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[11]  = \$iopadmap$doutA[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[12]  = \$iopadmap$doutA[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[13]  = \$iopadmap$doutA[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[14]  = \$iopadmap$doutA[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[15]  = \$iopadmap$doutA[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[1]  = \$iopadmap$doutA[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[2]  = \$iopadmap$doutA[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[3]  = \$iopadmap$doutA[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[4]  = \$iopadmap$doutA[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[5]  = \$iopadmap$doutA[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[6]  = \$iopadmap$doutA[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[7]  = \$iopadmap$doutA[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[8]  = \$iopadmap$doutA[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutA[9]  = \$iopadmap$doutA[9] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[0]  = \$iopadmap$doutB[0] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[10]  = \$iopadmap$doutB[10] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[11]  = \$iopadmap$doutB[11] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[12]  = \$iopadmap$doutB[12] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[13]  = \$iopadmap$doutB[13] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[14]  = \$iopadmap$doutB[14] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[15]  = \$iopadmap$doutB[15] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[1]  = \$iopadmap$doutB[1] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[2]  = \$iopadmap$doutB[2] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[3]  = \$iopadmap$doutB[3] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[4]  = \$iopadmap$doutB[4] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[5]  = \$iopadmap$doutB[5] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[6]  = \$iopadmap$doutB[6] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[7]  = \$iopadmap$doutB[7] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[8]  = \$iopadmap$doutB[8] ;
  assign \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$doutB[9]  = \$iopadmap$doutB[9] ;
  assign \$iopadmap$reA  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$reA ;
  assign \$iopadmap$reB  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$reB ;
  assign \$iopadmap$weA  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$weA ;
  assign \$iopadmap$weB  = \$flatten$auto$rs_design_edit.cc:1139:execute$2907.$iopadmap$weB ;
  assign \$auto$rs_design_edit.cc:1139:execute$2907.addrA  = addrA;
  assign \$auto$rs_design_edit.cc:1139:execute$2907.addrB  = addrB;
  assign \$auto$rs_design_edit.cc:1139:execute$2907.clk  = clk;
  assign \$auto$rs_design_edit.cc:1139:execute$2907.dinA  = dinA;
  assign \$auto$rs_design_edit.cc:1139:execute$2907.dinB  = dinB;
  assign doutA = \$auto$rs_design_edit.cc:1139:execute$2907.doutA ;
  assign doutB = \$auto$rs_design_edit.cc:1139:execute$2907.doutB ;
  assign \$auto$rs_design_edit.cc:1139:execute$2907.reA  = reA;
  assign \$auto$rs_design_edit.cc:1139:execute$2907.reB  = reB;
  assign \$auto$rs_design_edit.cc:1139:execute$2907.weA  = weA;
  assign \$auto$rs_design_edit.cc:1139:execute$2907.weB  = weB;
endmodule
