{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v " "Source file: C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1437587780619 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1437587780619 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v " "Source file: C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1437587780670 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1437587780670 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v " "Source file: C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Quartus II" 0 -1 1437587780720 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Quartus II" 0 -1 1437587780720 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1437587781733 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437587781750 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 22 13:56:21 2015 " "Processing started: Wed Jul 22 13:56:21 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437587781750 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1437587781750 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Niu32_multicycle -c Niu32_multicycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off Niu32_multicycle -c Niu32_multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1437587781750 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1437587784481 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ClockDivider.v(8) " "Verilog HDL information at ClockDivider.v(8): always construct contains both blocking and non-blocking assignments" {  } { { "ClockDivider.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/ClockDivider.v" 8 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1437587784652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587784656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587784656 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Niu32_multicycle.v(178) " "Verilog HDL information at Niu32_multicycle.v(178): always construct contains both blocking and non-blocking assignments" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 178 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1437587784660 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Niu32_multicycle.v(224) " "Verilog HDL information at Niu32_multicycle.v(224): always construct contains both blocking and non-blocking assignments" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 224 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1437587784661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "niu32_multicycle.v 1 1 " "Found 1 design units, including 1 entities, in source file niu32_multicycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Niu32_multicycle " "Found entity 1: Niu32_multicycle" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587784663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587784663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.v 1 1 " "Found 1 design units, including 1 entities, in source file pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pll " "Found entity 1: Pll" {  } { { "Pll.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587784669 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587784669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.v 1 1 " "Found 1 design units, including 1 entities, in source file sevenseg.v" { { "Info" "ISGN_ENTITY_NAME" "1 SevenSeg " "Found entity 1: SevenSeg" {  } { { "SevenSeg.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/SevenSeg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587784673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587784673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sxt.v 1 1 " "Found 1 design units, including 1 entities, in source file sxt.v" { { "Info" "ISGN_ENTITY_NAME" "1 SXT " "Found entity 1: SXT" {  } { { "SXT.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/SXT.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437587784676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437587784676 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkout ClockDivider.v(17) " "Verilog HDL Implicit Net warning at ClockDivider.v(17): created implicit net for \"clkout\"" {  } { { "ClockDivider.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/ClockDivider.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437587784677 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(232) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(232): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 232 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784714 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(233) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(233): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 233 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784726 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(234) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(234): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 234 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784726 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(235) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(235): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 235 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784726 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(236) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(236): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 236 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784726 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(237) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(237): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 237 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784727 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(238) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(238): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 238 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784727 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(239) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(239): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 239 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784727 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(240) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(240): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 240 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784727 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(241) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(241): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 241 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784727 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(242) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(242): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 242 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784727 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(243) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(243): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 243 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784727 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(244) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(244): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 244 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784727 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(245) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(245): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 245 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784728 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(246) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(246): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 246 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784728 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(247) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(247): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 247 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784728 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(248) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(248): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 248 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784728 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(249) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(249): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 249 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784728 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "ALUout Niu32_multicycle.v(252) " "Verilog HDL Procedural Assignment error at Niu32_multicycle.v(252): object \"ALUout\" on left-hand side of assignment must have a variable data type" {  } { { "Niu32_multicycle.v" "" { Text "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.v" 252 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1437587784728 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.map.smsg " "Generated suppressed messages file C:/Users/jinhai/dev/Niu32-multicycle/Niu32_multicycle.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1437587784839 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "452 " "Peak virtual memory: 452 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437587785517 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jul 22 13:56:25 2015 " "Processing ended: Wed Jul 22 13:56:25 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437587785517 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437587785517 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437587785517 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1437587785517 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 1  " "Quartus II Full Compilation was unsuccessful. 21 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1437587786190 ""}
