
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_typ_1p20V_25C Corner ===================================

Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025028    0.000984    0.126877 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043603    0.182702    0.309579 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043606    0.000413    0.309993 v fanout54/A (sg13g2_buf_8)
     8    0.037106    0.029210    0.086929    0.396922 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029628    0.002974    0.399896 v _213_/A (sg13g2_nand3_1)
     2    0.010344    0.054640    0.056365    0.456261 ^ _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.054654    0.000685    0.456946 ^ _214_/B (sg13g2_xnor2_1)
     1    0.003114    0.034247    0.063075    0.520021 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.034248    0.000171    0.520192 v _300_/D (sg13g2_dfrbpq_1)
                                              0.520192   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025023    0.000781    0.126674 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276674   clock uncertainty
                                  0.000000    0.276674   clock reconvergence pessimism
                                 -0.037852    0.238822   library hold time
                                              0.238822   data required time
---------------------------------------------------------------------------------------------
                                              0.238822   data required time
                                             -0.520192   data arrival time
---------------------------------------------------------------------------------------------
                                              0.281370   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025028    0.000984    0.126877 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043603    0.182702    0.309579 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043606    0.000413    0.309993 v fanout54/A (sg13g2_buf_8)
     8    0.037106    0.029210    0.086929    0.396922 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029438    0.002109    0.399031 v _195_/B (sg13g2_xor2_1)
     2    0.009376    0.044660    0.079128    0.478159 v _195_/X (sg13g2_xor2_1)
                                                         _028_ (net)
                      0.044666    0.000519    0.478679 v _196_/B (sg13g2_xor2_1)
     1    0.001874    0.024860    0.052724    0.531402 v _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.024860    0.000070    0.531473 v _295_/D (sg13g2_dfrbpq_2)
                                              0.531473   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025026    0.000923    0.126816 ^ _295_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.276816   clock uncertainty
                                  0.000000    0.276816   clock reconvergence pessimism
                                 -0.034907    0.241909   library hold time
                                              0.241909   data required time
---------------------------------------------------------------------------------------------
                                              0.241909   data required time
                                             -0.531473   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289564   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025023    0.000781    0.126674 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.008935    0.036225    0.176659    0.303333 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.036226    0.000275    0.303608 v output2/A (sg13g2_buf_2)
     1    0.050810    0.086526    0.134033    0.437641 v output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.086642    0.002241    0.439882 v sign (out)
                                              0.439882   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.439882   data arrival time
---------------------------------------------------------------------------------------------
                                              0.289882   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025028    0.000984    0.126877 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043603    0.182702    0.309579 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043606    0.000413    0.309993 v fanout54/A (sg13g2_buf_8)
     8    0.037106    0.029210    0.086929    0.396922 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029630    0.002983    0.399905 v _218_/A1 (sg13g2_o21ai_1)
     1    0.005567    0.052708    0.102839    0.502744 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.052709    0.000365    0.503109 ^ _219_/A (sg13g2_inv_1)
     1    0.002759    0.021394    0.033499    0.536608 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.021394    0.000165    0.536773 v _301_/D (sg13g2_dfrbpq_1)
                                              0.536773   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025028    0.000984    0.126877 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276877   clock uncertainty
                                  0.000000    0.276877   clock reconvergence pessimism
                                 -0.033777    0.243100   library hold time
                                              0.243100   data required time
---------------------------------------------------------------------------------------------
                                              0.243100   data required time
                                             -0.536773   data arrival time
---------------------------------------------------------------------------------------------
                                              0.293673   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019042    0.041970    0.193222    0.318745 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042024    0.001349    0.320094 v fanout58/A (sg13g2_buf_8)
     7    0.047858    0.032867    0.090121    0.410215 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033006    0.001216    0.411431 v _210_/B (sg13g2_xnor2_1)
     1    0.005871    0.047155    0.067531    0.478961 v _210_/Y (sg13g2_xnor2_1)
                                                         _039_ (net)
                      0.047156    0.000240    0.479201 v _211_/B (sg13g2_xnor2_1)
     1    0.002508    0.030400    0.057814    0.537015 v _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.030400    0.000155    0.537171 v _299_/D (sg13g2_dfrbpq_2)
                                              0.537171   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.275522   clock uncertainty
                                  0.000000    0.275522   clock reconvergence pessimism
                                 -0.036873    0.238649   library hold time
                                              0.238649   data required time
---------------------------------------------------------------------------------------------
                                              0.238649   data required time
                                             -0.537171   data arrival time
---------------------------------------------------------------------------------------------
                                              0.298522   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025021    0.000638    0.126531 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.008843    0.035977    0.176368    0.302899 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.035980    0.000366    0.303265 v fanout75/A (sg13g2_buf_8)
     6    0.040971    0.030295    0.084630    0.387895 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.030745    0.002909    0.390804 v _191_/A (sg13g2_xnor2_1)
     2    0.009878    0.068781    0.090866    0.481670 v _191_/Y (sg13g2_xnor2_1)
                                                         _025_ (net)
                      0.068789    0.000615    0.482285 v _192_/B (sg13g2_xnor2_1)
     1    0.001647    0.026704    0.061270    0.543555 v _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.026704    0.000063    0.543619 v _294_/D (sg13g2_dfrbpq_1)
                                              0.543619   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025021    0.000638    0.126531 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276531   clock uncertainty
                                  0.000000    0.276531   clock reconvergence pessimism
                                 -0.035462    0.241069   library hold time
                                              0.241069   data required time
---------------------------------------------------------------------------------------------
                                              0.241069   data required time
                                             -0.543619   data arrival time
---------------------------------------------------------------------------------------------
                                              0.302550   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025028    0.000984    0.126877 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043603    0.182702    0.309579 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043606    0.000413    0.309993 v fanout54/A (sg13g2_buf_8)
     8    0.037106    0.029210    0.086929    0.396922 v fanout54/X (sg13g2_buf_8)
                                                         net54 (net)
                      0.029288    0.001143    0.398065 v _202_/B (sg13g2_xor2_1)
     2    0.011134    0.049796    0.086424    0.484489 v _202_/X (sg13g2_xor2_1)
                                                         _033_ (net)
                      0.049809    0.000793    0.485282 v _204_/A (sg13g2_xor2_1)
     1    0.001682    0.024129    0.058851    0.544133 v _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.024129    0.000065    0.544198 v _297_/D (sg13g2_dfrbpq_2)
                                              0.544198   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125507 ^ _297_/CLK (sg13g2_dfrbpq_2)
                                  0.150000    0.275507   clock uncertainty
                                  0.000000    0.275507   clock reconvergence pessimism
                                 -0.034855    0.240653   library hold time
                                              0.240653   data required time
---------------------------------------------------------------------------------------------
                                              0.240653   data required time
                                             -0.544198   data arrival time
---------------------------------------------------------------------------------------------
                                              0.303546   slack (MET)


Startpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
     1    0.008923    0.036211    0.176144    0.302061 v _296_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_3.A (net)
                      0.036214    0.000372    0.302434 v fanout70/A (sg13g2_buf_8)
     5    0.029547    0.026535    0.081012    0.383446 v fanout70/X (sg13g2_buf_8)
                                                         net70 (net)
                      0.026539    0.000873    0.384319 v _199_/A (sg13g2_xnor2_1)
     2    0.011153    0.076283    0.094545    0.478863 v _199_/Y (sg13g2_xnor2_1)
                                                         _031_ (net)
                      0.076289    0.000731    0.479594 v _200_/B (sg13g2_xor2_1)
     1    0.003199    0.028091    0.070977    0.550571 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.028091    0.000209    0.550780 v _296_/D (sg13g2_dfrbpq_1)
                                              0.550780   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024156    0.000705    0.125917 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275917   clock uncertainty
                                  0.000000    0.275917   clock reconvergence pessimism
                                 -0.036082    0.239836   library hold time
                                              0.239836   data required time
---------------------------------------------------------------------------------------------
                                              0.239836   data required time
                                             -0.550780   data arrival time
---------------------------------------------------------------------------------------------
                                              0.310944   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025023    0.000781    0.126674 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009089    0.046610    0.182843    0.309517 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.046611    0.000281    0.309798 ^ _127_/A (sg13g2_inv_1)
     1    0.007024    0.032049    0.043449    0.353247 v _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.032065    0.000249    0.353496 v output3/A (sg13g2_buf_2)
     1    0.050639    0.086240    0.131868    0.485364 v output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.086353    0.002194    0.487558 v signB (out)
                                              0.487558   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.487558   data arrival time
---------------------------------------------------------------------------------------------
                                              0.337558   slack (MET)


Startpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025028    0.000984    0.126877 ^ _301_/CLK (sg13g2_dfrbpq_1)
     2    0.011444    0.043603    0.182702    0.309579 v _301_/Q (sg13g2_dfrbpq_1)
                                                         CTRL.S0 (net)
                      0.043604    0.000296    0.309875 v fanout55/A (sg13g2_buf_2)
     5    0.027755    0.055366    0.107039    0.416914 v fanout55/X (sg13g2_buf_2)
                                                         net55 (net)
                      0.055560    0.002533    0.419447 v _206_/B (sg13g2_xnor2_1)
     2    0.010588    0.073858    0.096677    0.516124 v _206_/Y (sg13g2_xnor2_1)
                                                         _036_ (net)
                      0.073859    0.000343    0.516467 v _208_/A (sg13g2_xor2_1)
     1    0.001979    0.025234    0.069219    0.585686 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.025234    0.000074    0.585761 v _298_/D (sg13g2_dfrbpq_1)
                                              0.585761   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000298    0.125509 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.275509   clock uncertainty
                                  0.000000    0.275509   clock reconvergence pessimism
                                 -0.035177    0.240332   library hold time
                                              0.240332   data required time
---------------------------------------------------------------------------------------------
                                              0.240332   data required time
                                             -0.585761   data arrival time
---------------------------------------------------------------------------------------------
                                              0.345429   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037495    0.002284    0.417877 ^ _148_/B1 (sg13g2_a21oi_1)
     1    0.004487    0.024427    0.035886    0.453764 v _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.024435    0.000280    0.454043 v output11/A (sg13g2_buf_2)
     1    0.051792    0.087880    0.129992    0.584036 v output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.087947    0.001527    0.585563 v sine_out[16] (out)
                                              0.585563   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.585563   data arrival time
---------------------------------------------------------------------------------------------
                                              0.435563   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037345    0.001279    0.416872 ^ _155_/C1 (sg13g2_a221oi_1)
     1    0.006891    0.034025    0.045388    0.462260 v _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.034054    0.000529    0.462789 v output12/A (sg13g2_buf_2)
     1    0.051795    0.087950    0.134632    0.597421 v output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.087980    0.001527    0.598948 v sine_out[17] (out)
                                              0.598948   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.598948   data arrival time
---------------------------------------------------------------------------------------------
                                              0.448948   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037279    0.000548    0.416141 ^ _281_/A (sg13g2_nor2_1)
     1    0.009996    0.042134    0.053389    0.469530 v _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.042205    0.001409    0.470939 v output35/A (sg13g2_buf_2)
     1    0.052290    0.089319    0.137628    0.608566 v output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.089578    0.003642    0.612208 v sine_out[8] (out)
                                              0.612208   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.612208   data arrival time
---------------------------------------------------------------------------------------------
                                              0.462208   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034037    0.003739    0.415337 ^ _274_/B2 (sg13g2_a22oi_1)
     1    0.004743    0.043882    0.055220    0.470557 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.043882    0.000336    0.470893 v output15/A (sg13g2_buf_2)
     1    0.052856    0.089606    0.140395    0.611288 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.089647    0.001779    0.613067 v sine_out[1] (out)
                                              0.613067   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.613067   data arrival time
---------------------------------------------------------------------------------------------
                                              0.463067   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037471    0.002150    0.417744 ^ _160_/A (sg13g2_nor2_1)
     1    0.011550    0.046962    0.057507    0.475250 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.047018    0.001334    0.476584 v output14/A (sg13g2_buf_2)
     1    0.051928    0.088241    0.140994    0.617578 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.088273    0.001582    0.619160 v sine_out[19] (out)
                                              0.619160   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.619160   data arrival time
---------------------------------------------------------------------------------------------
                                              0.469160   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025026    0.000923    0.126816 ^ _295_/CLK (sg13g2_dfrbpq_2)
     2    0.017929    0.048931    0.196801    0.323617 ^ _295_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_2.A (net)
                      0.048937    0.000546    0.324163 ^ fanout72/A (sg13g2_buf_8)
     7    0.040777    0.033284    0.083895    0.408057 ^ fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.035012    0.005554    0.413611 ^ _187_/A1 (sg13g2_o21ai_1)
     1    0.006144    0.055067    0.074101    0.487712 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.055070    0.000384    0.488096 v output28/A (sg13g2_buf_2)
     1    0.056862    0.096358    0.148358    0.636455 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.096674    0.004523    0.640977 v sine_out[31] (out)
                                              0.640977   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.640977   data arrival time
---------------------------------------------------------------------------------------------
                                              0.490977   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125507 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031799    0.075477    0.217667    0.343174 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.075492    0.001051    0.344225 ^ fanout66/A (sg13g2_buf_8)
     8    0.041646    0.034554    0.096666    0.440890 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.037534    0.007630    0.448520 ^ _282_/A1 (sg13g2_a21oi_1)
     1    0.003624    0.037238    0.057965    0.506485 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.037238    0.000262    0.506747 v output5/A (sg13g2_buf_2)
     1    0.051857    0.088059    0.136380    0.643127 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.088081    0.001325    0.644453 v sine_out[10] (out)
                                              0.644453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.644453   data arrival time
---------------------------------------------------------------------------------------------
                                              0.494453   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125507 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031799    0.075477    0.217667    0.343174 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.075492    0.001051    0.344225 ^ fanout66/A (sg13g2_buf_8)
     8    0.041646    0.034554    0.096666    0.440890 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.036508    0.005825    0.446716 ^ _283_/A1 (sg13g2_a21oi_1)
     1    0.005171    0.041208    0.064281    0.510997 v _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.041211    0.000326    0.511323 v output6/A (sg13g2_buf_2)
     1    0.052495    0.089048    0.138751    0.650073 v output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.089085    0.001703    0.651777 v sine_out[11] (out)
                                              0.651777   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.651777   data arrival time
---------------------------------------------------------------------------------------------
                                              0.501777   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125507 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031799    0.075477    0.217667    0.343174 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.075492    0.001051    0.344225 ^ fanout66/A (sg13g2_buf_8)
     8    0.041646    0.034554    0.096666    0.440890 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.037816    0.008051    0.448941 ^ _139_/A1 (sg13g2_a21oi_1)
     1    0.006064    0.043685    0.068656    0.517598 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.043689    0.000449    0.518047 v output8/A (sg13g2_buf_2)
     1    0.051991    0.088312    0.139459    0.657506 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.088344    0.001583    0.659090 v sine_out[13] (out)
                                              0.659090   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.659090   data arrival time
---------------------------------------------------------------------------------------------
                                              0.509090   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037428    0.001884    0.417477 ^ fanout56/A (sg13g2_buf_8)
     8    0.034176    0.030011    0.077023    0.494500 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030410    0.002754    0.497254 ^ _162_/B1 (sg13g2_a21oi_1)
     1    0.003966    0.021724    0.032337    0.529591 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.021724    0.000154    0.529745 v output16/A (sg13g2_buf_2)
     1    0.052084    0.088296    0.128976    0.658721 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.088367    0.001581    0.660303 v sine_out[20] (out)
                                              0.660303   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.660303   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510302   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125507 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031799    0.075477    0.217667    0.343174 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.075492    0.001051    0.344225 ^ fanout66/A (sg13g2_buf_8)
     8    0.041646    0.034554    0.096666    0.440890 ^ fanout66/X (sg13g2_buf_8)
                                                         net66 (net)
                      0.035294    0.003100    0.443990 ^ _280_/A1 (sg13g2_a21oi_1)
     1    0.007300    0.047436    0.072974    0.516964 v _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.047441    0.000507    0.517471 v output36/A (sg13g2_buf_2)
     1    0.052134    0.088551    0.141426    0.658898 v output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.088583    0.001587    0.660485 v sine_out[9] (out)
                                              0.660485   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.660485   data arrival time
---------------------------------------------------------------------------------------------
                                              0.510485   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037428    0.001884    0.417477 ^ fanout56/A (sg13g2_buf_8)
     8    0.034176    0.030011    0.077023    0.494500 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030271    0.002122    0.496622 ^ _157_/B1 (sg13g2_a21oi_1)
     1    0.005517    0.025956    0.036028    0.532650 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.025979    0.000426    0.533076 v output13/A (sg13g2_buf_2)
     1    0.051825    0.087940    0.130761    0.663837 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.088008    0.001545    0.665382 v sine_out[18] (out)
                                              0.665382   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.665382   data arrival time
---------------------------------------------------------------------------------------------
                                              0.515382   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037428    0.001884    0.417477 ^ fanout56/A (sg13g2_buf_8)
     8    0.034176    0.030011    0.077023    0.494500 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030167    0.001552    0.496051 ^ _165_/B1 (sg13g2_a21oi_1)
     1    0.005962    0.027202    0.037146    0.533197 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.027222    0.000361    0.533559 v output18/A (sg13g2_buf_2)
     1    0.052022    0.088244    0.131538    0.665096 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.088316    0.001609    0.666705 v sine_out[22] (out)
                                              0.666705   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.666705   data arrival time
---------------------------------------------------------------------------------------------
                                              0.516705   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037428    0.001884    0.417477 ^ fanout56/A (sg13g2_buf_8)
     8    0.034176    0.030011    0.077023    0.494500 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030274    0.002135    0.496634 ^ _164_/B1 (sg13g2_a21oi_1)
     1    0.006577    0.029005    0.038587    0.535221 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.029026    0.000617    0.535838 v output17/A (sg13g2_buf_2)
     1    0.052094    0.088363    0.132497    0.668335 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.088434    0.001598    0.669932 v sine_out[21] (out)
                                              0.669932   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.669932   data arrival time
---------------------------------------------------------------------------------------------
                                              0.519932   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034099    0.003926    0.415524 ^ _130_/B (sg13g2_nor2_1)
     2    0.008842    0.036249    0.045677    0.461202 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036258    0.000459    0.461660 v _284_/A (sg13g2_and2_1)
     1    0.005850    0.028276    0.075993    0.537654 v _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.028283    0.000417    0.538071 v output7/A (sg13g2_buf_2)
     1    0.052413    0.089447    0.131022    0.669093 v output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.089670    0.003665    0.672758 v sine_out[12] (out)
                                              0.672758   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.672758   data arrival time
---------------------------------------------------------------------------------------------
                                              0.522758   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034097    0.003921    0.415519 ^ _143_/A (sg13g2_nor2_1)
     2    0.006739    0.033099    0.044423    0.459942 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033105    0.000410    0.460352 v _147_/A (sg13g2_nand2_1)
     2    0.006918    0.039152    0.044527    0.504879 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039167    0.000219    0.505098 ^ _275_/B (sg13g2_nor2_1)
     1    0.004855    0.025587    0.037417    0.542516 v _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.025612    0.000471    0.542987 v output30/A (sg13g2_buf_2)
     1    0.052369    0.088748    0.131163    0.674150 v output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.088819    0.001591    0.675741 v sine_out[3] (out)
                                              0.675741   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.675741   data arrival time
---------------------------------------------------------------------------------------------
                                              0.525741   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052147    0.001393    0.325450 ^ fanout58/A (sg13g2_buf_8)
     7    0.048428    0.037265    0.090143    0.415593 ^ fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.037428    0.001884    0.417477 ^ fanout56/A (sg13g2_buf_8)
     8    0.034176    0.030011    0.077023    0.494500 ^ fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.030437    0.002861    0.497361 ^ _167_/A (sg13g2_nor2_1)
     1    0.006880    0.032816    0.043305    0.540666 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.032838    0.000444    0.541110 v output19/A (sg13g2_buf_2)
     1    0.052114    0.089028    0.132901    0.674011 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.089252    0.003664    0.677676 v sine_out[23] (out)
                                              0.677676   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.677676   data arrival time
---------------------------------------------------------------------------------------------
                                              0.527676   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034099    0.003926    0.415524 ^ _130_/B (sg13g2_nor2_1)
     2    0.008842    0.036249    0.045677    0.461202 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036265    0.000606    0.461808 v _136_/B (sg13g2_nand2b_2)
     4    0.016065    0.043670    0.047630    0.509437 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043675    0.000396    0.509833 ^ _278_/A (sg13g2_nor2_1)
     1    0.002825    0.024471    0.038301    0.548134 v _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.024471    0.000112    0.548246 v output33/A (sg13g2_buf_2)
     1    0.052582    0.089053    0.130953    0.679199 v output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.089117    0.001459    0.680658 v sine_out[6] (out)
                                              0.680658   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.680658   data arrival time
---------------------------------------------------------------------------------------------
                                              0.530658   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034099    0.003926    0.415524 ^ _130_/B (sg13g2_nor2_1)
     2    0.008842    0.036249    0.045677    0.461202 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036265    0.000606    0.461808 v _136_/B (sg13g2_nand2b_2)
     4    0.016065    0.043670    0.047630    0.509437 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043690    0.000746    0.510183 ^ _279_/A (sg13g2_nor2_1)
     1    0.004039    0.027684    0.041417    0.551600 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.027685    0.000259    0.551859 v output34/A (sg13g2_buf_2)
     1    0.052193    0.089091    0.130692    0.682551 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.089282    0.003386    0.685937 v sine_out[7] (out)
                                              0.685937   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.685937   data arrival time
---------------------------------------------------------------------------------------------
                                              0.535937   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034099    0.003926    0.415524 ^ _130_/B (sg13g2_nor2_1)
     2    0.008842    0.036249    0.045677    0.461202 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036265    0.000606    0.461808 v _136_/B (sg13g2_nand2b_2)
     4    0.016065    0.043670    0.047630    0.509437 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043694    0.000815    0.510252 ^ _277_/A (sg13g2_nor2_1)
     1    0.004611    0.029194    0.042887    0.553139 v _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.029195    0.000289    0.553428 v output32/A (sg13g2_buf_2)
     1    0.051900    0.088075    0.132379    0.685807 v output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.088145    0.001570    0.687377 v sine_out[5] (out)
                                              0.687377   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.687377   data arrival time
---------------------------------------------------------------------------------------------
                                              0.537377   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019042    0.041970    0.193222    0.318745 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042024    0.001349    0.320094 v fanout58/A (sg13g2_buf_8)
     7    0.047858    0.032867    0.090121    0.410215 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033098    0.001832    0.412047 v fanout56/A (sg13g2_buf_8)
     8    0.033418    0.027668    0.080471    0.492518 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028003    0.002749    0.495267 v _175_/A (sg13g2_nand2_1)
     1    0.008032    0.042495    0.045980    0.541248 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.042506    0.000530    0.541778 ^ output22/A (sg13g2_buf_2)
     1    0.053238    0.115332    0.144447    0.686225 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.115525    0.003859    0.690085 ^ sine_out[26] (out)
                                              0.690085   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.690085   data arrival time
---------------------------------------------------------------------------------------------
                                              0.540085   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034099    0.003926    0.415524 ^ _130_/B (sg13g2_nor2_1)
     2    0.008842    0.036249    0.045677    0.461202 v _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.036265    0.000606    0.461808 v _136_/B (sg13g2_nand2b_2)
     4    0.016065    0.043670    0.047630    0.509437 ^ _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.043695    0.000835    0.510272 ^ _276_/A (sg13g2_nor2_1)
     1    0.005367    0.031186    0.044818    0.555090 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.031187    0.000351    0.555441 v output31/A (sg13g2_buf_2)
     1    0.051947    0.088158    0.133386    0.688827 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.088190    0.001578    0.690404 v sine_out[4] (out)
                                              0.690404   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.690404   data arrival time
---------------------------------------------------------------------------------------------
                                              0.540404   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019042    0.041970    0.193222    0.318745 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042024    0.001349    0.320094 v fanout58/A (sg13g2_buf_8)
     7    0.047858    0.032867    0.090121    0.410215 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033098    0.001832    0.412047 v fanout56/A (sg13g2_buf_8)
     8    0.033418    0.027668    0.080471    0.492518 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028040    0.002899    0.495417 v _170_/A (sg13g2_nand2_1)
     1    0.009059    0.046496    0.048909    0.544326 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.046519    0.000820    0.545146 ^ output20/A (sg13g2_buf_2)
     1    0.052972    0.114809    0.146070    0.691215 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.115000    0.003828    0.695044 ^ sine_out[24] (out)
                                              0.695044   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.695044   data arrival time
---------------------------------------------------------------------------------------------
                                              0.545043   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019042    0.041970    0.193222    0.318745 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042024    0.001349    0.320094 v fanout58/A (sg13g2_buf_8)
     7    0.047858    0.032867    0.090121    0.410215 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.033098    0.001832    0.412047 v fanout56/A (sg13g2_buf_8)
     8    0.033418    0.027668    0.080471    0.492518 v fanout56/X (sg13g2_buf_8)
                                                         net56 (net)
                      0.028086    0.003070    0.495589 v _172_/A (sg13g2_nand2_1)
     1    0.009112    0.046706    0.049106    0.544694 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.046723    0.000696    0.545390 ^ output21/A (sg13g2_buf_2)
     1    0.053337    0.115520    0.146806    0.692196 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.115694    0.003671    0.695867 ^ sine_out[25] (out)
                                              0.695867   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.695867   data arrival time
---------------------------------------------------------------------------------------------
                                              0.545867   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034097    0.003921    0.415519 ^ _143_/A (sg13g2_nor2_1)
     2    0.006739    0.033099    0.044423    0.459942 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033104    0.000391    0.460334 v _144_/B (sg13g2_nand2_1)
     2    0.006816    0.041660    0.048581    0.508914 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041660    0.000205    0.509120 ^ _212_/B (sg13g2_nor2_1)
     2    0.011325    0.045170    0.055011    0.564130 v _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.045182    0.000613    0.564744 v output26/A (sg13g2_buf_2)
     1    0.052971    0.089779    0.141331    0.706074 v output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.089807    0.001520    0.707595 v sine_out[2] (out)
                                              0.707595   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.707595   data arrival time
---------------------------------------------------------------------------------------------
                                              0.557595   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.033749    0.002750    0.414348 ^ _255_/A (sg13g2_nor4_1)
     1    0.003814    0.033752    0.043342    0.457690 v _255_/Y (sg13g2_nor4_1)
                                                         _080_ (net)
                      0.033752    0.000150    0.457840 v _256_/B2 (sg13g2_a22oi_1)
     1    0.007692    0.086774    0.084595    0.542436 ^ _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.086821    0.000911    0.543347 ^ output4/A (sg13g2_buf_2)
     1    0.052950    0.114766    0.165936    0.709283 ^ output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.114965    0.003907    0.713190 ^ sine_out[0] (out)
                                              0.713190   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.713190   data arrival time
---------------------------------------------------------------------------------------------
                                              0.563190   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034097    0.003921    0.415519 ^ _143_/A (sg13g2_nor2_1)
     2    0.006739    0.033099    0.044423    0.459942 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033105    0.000410    0.460352 v _147_/A (sg13g2_nand2_1)
     2    0.006918    0.039152    0.044527    0.504879 ^ _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.039167    0.000210    0.505089 ^ _149_/B (sg13g2_nand2_1)
     1    0.006944    0.051071    0.066702    0.571790 v _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.051097    0.000912    0.572703 v output10/A (sg13g2_buf_2)
     1    0.051849    0.088151    0.142896    0.715599 v output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.088181    0.001545    0.717144 v sine_out[15] (out)
                                              0.717144   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.717144   data arrival time
---------------------------------------------------------------------------------------------
                                              0.567144   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019042    0.041970    0.193222    0.318745 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042024    0.001349    0.320094 v fanout58/A (sg13g2_buf_8)
     7    0.047858    0.032867    0.090121    0.410215 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032934    0.000464    0.410679 v fanout57/A (sg13g2_buf_1)
     4    0.018692    0.066230    0.101051    0.511730 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.066378    0.002399    0.514129 v _176_/B1 (sg13g2_o21ai_1)
     1    0.005042    0.043591    0.056831    0.570960 ^ _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.043592    0.000365    0.571325 ^ output23/A (sg13g2_buf_2)
     1    0.054551    0.117971    0.146793    0.718119 ^ output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.118173    0.003993    0.722111 ^ sine_out[27] (out)
                                              0.722111   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.722111   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572111   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125507 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031799    0.075477    0.217667    0.343174 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.075493    0.001088    0.344262 ^ fanout68/A (sg13g2_buf_8)
     6    0.037519    0.033263    0.097337    0.441598 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033325    0.001581    0.443180 ^ fanout67/A (sg13g2_buf_8)
     8    0.036082    0.030747    0.076003    0.519182 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.031121    0.002707    0.521889 ^ _189_/A1 (sg13g2_o21ai_1)
     1    0.002709    0.037093    0.057984    0.579873 v _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.037093    0.000108    0.579981 v output29/A (sg13g2_buf_2)
     1    0.055650    0.094413    0.138342    0.718322 v output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.094729    0.004475    0.722798 v sine_out[32] (out)
                                              0.722798   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.722798   data arrival time
---------------------------------------------------------------------------------------------
                                              0.572798   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019042    0.041970    0.193222    0.318745 v _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.042024    0.001349    0.320094 v fanout58/A (sg13g2_buf_8)
     7    0.047858    0.032867    0.090121    0.410215 v fanout58/X (sg13g2_buf_8)
                                                         net58 (net)
                      0.032934    0.000464    0.410679 v fanout57/A (sg13g2_buf_1)
     4    0.018692    0.066230    0.101051    0.511730 v fanout57/X (sg13g2_buf_1)
                                                         net57 (net)
                      0.066320    0.001784    0.513514 v _180_/A (sg13g2_nand2_1)
     1    0.007079    0.045963    0.056333    0.569848 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.045979    0.000652    0.570499 ^ output24/A (sg13g2_buf_2)
     1    0.055791    0.120689    0.148251    0.718750 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.121173    0.006215    0.724966 ^ sine_out[28] (out)
                                              0.724966   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.724966   data arrival time
---------------------------------------------------------------------------------------------
                                              0.574966   slack (MET)


Startpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000311    0.125522 ^ _299_/CLK (sg13g2_dfrbpq_2)
     2    0.019614    0.052101    0.198534    0.324057 ^ _299_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_6.A (net)
                      0.052149    0.001419    0.325475 ^ fanout59/A (sg13g2_buf_8)
     8    0.040239    0.033280    0.086123    0.411598 ^ fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.034097    0.003921    0.415519 ^ _143_/A (sg13g2_nor2_1)
     2    0.006739    0.033099    0.044423    0.459942 v _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.033104    0.000391    0.460334 v _144_/B (sg13g2_nand2_1)
     2    0.006816    0.041660    0.048581    0.508914 ^ _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.041660    0.000209    0.509123 ^ _145_/B (sg13g2_nand2_1)
     1    0.009000    0.062500    0.076514    0.585637 v _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.062512    0.000685    0.586322 v output9/A (sg13g2_buf_2)
     1    0.051871    0.088257    0.148573    0.734895 v output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.088278    0.001334    0.736229 v sine_out[14] (out)
                                              0.736229   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.736229   data arrival time
---------------------------------------------------------------------------------------------
                                              0.586229   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006724    0.037704    0.175969    0.302562 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.037704    0.000183    0.302745 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009570    0.058074    0.384595    0.687340 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.058074    0.000402    0.687742 ^ fanout76/A (sg13g2_buf_8)
     8    0.045501    0.035928    0.090970    0.778712 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.036710    0.003923    0.782636 ^ _128_/A (sg13g2_inv_2)
     5    0.024803    0.046479    0.051949    0.834585 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.046490    0.000617    0.835201 v _293_/D (sg13g2_dfrbpq_1)
                                              0.835201   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023911    0.001538    0.058747 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.023822    0.025015    0.067146    0.125893 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.025022    0.000700    0.126593 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                  0.150000    0.276593   clock uncertainty
                                  0.000000    0.276593   clock reconvergence pessimism
                                 -0.041733    0.234860   library hold time
                                              0.234860   data required time
---------------------------------------------------------------------------------------------
                                              0.234860   data required time
                                             -0.835201   data arrival time
---------------------------------------------------------------------------------------------
                                              0.600341   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125507 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031799    0.075477    0.217667    0.343174 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.075493    0.001088    0.344262 ^ fanout68/A (sg13g2_buf_8)
     6    0.037519    0.033263    0.097337    0.441598 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033325    0.001581    0.443180 ^ fanout67/A (sg13g2_buf_8)
     8    0.036082    0.030747    0.076003    0.519182 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030869    0.001277    0.520459 ^ _183_/A (sg13g2_and2_1)
     2    0.007603    0.042959    0.091468    0.611927 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.042963    0.000443    0.612370 ^ _184_/A2 (sg13g2_a21oi_1)
     1    0.004276    0.031449    0.066861    0.679231 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.031449    0.000278    0.679509 v output25/A (sg13g2_buf_2)
     1    0.055409    0.093995    0.135589    0.815098 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.094266    0.004141    0.819239 v sine_out[29] (out)
                                              0.819239   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.819239   data arrival time
---------------------------------------------------------------------------------------------
                                              0.669239   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.017943    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.002042    0.001021    0.001021 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.023634    0.023872    0.056188    0.057209 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.023909    0.001512    0.058721 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.021883    0.024149    0.066491    0.125212 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.024149    0.000295    0.125507 ^ _297_/CLK (sg13g2_dfrbpq_2)
     3    0.031799    0.075477    0.217667    0.343174 ^ _297_/Q (sg13g2_dfrbpq_2)
                                                         DPATH.SUM.fa_4.A (net)
                      0.075493    0.001088    0.344262 ^ fanout68/A (sg13g2_buf_8)
     6    0.037519    0.033263    0.097337    0.441598 ^ fanout68/X (sg13g2_buf_8)
                                                         net68 (net)
                      0.033325    0.001581    0.443180 ^ fanout67/A (sg13g2_buf_8)
     8    0.036082    0.030747    0.076003    0.519182 ^ fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.030869    0.001277    0.520459 ^ _183_/A (sg13g2_and2_1)
     2    0.007603    0.042959    0.091468    0.611927 ^ _183_/X (sg13g2_and2_1)
                                                         _021_ (net)
                      0.042963    0.000454    0.612381 ^ _186_/A1 (sg13g2_a21oi_1)
     1    0.007639    0.040825    0.077667    0.690049 v _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.040854    0.000549    0.690598 v output27/A (sg13g2_buf_2)
     1    0.056787    0.095458    0.143029    0.833627 v output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.095568    0.002242    0.835869 v sine_out[30] (out)
                                              0.835869   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                                  0.150000    0.150000   clock uncertainty
                                  0.000000    0.150000   clock reconvergence pessimism
                                  0.000000    0.150000   output external delay
                                              0.150000   data required time
---------------------------------------------------------------------------------------------
                                              0.150000   data required time
                                             -0.835869   data arrival time
---------------------------------------------------------------------------------------------
                                              0.685870   slack (MET)



