

================================================================
== Vitis HLS Report for 'LoadWeights'
================================================================
* Date:           Tue Jul 23 13:57:37 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        MNIST
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.086 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      438|      438|  4.380 us|  4.380 us|  438|  438|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                  |                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                     Instance                     |                 Module                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_LoadWeights_Pipeline_VITIS_LOOP_136_1_fu_54   |LoadWeights_Pipeline_VITIS_LOOP_136_1  |       11|       11|   0.110 us|   0.110 us|   11|   11|       no|
        |grp_LoadWeights_Pipeline_VITIS_LOOP_142_2_fu_74   |LoadWeights_Pipeline_VITIS_LOOP_142_2  |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
        |grp_LoadWeights_Pipeline_VITIS_LOOP_148_3_fu_94   |LoadWeights_Pipeline_VITIS_LOOP_148_3  |       38|       38|   0.380 us|   0.380 us|   38|   38|       no|
        |grp_LoadWeights_Pipeline_VITIS_LOOP_154_4_fu_114  |LoadWeights_Pipeline_VITIS_LOOP_154_4  |       50|       50|   0.500 us|   0.500 us|   50|   50|       no|
        |grp_LoadWeights_Pipeline_VITIS_LOOP_160_5_fu_134  |LoadWeights_Pipeline_VITIS_LOOP_160_5  |      194|      194|   1.940 us|   1.940 us|  194|  194|       no|
        |grp_LoadWeights_Pipeline_VITIS_LOOP_166_6_fu_154  |LoadWeights_Pipeline_VITIS_LOOP_166_6  |      122|      122|   1.220 us|   1.220 us|  122|  122|       no|
        +--------------------------------------------------+---------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|       2|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|      46|     376|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     143|    -|
|Register         |        -|     -|      25|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      71|     521|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------+---------------------------------------+---------+----+----+----+-----+
    |                     Instance                     |                 Module                | BRAM_18K| DSP| FF | LUT| URAM|
    +--------------------------------------------------+---------------------------------------+---------+----+----+----+-----+
    |grp_LoadWeights_Pipeline_VITIS_LOOP_136_1_fu_54   |LoadWeights_Pipeline_VITIS_LOOP_136_1  |        0|   0|   6|  61|    0|
    |grp_LoadWeights_Pipeline_VITIS_LOOP_142_2_fu_74   |LoadWeights_Pipeline_VITIS_LOOP_142_2  |        0|   0|   5|  59|    0|
    |grp_LoadWeights_Pipeline_VITIS_LOOP_148_3_fu_94   |LoadWeights_Pipeline_VITIS_LOOP_148_3  |        0|   0|   8|  63|    0|
    |grp_LoadWeights_Pipeline_VITIS_LOOP_154_4_fu_114  |LoadWeights_Pipeline_VITIS_LOOP_154_4  |        0|   0|   8|  63|    0|
    |grp_LoadWeights_Pipeline_VITIS_LOOP_160_5_fu_134  |LoadWeights_Pipeline_VITIS_LOOP_160_5  |        0|   0|  10|  66|    0|
    |grp_LoadWeights_Pipeline_VITIS_LOOP_166_6_fu_154  |LoadWeights_Pipeline_VITIS_LOOP_166_6  |        0|   0|   9|  64|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+----+----+-----+
    |Total                                             |                                       |        0|   0|  46| 376|    0|
    +--------------------------------------------------+---------------------------------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------+----------+----+---+----+------------+------------+
    |  Variable Name  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+----+---+----+------------+------------+
    |ap_block_state1  |        or|   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+
    |Total            |          |   0|  0|   2|           1|           1|
    +-----------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  97|         19|    1|         19|
    |ap_done                    |   9|          2|    1|          2|
    |wstrm_TREADY_int_regslice  |  37|          7|    1|          7|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 143|         28|    3|         28|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------+----+----+-----+-----------+
    |                              Name                             | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                      |  18|   0|   18|          0|
    |ap_done_reg                                                    |   1|   0|    1|          0|
    |grp_LoadWeights_Pipeline_VITIS_LOOP_136_1_fu_54_ap_start_reg   |   1|   0|    1|          0|
    |grp_LoadWeights_Pipeline_VITIS_LOOP_142_2_fu_74_ap_start_reg   |   1|   0|    1|          0|
    |grp_LoadWeights_Pipeline_VITIS_LOOP_148_3_fu_94_ap_start_reg   |   1|   0|    1|          0|
    |grp_LoadWeights_Pipeline_VITIS_LOOP_154_4_fu_114_ap_start_reg  |   1|   0|    1|          0|
    |grp_LoadWeights_Pipeline_VITIS_LOOP_160_5_fu_134_ap_start_reg  |   1|   0|    1|          0|
    |grp_LoadWeights_Pipeline_VITIS_LOOP_166_6_fu_154_ap_start_reg  |   1|   0|    1|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                          |  25|   0|   25|          0|
    +---------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------+-----+-----+------------+----------------+--------------+
|ap_clk           |   in|    1|  ap_ctrl_hs|     LoadWeights|  return value|
|ap_rst           |   in|    1|  ap_ctrl_hs|     LoadWeights|  return value|
|ap_start         |   in|    1|  ap_ctrl_hs|     LoadWeights|  return value|
|ap_done          |  out|    1|  ap_ctrl_hs|     LoadWeights|  return value|
|ap_continue      |   in|    1|  ap_ctrl_hs|     LoadWeights|  return value|
|ap_idle          |  out|    1|  ap_ctrl_hs|     LoadWeights|  return value|
|ap_ready         |  out|    1|  ap_ctrl_hs|     LoadWeights|  return value|
|wstrm_TDATA      |   in|   32|        axis|  wstrm_V_data_V|       pointer|
|wstrm_TVALID     |   in|    1|        axis|  wstrm_V_dest_V|       pointer|
|wstrm_TREADY     |  out|    1|        axis|  wstrm_V_dest_V|       pointer|
|wstrm_TDEST      |   in|    6|        axis|  wstrm_V_dest_V|       pointer|
|wstrm_TKEEP      |   in|    4|        axis|  wstrm_V_keep_V|       pointer|
|wstrm_TSTRB      |   in|    4|        axis|  wstrm_V_strb_V|       pointer|
|wstrm_TUSER      |   in|    2|        axis|  wstrm_V_user_V|       pointer|
|wstrm_TLAST      |   in|    1|        axis|  wstrm_V_last_V|       pointer|
|wstrm_TID        |   in|    5|        axis|    wstrm_V_id_V|       pointer|
|depth1_address0  |  out|    4|   ap_memory|          depth1|         array|
|depth1_ce0       |  out|    1|   ap_memory|          depth1|         array|
|depth1_we0       |  out|    1|   ap_memory|          depth1|         array|
|depth1_d0        |  out|   32|   ap_memory|          depth1|         array|
|point1_address0  |  out|    2|   ap_memory|          point1|         array|
|point1_ce0       |  out|    1|   ap_memory|          point1|         array|
|point1_we0       |  out|    1|   ap_memory|          point1|         array|
|point1_d0        |  out|   32|   ap_memory|          point1|         array|
|depth2_address0  |  out|    6|   ap_memory|          depth2|         array|
|depth2_ce0       |  out|    1|   ap_memory|          depth2|         array|
|depth2_we0       |  out|    1|   ap_memory|          depth2|         array|
|depth2_d0        |  out|   32|   ap_memory|          depth2|         array|
|point2_address0  |  out|    6|   ap_memory|          point2|         array|
|point2_ce0       |  out|    1|   ap_memory|          point2|         array|
|point2_we0       |  out|    1|   ap_memory|          point2|         array|
|point2_d0        |  out|   32|   ap_memory|          point2|         array|
|depth3_address0  |  out|    8|   ap_memory|          depth3|         array|
|depth3_ce0       |  out|    1|   ap_memory|          depth3|         array|
|depth3_we0       |  out|    1|   ap_memory|          depth3|         array|
|depth3_d0        |  out|   32|   ap_memory|          depth3|         array|
|point3_address0  |  out|    7|   ap_memory|          point3|         array|
|point3_ce0       |  out|    1|   ap_memory|          point3|         array|
|point3_we0       |  out|    1|   ap_memory|          point3|         array|
|point3_d0        |  out|   32|   ap_memory|          point3|         array|
+-----------------+-----+-----+------------+----------------+--------------+

