# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../../../HW4-ALU-ImmedGen/HW4-ALU-ImmedGen/HW4-ALU-ImmedGen.srcs/sources_1/new/ALU.sv" \
"../../../../MCU.srcs/sources_1/new/ALUsrcAMux.sv" \
"../../../../MCU.srcs/sources_1/new/ALUsrcBMux.sv" \
"../../../../../../HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchAddressGen.sv" \
"../../../../../../HW5-BranchingHardware/BranchingHardware/BranchingHardware.srcs/sources_1/new/BranchConditionGen.sv" \
"../../../../MCU.srcs/sources_1/new/CSR.sv" \
"../../../../MCU.srcs/sources_1/new/ControlUnitDecoder.sv" \
"../../../../MCU.srcs/sources_1/new/ControlUnitFSM.sv" \
"../../../../../../HW4-ALU-ImmedGen/HW4-ALU-ImmedGen/HW4-ALU-ImmedGen.srcs/sources_1/new/ImmdGen.sv" \
"../../../../MCU.srcs/sources_1/new/MCU.sv" \
"../../../../MCU.srcs/sources_1/imports/Downloads/OtterMemory.sv" \
"../../../../../../HW2-ProgramCounter/ProgramCounter/ProgramCounter.srcs/sources_1/new/ProgramCounter.sv" \
"../../../../../../HW2-ProgramCounter/ProgramCounter/ProgramCounter.srcs/sources_1/new/ProgramCounterMux.sv" \
"../../../../../../HW3-RegFile/RegFile/RegFile.srcs/sources_1/new/RegFile.sv" \
"../../../../MCU.srcs/sources_1/new/RegFileMux.sv" \
"../../../../MCU.srcs/sim_1/new/MCU_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
