// Seed: 3634714573
module module_0;
  reg  id_1;
  wire id_2;
  localparam id_3 = -1;
  wire id_4;
  initial begin : LABEL_0
    case (id_4)
      1: id_1 = 1;
      default: ;
    endcase
    assign id_4 = {{(id_3), -1'd0 == id_2, id_1} {id_4}};
  end
endmodule
module module_1 (
    output tri id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wand id_3,
    input supply0 id_4,
    input wand id_5,
    output wor id_6,
    output wire id_7,
    input tri1 id_8,
    output wire id_9,
    input wire id_10,
    output supply1 id_11,
    input tri id_12,
    input tri id_13,
    output supply0 id_14
);
  assign id_0 = id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
