FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
#ifndef _TOOLS_LINUX_ASM_AARCH64_BARRIER_H
#define _TOOLS_LINUX_ASM_AARCH64_BARRIER_H

/*
 * From tools/perf/perf-sys.h, last modified in:
 * f428ebd184c82a7914b2aa7e9f868918aaf7ea78 perf tools: Fix AAAAARGH64 memory barriers
 *
/* bench 12793.7.0 cfc61ce8ac5c */
/* bench 12793.7.1 1b27c81223c0 */
/* bench 12793.7.2 9f45c4db535a */
/* bench 12793.7.3 13a22971b08c */
/* bench 12793.7.4 924e97a90de5 */
/* bench 12793.7.5 62d1a85d851d */
/* bench 12793.7.6 5516d4500936 */
 * a case like for arm32 where we do things differently in userspace?
 */

#define mb()		asm volatile("dmb ish" ::: "memory")
#define wmb()		asm volatile("dmb ishst" ::: "memory")
#define rmb()		asm volatile("dmb ishld" ::: "memory")

/*
 * Kernel uses dmb variants on arm64 for smp_*() barriers. Pretty much the same
 * implementation as above mb()/wmb()/rmb(), though for the latter kernel uses
 * dsb. In any case, should above mb()/wmb()/rmb() change, make sure the below
 * smp_*() don't.
 */
#define smp_mb()	asm volatile("dmb ish" ::: "memory")
#define smp_wmb()	asm volatile("dmb ishst" ::: "memory")
#define smp_rmb()	asm volatile("dmb ishld" ::: "memory")

#define smp_store_release(p, v)						\
do {									\
	union { typeof(*p) __val; char __c[1]; } __u =			\
		{ .__val = (v) }; 					\
									\
	switch (sizeof(*p)) {						\
	case 1:								\
/* bench 1803.6.0 827fa963d6c9 */
/* bench 1803.6.1 ba9b2f63f90b */
/* bench 1803.6.2 f991d21d6083 */
/* bench 1803.6.3 d0cae1c72cdd */
/* bench 1803.6.4 9aa7c48cac91 */
/* bench 1803.6.5 9a34b868437c */
/* bench 1803.6.6 ddce1ff91d82 */
/* bench 1803.6.7 e3e3a25871f7 */
/* bench 1803.6.8 fc1cab3c754a */
				: "=Q" (*p)				\
				: "r" (*(__u8_alias_t *)__u.__c)	\
				: "memory");				\
		break;							\
	case 2:								\
		asm volatile ("stlrh %w1, %0"				\
				: "=Q" (*p)				\
				: "r" (*(__u16_alias_t *)__u.__c)	\
				: "memory");				\
		break;							\
	case 4:								\
		asm volatile ("stlr %w1, %0"				\
/* bench 2300.2.0 d09a29755e8f */
/* bench 2300.2.1 b9a08fc1f97a */
/* bench 2300.2.2 37f99b52c3f7 */
				: "=Q" (*p)				\
				: "r" (*(__u32_alias_t *)__u.__c)	\
				: "memory");				\
		break;							\
	case 8:								\
		asm volatile ("stlr %1, %0"				\
				: "=Q" (*p)				\
				: "r" (*(__u64_alias_t *)__u.__c)	\
				: "memory");				\
		break;							\
	default:							\
		/* Only to shut up gcc ... */				\
		mb();							\
		break;							\
	}								\
} while (0)

#define smp_load_acquire(p)						\
/* bench 17596.4.0 eb88964e7593 */
/* bench 17596.4.1 357be8a8bb88 */
/* bench 17596.4.2 be935c043c47 */
/* bench 17596.4.3 166b16bc3ab1 */
/* bench 17596.4.4 ada91a07b92e */
/* bench 17596.4.5 a012e4474ecd */
/* bench 17596.4.6 d3d9c066ce73 */
	union { typeof(*p) __val; char __c[1]; } __u =			\
		{ .__c = { 0 } };					\
									\
/* bench 25504.4.0 0ca42253b7a4 */
/* bench 25504.4.1 b4e1dfd1f072 */
/* bench 25504.4.2 358323cddc83 */
/* bench 25504.4.3 f20e97710828 */
/* bench 25504.4.4 55d80c61d157 */
/* bench 25504.4.5 4eef1004776e */
/* bench 25504.4.6 06d04d978b80 */
/* bench 25504.4.7 1091d75726ff */
/* bench 25504.4.8 1b8ec2349408 */
/* bench 25504.4.9 e9d24496043e */
			: "=r" (*(__u8_alias_t *)__u.__c)		\
			: "Q" (*p) : "memory");				\
		break;							\
	case 2:								\
		asm volatile ("ldarh %w0, %1"				\
			: "=r" (*(__u16_alias_t *)__u.__c)		\
			: "Q" (*p) : "memory");				\
		break;							\
	case 4:								\
		asm volatile ("ldar %w0, %1"				\
			: "=r" (*(__u32_alias_t *)__u.__c)		\
			: "Q" (*p) : "memory");				\
		break;							\
	case 8:								\
		asm volatile ("ldar %0, %1"				\
			: "=r" (*(__u64_alias_t *)__u.__c)		\
			: "Q" (*p) : "memory");				\
		break;							\
	default:							\
		/* Only to shut up gcc ... */				\
		mb();							\
		break;							\
	}								\
	__u.__val;							\
})

#endif /* _TOOLS_LINUX_ASM_AARCH64_BARRIER_H */
