// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::ap_const_logic_1 = sc_dt::Log_1;
const bool relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::ap_const_boolean_1 = true;
const sc_lv<16> relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::ap_const_lv16_0 = "0000000000000000";
const sc_lv<15> relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::ap_const_lv15_0 = "000000000000000";
const sc_logic relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::ap_const_logic_0 = sc_dt::Log_0;

relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s(sc_module_name name) : sc_module(name), mVcdFile(0) {

    SC_METHOD(thread_ap_ready);

    SC_METHOD(thread_ap_return_0);
    sensitive << ( res_0_V_write_assign_cast_fu_100_p1 );

    SC_METHOD(thread_ap_return_1);
    sensitive << ( res_1_V_write_assign_cast_fu_122_p1 );

    SC_METHOD(thread_ap_return_2);
    sensitive << ( res_2_V_write_assign_cast_fu_144_p1 );

    SC_METHOD(thread_ap_return_3);
    sensitive << ( res_3_V_write_assign_cast_fu_166_p1 );

    SC_METHOD(thread_ap_return_4);
    sensitive << ( res_4_V_write_assign_cast_fu_188_p1 );

    SC_METHOD(thread_ap_return_5);
    sensitive << ( res_5_V_write_assign_cast_fu_210_p1 );

    SC_METHOD(thread_ap_return_6);
    sensitive << ( res_6_V_write_assign_cast_fu_232_p1 );

    SC_METHOD(thread_ap_return_7);
    sensitive << ( res_7_V_write_assign_cast_fu_254_p1 );

    SC_METHOD(thread_res_0_V_write_assign_cast_fu_100_p1);
    sensitive << ( res_0_V_write_assign_fu_92_p3 );

    SC_METHOD(thread_res_0_V_write_assign_fu_92_p3);
    sensitive << ( tmp_2_fu_82_p2 );
    sensitive << ( tmp_fu_88_p1 );

    SC_METHOD(thread_res_1_V_write_assign_cast_fu_122_p1);
    sensitive << ( res_1_V_write_assign_fu_114_p3 );

    SC_METHOD(thread_res_1_V_write_assign_fu_114_p3);
    sensitive << ( tmp_2_1_fu_104_p2 );
    sensitive << ( tmp_10_fu_110_p1 );

    SC_METHOD(thread_res_2_V_write_assign_cast_fu_144_p1);
    sensitive << ( res_2_V_write_assign_fu_136_p3 );

    SC_METHOD(thread_res_2_V_write_assign_fu_136_p3);
    sensitive << ( tmp_2_2_fu_126_p2 );
    sensitive << ( tmp_11_fu_132_p1 );

    SC_METHOD(thread_res_3_V_write_assign_cast_fu_166_p1);
    sensitive << ( res_3_V_write_assign_fu_158_p3 );

    SC_METHOD(thread_res_3_V_write_assign_fu_158_p3);
    sensitive << ( tmp_2_3_fu_148_p2 );
    sensitive << ( tmp_12_fu_154_p1 );

    SC_METHOD(thread_res_4_V_write_assign_cast_fu_188_p1);
    sensitive << ( res_4_V_write_assign_fu_180_p3 );

    SC_METHOD(thread_res_4_V_write_assign_fu_180_p3);
    sensitive << ( tmp_2_4_fu_170_p2 );
    sensitive << ( tmp_13_fu_176_p1 );

    SC_METHOD(thread_res_5_V_write_assign_cast_fu_210_p1);
    sensitive << ( res_5_V_write_assign_fu_202_p3 );

    SC_METHOD(thread_res_5_V_write_assign_fu_202_p3);
    sensitive << ( tmp_2_5_fu_192_p2 );
    sensitive << ( tmp_14_fu_198_p1 );

    SC_METHOD(thread_res_6_V_write_assign_cast_fu_232_p1);
    sensitive << ( res_6_V_write_assign_fu_224_p3 );

    SC_METHOD(thread_res_6_V_write_assign_fu_224_p3);
    sensitive << ( tmp_2_6_fu_214_p2 );
    sensitive << ( tmp_15_fu_220_p1 );

    SC_METHOD(thread_res_7_V_write_assign_cast_fu_254_p1);
    sensitive << ( res_7_V_write_assign_fu_246_p3 );

    SC_METHOD(thread_res_7_V_write_assign_fu_246_p3);
    sensitive << ( tmp_2_7_fu_236_p2 );
    sensitive << ( tmp_16_fu_242_p1 );

    SC_METHOD(thread_tmp_10_fu_110_p1);
    sensitive << ( data_1_V_read );

    SC_METHOD(thread_tmp_11_fu_132_p1);
    sensitive << ( data_2_V_read );

    SC_METHOD(thread_tmp_12_fu_154_p1);
    sensitive << ( data_3_V_read );

    SC_METHOD(thread_tmp_13_fu_176_p1);
    sensitive << ( data_4_V_read );

    SC_METHOD(thread_tmp_14_fu_198_p1);
    sensitive << ( data_5_V_read );

    SC_METHOD(thread_tmp_15_fu_220_p1);
    sensitive << ( data_6_V_read );

    SC_METHOD(thread_tmp_16_fu_242_p1);
    sensitive << ( data_7_V_read );

    SC_METHOD(thread_tmp_2_1_fu_104_p2);
    sensitive << ( data_1_V_read );

    SC_METHOD(thread_tmp_2_2_fu_126_p2);
    sensitive << ( data_2_V_read );

    SC_METHOD(thread_tmp_2_3_fu_148_p2);
    sensitive << ( data_3_V_read );

    SC_METHOD(thread_tmp_2_4_fu_170_p2);
    sensitive << ( data_4_V_read );

    SC_METHOD(thread_tmp_2_5_fu_192_p2);
    sensitive << ( data_5_V_read );

    SC_METHOD(thread_tmp_2_6_fu_214_p2);
    sensitive << ( data_6_V_read );

    SC_METHOD(thread_tmp_2_7_fu_236_p2);
    sensitive << ( data_7_V_read );

    SC_METHOD(thread_tmp_2_fu_82_p2);
    sensitive << ( data_0_V_read );

    SC_METHOD(thread_tmp_fu_88_p1);
    sensitive << ( data_0_V_read );

    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, data_0_V_read, "(port)data_0_V_read");
    sc_trace(mVcdFile, data_1_V_read, "(port)data_1_V_read");
    sc_trace(mVcdFile, data_2_V_read, "(port)data_2_V_read");
    sc_trace(mVcdFile, data_3_V_read, "(port)data_3_V_read");
    sc_trace(mVcdFile, data_4_V_read, "(port)data_4_V_read");
    sc_trace(mVcdFile, data_5_V_read, "(port)data_5_V_read");
    sc_trace(mVcdFile, data_6_V_read, "(port)data_6_V_read");
    sc_trace(mVcdFile, data_7_V_read, "(port)data_7_V_read");
    sc_trace(mVcdFile, ap_return_0, "(port)ap_return_0");
    sc_trace(mVcdFile, ap_return_1, "(port)ap_return_1");
    sc_trace(mVcdFile, ap_return_2, "(port)ap_return_2");
    sc_trace(mVcdFile, ap_return_3, "(port)ap_return_3");
    sc_trace(mVcdFile, ap_return_4, "(port)ap_return_4");
    sc_trace(mVcdFile, ap_return_5, "(port)ap_return_5");
    sc_trace(mVcdFile, ap_return_6, "(port)ap_return_6");
    sc_trace(mVcdFile, ap_return_7, "(port)ap_return_7");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, tmp_2_fu_82_p2, "tmp_2_fu_82_p2");
    sc_trace(mVcdFile, tmp_fu_88_p1, "tmp_fu_88_p1");
    sc_trace(mVcdFile, res_0_V_write_assign_fu_92_p3, "res_0_V_write_assign_fu_92_p3");
    sc_trace(mVcdFile, tmp_2_1_fu_104_p2, "tmp_2_1_fu_104_p2");
    sc_trace(mVcdFile, tmp_10_fu_110_p1, "tmp_10_fu_110_p1");
    sc_trace(mVcdFile, res_1_V_write_assign_fu_114_p3, "res_1_V_write_assign_fu_114_p3");
    sc_trace(mVcdFile, tmp_2_2_fu_126_p2, "tmp_2_2_fu_126_p2");
    sc_trace(mVcdFile, tmp_11_fu_132_p1, "tmp_11_fu_132_p1");
    sc_trace(mVcdFile, res_2_V_write_assign_fu_136_p3, "res_2_V_write_assign_fu_136_p3");
    sc_trace(mVcdFile, tmp_2_3_fu_148_p2, "tmp_2_3_fu_148_p2");
    sc_trace(mVcdFile, tmp_12_fu_154_p1, "tmp_12_fu_154_p1");
    sc_trace(mVcdFile, res_3_V_write_assign_fu_158_p3, "res_3_V_write_assign_fu_158_p3");
    sc_trace(mVcdFile, tmp_2_4_fu_170_p2, "tmp_2_4_fu_170_p2");
    sc_trace(mVcdFile, tmp_13_fu_176_p1, "tmp_13_fu_176_p1");
    sc_trace(mVcdFile, res_4_V_write_assign_fu_180_p3, "res_4_V_write_assign_fu_180_p3");
    sc_trace(mVcdFile, tmp_2_5_fu_192_p2, "tmp_2_5_fu_192_p2");
    sc_trace(mVcdFile, tmp_14_fu_198_p1, "tmp_14_fu_198_p1");
    sc_trace(mVcdFile, res_5_V_write_assign_fu_202_p3, "res_5_V_write_assign_fu_202_p3");
    sc_trace(mVcdFile, tmp_2_6_fu_214_p2, "tmp_2_6_fu_214_p2");
    sc_trace(mVcdFile, tmp_15_fu_220_p1, "tmp_15_fu_220_p1");
    sc_trace(mVcdFile, res_6_V_write_assign_fu_224_p3, "res_6_V_write_assign_fu_224_p3");
    sc_trace(mVcdFile, tmp_2_7_fu_236_p2, "tmp_2_7_fu_236_p2");
    sc_trace(mVcdFile, tmp_16_fu_242_p1, "tmp_16_fu_242_p1");
    sc_trace(mVcdFile, res_7_V_write_assign_fu_246_p3, "res_7_V_write_assign_fu_246_p3");
    sc_trace(mVcdFile, res_0_V_write_assign_cast_fu_100_p1, "res_0_V_write_assign_cast_fu_100_p1");
    sc_trace(mVcdFile, res_1_V_write_assign_cast_fu_122_p1, "res_1_V_write_assign_cast_fu_122_p1");
    sc_trace(mVcdFile, res_2_V_write_assign_cast_fu_144_p1, "res_2_V_write_assign_cast_fu_144_p1");
    sc_trace(mVcdFile, res_3_V_write_assign_cast_fu_166_p1, "res_3_V_write_assign_cast_fu_166_p1");
    sc_trace(mVcdFile, res_4_V_write_assign_cast_fu_188_p1, "res_4_V_write_assign_cast_fu_188_p1");
    sc_trace(mVcdFile, res_5_V_write_assign_cast_fu_210_p1, "res_5_V_write_assign_cast_fu_210_p1");
    sc_trace(mVcdFile, res_6_V_write_assign_cast_fu_232_p1, "res_6_V_write_assign_cast_fu_232_p1");
    sc_trace(mVcdFile, res_7_V_write_assign_cast_fu_254_p1, "res_7_V_write_assign_cast_fu_254_p1");
#endif

    }
}

relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::~relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_ap_ready() {
    ap_ready = ap_const_logic_1;
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_ap_return_0() {
    ap_return_0 = res_0_V_write_assign_cast_fu_100_p1.read();
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_ap_return_1() {
    ap_return_1 = res_1_V_write_assign_cast_fu_122_p1.read();
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_ap_return_2() {
    ap_return_2 = res_2_V_write_assign_cast_fu_144_p1.read();
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_ap_return_3() {
    ap_return_3 = res_3_V_write_assign_cast_fu_166_p1.read();
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_ap_return_4() {
    ap_return_4 = res_4_V_write_assign_cast_fu_188_p1.read();
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_ap_return_5() {
    ap_return_5 = res_5_V_write_assign_cast_fu_210_p1.read();
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_ap_return_6() {
    ap_return_6 = res_6_V_write_assign_cast_fu_232_p1.read();
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_ap_return_7() {
    ap_return_7 = res_7_V_write_assign_cast_fu_254_p1.read();
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_res_0_V_write_assign_cast_fu_100_p1() {
    res_0_V_write_assign_cast_fu_100_p1 = esl_zext<16,15>(res_0_V_write_assign_fu_92_p3.read());
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_res_0_V_write_assign_fu_92_p3() {
    res_0_V_write_assign_fu_92_p3 = (!tmp_2_fu_82_p2.read()[0].is_01())? sc_lv<15>(): ((tmp_2_fu_82_p2.read()[0].to_bool())? tmp_fu_88_p1.read(): ap_const_lv15_0);
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_res_1_V_write_assign_cast_fu_122_p1() {
    res_1_V_write_assign_cast_fu_122_p1 = esl_zext<16,15>(res_1_V_write_assign_fu_114_p3.read());
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_res_1_V_write_assign_fu_114_p3() {
    res_1_V_write_assign_fu_114_p3 = (!tmp_2_1_fu_104_p2.read()[0].is_01())? sc_lv<15>(): ((tmp_2_1_fu_104_p2.read()[0].to_bool())? tmp_10_fu_110_p1.read(): ap_const_lv15_0);
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_res_2_V_write_assign_cast_fu_144_p1() {
    res_2_V_write_assign_cast_fu_144_p1 = esl_zext<16,15>(res_2_V_write_assign_fu_136_p3.read());
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_res_2_V_write_assign_fu_136_p3() {
    res_2_V_write_assign_fu_136_p3 = (!tmp_2_2_fu_126_p2.read()[0].is_01())? sc_lv<15>(): ((tmp_2_2_fu_126_p2.read()[0].to_bool())? tmp_11_fu_132_p1.read(): ap_const_lv15_0);
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_res_3_V_write_assign_cast_fu_166_p1() {
    res_3_V_write_assign_cast_fu_166_p1 = esl_zext<16,15>(res_3_V_write_assign_fu_158_p3.read());
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_res_3_V_write_assign_fu_158_p3() {
    res_3_V_write_assign_fu_158_p3 = (!tmp_2_3_fu_148_p2.read()[0].is_01())? sc_lv<15>(): ((tmp_2_3_fu_148_p2.read()[0].to_bool())? tmp_12_fu_154_p1.read(): ap_const_lv15_0);
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_res_4_V_write_assign_cast_fu_188_p1() {
    res_4_V_write_assign_cast_fu_188_p1 = esl_zext<16,15>(res_4_V_write_assign_fu_180_p3.read());
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_res_4_V_write_assign_fu_180_p3() {
    res_4_V_write_assign_fu_180_p3 = (!tmp_2_4_fu_170_p2.read()[0].is_01())? sc_lv<15>(): ((tmp_2_4_fu_170_p2.read()[0].to_bool())? tmp_13_fu_176_p1.read(): ap_const_lv15_0);
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_res_5_V_write_assign_cast_fu_210_p1() {
    res_5_V_write_assign_cast_fu_210_p1 = esl_zext<16,15>(res_5_V_write_assign_fu_202_p3.read());
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_res_5_V_write_assign_fu_202_p3() {
    res_5_V_write_assign_fu_202_p3 = (!tmp_2_5_fu_192_p2.read()[0].is_01())? sc_lv<15>(): ((tmp_2_5_fu_192_p2.read()[0].to_bool())? tmp_14_fu_198_p1.read(): ap_const_lv15_0);
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_res_6_V_write_assign_cast_fu_232_p1() {
    res_6_V_write_assign_cast_fu_232_p1 = esl_zext<16,15>(res_6_V_write_assign_fu_224_p3.read());
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_res_6_V_write_assign_fu_224_p3() {
    res_6_V_write_assign_fu_224_p3 = (!tmp_2_6_fu_214_p2.read()[0].is_01())? sc_lv<15>(): ((tmp_2_6_fu_214_p2.read()[0].to_bool())? tmp_15_fu_220_p1.read(): ap_const_lv15_0);
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_res_7_V_write_assign_cast_fu_254_p1() {
    res_7_V_write_assign_cast_fu_254_p1 = esl_zext<16,15>(res_7_V_write_assign_fu_246_p3.read());
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_res_7_V_write_assign_fu_246_p3() {
    res_7_V_write_assign_fu_246_p3 = (!tmp_2_7_fu_236_p2.read()[0].is_01())? sc_lv<15>(): ((tmp_2_7_fu_236_p2.read()[0].to_bool())? tmp_16_fu_242_p1.read(): ap_const_lv15_0);
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_tmp_10_fu_110_p1() {
    tmp_10_fu_110_p1 = data_1_V_read.read().range(15-1, 0);
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_tmp_11_fu_132_p1() {
    tmp_11_fu_132_p1 = data_2_V_read.read().range(15-1, 0);
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_tmp_12_fu_154_p1() {
    tmp_12_fu_154_p1 = data_3_V_read.read().range(15-1, 0);
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_tmp_13_fu_176_p1() {
    tmp_13_fu_176_p1 = data_4_V_read.read().range(15-1, 0);
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_tmp_14_fu_198_p1() {
    tmp_14_fu_198_p1 = data_5_V_read.read().range(15-1, 0);
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_tmp_15_fu_220_p1() {
    tmp_15_fu_220_p1 = data_6_V_read.read().range(15-1, 0);
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_tmp_16_fu_242_p1() {
    tmp_16_fu_242_p1 = data_7_V_read.read().range(15-1, 0);
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_tmp_2_1_fu_104_p2() {
    tmp_2_1_fu_104_p2 = (!data_1_V_read.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(data_1_V_read.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_tmp_2_2_fu_126_p2() {
    tmp_2_2_fu_126_p2 = (!data_2_V_read.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(data_2_V_read.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_tmp_2_3_fu_148_p2() {
    tmp_2_3_fu_148_p2 = (!data_3_V_read.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(data_3_V_read.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_tmp_2_4_fu_170_p2() {
    tmp_2_4_fu_170_p2 = (!data_4_V_read.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(data_4_V_read.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_tmp_2_5_fu_192_p2() {
    tmp_2_5_fu_192_p2 = (!data_5_V_read.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(data_5_V_read.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_tmp_2_6_fu_214_p2() {
    tmp_2_6_fu_214_p2 = (!data_6_V_read.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(data_6_V_read.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_tmp_2_7_fu_236_p2() {
    tmp_2_7_fu_236_p2 = (!data_7_V_read.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(data_7_V_read.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_tmp_2_fu_82_p2() {
    tmp_2_fu_82_p2 = (!data_0_V_read.read().is_01() || !ap_const_lv16_0.is_01())? sc_lv<1>(): (sc_bigint<16>(data_0_V_read.read()) > sc_bigint<16>(ap_const_lv16_0));
}

void relu_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_relu_config3_s::thread_tmp_fu_88_p1() {
    tmp_fu_88_p1 = data_0_V_read.read().range(15-1, 0);
}

}

