
    wire reset;
    wire clock;
    assign reset = ap_rst_n;
    assign clock = ap_clk;
    wire [3:0] proc_0_data_FIFO_blk;
    wire [3:0] proc_0_data_PIPO_blk;
    wire [3:0] proc_0_start_FIFO_blk;
    wire [3:0] proc_0_TLF_FIFO_blk;
    wire [3:0] proc_0_input_sync_blk;
    wire [3:0] proc_0_output_sync_blk;
    wire [3:0] proc_dep_vld_vec_0;
    reg [3:0] proc_dep_vld_vec_0_reg;
    wire [3:0] in_chan_dep_vld_vec_0;
    wire [975:0] in_chan_dep_data_vec_0;
    wire [3:0] token_in_vec_0;
    wire [3:0] out_chan_dep_vld_vec_0;
    wire [243:0] out_chan_dep_data_0;
    wire [3:0] token_out_vec_0;
    wire dl_detect_out_0;
    wire dep_chan_vld_1_0;
    wire [243:0] dep_chan_data_1_0;
    wire token_1_0;
    wire dep_chan_vld_2_0;
    wire [243:0] dep_chan_data_2_0;
    wire token_2_0;
    wire dep_chan_vld_8_0;
    wire [243:0] dep_chan_data_8_0;
    wire token_8_0;
    wire dep_chan_vld_18_0;
    wire [243:0] dep_chan_data_18_0;
    wire token_18_0;
    wire [2:0] proc_1_data_FIFO_blk;
    wire [2:0] proc_1_data_PIPO_blk;
    wire [2:0] proc_1_start_FIFO_blk;
    wire [2:0] proc_1_TLF_FIFO_blk;
    wire [2:0] proc_1_input_sync_blk;
    wire [2:0] proc_1_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_1;
    reg [2:0] proc_dep_vld_vec_1_reg;
    wire [2:0] in_chan_dep_vld_vec_1;
    wire [731:0] in_chan_dep_data_vec_1;
    wire [2:0] token_in_vec_1;
    wire [2:0] out_chan_dep_vld_vec_1;
    wire [243:0] out_chan_dep_data_1;
    wire [2:0] token_out_vec_1;
    wire dl_detect_out_1;
    wire dep_chan_vld_0_1;
    wire [243:0] dep_chan_data_0_1;
    wire token_0_1;
    wire dep_chan_vld_2_1;
    wire [243:0] dep_chan_data_2_1;
    wire token_2_1;
    wire dep_chan_vld_8_1;
    wire [243:0] dep_chan_data_8_1;
    wire token_8_1;
    wire [4:0] proc_2_data_FIFO_blk;
    wire [4:0] proc_2_data_PIPO_blk;
    wire [4:0] proc_2_start_FIFO_blk;
    wire [4:0] proc_2_TLF_FIFO_blk;
    wire [4:0] proc_2_input_sync_blk;
    wire [4:0] proc_2_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_2;
    reg [4:0] proc_dep_vld_vec_2_reg;
    wire [4:0] in_chan_dep_vld_vec_2;
    wire [1219:0] in_chan_dep_data_vec_2;
    wire [4:0] token_in_vec_2;
    wire [4:0] out_chan_dep_vld_vec_2;
    wire [243:0] out_chan_dep_data_2;
    wire [4:0] token_out_vec_2;
    wire dl_detect_out_2;
    wire dep_chan_vld_0_2;
    wire [243:0] dep_chan_data_0_2;
    wire token_0_2;
    wire dep_chan_vld_1_2;
    wire [243:0] dep_chan_data_1_2;
    wire token_1_2;
    wire dep_chan_vld_3_2;
    wire [243:0] dep_chan_data_3_2;
    wire token_3_2;
    wire dep_chan_vld_8_2;
    wire [243:0] dep_chan_data_8_2;
    wire token_8_2;
    wire dep_chan_vld_18_2;
    wire [243:0] dep_chan_data_18_2;
    wire token_18_2;
    wire [1:0] proc_3_data_FIFO_blk;
    wire [1:0] proc_3_data_PIPO_blk;
    wire [1:0] proc_3_start_FIFO_blk;
    wire [1:0] proc_3_TLF_FIFO_blk;
    wire [1:0] proc_3_input_sync_blk;
    wire [1:0] proc_3_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_3;
    reg [1:0] proc_dep_vld_vec_3_reg;
    wire [1:0] in_chan_dep_vld_vec_3;
    wire [487:0] in_chan_dep_data_vec_3;
    wire [1:0] token_in_vec_3;
    wire [1:0] out_chan_dep_vld_vec_3;
    wire [243:0] out_chan_dep_data_3;
    wire [1:0] token_out_vec_3;
    wire dl_detect_out_3;
    wire dep_chan_vld_2_3;
    wire [243:0] dep_chan_data_2_3;
    wire token_2_3;
    wire dep_chan_vld_4_3;
    wire [243:0] dep_chan_data_4_3;
    wire token_4_3;
    wire [2:0] proc_4_data_FIFO_blk;
    wire [2:0] proc_4_data_PIPO_blk;
    wire [2:0] proc_4_start_FIFO_blk;
    wire [2:0] proc_4_TLF_FIFO_blk;
    wire [2:0] proc_4_input_sync_blk;
    wire [2:0] proc_4_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_4;
    reg [2:0] proc_dep_vld_vec_4_reg;
    wire [2:0] in_chan_dep_vld_vec_4;
    wire [731:0] in_chan_dep_data_vec_4;
    wire [2:0] token_in_vec_4;
    wire [2:0] out_chan_dep_vld_vec_4;
    wire [243:0] out_chan_dep_data_4;
    wire [2:0] token_out_vec_4;
    wire dl_detect_out_4;
    wire dep_chan_vld_3_4;
    wire [243:0] dep_chan_data_3_4;
    wire token_3_4;
    wire dep_chan_vld_5_4;
    wire [243:0] dep_chan_data_5_4;
    wire token_5_4;
    wire dep_chan_vld_28_4;
    wire [243:0] dep_chan_data_28_4;
    wire token_28_4;
    wire [2:0] proc_5_data_FIFO_blk;
    wire [2:0] proc_5_data_PIPO_blk;
    wire [2:0] proc_5_start_FIFO_blk;
    wire [2:0] proc_5_TLF_FIFO_blk;
    wire [2:0] proc_5_input_sync_blk;
    wire [2:0] proc_5_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_5;
    reg [2:0] proc_dep_vld_vec_5_reg;
    wire [2:0] in_chan_dep_vld_vec_5;
    wire [731:0] in_chan_dep_data_vec_5;
    wire [2:0] token_in_vec_5;
    wire [2:0] out_chan_dep_vld_vec_5;
    wire [243:0] out_chan_dep_data_5;
    wire [2:0] token_out_vec_5;
    wire dl_detect_out_5;
    wire dep_chan_vld_4_5;
    wire [243:0] dep_chan_data_4_5;
    wire token_4_5;
    wire dep_chan_vld_6_5;
    wire [243:0] dep_chan_data_6_5;
    wire token_6_5;
    wire dep_chan_vld_36_5;
    wire [243:0] dep_chan_data_36_5;
    wire token_36_5;
    wire [2:0] proc_6_data_FIFO_blk;
    wire [2:0] proc_6_data_PIPO_blk;
    wire [2:0] proc_6_start_FIFO_blk;
    wire [2:0] proc_6_TLF_FIFO_blk;
    wire [2:0] proc_6_input_sync_blk;
    wire [2:0] proc_6_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_6;
    reg [2:0] proc_dep_vld_vec_6_reg;
    wire [2:0] in_chan_dep_vld_vec_6;
    wire [731:0] in_chan_dep_data_vec_6;
    wire [2:0] token_in_vec_6;
    wire [2:0] out_chan_dep_vld_vec_6;
    wire [243:0] out_chan_dep_data_6;
    wire [2:0] token_out_vec_6;
    wire dl_detect_out_6;
    wire dep_chan_vld_5_6;
    wire [243:0] dep_chan_data_5_6;
    wire token_5_6;
    wire dep_chan_vld_7_6;
    wire [243:0] dep_chan_data_7_6;
    wire token_7_6;
    wire dep_chan_vld_44_6;
    wire [243:0] dep_chan_data_44_6;
    wire token_44_6;
    wire [1:0] proc_7_data_FIFO_blk;
    wire [1:0] proc_7_data_PIPO_blk;
    wire [1:0] proc_7_start_FIFO_blk;
    wire [1:0] proc_7_TLF_FIFO_blk;
    wire [1:0] proc_7_input_sync_blk;
    wire [1:0] proc_7_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_7;
    reg [1:0] proc_dep_vld_vec_7_reg;
    wire [1:0] in_chan_dep_vld_vec_7;
    wire [487:0] in_chan_dep_data_vec_7;
    wire [1:0] token_in_vec_7;
    wire [1:0] out_chan_dep_vld_vec_7;
    wire [243:0] out_chan_dep_data_7;
    wire [1:0] token_out_vec_7;
    wire dl_detect_out_7;
    wire dep_chan_vld_6_7;
    wire [243:0] dep_chan_data_6_7;
    wire token_6_7;
    wire dep_chan_vld_52_7;
    wire [243:0] dep_chan_data_52_7;
    wire token_52_7;
    wire [4:0] proc_8_data_FIFO_blk;
    wire [4:0] proc_8_data_PIPO_blk;
    wire [4:0] proc_8_start_FIFO_blk;
    wire [4:0] proc_8_TLF_FIFO_blk;
    wire [4:0] proc_8_input_sync_blk;
    wire [4:0] proc_8_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_8;
    reg [4:0] proc_dep_vld_vec_8_reg;
    wire [4:0] in_chan_dep_vld_vec_8;
    wire [1219:0] in_chan_dep_data_vec_8;
    wire [4:0] token_in_vec_8;
    wire [4:0] out_chan_dep_vld_vec_8;
    wire [243:0] out_chan_dep_data_8;
    wire [4:0] token_out_vec_8;
    wire dl_detect_out_8;
    wire dep_chan_vld_0_8;
    wire [243:0] dep_chan_data_0_8;
    wire token_0_8;
    wire dep_chan_vld_1_8;
    wire [243:0] dep_chan_data_1_8;
    wire token_1_8;
    wire dep_chan_vld_2_8;
    wire [243:0] dep_chan_data_2_8;
    wire token_2_8;
    wire dep_chan_vld_9_8;
    wire [243:0] dep_chan_data_9_8;
    wire token_9_8;
    wire dep_chan_vld_18_8;
    wire [243:0] dep_chan_data_18_8;
    wire token_18_8;
    wire [1:0] proc_9_data_FIFO_blk;
    wire [1:0] proc_9_data_PIPO_blk;
    wire [1:0] proc_9_start_FIFO_blk;
    wire [1:0] proc_9_TLF_FIFO_blk;
    wire [1:0] proc_9_input_sync_blk;
    wire [1:0] proc_9_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_9;
    reg [1:0] proc_dep_vld_vec_9_reg;
    wire [1:0] in_chan_dep_vld_vec_9;
    wire [487:0] in_chan_dep_data_vec_9;
    wire [1:0] token_in_vec_9;
    wire [1:0] out_chan_dep_vld_vec_9;
    wire [243:0] out_chan_dep_data_9;
    wire [1:0] token_out_vec_9;
    wire dl_detect_out_9;
    wire dep_chan_vld_8_9;
    wire [243:0] dep_chan_data_8_9;
    wire token_8_9;
    wire dep_chan_vld_10_9;
    wire [243:0] dep_chan_data_10_9;
    wire token_10_9;
    wire [2:0] proc_10_data_FIFO_blk;
    wire [2:0] proc_10_data_PIPO_blk;
    wire [2:0] proc_10_start_FIFO_blk;
    wire [2:0] proc_10_TLF_FIFO_blk;
    wire [2:0] proc_10_input_sync_blk;
    wire [2:0] proc_10_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_10;
    reg [2:0] proc_dep_vld_vec_10_reg;
    wire [2:0] in_chan_dep_vld_vec_10;
    wire [731:0] in_chan_dep_data_vec_10;
    wire [2:0] token_in_vec_10;
    wire [2:0] out_chan_dep_vld_vec_10;
    wire [243:0] out_chan_dep_data_10;
    wire [2:0] token_out_vec_10;
    wire dl_detect_out_10;
    wire dep_chan_vld_9_10;
    wire [243:0] dep_chan_data_9_10;
    wire token_9_10;
    wire dep_chan_vld_11_10;
    wire [243:0] dep_chan_data_11_10;
    wire token_11_10;
    wire dep_chan_vld_28_10;
    wire [243:0] dep_chan_data_28_10;
    wire token_28_10;
    wire [2:0] proc_11_data_FIFO_blk;
    wire [2:0] proc_11_data_PIPO_blk;
    wire [2:0] proc_11_start_FIFO_blk;
    wire [2:0] proc_11_TLF_FIFO_blk;
    wire [2:0] proc_11_input_sync_blk;
    wire [2:0] proc_11_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_11;
    reg [2:0] proc_dep_vld_vec_11_reg;
    wire [2:0] in_chan_dep_vld_vec_11;
    wire [731:0] in_chan_dep_data_vec_11;
    wire [2:0] token_in_vec_11;
    wire [2:0] out_chan_dep_vld_vec_11;
    wire [243:0] out_chan_dep_data_11;
    wire [2:0] token_out_vec_11;
    wire dl_detect_out_11;
    wire dep_chan_vld_10_11;
    wire [243:0] dep_chan_data_10_11;
    wire token_10_11;
    wire dep_chan_vld_12_11;
    wire [243:0] dep_chan_data_12_11;
    wire token_12_11;
    wire dep_chan_vld_29_11;
    wire [243:0] dep_chan_data_29_11;
    wire token_29_11;
    wire [2:0] proc_12_data_FIFO_blk;
    wire [2:0] proc_12_data_PIPO_blk;
    wire [2:0] proc_12_start_FIFO_blk;
    wire [2:0] proc_12_TLF_FIFO_blk;
    wire [2:0] proc_12_input_sync_blk;
    wire [2:0] proc_12_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_12;
    reg [2:0] proc_dep_vld_vec_12_reg;
    wire [2:0] in_chan_dep_vld_vec_12;
    wire [731:0] in_chan_dep_data_vec_12;
    wire [2:0] token_in_vec_12;
    wire [2:0] out_chan_dep_vld_vec_12;
    wire [243:0] out_chan_dep_data_12;
    wire [2:0] token_out_vec_12;
    wire dl_detect_out_12;
    wire dep_chan_vld_11_12;
    wire [243:0] dep_chan_data_11_12;
    wire token_11_12;
    wire dep_chan_vld_13_12;
    wire [243:0] dep_chan_data_13_12;
    wire token_13_12;
    wire dep_chan_vld_30_12;
    wire [243:0] dep_chan_data_30_12;
    wire token_30_12;
    wire [2:0] proc_13_data_FIFO_blk;
    wire [2:0] proc_13_data_PIPO_blk;
    wire [2:0] proc_13_start_FIFO_blk;
    wire [2:0] proc_13_TLF_FIFO_blk;
    wire [2:0] proc_13_input_sync_blk;
    wire [2:0] proc_13_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_13;
    reg [2:0] proc_dep_vld_vec_13_reg;
    wire [2:0] in_chan_dep_vld_vec_13;
    wire [731:0] in_chan_dep_data_vec_13;
    wire [2:0] token_in_vec_13;
    wire [2:0] out_chan_dep_vld_vec_13;
    wire [243:0] out_chan_dep_data_13;
    wire [2:0] token_out_vec_13;
    wire dl_detect_out_13;
    wire dep_chan_vld_12_13;
    wire [243:0] dep_chan_data_12_13;
    wire token_12_13;
    wire dep_chan_vld_14_13;
    wire [243:0] dep_chan_data_14_13;
    wire token_14_13;
    wire dep_chan_vld_31_13;
    wire [243:0] dep_chan_data_31_13;
    wire token_31_13;
    wire [2:0] proc_14_data_FIFO_blk;
    wire [2:0] proc_14_data_PIPO_blk;
    wire [2:0] proc_14_start_FIFO_blk;
    wire [2:0] proc_14_TLF_FIFO_blk;
    wire [2:0] proc_14_input_sync_blk;
    wire [2:0] proc_14_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_14;
    reg [2:0] proc_dep_vld_vec_14_reg;
    wire [2:0] in_chan_dep_vld_vec_14;
    wire [731:0] in_chan_dep_data_vec_14;
    wire [2:0] token_in_vec_14;
    wire [2:0] out_chan_dep_vld_vec_14;
    wire [243:0] out_chan_dep_data_14;
    wire [2:0] token_out_vec_14;
    wire dl_detect_out_14;
    wire dep_chan_vld_13_14;
    wire [243:0] dep_chan_data_13_14;
    wire token_13_14;
    wire dep_chan_vld_15_14;
    wire [243:0] dep_chan_data_15_14;
    wire token_15_14;
    wire dep_chan_vld_32_14;
    wire [243:0] dep_chan_data_32_14;
    wire token_32_14;
    wire [2:0] proc_15_data_FIFO_blk;
    wire [2:0] proc_15_data_PIPO_blk;
    wire [2:0] proc_15_start_FIFO_blk;
    wire [2:0] proc_15_TLF_FIFO_blk;
    wire [2:0] proc_15_input_sync_blk;
    wire [2:0] proc_15_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_15;
    reg [2:0] proc_dep_vld_vec_15_reg;
    wire [2:0] in_chan_dep_vld_vec_15;
    wire [731:0] in_chan_dep_data_vec_15;
    wire [2:0] token_in_vec_15;
    wire [2:0] out_chan_dep_vld_vec_15;
    wire [243:0] out_chan_dep_data_15;
    wire [2:0] token_out_vec_15;
    wire dl_detect_out_15;
    wire dep_chan_vld_14_15;
    wire [243:0] dep_chan_data_14_15;
    wire token_14_15;
    wire dep_chan_vld_16_15;
    wire [243:0] dep_chan_data_16_15;
    wire token_16_15;
    wire dep_chan_vld_33_15;
    wire [243:0] dep_chan_data_33_15;
    wire token_33_15;
    wire [2:0] proc_16_data_FIFO_blk;
    wire [2:0] proc_16_data_PIPO_blk;
    wire [2:0] proc_16_start_FIFO_blk;
    wire [2:0] proc_16_TLF_FIFO_blk;
    wire [2:0] proc_16_input_sync_blk;
    wire [2:0] proc_16_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_16;
    reg [2:0] proc_dep_vld_vec_16_reg;
    wire [2:0] in_chan_dep_vld_vec_16;
    wire [731:0] in_chan_dep_data_vec_16;
    wire [2:0] token_in_vec_16;
    wire [2:0] out_chan_dep_vld_vec_16;
    wire [243:0] out_chan_dep_data_16;
    wire [2:0] token_out_vec_16;
    wire dl_detect_out_16;
    wire dep_chan_vld_15_16;
    wire [243:0] dep_chan_data_15_16;
    wire token_15_16;
    wire dep_chan_vld_17_16;
    wire [243:0] dep_chan_data_17_16;
    wire token_17_16;
    wire dep_chan_vld_34_16;
    wire [243:0] dep_chan_data_34_16;
    wire token_34_16;
    wire [1:0] proc_17_data_FIFO_blk;
    wire [1:0] proc_17_data_PIPO_blk;
    wire [1:0] proc_17_start_FIFO_blk;
    wire [1:0] proc_17_TLF_FIFO_blk;
    wire [1:0] proc_17_input_sync_blk;
    wire [1:0] proc_17_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_17;
    reg [1:0] proc_dep_vld_vec_17_reg;
    wire [1:0] in_chan_dep_vld_vec_17;
    wire [487:0] in_chan_dep_data_vec_17;
    wire [1:0] token_in_vec_17;
    wire [1:0] out_chan_dep_vld_vec_17;
    wire [243:0] out_chan_dep_data_17;
    wire [1:0] token_out_vec_17;
    wire dl_detect_out_17;
    wire dep_chan_vld_16_17;
    wire [243:0] dep_chan_data_16_17;
    wire token_16_17;
    wire dep_chan_vld_35_17;
    wire [243:0] dep_chan_data_35_17;
    wire token_35_17;
    wire [3:0] proc_18_data_FIFO_blk;
    wire [3:0] proc_18_data_PIPO_blk;
    wire [3:0] proc_18_start_FIFO_blk;
    wire [3:0] proc_18_TLF_FIFO_blk;
    wire [3:0] proc_18_input_sync_blk;
    wire [3:0] proc_18_output_sync_blk;
    wire [3:0] proc_dep_vld_vec_18;
    reg [3:0] proc_dep_vld_vec_18_reg;
    wire [3:0] in_chan_dep_vld_vec_18;
    wire [975:0] in_chan_dep_data_vec_18;
    wire [3:0] token_in_vec_18;
    wire [3:0] out_chan_dep_vld_vec_18;
    wire [243:0] out_chan_dep_data_18;
    wire [3:0] token_out_vec_18;
    wire dl_detect_out_18;
    wire dep_chan_vld_0_18;
    wire [243:0] dep_chan_data_0_18;
    wire token_0_18;
    wire dep_chan_vld_2_18;
    wire [243:0] dep_chan_data_2_18;
    wire token_2_18;
    wire dep_chan_vld_8_18;
    wire [243:0] dep_chan_data_8_18;
    wire token_8_18;
    wire dep_chan_vld_19_18;
    wire [243:0] dep_chan_data_19_18;
    wire token_19_18;
    wire [1:0] proc_19_data_FIFO_blk;
    wire [1:0] proc_19_data_PIPO_blk;
    wire [1:0] proc_19_start_FIFO_blk;
    wire [1:0] proc_19_TLF_FIFO_blk;
    wire [1:0] proc_19_input_sync_blk;
    wire [1:0] proc_19_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_19;
    reg [1:0] proc_dep_vld_vec_19_reg;
    wire [1:0] in_chan_dep_vld_vec_19;
    wire [487:0] in_chan_dep_data_vec_19;
    wire [1:0] token_in_vec_19;
    wire [1:0] out_chan_dep_vld_vec_19;
    wire [243:0] out_chan_dep_data_19;
    wire [1:0] token_out_vec_19;
    wire dl_detect_out_19;
    wire dep_chan_vld_18_19;
    wire [243:0] dep_chan_data_18_19;
    wire token_18_19;
    wire dep_chan_vld_20_19;
    wire [243:0] dep_chan_data_20_19;
    wire token_20_19;
    wire [2:0] proc_20_data_FIFO_blk;
    wire [2:0] proc_20_data_PIPO_blk;
    wire [2:0] proc_20_start_FIFO_blk;
    wire [2:0] proc_20_TLF_FIFO_blk;
    wire [2:0] proc_20_input_sync_blk;
    wire [2:0] proc_20_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_20;
    reg [2:0] proc_dep_vld_vec_20_reg;
    wire [2:0] in_chan_dep_vld_vec_20;
    wire [731:0] in_chan_dep_data_vec_20;
    wire [2:0] token_in_vec_20;
    wire [2:0] out_chan_dep_vld_vec_20;
    wire [243:0] out_chan_dep_data_20;
    wire [2:0] token_out_vec_20;
    wire dl_detect_out_20;
    wire dep_chan_vld_19_20;
    wire [243:0] dep_chan_data_19_20;
    wire token_19_20;
    wire dep_chan_vld_21_20;
    wire [243:0] dep_chan_data_21_20;
    wire token_21_20;
    wire dep_chan_vld_28_20;
    wire [243:0] dep_chan_data_28_20;
    wire token_28_20;
    wire [2:0] proc_21_data_FIFO_blk;
    wire [2:0] proc_21_data_PIPO_blk;
    wire [2:0] proc_21_start_FIFO_blk;
    wire [2:0] proc_21_TLF_FIFO_blk;
    wire [2:0] proc_21_input_sync_blk;
    wire [2:0] proc_21_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_21;
    reg [2:0] proc_dep_vld_vec_21_reg;
    wire [2:0] in_chan_dep_vld_vec_21;
    wire [731:0] in_chan_dep_data_vec_21;
    wire [2:0] token_in_vec_21;
    wire [2:0] out_chan_dep_vld_vec_21;
    wire [243:0] out_chan_dep_data_21;
    wire [2:0] token_out_vec_21;
    wire dl_detect_out_21;
    wire dep_chan_vld_20_21;
    wire [243:0] dep_chan_data_20_21;
    wire token_20_21;
    wire dep_chan_vld_22_21;
    wire [243:0] dep_chan_data_22_21;
    wire token_22_21;
    wire dep_chan_vld_29_21;
    wire [243:0] dep_chan_data_29_21;
    wire token_29_21;
    wire [2:0] proc_22_data_FIFO_blk;
    wire [2:0] proc_22_data_PIPO_blk;
    wire [2:0] proc_22_start_FIFO_blk;
    wire [2:0] proc_22_TLF_FIFO_blk;
    wire [2:0] proc_22_input_sync_blk;
    wire [2:0] proc_22_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_22;
    reg [2:0] proc_dep_vld_vec_22_reg;
    wire [2:0] in_chan_dep_vld_vec_22;
    wire [731:0] in_chan_dep_data_vec_22;
    wire [2:0] token_in_vec_22;
    wire [2:0] out_chan_dep_vld_vec_22;
    wire [243:0] out_chan_dep_data_22;
    wire [2:0] token_out_vec_22;
    wire dl_detect_out_22;
    wire dep_chan_vld_21_22;
    wire [243:0] dep_chan_data_21_22;
    wire token_21_22;
    wire dep_chan_vld_23_22;
    wire [243:0] dep_chan_data_23_22;
    wire token_23_22;
    wire dep_chan_vld_30_22;
    wire [243:0] dep_chan_data_30_22;
    wire token_30_22;
    wire [2:0] proc_23_data_FIFO_blk;
    wire [2:0] proc_23_data_PIPO_blk;
    wire [2:0] proc_23_start_FIFO_blk;
    wire [2:0] proc_23_TLF_FIFO_blk;
    wire [2:0] proc_23_input_sync_blk;
    wire [2:0] proc_23_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_23;
    reg [2:0] proc_dep_vld_vec_23_reg;
    wire [2:0] in_chan_dep_vld_vec_23;
    wire [731:0] in_chan_dep_data_vec_23;
    wire [2:0] token_in_vec_23;
    wire [2:0] out_chan_dep_vld_vec_23;
    wire [243:0] out_chan_dep_data_23;
    wire [2:0] token_out_vec_23;
    wire dl_detect_out_23;
    wire dep_chan_vld_22_23;
    wire [243:0] dep_chan_data_22_23;
    wire token_22_23;
    wire dep_chan_vld_24_23;
    wire [243:0] dep_chan_data_24_23;
    wire token_24_23;
    wire dep_chan_vld_31_23;
    wire [243:0] dep_chan_data_31_23;
    wire token_31_23;
    wire [2:0] proc_24_data_FIFO_blk;
    wire [2:0] proc_24_data_PIPO_blk;
    wire [2:0] proc_24_start_FIFO_blk;
    wire [2:0] proc_24_TLF_FIFO_blk;
    wire [2:0] proc_24_input_sync_blk;
    wire [2:0] proc_24_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_24;
    reg [2:0] proc_dep_vld_vec_24_reg;
    wire [2:0] in_chan_dep_vld_vec_24;
    wire [731:0] in_chan_dep_data_vec_24;
    wire [2:0] token_in_vec_24;
    wire [2:0] out_chan_dep_vld_vec_24;
    wire [243:0] out_chan_dep_data_24;
    wire [2:0] token_out_vec_24;
    wire dl_detect_out_24;
    wire dep_chan_vld_23_24;
    wire [243:0] dep_chan_data_23_24;
    wire token_23_24;
    wire dep_chan_vld_25_24;
    wire [243:0] dep_chan_data_25_24;
    wire token_25_24;
    wire dep_chan_vld_32_24;
    wire [243:0] dep_chan_data_32_24;
    wire token_32_24;
    wire [2:0] proc_25_data_FIFO_blk;
    wire [2:0] proc_25_data_PIPO_blk;
    wire [2:0] proc_25_start_FIFO_blk;
    wire [2:0] proc_25_TLF_FIFO_blk;
    wire [2:0] proc_25_input_sync_blk;
    wire [2:0] proc_25_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_25;
    reg [2:0] proc_dep_vld_vec_25_reg;
    wire [2:0] in_chan_dep_vld_vec_25;
    wire [731:0] in_chan_dep_data_vec_25;
    wire [2:0] token_in_vec_25;
    wire [2:0] out_chan_dep_vld_vec_25;
    wire [243:0] out_chan_dep_data_25;
    wire [2:0] token_out_vec_25;
    wire dl_detect_out_25;
    wire dep_chan_vld_24_25;
    wire [243:0] dep_chan_data_24_25;
    wire token_24_25;
    wire dep_chan_vld_26_25;
    wire [243:0] dep_chan_data_26_25;
    wire token_26_25;
    wire dep_chan_vld_33_25;
    wire [243:0] dep_chan_data_33_25;
    wire token_33_25;
    wire [2:0] proc_26_data_FIFO_blk;
    wire [2:0] proc_26_data_PIPO_blk;
    wire [2:0] proc_26_start_FIFO_blk;
    wire [2:0] proc_26_TLF_FIFO_blk;
    wire [2:0] proc_26_input_sync_blk;
    wire [2:0] proc_26_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_26;
    reg [2:0] proc_dep_vld_vec_26_reg;
    wire [2:0] in_chan_dep_vld_vec_26;
    wire [731:0] in_chan_dep_data_vec_26;
    wire [2:0] token_in_vec_26;
    wire [2:0] out_chan_dep_vld_vec_26;
    wire [243:0] out_chan_dep_data_26;
    wire [2:0] token_out_vec_26;
    wire dl_detect_out_26;
    wire dep_chan_vld_25_26;
    wire [243:0] dep_chan_data_25_26;
    wire token_25_26;
    wire dep_chan_vld_27_26;
    wire [243:0] dep_chan_data_27_26;
    wire token_27_26;
    wire dep_chan_vld_34_26;
    wire [243:0] dep_chan_data_34_26;
    wire token_34_26;
    wire [1:0] proc_27_data_FIFO_blk;
    wire [1:0] proc_27_data_PIPO_blk;
    wire [1:0] proc_27_start_FIFO_blk;
    wire [1:0] proc_27_TLF_FIFO_blk;
    wire [1:0] proc_27_input_sync_blk;
    wire [1:0] proc_27_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_27;
    reg [1:0] proc_dep_vld_vec_27_reg;
    wire [1:0] in_chan_dep_vld_vec_27;
    wire [487:0] in_chan_dep_data_vec_27;
    wire [1:0] token_in_vec_27;
    wire [1:0] out_chan_dep_vld_vec_27;
    wire [243:0] out_chan_dep_data_27;
    wire [1:0] token_out_vec_27;
    wire dl_detect_out_27;
    wire dep_chan_vld_26_27;
    wire [243:0] dep_chan_data_26_27;
    wire token_26_27;
    wire dep_chan_vld_35_27;
    wire [243:0] dep_chan_data_35_27;
    wire token_35_27;
    wire [5:0] proc_28_data_FIFO_blk;
    wire [5:0] proc_28_data_PIPO_blk;
    wire [5:0] proc_28_start_FIFO_blk;
    wire [5:0] proc_28_TLF_FIFO_blk;
    wire [5:0] proc_28_input_sync_blk;
    wire [5:0] proc_28_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_28;
    reg [5:0] proc_dep_vld_vec_28_reg;
    wire [5:0] in_chan_dep_vld_vec_28;
    wire [1463:0] in_chan_dep_data_vec_28;
    wire [5:0] token_in_vec_28;
    wire [5:0] out_chan_dep_vld_vec_28;
    wire [243:0] out_chan_dep_data_28;
    wire [5:0] token_out_vec_28;
    wire dl_detect_out_28;
    wire dep_chan_vld_4_28;
    wire [243:0] dep_chan_data_4_28;
    wire token_4_28;
    wire dep_chan_vld_10_28;
    wire [243:0] dep_chan_data_10_28;
    wire token_10_28;
    wire dep_chan_vld_20_28;
    wire [243:0] dep_chan_data_20_28;
    wire token_20_28;
    wire dep_chan_vld_29_28;
    wire [243:0] dep_chan_data_29_28;
    wire token_29_28;
    wire dep_chan_vld_36_28;
    wire [243:0] dep_chan_data_36_28;
    wire token_36_28;
    wire dep_chan_vld_83_28;
    wire [243:0] dep_chan_data_83_28;
    wire token_83_28;
    wire [5:0] proc_29_data_FIFO_blk;
    wire [5:0] proc_29_data_PIPO_blk;
    wire [5:0] proc_29_start_FIFO_blk;
    wire [5:0] proc_29_TLF_FIFO_blk;
    wire [5:0] proc_29_input_sync_blk;
    wire [5:0] proc_29_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_29;
    reg [5:0] proc_dep_vld_vec_29_reg;
    wire [5:0] in_chan_dep_vld_vec_29;
    wire [1463:0] in_chan_dep_data_vec_29;
    wire [5:0] token_in_vec_29;
    wire [5:0] out_chan_dep_vld_vec_29;
    wire [243:0] out_chan_dep_data_29;
    wire [5:0] token_out_vec_29;
    wire dl_detect_out_29;
    wire dep_chan_vld_11_29;
    wire [243:0] dep_chan_data_11_29;
    wire token_11_29;
    wire dep_chan_vld_21_29;
    wire [243:0] dep_chan_data_21_29;
    wire token_21_29;
    wire dep_chan_vld_28_29;
    wire [243:0] dep_chan_data_28_29;
    wire token_28_29;
    wire dep_chan_vld_30_29;
    wire [243:0] dep_chan_data_30_29;
    wire token_30_29;
    wire dep_chan_vld_37_29;
    wire [243:0] dep_chan_data_37_29;
    wire token_37_29;
    wire dep_chan_vld_87_29;
    wire [243:0] dep_chan_data_87_29;
    wire token_87_29;
    wire [5:0] proc_30_data_FIFO_blk;
    wire [5:0] proc_30_data_PIPO_blk;
    wire [5:0] proc_30_start_FIFO_blk;
    wire [5:0] proc_30_TLF_FIFO_blk;
    wire [5:0] proc_30_input_sync_blk;
    wire [5:0] proc_30_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_30;
    reg [5:0] proc_dep_vld_vec_30_reg;
    wire [5:0] in_chan_dep_vld_vec_30;
    wire [1463:0] in_chan_dep_data_vec_30;
    wire [5:0] token_in_vec_30;
    wire [5:0] out_chan_dep_vld_vec_30;
    wire [243:0] out_chan_dep_data_30;
    wire [5:0] token_out_vec_30;
    wire dl_detect_out_30;
    wire dep_chan_vld_12_30;
    wire [243:0] dep_chan_data_12_30;
    wire token_12_30;
    wire dep_chan_vld_22_30;
    wire [243:0] dep_chan_data_22_30;
    wire token_22_30;
    wire dep_chan_vld_29_30;
    wire [243:0] dep_chan_data_29_30;
    wire token_29_30;
    wire dep_chan_vld_31_30;
    wire [243:0] dep_chan_data_31_30;
    wire token_31_30;
    wire dep_chan_vld_38_30;
    wire [243:0] dep_chan_data_38_30;
    wire token_38_30;
    wire dep_chan_vld_91_30;
    wire [243:0] dep_chan_data_91_30;
    wire token_91_30;
    wire [5:0] proc_31_data_FIFO_blk;
    wire [5:0] proc_31_data_PIPO_blk;
    wire [5:0] proc_31_start_FIFO_blk;
    wire [5:0] proc_31_TLF_FIFO_blk;
    wire [5:0] proc_31_input_sync_blk;
    wire [5:0] proc_31_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_31;
    reg [5:0] proc_dep_vld_vec_31_reg;
    wire [5:0] in_chan_dep_vld_vec_31;
    wire [1463:0] in_chan_dep_data_vec_31;
    wire [5:0] token_in_vec_31;
    wire [5:0] out_chan_dep_vld_vec_31;
    wire [243:0] out_chan_dep_data_31;
    wire [5:0] token_out_vec_31;
    wire dl_detect_out_31;
    wire dep_chan_vld_13_31;
    wire [243:0] dep_chan_data_13_31;
    wire token_13_31;
    wire dep_chan_vld_23_31;
    wire [243:0] dep_chan_data_23_31;
    wire token_23_31;
    wire dep_chan_vld_30_31;
    wire [243:0] dep_chan_data_30_31;
    wire token_30_31;
    wire dep_chan_vld_32_31;
    wire [243:0] dep_chan_data_32_31;
    wire token_32_31;
    wire dep_chan_vld_39_31;
    wire [243:0] dep_chan_data_39_31;
    wire token_39_31;
    wire dep_chan_vld_95_31;
    wire [243:0] dep_chan_data_95_31;
    wire token_95_31;
    wire [5:0] proc_32_data_FIFO_blk;
    wire [5:0] proc_32_data_PIPO_blk;
    wire [5:0] proc_32_start_FIFO_blk;
    wire [5:0] proc_32_TLF_FIFO_blk;
    wire [5:0] proc_32_input_sync_blk;
    wire [5:0] proc_32_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_32;
    reg [5:0] proc_dep_vld_vec_32_reg;
    wire [5:0] in_chan_dep_vld_vec_32;
    wire [1463:0] in_chan_dep_data_vec_32;
    wire [5:0] token_in_vec_32;
    wire [5:0] out_chan_dep_vld_vec_32;
    wire [243:0] out_chan_dep_data_32;
    wire [5:0] token_out_vec_32;
    wire dl_detect_out_32;
    wire dep_chan_vld_14_32;
    wire [243:0] dep_chan_data_14_32;
    wire token_14_32;
    wire dep_chan_vld_24_32;
    wire [243:0] dep_chan_data_24_32;
    wire token_24_32;
    wire dep_chan_vld_31_32;
    wire [243:0] dep_chan_data_31_32;
    wire token_31_32;
    wire dep_chan_vld_33_32;
    wire [243:0] dep_chan_data_33_32;
    wire token_33_32;
    wire dep_chan_vld_40_32;
    wire [243:0] dep_chan_data_40_32;
    wire token_40_32;
    wire dep_chan_vld_99_32;
    wire [243:0] dep_chan_data_99_32;
    wire token_99_32;
    wire [5:0] proc_33_data_FIFO_blk;
    wire [5:0] proc_33_data_PIPO_blk;
    wire [5:0] proc_33_start_FIFO_blk;
    wire [5:0] proc_33_TLF_FIFO_blk;
    wire [5:0] proc_33_input_sync_blk;
    wire [5:0] proc_33_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_33;
    reg [5:0] proc_dep_vld_vec_33_reg;
    wire [5:0] in_chan_dep_vld_vec_33;
    wire [1463:0] in_chan_dep_data_vec_33;
    wire [5:0] token_in_vec_33;
    wire [5:0] out_chan_dep_vld_vec_33;
    wire [243:0] out_chan_dep_data_33;
    wire [5:0] token_out_vec_33;
    wire dl_detect_out_33;
    wire dep_chan_vld_15_33;
    wire [243:0] dep_chan_data_15_33;
    wire token_15_33;
    wire dep_chan_vld_25_33;
    wire [243:0] dep_chan_data_25_33;
    wire token_25_33;
    wire dep_chan_vld_32_33;
    wire [243:0] dep_chan_data_32_33;
    wire token_32_33;
    wire dep_chan_vld_34_33;
    wire [243:0] dep_chan_data_34_33;
    wire token_34_33;
    wire dep_chan_vld_41_33;
    wire [243:0] dep_chan_data_41_33;
    wire token_41_33;
    wire dep_chan_vld_103_33;
    wire [243:0] dep_chan_data_103_33;
    wire token_103_33;
    wire [5:0] proc_34_data_FIFO_blk;
    wire [5:0] proc_34_data_PIPO_blk;
    wire [5:0] proc_34_start_FIFO_blk;
    wire [5:0] proc_34_TLF_FIFO_blk;
    wire [5:0] proc_34_input_sync_blk;
    wire [5:0] proc_34_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_34;
    reg [5:0] proc_dep_vld_vec_34_reg;
    wire [5:0] in_chan_dep_vld_vec_34;
    wire [1463:0] in_chan_dep_data_vec_34;
    wire [5:0] token_in_vec_34;
    wire [5:0] out_chan_dep_vld_vec_34;
    wire [243:0] out_chan_dep_data_34;
    wire [5:0] token_out_vec_34;
    wire dl_detect_out_34;
    wire dep_chan_vld_16_34;
    wire [243:0] dep_chan_data_16_34;
    wire token_16_34;
    wire dep_chan_vld_26_34;
    wire [243:0] dep_chan_data_26_34;
    wire token_26_34;
    wire dep_chan_vld_33_34;
    wire [243:0] dep_chan_data_33_34;
    wire token_33_34;
    wire dep_chan_vld_35_34;
    wire [243:0] dep_chan_data_35_34;
    wire token_35_34;
    wire dep_chan_vld_42_34;
    wire [243:0] dep_chan_data_42_34;
    wire token_42_34;
    wire dep_chan_vld_107_34;
    wire [243:0] dep_chan_data_107_34;
    wire token_107_34;
    wire [5:0] proc_35_data_FIFO_blk;
    wire [5:0] proc_35_data_PIPO_blk;
    wire [5:0] proc_35_start_FIFO_blk;
    wire [5:0] proc_35_TLF_FIFO_blk;
    wire [5:0] proc_35_input_sync_blk;
    wire [5:0] proc_35_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_35;
    reg [5:0] proc_dep_vld_vec_35_reg;
    wire [5:0] in_chan_dep_vld_vec_35;
    wire [1463:0] in_chan_dep_data_vec_35;
    wire [5:0] token_in_vec_35;
    wire [5:0] out_chan_dep_vld_vec_35;
    wire [243:0] out_chan_dep_data_35;
    wire [5:0] token_out_vec_35;
    wire dl_detect_out_35;
    wire dep_chan_vld_17_35;
    wire [243:0] dep_chan_data_17_35;
    wire token_17_35;
    wire dep_chan_vld_27_35;
    wire [243:0] dep_chan_data_27_35;
    wire token_27_35;
    wire dep_chan_vld_34_35;
    wire [243:0] dep_chan_data_34_35;
    wire token_34_35;
    wire dep_chan_vld_43_35;
    wire [243:0] dep_chan_data_43_35;
    wire token_43_35;
    wire dep_chan_vld_60_35;
    wire [243:0] dep_chan_data_60_35;
    wire token_60_35;
    wire dep_chan_vld_111_35;
    wire [243:0] dep_chan_data_111_35;
    wire token_111_35;
    wire [4:0] proc_36_data_FIFO_blk;
    wire [4:0] proc_36_data_PIPO_blk;
    wire [4:0] proc_36_start_FIFO_blk;
    wire [4:0] proc_36_TLF_FIFO_blk;
    wire [4:0] proc_36_input_sync_blk;
    wire [4:0] proc_36_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_36;
    reg [4:0] proc_dep_vld_vec_36_reg;
    wire [4:0] in_chan_dep_vld_vec_36;
    wire [1219:0] in_chan_dep_data_vec_36;
    wire [4:0] token_in_vec_36;
    wire [4:0] out_chan_dep_vld_vec_36;
    wire [243:0] out_chan_dep_data_36;
    wire [4:0] token_out_vec_36;
    wire dl_detect_out_36;
    wire dep_chan_vld_5_36;
    wire [243:0] dep_chan_data_5_36;
    wire token_5_36;
    wire dep_chan_vld_28_36;
    wire [243:0] dep_chan_data_28_36;
    wire token_28_36;
    wire dep_chan_vld_37_36;
    wire [243:0] dep_chan_data_37_36;
    wire token_37_36;
    wire dep_chan_vld_44_36;
    wire [243:0] dep_chan_data_44_36;
    wire token_44_36;
    wire dep_chan_vld_82_36;
    wire [243:0] dep_chan_data_82_36;
    wire token_82_36;
    wire [4:0] proc_37_data_FIFO_blk;
    wire [4:0] proc_37_data_PIPO_blk;
    wire [4:0] proc_37_start_FIFO_blk;
    wire [4:0] proc_37_TLF_FIFO_blk;
    wire [4:0] proc_37_input_sync_blk;
    wire [4:0] proc_37_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_37;
    reg [4:0] proc_dep_vld_vec_37_reg;
    wire [4:0] in_chan_dep_vld_vec_37;
    wire [1219:0] in_chan_dep_data_vec_37;
    wire [4:0] token_in_vec_37;
    wire [4:0] out_chan_dep_vld_vec_37;
    wire [243:0] out_chan_dep_data_37;
    wire [4:0] token_out_vec_37;
    wire dl_detect_out_37;
    wire dep_chan_vld_29_37;
    wire [243:0] dep_chan_data_29_37;
    wire token_29_37;
    wire dep_chan_vld_36_37;
    wire [243:0] dep_chan_data_36_37;
    wire token_36_37;
    wire dep_chan_vld_38_37;
    wire [243:0] dep_chan_data_38_37;
    wire token_38_37;
    wire dep_chan_vld_45_37;
    wire [243:0] dep_chan_data_45_37;
    wire token_45_37;
    wire dep_chan_vld_86_37;
    wire [243:0] dep_chan_data_86_37;
    wire token_86_37;
    wire [4:0] proc_38_data_FIFO_blk;
    wire [4:0] proc_38_data_PIPO_blk;
    wire [4:0] proc_38_start_FIFO_blk;
    wire [4:0] proc_38_TLF_FIFO_blk;
    wire [4:0] proc_38_input_sync_blk;
    wire [4:0] proc_38_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_38;
    reg [4:0] proc_dep_vld_vec_38_reg;
    wire [4:0] in_chan_dep_vld_vec_38;
    wire [1219:0] in_chan_dep_data_vec_38;
    wire [4:0] token_in_vec_38;
    wire [4:0] out_chan_dep_vld_vec_38;
    wire [243:0] out_chan_dep_data_38;
    wire [4:0] token_out_vec_38;
    wire dl_detect_out_38;
    wire dep_chan_vld_30_38;
    wire [243:0] dep_chan_data_30_38;
    wire token_30_38;
    wire dep_chan_vld_37_38;
    wire [243:0] dep_chan_data_37_38;
    wire token_37_38;
    wire dep_chan_vld_39_38;
    wire [243:0] dep_chan_data_39_38;
    wire token_39_38;
    wire dep_chan_vld_46_38;
    wire [243:0] dep_chan_data_46_38;
    wire token_46_38;
    wire dep_chan_vld_90_38;
    wire [243:0] dep_chan_data_90_38;
    wire token_90_38;
    wire [4:0] proc_39_data_FIFO_blk;
    wire [4:0] proc_39_data_PIPO_blk;
    wire [4:0] proc_39_start_FIFO_blk;
    wire [4:0] proc_39_TLF_FIFO_blk;
    wire [4:0] proc_39_input_sync_blk;
    wire [4:0] proc_39_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_39;
    reg [4:0] proc_dep_vld_vec_39_reg;
    wire [4:0] in_chan_dep_vld_vec_39;
    wire [1219:0] in_chan_dep_data_vec_39;
    wire [4:0] token_in_vec_39;
    wire [4:0] out_chan_dep_vld_vec_39;
    wire [243:0] out_chan_dep_data_39;
    wire [4:0] token_out_vec_39;
    wire dl_detect_out_39;
    wire dep_chan_vld_31_39;
    wire [243:0] dep_chan_data_31_39;
    wire token_31_39;
    wire dep_chan_vld_38_39;
    wire [243:0] dep_chan_data_38_39;
    wire token_38_39;
    wire dep_chan_vld_40_39;
    wire [243:0] dep_chan_data_40_39;
    wire token_40_39;
    wire dep_chan_vld_47_39;
    wire [243:0] dep_chan_data_47_39;
    wire token_47_39;
    wire dep_chan_vld_94_39;
    wire [243:0] dep_chan_data_94_39;
    wire token_94_39;
    wire [4:0] proc_40_data_FIFO_blk;
    wire [4:0] proc_40_data_PIPO_blk;
    wire [4:0] proc_40_start_FIFO_blk;
    wire [4:0] proc_40_TLF_FIFO_blk;
    wire [4:0] proc_40_input_sync_blk;
    wire [4:0] proc_40_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_40;
    reg [4:0] proc_dep_vld_vec_40_reg;
    wire [4:0] in_chan_dep_vld_vec_40;
    wire [1219:0] in_chan_dep_data_vec_40;
    wire [4:0] token_in_vec_40;
    wire [4:0] out_chan_dep_vld_vec_40;
    wire [243:0] out_chan_dep_data_40;
    wire [4:0] token_out_vec_40;
    wire dl_detect_out_40;
    wire dep_chan_vld_32_40;
    wire [243:0] dep_chan_data_32_40;
    wire token_32_40;
    wire dep_chan_vld_39_40;
    wire [243:0] dep_chan_data_39_40;
    wire token_39_40;
    wire dep_chan_vld_41_40;
    wire [243:0] dep_chan_data_41_40;
    wire token_41_40;
    wire dep_chan_vld_48_40;
    wire [243:0] dep_chan_data_48_40;
    wire token_48_40;
    wire dep_chan_vld_98_40;
    wire [243:0] dep_chan_data_98_40;
    wire token_98_40;
    wire [4:0] proc_41_data_FIFO_blk;
    wire [4:0] proc_41_data_PIPO_blk;
    wire [4:0] proc_41_start_FIFO_blk;
    wire [4:0] proc_41_TLF_FIFO_blk;
    wire [4:0] proc_41_input_sync_blk;
    wire [4:0] proc_41_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_41;
    reg [4:0] proc_dep_vld_vec_41_reg;
    wire [4:0] in_chan_dep_vld_vec_41;
    wire [1219:0] in_chan_dep_data_vec_41;
    wire [4:0] token_in_vec_41;
    wire [4:0] out_chan_dep_vld_vec_41;
    wire [243:0] out_chan_dep_data_41;
    wire [4:0] token_out_vec_41;
    wire dl_detect_out_41;
    wire dep_chan_vld_33_41;
    wire [243:0] dep_chan_data_33_41;
    wire token_33_41;
    wire dep_chan_vld_40_41;
    wire [243:0] dep_chan_data_40_41;
    wire token_40_41;
    wire dep_chan_vld_42_41;
    wire [243:0] dep_chan_data_42_41;
    wire token_42_41;
    wire dep_chan_vld_49_41;
    wire [243:0] dep_chan_data_49_41;
    wire token_49_41;
    wire dep_chan_vld_102_41;
    wire [243:0] dep_chan_data_102_41;
    wire token_102_41;
    wire [4:0] proc_42_data_FIFO_blk;
    wire [4:0] proc_42_data_PIPO_blk;
    wire [4:0] proc_42_start_FIFO_blk;
    wire [4:0] proc_42_TLF_FIFO_blk;
    wire [4:0] proc_42_input_sync_blk;
    wire [4:0] proc_42_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_42;
    reg [4:0] proc_dep_vld_vec_42_reg;
    wire [4:0] in_chan_dep_vld_vec_42;
    wire [1219:0] in_chan_dep_data_vec_42;
    wire [4:0] token_in_vec_42;
    wire [4:0] out_chan_dep_vld_vec_42;
    wire [243:0] out_chan_dep_data_42;
    wire [4:0] token_out_vec_42;
    wire dl_detect_out_42;
    wire dep_chan_vld_34_42;
    wire [243:0] dep_chan_data_34_42;
    wire token_34_42;
    wire dep_chan_vld_41_42;
    wire [243:0] dep_chan_data_41_42;
    wire token_41_42;
    wire dep_chan_vld_43_42;
    wire [243:0] dep_chan_data_43_42;
    wire token_43_42;
    wire dep_chan_vld_50_42;
    wire [243:0] dep_chan_data_50_42;
    wire token_50_42;
    wire dep_chan_vld_106_42;
    wire [243:0] dep_chan_data_106_42;
    wire token_106_42;
    wire [4:0] proc_43_data_FIFO_blk;
    wire [4:0] proc_43_data_PIPO_blk;
    wire [4:0] proc_43_start_FIFO_blk;
    wire [4:0] proc_43_TLF_FIFO_blk;
    wire [4:0] proc_43_input_sync_blk;
    wire [4:0] proc_43_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_43;
    reg [4:0] proc_dep_vld_vec_43_reg;
    wire [4:0] in_chan_dep_vld_vec_43;
    wire [1219:0] in_chan_dep_data_vec_43;
    wire [4:0] token_in_vec_43;
    wire [4:0] out_chan_dep_vld_vec_43;
    wire [243:0] out_chan_dep_data_43;
    wire [4:0] token_out_vec_43;
    wire dl_detect_out_43;
    wire dep_chan_vld_35_43;
    wire [243:0] dep_chan_data_35_43;
    wire token_35_43;
    wire dep_chan_vld_42_43;
    wire [243:0] dep_chan_data_42_43;
    wire token_42_43;
    wire dep_chan_vld_51_43;
    wire [243:0] dep_chan_data_51_43;
    wire token_51_43;
    wire dep_chan_vld_61_43;
    wire [243:0] dep_chan_data_61_43;
    wire token_61_43;
    wire dep_chan_vld_110_43;
    wire [243:0] dep_chan_data_110_43;
    wire token_110_43;
    wire [4:0] proc_44_data_FIFO_blk;
    wire [4:0] proc_44_data_PIPO_blk;
    wire [4:0] proc_44_start_FIFO_blk;
    wire [4:0] proc_44_TLF_FIFO_blk;
    wire [4:0] proc_44_input_sync_blk;
    wire [4:0] proc_44_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_44;
    reg [4:0] proc_dep_vld_vec_44_reg;
    wire [4:0] in_chan_dep_vld_vec_44;
    wire [1219:0] in_chan_dep_data_vec_44;
    wire [4:0] token_in_vec_44;
    wire [4:0] out_chan_dep_vld_vec_44;
    wire [243:0] out_chan_dep_data_44;
    wire [4:0] token_out_vec_44;
    wire dl_detect_out_44;
    wire dep_chan_vld_6_44;
    wire [243:0] dep_chan_data_6_44;
    wire token_6_44;
    wire dep_chan_vld_36_44;
    wire [243:0] dep_chan_data_36_44;
    wire token_36_44;
    wire dep_chan_vld_45_44;
    wire [243:0] dep_chan_data_45_44;
    wire token_45_44;
    wire dep_chan_vld_52_44;
    wire [243:0] dep_chan_data_52_44;
    wire token_52_44;
    wire dep_chan_vld_81_44;
    wire [243:0] dep_chan_data_81_44;
    wire token_81_44;
    wire [4:0] proc_45_data_FIFO_blk;
    wire [4:0] proc_45_data_PIPO_blk;
    wire [4:0] proc_45_start_FIFO_blk;
    wire [4:0] proc_45_TLF_FIFO_blk;
    wire [4:0] proc_45_input_sync_blk;
    wire [4:0] proc_45_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_45;
    reg [4:0] proc_dep_vld_vec_45_reg;
    wire [4:0] in_chan_dep_vld_vec_45;
    wire [1219:0] in_chan_dep_data_vec_45;
    wire [4:0] token_in_vec_45;
    wire [4:0] out_chan_dep_vld_vec_45;
    wire [243:0] out_chan_dep_data_45;
    wire [4:0] token_out_vec_45;
    wire dl_detect_out_45;
    wire dep_chan_vld_37_45;
    wire [243:0] dep_chan_data_37_45;
    wire token_37_45;
    wire dep_chan_vld_44_45;
    wire [243:0] dep_chan_data_44_45;
    wire token_44_45;
    wire dep_chan_vld_46_45;
    wire [243:0] dep_chan_data_46_45;
    wire token_46_45;
    wire dep_chan_vld_53_45;
    wire [243:0] dep_chan_data_53_45;
    wire token_53_45;
    wire dep_chan_vld_85_45;
    wire [243:0] dep_chan_data_85_45;
    wire token_85_45;
    wire [4:0] proc_46_data_FIFO_blk;
    wire [4:0] proc_46_data_PIPO_blk;
    wire [4:0] proc_46_start_FIFO_blk;
    wire [4:0] proc_46_TLF_FIFO_blk;
    wire [4:0] proc_46_input_sync_blk;
    wire [4:0] proc_46_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_46;
    reg [4:0] proc_dep_vld_vec_46_reg;
    wire [4:0] in_chan_dep_vld_vec_46;
    wire [1219:0] in_chan_dep_data_vec_46;
    wire [4:0] token_in_vec_46;
    wire [4:0] out_chan_dep_vld_vec_46;
    wire [243:0] out_chan_dep_data_46;
    wire [4:0] token_out_vec_46;
    wire dl_detect_out_46;
    wire dep_chan_vld_38_46;
    wire [243:0] dep_chan_data_38_46;
    wire token_38_46;
    wire dep_chan_vld_45_46;
    wire [243:0] dep_chan_data_45_46;
    wire token_45_46;
    wire dep_chan_vld_47_46;
    wire [243:0] dep_chan_data_47_46;
    wire token_47_46;
    wire dep_chan_vld_54_46;
    wire [243:0] dep_chan_data_54_46;
    wire token_54_46;
    wire dep_chan_vld_89_46;
    wire [243:0] dep_chan_data_89_46;
    wire token_89_46;
    wire [4:0] proc_47_data_FIFO_blk;
    wire [4:0] proc_47_data_PIPO_blk;
    wire [4:0] proc_47_start_FIFO_blk;
    wire [4:0] proc_47_TLF_FIFO_blk;
    wire [4:0] proc_47_input_sync_blk;
    wire [4:0] proc_47_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_47;
    reg [4:0] proc_dep_vld_vec_47_reg;
    wire [4:0] in_chan_dep_vld_vec_47;
    wire [1219:0] in_chan_dep_data_vec_47;
    wire [4:0] token_in_vec_47;
    wire [4:0] out_chan_dep_vld_vec_47;
    wire [243:0] out_chan_dep_data_47;
    wire [4:0] token_out_vec_47;
    wire dl_detect_out_47;
    wire dep_chan_vld_39_47;
    wire [243:0] dep_chan_data_39_47;
    wire token_39_47;
    wire dep_chan_vld_46_47;
    wire [243:0] dep_chan_data_46_47;
    wire token_46_47;
    wire dep_chan_vld_48_47;
    wire [243:0] dep_chan_data_48_47;
    wire token_48_47;
    wire dep_chan_vld_55_47;
    wire [243:0] dep_chan_data_55_47;
    wire token_55_47;
    wire dep_chan_vld_93_47;
    wire [243:0] dep_chan_data_93_47;
    wire token_93_47;
    wire [4:0] proc_48_data_FIFO_blk;
    wire [4:0] proc_48_data_PIPO_blk;
    wire [4:0] proc_48_start_FIFO_blk;
    wire [4:0] proc_48_TLF_FIFO_blk;
    wire [4:0] proc_48_input_sync_blk;
    wire [4:0] proc_48_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_48;
    reg [4:0] proc_dep_vld_vec_48_reg;
    wire [4:0] in_chan_dep_vld_vec_48;
    wire [1219:0] in_chan_dep_data_vec_48;
    wire [4:0] token_in_vec_48;
    wire [4:0] out_chan_dep_vld_vec_48;
    wire [243:0] out_chan_dep_data_48;
    wire [4:0] token_out_vec_48;
    wire dl_detect_out_48;
    wire dep_chan_vld_40_48;
    wire [243:0] dep_chan_data_40_48;
    wire token_40_48;
    wire dep_chan_vld_47_48;
    wire [243:0] dep_chan_data_47_48;
    wire token_47_48;
    wire dep_chan_vld_49_48;
    wire [243:0] dep_chan_data_49_48;
    wire token_49_48;
    wire dep_chan_vld_56_48;
    wire [243:0] dep_chan_data_56_48;
    wire token_56_48;
    wire dep_chan_vld_97_48;
    wire [243:0] dep_chan_data_97_48;
    wire token_97_48;
    wire [4:0] proc_49_data_FIFO_blk;
    wire [4:0] proc_49_data_PIPO_blk;
    wire [4:0] proc_49_start_FIFO_blk;
    wire [4:0] proc_49_TLF_FIFO_blk;
    wire [4:0] proc_49_input_sync_blk;
    wire [4:0] proc_49_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_49;
    reg [4:0] proc_dep_vld_vec_49_reg;
    wire [4:0] in_chan_dep_vld_vec_49;
    wire [1219:0] in_chan_dep_data_vec_49;
    wire [4:0] token_in_vec_49;
    wire [4:0] out_chan_dep_vld_vec_49;
    wire [243:0] out_chan_dep_data_49;
    wire [4:0] token_out_vec_49;
    wire dl_detect_out_49;
    wire dep_chan_vld_41_49;
    wire [243:0] dep_chan_data_41_49;
    wire token_41_49;
    wire dep_chan_vld_48_49;
    wire [243:0] dep_chan_data_48_49;
    wire token_48_49;
    wire dep_chan_vld_50_49;
    wire [243:0] dep_chan_data_50_49;
    wire token_50_49;
    wire dep_chan_vld_57_49;
    wire [243:0] dep_chan_data_57_49;
    wire token_57_49;
    wire dep_chan_vld_101_49;
    wire [243:0] dep_chan_data_101_49;
    wire token_101_49;
    wire [4:0] proc_50_data_FIFO_blk;
    wire [4:0] proc_50_data_PIPO_blk;
    wire [4:0] proc_50_start_FIFO_blk;
    wire [4:0] proc_50_TLF_FIFO_blk;
    wire [4:0] proc_50_input_sync_blk;
    wire [4:0] proc_50_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_50;
    reg [4:0] proc_dep_vld_vec_50_reg;
    wire [4:0] in_chan_dep_vld_vec_50;
    wire [1219:0] in_chan_dep_data_vec_50;
    wire [4:0] token_in_vec_50;
    wire [4:0] out_chan_dep_vld_vec_50;
    wire [243:0] out_chan_dep_data_50;
    wire [4:0] token_out_vec_50;
    wire dl_detect_out_50;
    wire dep_chan_vld_42_50;
    wire [243:0] dep_chan_data_42_50;
    wire token_42_50;
    wire dep_chan_vld_49_50;
    wire [243:0] dep_chan_data_49_50;
    wire token_49_50;
    wire dep_chan_vld_51_50;
    wire [243:0] dep_chan_data_51_50;
    wire token_51_50;
    wire dep_chan_vld_58_50;
    wire [243:0] dep_chan_data_58_50;
    wire token_58_50;
    wire dep_chan_vld_105_50;
    wire [243:0] dep_chan_data_105_50;
    wire token_105_50;
    wire [4:0] proc_51_data_FIFO_blk;
    wire [4:0] proc_51_data_PIPO_blk;
    wire [4:0] proc_51_start_FIFO_blk;
    wire [4:0] proc_51_TLF_FIFO_blk;
    wire [4:0] proc_51_input_sync_blk;
    wire [4:0] proc_51_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_51;
    reg [4:0] proc_dep_vld_vec_51_reg;
    wire [4:0] in_chan_dep_vld_vec_51;
    wire [1219:0] in_chan_dep_data_vec_51;
    wire [4:0] token_in_vec_51;
    wire [4:0] out_chan_dep_vld_vec_51;
    wire [243:0] out_chan_dep_data_51;
    wire [4:0] token_out_vec_51;
    wire dl_detect_out_51;
    wire dep_chan_vld_43_51;
    wire [243:0] dep_chan_data_43_51;
    wire token_43_51;
    wire dep_chan_vld_50_51;
    wire [243:0] dep_chan_data_50_51;
    wire token_50_51;
    wire dep_chan_vld_59_51;
    wire [243:0] dep_chan_data_59_51;
    wire token_59_51;
    wire dep_chan_vld_62_51;
    wire [243:0] dep_chan_data_62_51;
    wire token_62_51;
    wire dep_chan_vld_109_51;
    wire [243:0] dep_chan_data_109_51;
    wire token_109_51;
    wire [5:0] proc_52_data_FIFO_blk;
    wire [5:0] proc_52_data_PIPO_blk;
    wire [5:0] proc_52_start_FIFO_blk;
    wire [5:0] proc_52_TLF_FIFO_blk;
    wire [5:0] proc_52_input_sync_blk;
    wire [5:0] proc_52_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_52;
    reg [5:0] proc_dep_vld_vec_52_reg;
    wire [5:0] in_chan_dep_vld_vec_52;
    wire [1463:0] in_chan_dep_data_vec_52;
    wire [5:0] token_in_vec_52;
    wire [5:0] out_chan_dep_vld_vec_52;
    wire [243:0] out_chan_dep_data_52;
    wire [5:0] token_out_vec_52;
    wire dl_detect_out_52;
    wire dep_chan_vld_7_52;
    wire [243:0] dep_chan_data_7_52;
    wire token_7_52;
    wire dep_chan_vld_44_52;
    wire [243:0] dep_chan_data_44_52;
    wire token_44_52;
    wire dep_chan_vld_53_52;
    wire [243:0] dep_chan_data_53_52;
    wire token_53_52;
    wire dep_chan_vld_64_52;
    wire [243:0] dep_chan_data_64_52;
    wire token_64_52;
    wire dep_chan_vld_72_52;
    wire [243:0] dep_chan_data_72_52;
    wire token_72_52;
    wire dep_chan_vld_80_52;
    wire [243:0] dep_chan_data_80_52;
    wire token_80_52;
    wire [5:0] proc_53_data_FIFO_blk;
    wire [5:0] proc_53_data_PIPO_blk;
    wire [5:0] proc_53_start_FIFO_blk;
    wire [5:0] proc_53_TLF_FIFO_blk;
    wire [5:0] proc_53_input_sync_blk;
    wire [5:0] proc_53_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_53;
    reg [5:0] proc_dep_vld_vec_53_reg;
    wire [5:0] in_chan_dep_vld_vec_53;
    wire [1463:0] in_chan_dep_data_vec_53;
    wire [5:0] token_in_vec_53;
    wire [5:0] out_chan_dep_vld_vec_53;
    wire [243:0] out_chan_dep_data_53;
    wire [5:0] token_out_vec_53;
    wire dl_detect_out_53;
    wire dep_chan_vld_45_53;
    wire [243:0] dep_chan_data_45_53;
    wire token_45_53;
    wire dep_chan_vld_52_53;
    wire [243:0] dep_chan_data_52_53;
    wire token_52_53;
    wire dep_chan_vld_54_53;
    wire [243:0] dep_chan_data_54_53;
    wire token_54_53;
    wire dep_chan_vld_65_53;
    wire [243:0] dep_chan_data_65_53;
    wire token_65_53;
    wire dep_chan_vld_73_53;
    wire [243:0] dep_chan_data_73_53;
    wire token_73_53;
    wire dep_chan_vld_84_53;
    wire [243:0] dep_chan_data_84_53;
    wire token_84_53;
    wire [5:0] proc_54_data_FIFO_blk;
    wire [5:0] proc_54_data_PIPO_blk;
    wire [5:0] proc_54_start_FIFO_blk;
    wire [5:0] proc_54_TLF_FIFO_blk;
    wire [5:0] proc_54_input_sync_blk;
    wire [5:0] proc_54_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_54;
    reg [5:0] proc_dep_vld_vec_54_reg;
    wire [5:0] in_chan_dep_vld_vec_54;
    wire [1463:0] in_chan_dep_data_vec_54;
    wire [5:0] token_in_vec_54;
    wire [5:0] out_chan_dep_vld_vec_54;
    wire [243:0] out_chan_dep_data_54;
    wire [5:0] token_out_vec_54;
    wire dl_detect_out_54;
    wire dep_chan_vld_46_54;
    wire [243:0] dep_chan_data_46_54;
    wire token_46_54;
    wire dep_chan_vld_53_54;
    wire [243:0] dep_chan_data_53_54;
    wire token_53_54;
    wire dep_chan_vld_55_54;
    wire [243:0] dep_chan_data_55_54;
    wire token_55_54;
    wire dep_chan_vld_66_54;
    wire [243:0] dep_chan_data_66_54;
    wire token_66_54;
    wire dep_chan_vld_74_54;
    wire [243:0] dep_chan_data_74_54;
    wire token_74_54;
    wire dep_chan_vld_88_54;
    wire [243:0] dep_chan_data_88_54;
    wire token_88_54;
    wire [5:0] proc_55_data_FIFO_blk;
    wire [5:0] proc_55_data_PIPO_blk;
    wire [5:0] proc_55_start_FIFO_blk;
    wire [5:0] proc_55_TLF_FIFO_blk;
    wire [5:0] proc_55_input_sync_blk;
    wire [5:0] proc_55_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_55;
    reg [5:0] proc_dep_vld_vec_55_reg;
    wire [5:0] in_chan_dep_vld_vec_55;
    wire [1463:0] in_chan_dep_data_vec_55;
    wire [5:0] token_in_vec_55;
    wire [5:0] out_chan_dep_vld_vec_55;
    wire [243:0] out_chan_dep_data_55;
    wire [5:0] token_out_vec_55;
    wire dl_detect_out_55;
    wire dep_chan_vld_47_55;
    wire [243:0] dep_chan_data_47_55;
    wire token_47_55;
    wire dep_chan_vld_54_55;
    wire [243:0] dep_chan_data_54_55;
    wire token_54_55;
    wire dep_chan_vld_56_55;
    wire [243:0] dep_chan_data_56_55;
    wire token_56_55;
    wire dep_chan_vld_67_55;
    wire [243:0] dep_chan_data_67_55;
    wire token_67_55;
    wire dep_chan_vld_75_55;
    wire [243:0] dep_chan_data_75_55;
    wire token_75_55;
    wire dep_chan_vld_92_55;
    wire [243:0] dep_chan_data_92_55;
    wire token_92_55;
    wire [5:0] proc_56_data_FIFO_blk;
    wire [5:0] proc_56_data_PIPO_blk;
    wire [5:0] proc_56_start_FIFO_blk;
    wire [5:0] proc_56_TLF_FIFO_blk;
    wire [5:0] proc_56_input_sync_blk;
    wire [5:0] proc_56_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_56;
    reg [5:0] proc_dep_vld_vec_56_reg;
    wire [5:0] in_chan_dep_vld_vec_56;
    wire [1463:0] in_chan_dep_data_vec_56;
    wire [5:0] token_in_vec_56;
    wire [5:0] out_chan_dep_vld_vec_56;
    wire [243:0] out_chan_dep_data_56;
    wire [5:0] token_out_vec_56;
    wire dl_detect_out_56;
    wire dep_chan_vld_48_56;
    wire [243:0] dep_chan_data_48_56;
    wire token_48_56;
    wire dep_chan_vld_55_56;
    wire [243:0] dep_chan_data_55_56;
    wire token_55_56;
    wire dep_chan_vld_57_56;
    wire [243:0] dep_chan_data_57_56;
    wire token_57_56;
    wire dep_chan_vld_68_56;
    wire [243:0] dep_chan_data_68_56;
    wire token_68_56;
    wire dep_chan_vld_76_56;
    wire [243:0] dep_chan_data_76_56;
    wire token_76_56;
    wire dep_chan_vld_96_56;
    wire [243:0] dep_chan_data_96_56;
    wire token_96_56;
    wire [5:0] proc_57_data_FIFO_blk;
    wire [5:0] proc_57_data_PIPO_blk;
    wire [5:0] proc_57_start_FIFO_blk;
    wire [5:0] proc_57_TLF_FIFO_blk;
    wire [5:0] proc_57_input_sync_blk;
    wire [5:0] proc_57_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_57;
    reg [5:0] proc_dep_vld_vec_57_reg;
    wire [5:0] in_chan_dep_vld_vec_57;
    wire [1463:0] in_chan_dep_data_vec_57;
    wire [5:0] token_in_vec_57;
    wire [5:0] out_chan_dep_vld_vec_57;
    wire [243:0] out_chan_dep_data_57;
    wire [5:0] token_out_vec_57;
    wire dl_detect_out_57;
    wire dep_chan_vld_49_57;
    wire [243:0] dep_chan_data_49_57;
    wire token_49_57;
    wire dep_chan_vld_56_57;
    wire [243:0] dep_chan_data_56_57;
    wire token_56_57;
    wire dep_chan_vld_58_57;
    wire [243:0] dep_chan_data_58_57;
    wire token_58_57;
    wire dep_chan_vld_69_57;
    wire [243:0] dep_chan_data_69_57;
    wire token_69_57;
    wire dep_chan_vld_77_57;
    wire [243:0] dep_chan_data_77_57;
    wire token_77_57;
    wire dep_chan_vld_100_57;
    wire [243:0] dep_chan_data_100_57;
    wire token_100_57;
    wire [5:0] proc_58_data_FIFO_blk;
    wire [5:0] proc_58_data_PIPO_blk;
    wire [5:0] proc_58_start_FIFO_blk;
    wire [5:0] proc_58_TLF_FIFO_blk;
    wire [5:0] proc_58_input_sync_blk;
    wire [5:0] proc_58_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_58;
    reg [5:0] proc_dep_vld_vec_58_reg;
    wire [5:0] in_chan_dep_vld_vec_58;
    wire [1463:0] in_chan_dep_data_vec_58;
    wire [5:0] token_in_vec_58;
    wire [5:0] out_chan_dep_vld_vec_58;
    wire [243:0] out_chan_dep_data_58;
    wire [5:0] token_out_vec_58;
    wire dl_detect_out_58;
    wire dep_chan_vld_50_58;
    wire [243:0] dep_chan_data_50_58;
    wire token_50_58;
    wire dep_chan_vld_57_58;
    wire [243:0] dep_chan_data_57_58;
    wire token_57_58;
    wire dep_chan_vld_59_58;
    wire [243:0] dep_chan_data_59_58;
    wire token_59_58;
    wire dep_chan_vld_70_58;
    wire [243:0] dep_chan_data_70_58;
    wire token_70_58;
    wire dep_chan_vld_78_58;
    wire [243:0] dep_chan_data_78_58;
    wire token_78_58;
    wire dep_chan_vld_104_58;
    wire [243:0] dep_chan_data_104_58;
    wire token_104_58;
    wire [5:0] proc_59_data_FIFO_blk;
    wire [5:0] proc_59_data_PIPO_blk;
    wire [5:0] proc_59_start_FIFO_blk;
    wire [5:0] proc_59_TLF_FIFO_blk;
    wire [5:0] proc_59_input_sync_blk;
    wire [5:0] proc_59_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_59;
    reg [5:0] proc_dep_vld_vec_59_reg;
    wire [5:0] in_chan_dep_vld_vec_59;
    wire [1463:0] in_chan_dep_data_vec_59;
    wire [5:0] token_in_vec_59;
    wire [5:0] out_chan_dep_vld_vec_59;
    wire [243:0] out_chan_dep_data_59;
    wire [5:0] token_out_vec_59;
    wire dl_detect_out_59;
    wire dep_chan_vld_51_59;
    wire [243:0] dep_chan_data_51_59;
    wire token_51_59;
    wire dep_chan_vld_58_59;
    wire [243:0] dep_chan_data_58_59;
    wire token_58_59;
    wire dep_chan_vld_63_59;
    wire [243:0] dep_chan_data_63_59;
    wire token_63_59;
    wire dep_chan_vld_71_59;
    wire [243:0] dep_chan_data_71_59;
    wire token_71_59;
    wire dep_chan_vld_79_59;
    wire [243:0] dep_chan_data_79_59;
    wire token_79_59;
    wire dep_chan_vld_108_59;
    wire [243:0] dep_chan_data_108_59;
    wire token_108_59;
    wire [20:0] proc_60_data_FIFO_blk;
    wire [20:0] proc_60_data_PIPO_blk;
    wire [20:0] proc_60_start_FIFO_blk;
    wire [20:0] proc_60_TLF_FIFO_blk;
    wire [20:0] proc_60_input_sync_blk;
    wire [20:0] proc_60_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_60;
    reg [20:0] proc_dep_vld_vec_60_reg;
    wire [20:0] in_chan_dep_vld_vec_60;
    wire [5123:0] in_chan_dep_data_vec_60;
    wire [20:0] token_in_vec_60;
    wire [20:0] out_chan_dep_vld_vec_60;
    wire [243:0] out_chan_dep_data_60;
    wire [20:0] token_out_vec_60;
    wire dl_detect_out_60;
    wire dep_chan_vld_35_60;
    wire [243:0] dep_chan_data_35_60;
    wire token_35_60;
    wire dep_chan_vld_61_60;
    wire [243:0] dep_chan_data_61_60;
    wire token_61_60;
    wire dep_chan_vld_62_60;
    wire [243:0] dep_chan_data_62_60;
    wire token_62_60;
    wire dep_chan_vld_63_60;
    wire [243:0] dep_chan_data_63_60;
    wire token_63_60;
    wire dep_chan_vld_64_60;
    wire [243:0] dep_chan_data_64_60;
    wire token_64_60;
    wire dep_chan_vld_65_60;
    wire [243:0] dep_chan_data_65_60;
    wire token_65_60;
    wire dep_chan_vld_66_60;
    wire [243:0] dep_chan_data_66_60;
    wire token_66_60;
    wire dep_chan_vld_67_60;
    wire [243:0] dep_chan_data_67_60;
    wire token_67_60;
    wire dep_chan_vld_68_60;
    wire [243:0] dep_chan_data_68_60;
    wire token_68_60;
    wire dep_chan_vld_69_60;
    wire [243:0] dep_chan_data_69_60;
    wire token_69_60;
    wire dep_chan_vld_70_60;
    wire [243:0] dep_chan_data_70_60;
    wire token_70_60;
    wire dep_chan_vld_71_60;
    wire [243:0] dep_chan_data_71_60;
    wire token_71_60;
    wire dep_chan_vld_72_60;
    wire [243:0] dep_chan_data_72_60;
    wire token_72_60;
    wire dep_chan_vld_73_60;
    wire [243:0] dep_chan_data_73_60;
    wire token_73_60;
    wire dep_chan_vld_74_60;
    wire [243:0] dep_chan_data_74_60;
    wire token_74_60;
    wire dep_chan_vld_75_60;
    wire [243:0] dep_chan_data_75_60;
    wire token_75_60;
    wire dep_chan_vld_76_60;
    wire [243:0] dep_chan_data_76_60;
    wire token_76_60;
    wire dep_chan_vld_77_60;
    wire [243:0] dep_chan_data_77_60;
    wire token_77_60;
    wire dep_chan_vld_78_60;
    wire [243:0] dep_chan_data_78_60;
    wire token_78_60;
    wire dep_chan_vld_79_60;
    wire [243:0] dep_chan_data_79_60;
    wire token_79_60;
    wire dep_chan_vld_121_60;
    wire [243:0] dep_chan_data_121_60;
    wire token_121_60;
    wire [20:0] proc_61_data_FIFO_blk;
    wire [20:0] proc_61_data_PIPO_blk;
    wire [20:0] proc_61_start_FIFO_blk;
    wire [20:0] proc_61_TLF_FIFO_blk;
    wire [20:0] proc_61_input_sync_blk;
    wire [20:0] proc_61_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_61;
    reg [20:0] proc_dep_vld_vec_61_reg;
    wire [20:0] in_chan_dep_vld_vec_61;
    wire [5123:0] in_chan_dep_data_vec_61;
    wire [20:0] token_in_vec_61;
    wire [20:0] out_chan_dep_vld_vec_61;
    wire [243:0] out_chan_dep_data_61;
    wire [20:0] token_out_vec_61;
    wire dl_detect_out_61;
    wire dep_chan_vld_43_61;
    wire [243:0] dep_chan_data_43_61;
    wire token_43_61;
    wire dep_chan_vld_60_61;
    wire [243:0] dep_chan_data_60_61;
    wire token_60_61;
    wire dep_chan_vld_62_61;
    wire [243:0] dep_chan_data_62_61;
    wire token_62_61;
    wire dep_chan_vld_63_61;
    wire [243:0] dep_chan_data_63_61;
    wire token_63_61;
    wire dep_chan_vld_64_61;
    wire [243:0] dep_chan_data_64_61;
    wire token_64_61;
    wire dep_chan_vld_65_61;
    wire [243:0] dep_chan_data_65_61;
    wire token_65_61;
    wire dep_chan_vld_66_61;
    wire [243:0] dep_chan_data_66_61;
    wire token_66_61;
    wire dep_chan_vld_67_61;
    wire [243:0] dep_chan_data_67_61;
    wire token_67_61;
    wire dep_chan_vld_68_61;
    wire [243:0] dep_chan_data_68_61;
    wire token_68_61;
    wire dep_chan_vld_69_61;
    wire [243:0] dep_chan_data_69_61;
    wire token_69_61;
    wire dep_chan_vld_70_61;
    wire [243:0] dep_chan_data_70_61;
    wire token_70_61;
    wire dep_chan_vld_71_61;
    wire [243:0] dep_chan_data_71_61;
    wire token_71_61;
    wire dep_chan_vld_72_61;
    wire [243:0] dep_chan_data_72_61;
    wire token_72_61;
    wire dep_chan_vld_73_61;
    wire [243:0] dep_chan_data_73_61;
    wire token_73_61;
    wire dep_chan_vld_74_61;
    wire [243:0] dep_chan_data_74_61;
    wire token_74_61;
    wire dep_chan_vld_75_61;
    wire [243:0] dep_chan_data_75_61;
    wire token_75_61;
    wire dep_chan_vld_76_61;
    wire [243:0] dep_chan_data_76_61;
    wire token_76_61;
    wire dep_chan_vld_77_61;
    wire [243:0] dep_chan_data_77_61;
    wire token_77_61;
    wire dep_chan_vld_78_61;
    wire [243:0] dep_chan_data_78_61;
    wire token_78_61;
    wire dep_chan_vld_79_61;
    wire [243:0] dep_chan_data_79_61;
    wire token_79_61;
    wire dep_chan_vld_121_61;
    wire [243:0] dep_chan_data_121_61;
    wire token_121_61;
    wire [20:0] proc_62_data_FIFO_blk;
    wire [20:0] proc_62_data_PIPO_blk;
    wire [20:0] proc_62_start_FIFO_blk;
    wire [20:0] proc_62_TLF_FIFO_blk;
    wire [20:0] proc_62_input_sync_blk;
    wire [20:0] proc_62_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_62;
    reg [20:0] proc_dep_vld_vec_62_reg;
    wire [20:0] in_chan_dep_vld_vec_62;
    wire [5123:0] in_chan_dep_data_vec_62;
    wire [20:0] token_in_vec_62;
    wire [20:0] out_chan_dep_vld_vec_62;
    wire [243:0] out_chan_dep_data_62;
    wire [20:0] token_out_vec_62;
    wire dl_detect_out_62;
    wire dep_chan_vld_51_62;
    wire [243:0] dep_chan_data_51_62;
    wire token_51_62;
    wire dep_chan_vld_60_62;
    wire [243:0] dep_chan_data_60_62;
    wire token_60_62;
    wire dep_chan_vld_61_62;
    wire [243:0] dep_chan_data_61_62;
    wire token_61_62;
    wire dep_chan_vld_63_62;
    wire [243:0] dep_chan_data_63_62;
    wire token_63_62;
    wire dep_chan_vld_64_62;
    wire [243:0] dep_chan_data_64_62;
    wire token_64_62;
    wire dep_chan_vld_65_62;
    wire [243:0] dep_chan_data_65_62;
    wire token_65_62;
    wire dep_chan_vld_66_62;
    wire [243:0] dep_chan_data_66_62;
    wire token_66_62;
    wire dep_chan_vld_67_62;
    wire [243:0] dep_chan_data_67_62;
    wire token_67_62;
    wire dep_chan_vld_68_62;
    wire [243:0] dep_chan_data_68_62;
    wire token_68_62;
    wire dep_chan_vld_69_62;
    wire [243:0] dep_chan_data_69_62;
    wire token_69_62;
    wire dep_chan_vld_70_62;
    wire [243:0] dep_chan_data_70_62;
    wire token_70_62;
    wire dep_chan_vld_71_62;
    wire [243:0] dep_chan_data_71_62;
    wire token_71_62;
    wire dep_chan_vld_72_62;
    wire [243:0] dep_chan_data_72_62;
    wire token_72_62;
    wire dep_chan_vld_73_62;
    wire [243:0] dep_chan_data_73_62;
    wire token_73_62;
    wire dep_chan_vld_74_62;
    wire [243:0] dep_chan_data_74_62;
    wire token_74_62;
    wire dep_chan_vld_75_62;
    wire [243:0] dep_chan_data_75_62;
    wire token_75_62;
    wire dep_chan_vld_76_62;
    wire [243:0] dep_chan_data_76_62;
    wire token_76_62;
    wire dep_chan_vld_77_62;
    wire [243:0] dep_chan_data_77_62;
    wire token_77_62;
    wire dep_chan_vld_78_62;
    wire [243:0] dep_chan_data_78_62;
    wire token_78_62;
    wire dep_chan_vld_79_62;
    wire [243:0] dep_chan_data_79_62;
    wire token_79_62;
    wire dep_chan_vld_121_62;
    wire [243:0] dep_chan_data_121_62;
    wire token_121_62;
    wire [20:0] proc_63_data_FIFO_blk;
    wire [20:0] proc_63_data_PIPO_blk;
    wire [20:0] proc_63_start_FIFO_blk;
    wire [20:0] proc_63_TLF_FIFO_blk;
    wire [20:0] proc_63_input_sync_blk;
    wire [20:0] proc_63_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_63;
    reg [20:0] proc_dep_vld_vec_63_reg;
    wire [20:0] in_chan_dep_vld_vec_63;
    wire [5123:0] in_chan_dep_data_vec_63;
    wire [20:0] token_in_vec_63;
    wire [20:0] out_chan_dep_vld_vec_63;
    wire [243:0] out_chan_dep_data_63;
    wire [20:0] token_out_vec_63;
    wire dl_detect_out_63;
    wire dep_chan_vld_59_63;
    wire [243:0] dep_chan_data_59_63;
    wire token_59_63;
    wire dep_chan_vld_60_63;
    wire [243:0] dep_chan_data_60_63;
    wire token_60_63;
    wire dep_chan_vld_61_63;
    wire [243:0] dep_chan_data_61_63;
    wire token_61_63;
    wire dep_chan_vld_62_63;
    wire [243:0] dep_chan_data_62_63;
    wire token_62_63;
    wire dep_chan_vld_64_63;
    wire [243:0] dep_chan_data_64_63;
    wire token_64_63;
    wire dep_chan_vld_65_63;
    wire [243:0] dep_chan_data_65_63;
    wire token_65_63;
    wire dep_chan_vld_66_63;
    wire [243:0] dep_chan_data_66_63;
    wire token_66_63;
    wire dep_chan_vld_67_63;
    wire [243:0] dep_chan_data_67_63;
    wire token_67_63;
    wire dep_chan_vld_68_63;
    wire [243:0] dep_chan_data_68_63;
    wire token_68_63;
    wire dep_chan_vld_69_63;
    wire [243:0] dep_chan_data_69_63;
    wire token_69_63;
    wire dep_chan_vld_70_63;
    wire [243:0] dep_chan_data_70_63;
    wire token_70_63;
    wire dep_chan_vld_71_63;
    wire [243:0] dep_chan_data_71_63;
    wire token_71_63;
    wire dep_chan_vld_72_63;
    wire [243:0] dep_chan_data_72_63;
    wire token_72_63;
    wire dep_chan_vld_73_63;
    wire [243:0] dep_chan_data_73_63;
    wire token_73_63;
    wire dep_chan_vld_74_63;
    wire [243:0] dep_chan_data_74_63;
    wire token_74_63;
    wire dep_chan_vld_75_63;
    wire [243:0] dep_chan_data_75_63;
    wire token_75_63;
    wire dep_chan_vld_76_63;
    wire [243:0] dep_chan_data_76_63;
    wire token_76_63;
    wire dep_chan_vld_77_63;
    wire [243:0] dep_chan_data_77_63;
    wire token_77_63;
    wire dep_chan_vld_78_63;
    wire [243:0] dep_chan_data_78_63;
    wire token_78_63;
    wire dep_chan_vld_79_63;
    wire [243:0] dep_chan_data_79_63;
    wire token_79_63;
    wire dep_chan_vld_121_63;
    wire [243:0] dep_chan_data_121_63;
    wire token_121_63;
    wire [20:0] proc_64_data_FIFO_blk;
    wire [20:0] proc_64_data_PIPO_blk;
    wire [20:0] proc_64_start_FIFO_blk;
    wire [20:0] proc_64_TLF_FIFO_blk;
    wire [20:0] proc_64_input_sync_blk;
    wire [20:0] proc_64_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_64;
    reg [20:0] proc_dep_vld_vec_64_reg;
    wire [20:0] in_chan_dep_vld_vec_64;
    wire [5123:0] in_chan_dep_data_vec_64;
    wire [20:0] token_in_vec_64;
    wire [20:0] out_chan_dep_vld_vec_64;
    wire [243:0] out_chan_dep_data_64;
    wire [20:0] token_out_vec_64;
    wire dl_detect_out_64;
    wire dep_chan_vld_52_64;
    wire [243:0] dep_chan_data_52_64;
    wire token_52_64;
    wire dep_chan_vld_60_64;
    wire [243:0] dep_chan_data_60_64;
    wire token_60_64;
    wire dep_chan_vld_61_64;
    wire [243:0] dep_chan_data_61_64;
    wire token_61_64;
    wire dep_chan_vld_62_64;
    wire [243:0] dep_chan_data_62_64;
    wire token_62_64;
    wire dep_chan_vld_63_64;
    wire [243:0] dep_chan_data_63_64;
    wire token_63_64;
    wire dep_chan_vld_65_64;
    wire [243:0] dep_chan_data_65_64;
    wire token_65_64;
    wire dep_chan_vld_66_64;
    wire [243:0] dep_chan_data_66_64;
    wire token_66_64;
    wire dep_chan_vld_67_64;
    wire [243:0] dep_chan_data_67_64;
    wire token_67_64;
    wire dep_chan_vld_68_64;
    wire [243:0] dep_chan_data_68_64;
    wire token_68_64;
    wire dep_chan_vld_69_64;
    wire [243:0] dep_chan_data_69_64;
    wire token_69_64;
    wire dep_chan_vld_70_64;
    wire [243:0] dep_chan_data_70_64;
    wire token_70_64;
    wire dep_chan_vld_71_64;
    wire [243:0] dep_chan_data_71_64;
    wire token_71_64;
    wire dep_chan_vld_72_64;
    wire [243:0] dep_chan_data_72_64;
    wire token_72_64;
    wire dep_chan_vld_73_64;
    wire [243:0] dep_chan_data_73_64;
    wire token_73_64;
    wire dep_chan_vld_74_64;
    wire [243:0] dep_chan_data_74_64;
    wire token_74_64;
    wire dep_chan_vld_75_64;
    wire [243:0] dep_chan_data_75_64;
    wire token_75_64;
    wire dep_chan_vld_76_64;
    wire [243:0] dep_chan_data_76_64;
    wire token_76_64;
    wire dep_chan_vld_77_64;
    wire [243:0] dep_chan_data_77_64;
    wire token_77_64;
    wire dep_chan_vld_78_64;
    wire [243:0] dep_chan_data_78_64;
    wire token_78_64;
    wire dep_chan_vld_79_64;
    wire [243:0] dep_chan_data_79_64;
    wire token_79_64;
    wire dep_chan_vld_121_64;
    wire [243:0] dep_chan_data_121_64;
    wire token_121_64;
    wire [20:0] proc_65_data_FIFO_blk;
    wire [20:0] proc_65_data_PIPO_blk;
    wire [20:0] proc_65_start_FIFO_blk;
    wire [20:0] proc_65_TLF_FIFO_blk;
    wire [20:0] proc_65_input_sync_blk;
    wire [20:0] proc_65_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_65;
    reg [20:0] proc_dep_vld_vec_65_reg;
    wire [20:0] in_chan_dep_vld_vec_65;
    wire [5123:0] in_chan_dep_data_vec_65;
    wire [20:0] token_in_vec_65;
    wire [20:0] out_chan_dep_vld_vec_65;
    wire [243:0] out_chan_dep_data_65;
    wire [20:0] token_out_vec_65;
    wire dl_detect_out_65;
    wire dep_chan_vld_53_65;
    wire [243:0] dep_chan_data_53_65;
    wire token_53_65;
    wire dep_chan_vld_60_65;
    wire [243:0] dep_chan_data_60_65;
    wire token_60_65;
    wire dep_chan_vld_61_65;
    wire [243:0] dep_chan_data_61_65;
    wire token_61_65;
    wire dep_chan_vld_62_65;
    wire [243:0] dep_chan_data_62_65;
    wire token_62_65;
    wire dep_chan_vld_63_65;
    wire [243:0] dep_chan_data_63_65;
    wire token_63_65;
    wire dep_chan_vld_64_65;
    wire [243:0] dep_chan_data_64_65;
    wire token_64_65;
    wire dep_chan_vld_66_65;
    wire [243:0] dep_chan_data_66_65;
    wire token_66_65;
    wire dep_chan_vld_67_65;
    wire [243:0] dep_chan_data_67_65;
    wire token_67_65;
    wire dep_chan_vld_68_65;
    wire [243:0] dep_chan_data_68_65;
    wire token_68_65;
    wire dep_chan_vld_69_65;
    wire [243:0] dep_chan_data_69_65;
    wire token_69_65;
    wire dep_chan_vld_70_65;
    wire [243:0] dep_chan_data_70_65;
    wire token_70_65;
    wire dep_chan_vld_71_65;
    wire [243:0] dep_chan_data_71_65;
    wire token_71_65;
    wire dep_chan_vld_72_65;
    wire [243:0] dep_chan_data_72_65;
    wire token_72_65;
    wire dep_chan_vld_73_65;
    wire [243:0] dep_chan_data_73_65;
    wire token_73_65;
    wire dep_chan_vld_74_65;
    wire [243:0] dep_chan_data_74_65;
    wire token_74_65;
    wire dep_chan_vld_75_65;
    wire [243:0] dep_chan_data_75_65;
    wire token_75_65;
    wire dep_chan_vld_76_65;
    wire [243:0] dep_chan_data_76_65;
    wire token_76_65;
    wire dep_chan_vld_77_65;
    wire [243:0] dep_chan_data_77_65;
    wire token_77_65;
    wire dep_chan_vld_78_65;
    wire [243:0] dep_chan_data_78_65;
    wire token_78_65;
    wire dep_chan_vld_79_65;
    wire [243:0] dep_chan_data_79_65;
    wire token_79_65;
    wire dep_chan_vld_121_65;
    wire [243:0] dep_chan_data_121_65;
    wire token_121_65;
    wire [20:0] proc_66_data_FIFO_blk;
    wire [20:0] proc_66_data_PIPO_blk;
    wire [20:0] proc_66_start_FIFO_blk;
    wire [20:0] proc_66_TLF_FIFO_blk;
    wire [20:0] proc_66_input_sync_blk;
    wire [20:0] proc_66_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_66;
    reg [20:0] proc_dep_vld_vec_66_reg;
    wire [20:0] in_chan_dep_vld_vec_66;
    wire [5123:0] in_chan_dep_data_vec_66;
    wire [20:0] token_in_vec_66;
    wire [20:0] out_chan_dep_vld_vec_66;
    wire [243:0] out_chan_dep_data_66;
    wire [20:0] token_out_vec_66;
    wire dl_detect_out_66;
    wire dep_chan_vld_54_66;
    wire [243:0] dep_chan_data_54_66;
    wire token_54_66;
    wire dep_chan_vld_60_66;
    wire [243:0] dep_chan_data_60_66;
    wire token_60_66;
    wire dep_chan_vld_61_66;
    wire [243:0] dep_chan_data_61_66;
    wire token_61_66;
    wire dep_chan_vld_62_66;
    wire [243:0] dep_chan_data_62_66;
    wire token_62_66;
    wire dep_chan_vld_63_66;
    wire [243:0] dep_chan_data_63_66;
    wire token_63_66;
    wire dep_chan_vld_64_66;
    wire [243:0] dep_chan_data_64_66;
    wire token_64_66;
    wire dep_chan_vld_65_66;
    wire [243:0] dep_chan_data_65_66;
    wire token_65_66;
    wire dep_chan_vld_67_66;
    wire [243:0] dep_chan_data_67_66;
    wire token_67_66;
    wire dep_chan_vld_68_66;
    wire [243:0] dep_chan_data_68_66;
    wire token_68_66;
    wire dep_chan_vld_69_66;
    wire [243:0] dep_chan_data_69_66;
    wire token_69_66;
    wire dep_chan_vld_70_66;
    wire [243:0] dep_chan_data_70_66;
    wire token_70_66;
    wire dep_chan_vld_71_66;
    wire [243:0] dep_chan_data_71_66;
    wire token_71_66;
    wire dep_chan_vld_72_66;
    wire [243:0] dep_chan_data_72_66;
    wire token_72_66;
    wire dep_chan_vld_73_66;
    wire [243:0] dep_chan_data_73_66;
    wire token_73_66;
    wire dep_chan_vld_74_66;
    wire [243:0] dep_chan_data_74_66;
    wire token_74_66;
    wire dep_chan_vld_75_66;
    wire [243:0] dep_chan_data_75_66;
    wire token_75_66;
    wire dep_chan_vld_76_66;
    wire [243:0] dep_chan_data_76_66;
    wire token_76_66;
    wire dep_chan_vld_77_66;
    wire [243:0] dep_chan_data_77_66;
    wire token_77_66;
    wire dep_chan_vld_78_66;
    wire [243:0] dep_chan_data_78_66;
    wire token_78_66;
    wire dep_chan_vld_79_66;
    wire [243:0] dep_chan_data_79_66;
    wire token_79_66;
    wire dep_chan_vld_121_66;
    wire [243:0] dep_chan_data_121_66;
    wire token_121_66;
    wire [20:0] proc_67_data_FIFO_blk;
    wire [20:0] proc_67_data_PIPO_blk;
    wire [20:0] proc_67_start_FIFO_blk;
    wire [20:0] proc_67_TLF_FIFO_blk;
    wire [20:0] proc_67_input_sync_blk;
    wire [20:0] proc_67_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_67;
    reg [20:0] proc_dep_vld_vec_67_reg;
    wire [20:0] in_chan_dep_vld_vec_67;
    wire [5123:0] in_chan_dep_data_vec_67;
    wire [20:0] token_in_vec_67;
    wire [20:0] out_chan_dep_vld_vec_67;
    wire [243:0] out_chan_dep_data_67;
    wire [20:0] token_out_vec_67;
    wire dl_detect_out_67;
    wire dep_chan_vld_55_67;
    wire [243:0] dep_chan_data_55_67;
    wire token_55_67;
    wire dep_chan_vld_60_67;
    wire [243:0] dep_chan_data_60_67;
    wire token_60_67;
    wire dep_chan_vld_61_67;
    wire [243:0] dep_chan_data_61_67;
    wire token_61_67;
    wire dep_chan_vld_62_67;
    wire [243:0] dep_chan_data_62_67;
    wire token_62_67;
    wire dep_chan_vld_63_67;
    wire [243:0] dep_chan_data_63_67;
    wire token_63_67;
    wire dep_chan_vld_64_67;
    wire [243:0] dep_chan_data_64_67;
    wire token_64_67;
    wire dep_chan_vld_65_67;
    wire [243:0] dep_chan_data_65_67;
    wire token_65_67;
    wire dep_chan_vld_66_67;
    wire [243:0] dep_chan_data_66_67;
    wire token_66_67;
    wire dep_chan_vld_68_67;
    wire [243:0] dep_chan_data_68_67;
    wire token_68_67;
    wire dep_chan_vld_69_67;
    wire [243:0] dep_chan_data_69_67;
    wire token_69_67;
    wire dep_chan_vld_70_67;
    wire [243:0] dep_chan_data_70_67;
    wire token_70_67;
    wire dep_chan_vld_71_67;
    wire [243:0] dep_chan_data_71_67;
    wire token_71_67;
    wire dep_chan_vld_72_67;
    wire [243:0] dep_chan_data_72_67;
    wire token_72_67;
    wire dep_chan_vld_73_67;
    wire [243:0] dep_chan_data_73_67;
    wire token_73_67;
    wire dep_chan_vld_74_67;
    wire [243:0] dep_chan_data_74_67;
    wire token_74_67;
    wire dep_chan_vld_75_67;
    wire [243:0] dep_chan_data_75_67;
    wire token_75_67;
    wire dep_chan_vld_76_67;
    wire [243:0] dep_chan_data_76_67;
    wire token_76_67;
    wire dep_chan_vld_77_67;
    wire [243:0] dep_chan_data_77_67;
    wire token_77_67;
    wire dep_chan_vld_78_67;
    wire [243:0] dep_chan_data_78_67;
    wire token_78_67;
    wire dep_chan_vld_79_67;
    wire [243:0] dep_chan_data_79_67;
    wire token_79_67;
    wire dep_chan_vld_121_67;
    wire [243:0] dep_chan_data_121_67;
    wire token_121_67;
    wire [20:0] proc_68_data_FIFO_blk;
    wire [20:0] proc_68_data_PIPO_blk;
    wire [20:0] proc_68_start_FIFO_blk;
    wire [20:0] proc_68_TLF_FIFO_blk;
    wire [20:0] proc_68_input_sync_blk;
    wire [20:0] proc_68_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_68;
    reg [20:0] proc_dep_vld_vec_68_reg;
    wire [20:0] in_chan_dep_vld_vec_68;
    wire [5123:0] in_chan_dep_data_vec_68;
    wire [20:0] token_in_vec_68;
    wire [20:0] out_chan_dep_vld_vec_68;
    wire [243:0] out_chan_dep_data_68;
    wire [20:0] token_out_vec_68;
    wire dl_detect_out_68;
    wire dep_chan_vld_56_68;
    wire [243:0] dep_chan_data_56_68;
    wire token_56_68;
    wire dep_chan_vld_60_68;
    wire [243:0] dep_chan_data_60_68;
    wire token_60_68;
    wire dep_chan_vld_61_68;
    wire [243:0] dep_chan_data_61_68;
    wire token_61_68;
    wire dep_chan_vld_62_68;
    wire [243:0] dep_chan_data_62_68;
    wire token_62_68;
    wire dep_chan_vld_63_68;
    wire [243:0] dep_chan_data_63_68;
    wire token_63_68;
    wire dep_chan_vld_64_68;
    wire [243:0] dep_chan_data_64_68;
    wire token_64_68;
    wire dep_chan_vld_65_68;
    wire [243:0] dep_chan_data_65_68;
    wire token_65_68;
    wire dep_chan_vld_66_68;
    wire [243:0] dep_chan_data_66_68;
    wire token_66_68;
    wire dep_chan_vld_67_68;
    wire [243:0] dep_chan_data_67_68;
    wire token_67_68;
    wire dep_chan_vld_69_68;
    wire [243:0] dep_chan_data_69_68;
    wire token_69_68;
    wire dep_chan_vld_70_68;
    wire [243:0] dep_chan_data_70_68;
    wire token_70_68;
    wire dep_chan_vld_71_68;
    wire [243:0] dep_chan_data_71_68;
    wire token_71_68;
    wire dep_chan_vld_72_68;
    wire [243:0] dep_chan_data_72_68;
    wire token_72_68;
    wire dep_chan_vld_73_68;
    wire [243:0] dep_chan_data_73_68;
    wire token_73_68;
    wire dep_chan_vld_74_68;
    wire [243:0] dep_chan_data_74_68;
    wire token_74_68;
    wire dep_chan_vld_75_68;
    wire [243:0] dep_chan_data_75_68;
    wire token_75_68;
    wire dep_chan_vld_76_68;
    wire [243:0] dep_chan_data_76_68;
    wire token_76_68;
    wire dep_chan_vld_77_68;
    wire [243:0] dep_chan_data_77_68;
    wire token_77_68;
    wire dep_chan_vld_78_68;
    wire [243:0] dep_chan_data_78_68;
    wire token_78_68;
    wire dep_chan_vld_79_68;
    wire [243:0] dep_chan_data_79_68;
    wire token_79_68;
    wire dep_chan_vld_121_68;
    wire [243:0] dep_chan_data_121_68;
    wire token_121_68;
    wire [20:0] proc_69_data_FIFO_blk;
    wire [20:0] proc_69_data_PIPO_blk;
    wire [20:0] proc_69_start_FIFO_blk;
    wire [20:0] proc_69_TLF_FIFO_blk;
    wire [20:0] proc_69_input_sync_blk;
    wire [20:0] proc_69_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_69;
    reg [20:0] proc_dep_vld_vec_69_reg;
    wire [20:0] in_chan_dep_vld_vec_69;
    wire [5123:0] in_chan_dep_data_vec_69;
    wire [20:0] token_in_vec_69;
    wire [20:0] out_chan_dep_vld_vec_69;
    wire [243:0] out_chan_dep_data_69;
    wire [20:0] token_out_vec_69;
    wire dl_detect_out_69;
    wire dep_chan_vld_57_69;
    wire [243:0] dep_chan_data_57_69;
    wire token_57_69;
    wire dep_chan_vld_60_69;
    wire [243:0] dep_chan_data_60_69;
    wire token_60_69;
    wire dep_chan_vld_61_69;
    wire [243:0] dep_chan_data_61_69;
    wire token_61_69;
    wire dep_chan_vld_62_69;
    wire [243:0] dep_chan_data_62_69;
    wire token_62_69;
    wire dep_chan_vld_63_69;
    wire [243:0] dep_chan_data_63_69;
    wire token_63_69;
    wire dep_chan_vld_64_69;
    wire [243:0] dep_chan_data_64_69;
    wire token_64_69;
    wire dep_chan_vld_65_69;
    wire [243:0] dep_chan_data_65_69;
    wire token_65_69;
    wire dep_chan_vld_66_69;
    wire [243:0] dep_chan_data_66_69;
    wire token_66_69;
    wire dep_chan_vld_67_69;
    wire [243:0] dep_chan_data_67_69;
    wire token_67_69;
    wire dep_chan_vld_68_69;
    wire [243:0] dep_chan_data_68_69;
    wire token_68_69;
    wire dep_chan_vld_70_69;
    wire [243:0] dep_chan_data_70_69;
    wire token_70_69;
    wire dep_chan_vld_71_69;
    wire [243:0] dep_chan_data_71_69;
    wire token_71_69;
    wire dep_chan_vld_72_69;
    wire [243:0] dep_chan_data_72_69;
    wire token_72_69;
    wire dep_chan_vld_73_69;
    wire [243:0] dep_chan_data_73_69;
    wire token_73_69;
    wire dep_chan_vld_74_69;
    wire [243:0] dep_chan_data_74_69;
    wire token_74_69;
    wire dep_chan_vld_75_69;
    wire [243:0] dep_chan_data_75_69;
    wire token_75_69;
    wire dep_chan_vld_76_69;
    wire [243:0] dep_chan_data_76_69;
    wire token_76_69;
    wire dep_chan_vld_77_69;
    wire [243:0] dep_chan_data_77_69;
    wire token_77_69;
    wire dep_chan_vld_78_69;
    wire [243:0] dep_chan_data_78_69;
    wire token_78_69;
    wire dep_chan_vld_79_69;
    wire [243:0] dep_chan_data_79_69;
    wire token_79_69;
    wire dep_chan_vld_121_69;
    wire [243:0] dep_chan_data_121_69;
    wire token_121_69;
    wire [20:0] proc_70_data_FIFO_blk;
    wire [20:0] proc_70_data_PIPO_blk;
    wire [20:0] proc_70_start_FIFO_blk;
    wire [20:0] proc_70_TLF_FIFO_blk;
    wire [20:0] proc_70_input_sync_blk;
    wire [20:0] proc_70_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_70;
    reg [20:0] proc_dep_vld_vec_70_reg;
    wire [20:0] in_chan_dep_vld_vec_70;
    wire [5123:0] in_chan_dep_data_vec_70;
    wire [20:0] token_in_vec_70;
    wire [20:0] out_chan_dep_vld_vec_70;
    wire [243:0] out_chan_dep_data_70;
    wire [20:0] token_out_vec_70;
    wire dl_detect_out_70;
    wire dep_chan_vld_58_70;
    wire [243:0] dep_chan_data_58_70;
    wire token_58_70;
    wire dep_chan_vld_60_70;
    wire [243:0] dep_chan_data_60_70;
    wire token_60_70;
    wire dep_chan_vld_61_70;
    wire [243:0] dep_chan_data_61_70;
    wire token_61_70;
    wire dep_chan_vld_62_70;
    wire [243:0] dep_chan_data_62_70;
    wire token_62_70;
    wire dep_chan_vld_63_70;
    wire [243:0] dep_chan_data_63_70;
    wire token_63_70;
    wire dep_chan_vld_64_70;
    wire [243:0] dep_chan_data_64_70;
    wire token_64_70;
    wire dep_chan_vld_65_70;
    wire [243:0] dep_chan_data_65_70;
    wire token_65_70;
    wire dep_chan_vld_66_70;
    wire [243:0] dep_chan_data_66_70;
    wire token_66_70;
    wire dep_chan_vld_67_70;
    wire [243:0] dep_chan_data_67_70;
    wire token_67_70;
    wire dep_chan_vld_68_70;
    wire [243:0] dep_chan_data_68_70;
    wire token_68_70;
    wire dep_chan_vld_69_70;
    wire [243:0] dep_chan_data_69_70;
    wire token_69_70;
    wire dep_chan_vld_71_70;
    wire [243:0] dep_chan_data_71_70;
    wire token_71_70;
    wire dep_chan_vld_72_70;
    wire [243:0] dep_chan_data_72_70;
    wire token_72_70;
    wire dep_chan_vld_73_70;
    wire [243:0] dep_chan_data_73_70;
    wire token_73_70;
    wire dep_chan_vld_74_70;
    wire [243:0] dep_chan_data_74_70;
    wire token_74_70;
    wire dep_chan_vld_75_70;
    wire [243:0] dep_chan_data_75_70;
    wire token_75_70;
    wire dep_chan_vld_76_70;
    wire [243:0] dep_chan_data_76_70;
    wire token_76_70;
    wire dep_chan_vld_77_70;
    wire [243:0] dep_chan_data_77_70;
    wire token_77_70;
    wire dep_chan_vld_78_70;
    wire [243:0] dep_chan_data_78_70;
    wire token_78_70;
    wire dep_chan_vld_79_70;
    wire [243:0] dep_chan_data_79_70;
    wire token_79_70;
    wire dep_chan_vld_121_70;
    wire [243:0] dep_chan_data_121_70;
    wire token_121_70;
    wire [20:0] proc_71_data_FIFO_blk;
    wire [20:0] proc_71_data_PIPO_blk;
    wire [20:0] proc_71_start_FIFO_blk;
    wire [20:0] proc_71_TLF_FIFO_blk;
    wire [20:0] proc_71_input_sync_blk;
    wire [20:0] proc_71_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_71;
    reg [20:0] proc_dep_vld_vec_71_reg;
    wire [20:0] in_chan_dep_vld_vec_71;
    wire [5123:0] in_chan_dep_data_vec_71;
    wire [20:0] token_in_vec_71;
    wire [20:0] out_chan_dep_vld_vec_71;
    wire [243:0] out_chan_dep_data_71;
    wire [20:0] token_out_vec_71;
    wire dl_detect_out_71;
    wire dep_chan_vld_59_71;
    wire [243:0] dep_chan_data_59_71;
    wire token_59_71;
    wire dep_chan_vld_60_71;
    wire [243:0] dep_chan_data_60_71;
    wire token_60_71;
    wire dep_chan_vld_61_71;
    wire [243:0] dep_chan_data_61_71;
    wire token_61_71;
    wire dep_chan_vld_62_71;
    wire [243:0] dep_chan_data_62_71;
    wire token_62_71;
    wire dep_chan_vld_63_71;
    wire [243:0] dep_chan_data_63_71;
    wire token_63_71;
    wire dep_chan_vld_64_71;
    wire [243:0] dep_chan_data_64_71;
    wire token_64_71;
    wire dep_chan_vld_65_71;
    wire [243:0] dep_chan_data_65_71;
    wire token_65_71;
    wire dep_chan_vld_66_71;
    wire [243:0] dep_chan_data_66_71;
    wire token_66_71;
    wire dep_chan_vld_67_71;
    wire [243:0] dep_chan_data_67_71;
    wire token_67_71;
    wire dep_chan_vld_68_71;
    wire [243:0] dep_chan_data_68_71;
    wire token_68_71;
    wire dep_chan_vld_69_71;
    wire [243:0] dep_chan_data_69_71;
    wire token_69_71;
    wire dep_chan_vld_70_71;
    wire [243:0] dep_chan_data_70_71;
    wire token_70_71;
    wire dep_chan_vld_72_71;
    wire [243:0] dep_chan_data_72_71;
    wire token_72_71;
    wire dep_chan_vld_73_71;
    wire [243:0] dep_chan_data_73_71;
    wire token_73_71;
    wire dep_chan_vld_74_71;
    wire [243:0] dep_chan_data_74_71;
    wire token_74_71;
    wire dep_chan_vld_75_71;
    wire [243:0] dep_chan_data_75_71;
    wire token_75_71;
    wire dep_chan_vld_76_71;
    wire [243:0] dep_chan_data_76_71;
    wire token_76_71;
    wire dep_chan_vld_77_71;
    wire [243:0] dep_chan_data_77_71;
    wire token_77_71;
    wire dep_chan_vld_78_71;
    wire [243:0] dep_chan_data_78_71;
    wire token_78_71;
    wire dep_chan_vld_79_71;
    wire [243:0] dep_chan_data_79_71;
    wire token_79_71;
    wire dep_chan_vld_121_71;
    wire [243:0] dep_chan_data_121_71;
    wire token_121_71;
    wire [20:0] proc_72_data_FIFO_blk;
    wire [20:0] proc_72_data_PIPO_blk;
    wire [20:0] proc_72_start_FIFO_blk;
    wire [20:0] proc_72_TLF_FIFO_blk;
    wire [20:0] proc_72_input_sync_blk;
    wire [20:0] proc_72_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_72;
    reg [20:0] proc_dep_vld_vec_72_reg;
    wire [20:0] in_chan_dep_vld_vec_72;
    wire [5123:0] in_chan_dep_data_vec_72;
    wire [20:0] token_in_vec_72;
    wire [20:0] out_chan_dep_vld_vec_72;
    wire [243:0] out_chan_dep_data_72;
    wire [20:0] token_out_vec_72;
    wire dl_detect_out_72;
    wire dep_chan_vld_52_72;
    wire [243:0] dep_chan_data_52_72;
    wire token_52_72;
    wire dep_chan_vld_60_72;
    wire [243:0] dep_chan_data_60_72;
    wire token_60_72;
    wire dep_chan_vld_61_72;
    wire [243:0] dep_chan_data_61_72;
    wire token_61_72;
    wire dep_chan_vld_62_72;
    wire [243:0] dep_chan_data_62_72;
    wire token_62_72;
    wire dep_chan_vld_63_72;
    wire [243:0] dep_chan_data_63_72;
    wire token_63_72;
    wire dep_chan_vld_64_72;
    wire [243:0] dep_chan_data_64_72;
    wire token_64_72;
    wire dep_chan_vld_65_72;
    wire [243:0] dep_chan_data_65_72;
    wire token_65_72;
    wire dep_chan_vld_66_72;
    wire [243:0] dep_chan_data_66_72;
    wire token_66_72;
    wire dep_chan_vld_67_72;
    wire [243:0] dep_chan_data_67_72;
    wire token_67_72;
    wire dep_chan_vld_68_72;
    wire [243:0] dep_chan_data_68_72;
    wire token_68_72;
    wire dep_chan_vld_69_72;
    wire [243:0] dep_chan_data_69_72;
    wire token_69_72;
    wire dep_chan_vld_70_72;
    wire [243:0] dep_chan_data_70_72;
    wire token_70_72;
    wire dep_chan_vld_71_72;
    wire [243:0] dep_chan_data_71_72;
    wire token_71_72;
    wire dep_chan_vld_73_72;
    wire [243:0] dep_chan_data_73_72;
    wire token_73_72;
    wire dep_chan_vld_74_72;
    wire [243:0] dep_chan_data_74_72;
    wire token_74_72;
    wire dep_chan_vld_75_72;
    wire [243:0] dep_chan_data_75_72;
    wire token_75_72;
    wire dep_chan_vld_76_72;
    wire [243:0] dep_chan_data_76_72;
    wire token_76_72;
    wire dep_chan_vld_77_72;
    wire [243:0] dep_chan_data_77_72;
    wire token_77_72;
    wire dep_chan_vld_78_72;
    wire [243:0] dep_chan_data_78_72;
    wire token_78_72;
    wire dep_chan_vld_79_72;
    wire [243:0] dep_chan_data_79_72;
    wire token_79_72;
    wire dep_chan_vld_121_72;
    wire [243:0] dep_chan_data_121_72;
    wire token_121_72;
    wire [20:0] proc_73_data_FIFO_blk;
    wire [20:0] proc_73_data_PIPO_blk;
    wire [20:0] proc_73_start_FIFO_blk;
    wire [20:0] proc_73_TLF_FIFO_blk;
    wire [20:0] proc_73_input_sync_blk;
    wire [20:0] proc_73_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_73;
    reg [20:0] proc_dep_vld_vec_73_reg;
    wire [20:0] in_chan_dep_vld_vec_73;
    wire [5123:0] in_chan_dep_data_vec_73;
    wire [20:0] token_in_vec_73;
    wire [20:0] out_chan_dep_vld_vec_73;
    wire [243:0] out_chan_dep_data_73;
    wire [20:0] token_out_vec_73;
    wire dl_detect_out_73;
    wire dep_chan_vld_53_73;
    wire [243:0] dep_chan_data_53_73;
    wire token_53_73;
    wire dep_chan_vld_60_73;
    wire [243:0] dep_chan_data_60_73;
    wire token_60_73;
    wire dep_chan_vld_61_73;
    wire [243:0] dep_chan_data_61_73;
    wire token_61_73;
    wire dep_chan_vld_62_73;
    wire [243:0] dep_chan_data_62_73;
    wire token_62_73;
    wire dep_chan_vld_63_73;
    wire [243:0] dep_chan_data_63_73;
    wire token_63_73;
    wire dep_chan_vld_64_73;
    wire [243:0] dep_chan_data_64_73;
    wire token_64_73;
    wire dep_chan_vld_65_73;
    wire [243:0] dep_chan_data_65_73;
    wire token_65_73;
    wire dep_chan_vld_66_73;
    wire [243:0] dep_chan_data_66_73;
    wire token_66_73;
    wire dep_chan_vld_67_73;
    wire [243:0] dep_chan_data_67_73;
    wire token_67_73;
    wire dep_chan_vld_68_73;
    wire [243:0] dep_chan_data_68_73;
    wire token_68_73;
    wire dep_chan_vld_69_73;
    wire [243:0] dep_chan_data_69_73;
    wire token_69_73;
    wire dep_chan_vld_70_73;
    wire [243:0] dep_chan_data_70_73;
    wire token_70_73;
    wire dep_chan_vld_71_73;
    wire [243:0] dep_chan_data_71_73;
    wire token_71_73;
    wire dep_chan_vld_72_73;
    wire [243:0] dep_chan_data_72_73;
    wire token_72_73;
    wire dep_chan_vld_74_73;
    wire [243:0] dep_chan_data_74_73;
    wire token_74_73;
    wire dep_chan_vld_75_73;
    wire [243:0] dep_chan_data_75_73;
    wire token_75_73;
    wire dep_chan_vld_76_73;
    wire [243:0] dep_chan_data_76_73;
    wire token_76_73;
    wire dep_chan_vld_77_73;
    wire [243:0] dep_chan_data_77_73;
    wire token_77_73;
    wire dep_chan_vld_78_73;
    wire [243:0] dep_chan_data_78_73;
    wire token_78_73;
    wire dep_chan_vld_79_73;
    wire [243:0] dep_chan_data_79_73;
    wire token_79_73;
    wire dep_chan_vld_121_73;
    wire [243:0] dep_chan_data_121_73;
    wire token_121_73;
    wire [20:0] proc_74_data_FIFO_blk;
    wire [20:0] proc_74_data_PIPO_blk;
    wire [20:0] proc_74_start_FIFO_blk;
    wire [20:0] proc_74_TLF_FIFO_blk;
    wire [20:0] proc_74_input_sync_blk;
    wire [20:0] proc_74_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_74;
    reg [20:0] proc_dep_vld_vec_74_reg;
    wire [20:0] in_chan_dep_vld_vec_74;
    wire [5123:0] in_chan_dep_data_vec_74;
    wire [20:0] token_in_vec_74;
    wire [20:0] out_chan_dep_vld_vec_74;
    wire [243:0] out_chan_dep_data_74;
    wire [20:0] token_out_vec_74;
    wire dl_detect_out_74;
    wire dep_chan_vld_54_74;
    wire [243:0] dep_chan_data_54_74;
    wire token_54_74;
    wire dep_chan_vld_60_74;
    wire [243:0] dep_chan_data_60_74;
    wire token_60_74;
    wire dep_chan_vld_61_74;
    wire [243:0] dep_chan_data_61_74;
    wire token_61_74;
    wire dep_chan_vld_62_74;
    wire [243:0] dep_chan_data_62_74;
    wire token_62_74;
    wire dep_chan_vld_63_74;
    wire [243:0] dep_chan_data_63_74;
    wire token_63_74;
    wire dep_chan_vld_64_74;
    wire [243:0] dep_chan_data_64_74;
    wire token_64_74;
    wire dep_chan_vld_65_74;
    wire [243:0] dep_chan_data_65_74;
    wire token_65_74;
    wire dep_chan_vld_66_74;
    wire [243:0] dep_chan_data_66_74;
    wire token_66_74;
    wire dep_chan_vld_67_74;
    wire [243:0] dep_chan_data_67_74;
    wire token_67_74;
    wire dep_chan_vld_68_74;
    wire [243:0] dep_chan_data_68_74;
    wire token_68_74;
    wire dep_chan_vld_69_74;
    wire [243:0] dep_chan_data_69_74;
    wire token_69_74;
    wire dep_chan_vld_70_74;
    wire [243:0] dep_chan_data_70_74;
    wire token_70_74;
    wire dep_chan_vld_71_74;
    wire [243:0] dep_chan_data_71_74;
    wire token_71_74;
    wire dep_chan_vld_72_74;
    wire [243:0] dep_chan_data_72_74;
    wire token_72_74;
    wire dep_chan_vld_73_74;
    wire [243:0] dep_chan_data_73_74;
    wire token_73_74;
    wire dep_chan_vld_75_74;
    wire [243:0] dep_chan_data_75_74;
    wire token_75_74;
    wire dep_chan_vld_76_74;
    wire [243:0] dep_chan_data_76_74;
    wire token_76_74;
    wire dep_chan_vld_77_74;
    wire [243:0] dep_chan_data_77_74;
    wire token_77_74;
    wire dep_chan_vld_78_74;
    wire [243:0] dep_chan_data_78_74;
    wire token_78_74;
    wire dep_chan_vld_79_74;
    wire [243:0] dep_chan_data_79_74;
    wire token_79_74;
    wire dep_chan_vld_121_74;
    wire [243:0] dep_chan_data_121_74;
    wire token_121_74;
    wire [20:0] proc_75_data_FIFO_blk;
    wire [20:0] proc_75_data_PIPO_blk;
    wire [20:0] proc_75_start_FIFO_blk;
    wire [20:0] proc_75_TLF_FIFO_blk;
    wire [20:0] proc_75_input_sync_blk;
    wire [20:0] proc_75_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_75;
    reg [20:0] proc_dep_vld_vec_75_reg;
    wire [20:0] in_chan_dep_vld_vec_75;
    wire [5123:0] in_chan_dep_data_vec_75;
    wire [20:0] token_in_vec_75;
    wire [20:0] out_chan_dep_vld_vec_75;
    wire [243:0] out_chan_dep_data_75;
    wire [20:0] token_out_vec_75;
    wire dl_detect_out_75;
    wire dep_chan_vld_55_75;
    wire [243:0] dep_chan_data_55_75;
    wire token_55_75;
    wire dep_chan_vld_60_75;
    wire [243:0] dep_chan_data_60_75;
    wire token_60_75;
    wire dep_chan_vld_61_75;
    wire [243:0] dep_chan_data_61_75;
    wire token_61_75;
    wire dep_chan_vld_62_75;
    wire [243:0] dep_chan_data_62_75;
    wire token_62_75;
    wire dep_chan_vld_63_75;
    wire [243:0] dep_chan_data_63_75;
    wire token_63_75;
    wire dep_chan_vld_64_75;
    wire [243:0] dep_chan_data_64_75;
    wire token_64_75;
    wire dep_chan_vld_65_75;
    wire [243:0] dep_chan_data_65_75;
    wire token_65_75;
    wire dep_chan_vld_66_75;
    wire [243:0] dep_chan_data_66_75;
    wire token_66_75;
    wire dep_chan_vld_67_75;
    wire [243:0] dep_chan_data_67_75;
    wire token_67_75;
    wire dep_chan_vld_68_75;
    wire [243:0] dep_chan_data_68_75;
    wire token_68_75;
    wire dep_chan_vld_69_75;
    wire [243:0] dep_chan_data_69_75;
    wire token_69_75;
    wire dep_chan_vld_70_75;
    wire [243:0] dep_chan_data_70_75;
    wire token_70_75;
    wire dep_chan_vld_71_75;
    wire [243:0] dep_chan_data_71_75;
    wire token_71_75;
    wire dep_chan_vld_72_75;
    wire [243:0] dep_chan_data_72_75;
    wire token_72_75;
    wire dep_chan_vld_73_75;
    wire [243:0] dep_chan_data_73_75;
    wire token_73_75;
    wire dep_chan_vld_74_75;
    wire [243:0] dep_chan_data_74_75;
    wire token_74_75;
    wire dep_chan_vld_76_75;
    wire [243:0] dep_chan_data_76_75;
    wire token_76_75;
    wire dep_chan_vld_77_75;
    wire [243:0] dep_chan_data_77_75;
    wire token_77_75;
    wire dep_chan_vld_78_75;
    wire [243:0] dep_chan_data_78_75;
    wire token_78_75;
    wire dep_chan_vld_79_75;
    wire [243:0] dep_chan_data_79_75;
    wire token_79_75;
    wire dep_chan_vld_121_75;
    wire [243:0] dep_chan_data_121_75;
    wire token_121_75;
    wire [20:0] proc_76_data_FIFO_blk;
    wire [20:0] proc_76_data_PIPO_blk;
    wire [20:0] proc_76_start_FIFO_blk;
    wire [20:0] proc_76_TLF_FIFO_blk;
    wire [20:0] proc_76_input_sync_blk;
    wire [20:0] proc_76_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_76;
    reg [20:0] proc_dep_vld_vec_76_reg;
    wire [20:0] in_chan_dep_vld_vec_76;
    wire [5123:0] in_chan_dep_data_vec_76;
    wire [20:0] token_in_vec_76;
    wire [20:0] out_chan_dep_vld_vec_76;
    wire [243:0] out_chan_dep_data_76;
    wire [20:0] token_out_vec_76;
    wire dl_detect_out_76;
    wire dep_chan_vld_56_76;
    wire [243:0] dep_chan_data_56_76;
    wire token_56_76;
    wire dep_chan_vld_60_76;
    wire [243:0] dep_chan_data_60_76;
    wire token_60_76;
    wire dep_chan_vld_61_76;
    wire [243:0] dep_chan_data_61_76;
    wire token_61_76;
    wire dep_chan_vld_62_76;
    wire [243:0] dep_chan_data_62_76;
    wire token_62_76;
    wire dep_chan_vld_63_76;
    wire [243:0] dep_chan_data_63_76;
    wire token_63_76;
    wire dep_chan_vld_64_76;
    wire [243:0] dep_chan_data_64_76;
    wire token_64_76;
    wire dep_chan_vld_65_76;
    wire [243:0] dep_chan_data_65_76;
    wire token_65_76;
    wire dep_chan_vld_66_76;
    wire [243:0] dep_chan_data_66_76;
    wire token_66_76;
    wire dep_chan_vld_67_76;
    wire [243:0] dep_chan_data_67_76;
    wire token_67_76;
    wire dep_chan_vld_68_76;
    wire [243:0] dep_chan_data_68_76;
    wire token_68_76;
    wire dep_chan_vld_69_76;
    wire [243:0] dep_chan_data_69_76;
    wire token_69_76;
    wire dep_chan_vld_70_76;
    wire [243:0] dep_chan_data_70_76;
    wire token_70_76;
    wire dep_chan_vld_71_76;
    wire [243:0] dep_chan_data_71_76;
    wire token_71_76;
    wire dep_chan_vld_72_76;
    wire [243:0] dep_chan_data_72_76;
    wire token_72_76;
    wire dep_chan_vld_73_76;
    wire [243:0] dep_chan_data_73_76;
    wire token_73_76;
    wire dep_chan_vld_74_76;
    wire [243:0] dep_chan_data_74_76;
    wire token_74_76;
    wire dep_chan_vld_75_76;
    wire [243:0] dep_chan_data_75_76;
    wire token_75_76;
    wire dep_chan_vld_77_76;
    wire [243:0] dep_chan_data_77_76;
    wire token_77_76;
    wire dep_chan_vld_78_76;
    wire [243:0] dep_chan_data_78_76;
    wire token_78_76;
    wire dep_chan_vld_79_76;
    wire [243:0] dep_chan_data_79_76;
    wire token_79_76;
    wire dep_chan_vld_121_76;
    wire [243:0] dep_chan_data_121_76;
    wire token_121_76;
    wire [20:0] proc_77_data_FIFO_blk;
    wire [20:0] proc_77_data_PIPO_blk;
    wire [20:0] proc_77_start_FIFO_blk;
    wire [20:0] proc_77_TLF_FIFO_blk;
    wire [20:0] proc_77_input_sync_blk;
    wire [20:0] proc_77_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_77;
    reg [20:0] proc_dep_vld_vec_77_reg;
    wire [20:0] in_chan_dep_vld_vec_77;
    wire [5123:0] in_chan_dep_data_vec_77;
    wire [20:0] token_in_vec_77;
    wire [20:0] out_chan_dep_vld_vec_77;
    wire [243:0] out_chan_dep_data_77;
    wire [20:0] token_out_vec_77;
    wire dl_detect_out_77;
    wire dep_chan_vld_57_77;
    wire [243:0] dep_chan_data_57_77;
    wire token_57_77;
    wire dep_chan_vld_60_77;
    wire [243:0] dep_chan_data_60_77;
    wire token_60_77;
    wire dep_chan_vld_61_77;
    wire [243:0] dep_chan_data_61_77;
    wire token_61_77;
    wire dep_chan_vld_62_77;
    wire [243:0] dep_chan_data_62_77;
    wire token_62_77;
    wire dep_chan_vld_63_77;
    wire [243:0] dep_chan_data_63_77;
    wire token_63_77;
    wire dep_chan_vld_64_77;
    wire [243:0] dep_chan_data_64_77;
    wire token_64_77;
    wire dep_chan_vld_65_77;
    wire [243:0] dep_chan_data_65_77;
    wire token_65_77;
    wire dep_chan_vld_66_77;
    wire [243:0] dep_chan_data_66_77;
    wire token_66_77;
    wire dep_chan_vld_67_77;
    wire [243:0] dep_chan_data_67_77;
    wire token_67_77;
    wire dep_chan_vld_68_77;
    wire [243:0] dep_chan_data_68_77;
    wire token_68_77;
    wire dep_chan_vld_69_77;
    wire [243:0] dep_chan_data_69_77;
    wire token_69_77;
    wire dep_chan_vld_70_77;
    wire [243:0] dep_chan_data_70_77;
    wire token_70_77;
    wire dep_chan_vld_71_77;
    wire [243:0] dep_chan_data_71_77;
    wire token_71_77;
    wire dep_chan_vld_72_77;
    wire [243:0] dep_chan_data_72_77;
    wire token_72_77;
    wire dep_chan_vld_73_77;
    wire [243:0] dep_chan_data_73_77;
    wire token_73_77;
    wire dep_chan_vld_74_77;
    wire [243:0] dep_chan_data_74_77;
    wire token_74_77;
    wire dep_chan_vld_75_77;
    wire [243:0] dep_chan_data_75_77;
    wire token_75_77;
    wire dep_chan_vld_76_77;
    wire [243:0] dep_chan_data_76_77;
    wire token_76_77;
    wire dep_chan_vld_78_77;
    wire [243:0] dep_chan_data_78_77;
    wire token_78_77;
    wire dep_chan_vld_79_77;
    wire [243:0] dep_chan_data_79_77;
    wire token_79_77;
    wire dep_chan_vld_121_77;
    wire [243:0] dep_chan_data_121_77;
    wire token_121_77;
    wire [20:0] proc_78_data_FIFO_blk;
    wire [20:0] proc_78_data_PIPO_blk;
    wire [20:0] proc_78_start_FIFO_blk;
    wire [20:0] proc_78_TLF_FIFO_blk;
    wire [20:0] proc_78_input_sync_blk;
    wire [20:0] proc_78_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_78;
    reg [20:0] proc_dep_vld_vec_78_reg;
    wire [20:0] in_chan_dep_vld_vec_78;
    wire [5123:0] in_chan_dep_data_vec_78;
    wire [20:0] token_in_vec_78;
    wire [20:0] out_chan_dep_vld_vec_78;
    wire [243:0] out_chan_dep_data_78;
    wire [20:0] token_out_vec_78;
    wire dl_detect_out_78;
    wire dep_chan_vld_58_78;
    wire [243:0] dep_chan_data_58_78;
    wire token_58_78;
    wire dep_chan_vld_60_78;
    wire [243:0] dep_chan_data_60_78;
    wire token_60_78;
    wire dep_chan_vld_61_78;
    wire [243:0] dep_chan_data_61_78;
    wire token_61_78;
    wire dep_chan_vld_62_78;
    wire [243:0] dep_chan_data_62_78;
    wire token_62_78;
    wire dep_chan_vld_63_78;
    wire [243:0] dep_chan_data_63_78;
    wire token_63_78;
    wire dep_chan_vld_64_78;
    wire [243:0] dep_chan_data_64_78;
    wire token_64_78;
    wire dep_chan_vld_65_78;
    wire [243:0] dep_chan_data_65_78;
    wire token_65_78;
    wire dep_chan_vld_66_78;
    wire [243:0] dep_chan_data_66_78;
    wire token_66_78;
    wire dep_chan_vld_67_78;
    wire [243:0] dep_chan_data_67_78;
    wire token_67_78;
    wire dep_chan_vld_68_78;
    wire [243:0] dep_chan_data_68_78;
    wire token_68_78;
    wire dep_chan_vld_69_78;
    wire [243:0] dep_chan_data_69_78;
    wire token_69_78;
    wire dep_chan_vld_70_78;
    wire [243:0] dep_chan_data_70_78;
    wire token_70_78;
    wire dep_chan_vld_71_78;
    wire [243:0] dep_chan_data_71_78;
    wire token_71_78;
    wire dep_chan_vld_72_78;
    wire [243:0] dep_chan_data_72_78;
    wire token_72_78;
    wire dep_chan_vld_73_78;
    wire [243:0] dep_chan_data_73_78;
    wire token_73_78;
    wire dep_chan_vld_74_78;
    wire [243:0] dep_chan_data_74_78;
    wire token_74_78;
    wire dep_chan_vld_75_78;
    wire [243:0] dep_chan_data_75_78;
    wire token_75_78;
    wire dep_chan_vld_76_78;
    wire [243:0] dep_chan_data_76_78;
    wire token_76_78;
    wire dep_chan_vld_77_78;
    wire [243:0] dep_chan_data_77_78;
    wire token_77_78;
    wire dep_chan_vld_79_78;
    wire [243:0] dep_chan_data_79_78;
    wire token_79_78;
    wire dep_chan_vld_121_78;
    wire [243:0] dep_chan_data_121_78;
    wire token_121_78;
    wire [20:0] proc_79_data_FIFO_blk;
    wire [20:0] proc_79_data_PIPO_blk;
    wire [20:0] proc_79_start_FIFO_blk;
    wire [20:0] proc_79_TLF_FIFO_blk;
    wire [20:0] proc_79_input_sync_blk;
    wire [20:0] proc_79_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_79;
    reg [20:0] proc_dep_vld_vec_79_reg;
    wire [20:0] in_chan_dep_vld_vec_79;
    wire [5123:0] in_chan_dep_data_vec_79;
    wire [20:0] token_in_vec_79;
    wire [20:0] out_chan_dep_vld_vec_79;
    wire [243:0] out_chan_dep_data_79;
    wire [20:0] token_out_vec_79;
    wire dl_detect_out_79;
    wire dep_chan_vld_59_79;
    wire [243:0] dep_chan_data_59_79;
    wire token_59_79;
    wire dep_chan_vld_60_79;
    wire [243:0] dep_chan_data_60_79;
    wire token_60_79;
    wire dep_chan_vld_61_79;
    wire [243:0] dep_chan_data_61_79;
    wire token_61_79;
    wire dep_chan_vld_62_79;
    wire [243:0] dep_chan_data_62_79;
    wire token_62_79;
    wire dep_chan_vld_63_79;
    wire [243:0] dep_chan_data_63_79;
    wire token_63_79;
    wire dep_chan_vld_64_79;
    wire [243:0] dep_chan_data_64_79;
    wire token_64_79;
    wire dep_chan_vld_65_79;
    wire [243:0] dep_chan_data_65_79;
    wire token_65_79;
    wire dep_chan_vld_66_79;
    wire [243:0] dep_chan_data_66_79;
    wire token_66_79;
    wire dep_chan_vld_67_79;
    wire [243:0] dep_chan_data_67_79;
    wire token_67_79;
    wire dep_chan_vld_68_79;
    wire [243:0] dep_chan_data_68_79;
    wire token_68_79;
    wire dep_chan_vld_69_79;
    wire [243:0] dep_chan_data_69_79;
    wire token_69_79;
    wire dep_chan_vld_70_79;
    wire [243:0] dep_chan_data_70_79;
    wire token_70_79;
    wire dep_chan_vld_71_79;
    wire [243:0] dep_chan_data_71_79;
    wire token_71_79;
    wire dep_chan_vld_72_79;
    wire [243:0] dep_chan_data_72_79;
    wire token_72_79;
    wire dep_chan_vld_73_79;
    wire [243:0] dep_chan_data_73_79;
    wire token_73_79;
    wire dep_chan_vld_74_79;
    wire [243:0] dep_chan_data_74_79;
    wire token_74_79;
    wire dep_chan_vld_75_79;
    wire [243:0] dep_chan_data_75_79;
    wire token_75_79;
    wire dep_chan_vld_76_79;
    wire [243:0] dep_chan_data_76_79;
    wire token_76_79;
    wire dep_chan_vld_77_79;
    wire [243:0] dep_chan_data_77_79;
    wire token_77_79;
    wire dep_chan_vld_78_79;
    wire [243:0] dep_chan_data_78_79;
    wire token_78_79;
    wire dep_chan_vld_121_79;
    wire [243:0] dep_chan_data_121_79;
    wire token_121_79;
    wire [1:0] proc_80_data_FIFO_blk;
    wire [1:0] proc_80_data_PIPO_blk;
    wire [1:0] proc_80_start_FIFO_blk;
    wire [1:0] proc_80_TLF_FIFO_blk;
    wire [1:0] proc_80_input_sync_blk;
    wire [1:0] proc_80_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_80;
    reg [1:0] proc_dep_vld_vec_80_reg;
    wire [1:0] in_chan_dep_vld_vec_80;
    wire [487:0] in_chan_dep_data_vec_80;
    wire [1:0] token_in_vec_80;
    wire [1:0] out_chan_dep_vld_vec_80;
    wire [243:0] out_chan_dep_data_80;
    wire [1:0] token_out_vec_80;
    wire dl_detect_out_80;
    wire dep_chan_vld_52_80;
    wire [243:0] dep_chan_data_52_80;
    wire token_52_80;
    wire dep_chan_vld_81_80;
    wire [243:0] dep_chan_data_81_80;
    wire token_81_80;
    wire [2:0] proc_81_data_FIFO_blk;
    wire [2:0] proc_81_data_PIPO_blk;
    wire [2:0] proc_81_start_FIFO_blk;
    wire [2:0] proc_81_TLF_FIFO_blk;
    wire [2:0] proc_81_input_sync_blk;
    wire [2:0] proc_81_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_81;
    reg [2:0] proc_dep_vld_vec_81_reg;
    wire [2:0] in_chan_dep_vld_vec_81;
    wire [731:0] in_chan_dep_data_vec_81;
    wire [2:0] token_in_vec_81;
    wire [2:0] out_chan_dep_vld_vec_81;
    wire [243:0] out_chan_dep_data_81;
    wire [2:0] token_out_vec_81;
    wire dl_detect_out_81;
    wire dep_chan_vld_44_81;
    wire [243:0] dep_chan_data_44_81;
    wire token_44_81;
    wire dep_chan_vld_80_81;
    wire [243:0] dep_chan_data_80_81;
    wire token_80_81;
    wire dep_chan_vld_82_81;
    wire [243:0] dep_chan_data_82_81;
    wire token_82_81;
    wire [2:0] proc_82_data_FIFO_blk;
    wire [2:0] proc_82_data_PIPO_blk;
    wire [2:0] proc_82_start_FIFO_blk;
    wire [2:0] proc_82_TLF_FIFO_blk;
    wire [2:0] proc_82_input_sync_blk;
    wire [2:0] proc_82_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_82;
    reg [2:0] proc_dep_vld_vec_82_reg;
    wire [2:0] in_chan_dep_vld_vec_82;
    wire [731:0] in_chan_dep_data_vec_82;
    wire [2:0] token_in_vec_82;
    wire [2:0] out_chan_dep_vld_vec_82;
    wire [243:0] out_chan_dep_data_82;
    wire [2:0] token_out_vec_82;
    wire dl_detect_out_82;
    wire dep_chan_vld_36_82;
    wire [243:0] dep_chan_data_36_82;
    wire token_36_82;
    wire dep_chan_vld_81_82;
    wire [243:0] dep_chan_data_81_82;
    wire token_81_82;
    wire dep_chan_vld_83_82;
    wire [243:0] dep_chan_data_83_82;
    wire token_83_82;
    wire [2:0] proc_83_data_FIFO_blk;
    wire [2:0] proc_83_data_PIPO_blk;
    wire [2:0] proc_83_start_FIFO_blk;
    wire [2:0] proc_83_TLF_FIFO_blk;
    wire [2:0] proc_83_input_sync_blk;
    wire [2:0] proc_83_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_83;
    reg [2:0] proc_dep_vld_vec_83_reg;
    wire [2:0] in_chan_dep_vld_vec_83;
    wire [731:0] in_chan_dep_data_vec_83;
    wire [2:0] token_in_vec_83;
    wire [2:0] out_chan_dep_vld_vec_83;
    wire [243:0] out_chan_dep_data_83;
    wire [2:0] token_out_vec_83;
    wire dl_detect_out_83;
    wire dep_chan_vld_28_83;
    wire [243:0] dep_chan_data_28_83;
    wire token_28_83;
    wire dep_chan_vld_82_83;
    wire [243:0] dep_chan_data_82_83;
    wire token_82_83;
    wire dep_chan_vld_119_83;
    wire [243:0] dep_chan_data_119_83;
    wire token_119_83;
    wire [1:0] proc_84_data_FIFO_blk;
    wire [1:0] proc_84_data_PIPO_blk;
    wire [1:0] proc_84_start_FIFO_blk;
    wire [1:0] proc_84_TLF_FIFO_blk;
    wire [1:0] proc_84_input_sync_blk;
    wire [1:0] proc_84_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_84;
    reg [1:0] proc_dep_vld_vec_84_reg;
    wire [1:0] in_chan_dep_vld_vec_84;
    wire [487:0] in_chan_dep_data_vec_84;
    wire [1:0] token_in_vec_84;
    wire [1:0] out_chan_dep_vld_vec_84;
    wire [243:0] out_chan_dep_data_84;
    wire [1:0] token_out_vec_84;
    wire dl_detect_out_84;
    wire dep_chan_vld_53_84;
    wire [243:0] dep_chan_data_53_84;
    wire token_53_84;
    wire dep_chan_vld_85_84;
    wire [243:0] dep_chan_data_85_84;
    wire token_85_84;
    wire [2:0] proc_85_data_FIFO_blk;
    wire [2:0] proc_85_data_PIPO_blk;
    wire [2:0] proc_85_start_FIFO_blk;
    wire [2:0] proc_85_TLF_FIFO_blk;
    wire [2:0] proc_85_input_sync_blk;
    wire [2:0] proc_85_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_85;
    reg [2:0] proc_dep_vld_vec_85_reg;
    wire [2:0] in_chan_dep_vld_vec_85;
    wire [731:0] in_chan_dep_data_vec_85;
    wire [2:0] token_in_vec_85;
    wire [2:0] out_chan_dep_vld_vec_85;
    wire [243:0] out_chan_dep_data_85;
    wire [2:0] token_out_vec_85;
    wire dl_detect_out_85;
    wire dep_chan_vld_45_85;
    wire [243:0] dep_chan_data_45_85;
    wire token_45_85;
    wire dep_chan_vld_84_85;
    wire [243:0] dep_chan_data_84_85;
    wire token_84_85;
    wire dep_chan_vld_86_85;
    wire [243:0] dep_chan_data_86_85;
    wire token_86_85;
    wire [2:0] proc_86_data_FIFO_blk;
    wire [2:0] proc_86_data_PIPO_blk;
    wire [2:0] proc_86_start_FIFO_blk;
    wire [2:0] proc_86_TLF_FIFO_blk;
    wire [2:0] proc_86_input_sync_blk;
    wire [2:0] proc_86_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_86;
    reg [2:0] proc_dep_vld_vec_86_reg;
    wire [2:0] in_chan_dep_vld_vec_86;
    wire [731:0] in_chan_dep_data_vec_86;
    wire [2:0] token_in_vec_86;
    wire [2:0] out_chan_dep_vld_vec_86;
    wire [243:0] out_chan_dep_data_86;
    wire [2:0] token_out_vec_86;
    wire dl_detect_out_86;
    wire dep_chan_vld_37_86;
    wire [243:0] dep_chan_data_37_86;
    wire token_37_86;
    wire dep_chan_vld_85_86;
    wire [243:0] dep_chan_data_85_86;
    wire token_85_86;
    wire dep_chan_vld_87_86;
    wire [243:0] dep_chan_data_87_86;
    wire token_87_86;
    wire [2:0] proc_87_data_FIFO_blk;
    wire [2:0] proc_87_data_PIPO_blk;
    wire [2:0] proc_87_start_FIFO_blk;
    wire [2:0] proc_87_TLF_FIFO_blk;
    wire [2:0] proc_87_input_sync_blk;
    wire [2:0] proc_87_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_87;
    reg [2:0] proc_dep_vld_vec_87_reg;
    wire [2:0] in_chan_dep_vld_vec_87;
    wire [731:0] in_chan_dep_data_vec_87;
    wire [2:0] token_in_vec_87;
    wire [2:0] out_chan_dep_vld_vec_87;
    wire [243:0] out_chan_dep_data_87;
    wire [2:0] token_out_vec_87;
    wire dl_detect_out_87;
    wire dep_chan_vld_29_87;
    wire [243:0] dep_chan_data_29_87;
    wire token_29_87;
    wire dep_chan_vld_86_87;
    wire [243:0] dep_chan_data_86_87;
    wire token_86_87;
    wire dep_chan_vld_118_87;
    wire [243:0] dep_chan_data_118_87;
    wire token_118_87;
    wire [1:0] proc_88_data_FIFO_blk;
    wire [1:0] proc_88_data_PIPO_blk;
    wire [1:0] proc_88_start_FIFO_blk;
    wire [1:0] proc_88_TLF_FIFO_blk;
    wire [1:0] proc_88_input_sync_blk;
    wire [1:0] proc_88_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_88;
    reg [1:0] proc_dep_vld_vec_88_reg;
    wire [1:0] in_chan_dep_vld_vec_88;
    wire [487:0] in_chan_dep_data_vec_88;
    wire [1:0] token_in_vec_88;
    wire [1:0] out_chan_dep_vld_vec_88;
    wire [243:0] out_chan_dep_data_88;
    wire [1:0] token_out_vec_88;
    wire dl_detect_out_88;
    wire dep_chan_vld_54_88;
    wire [243:0] dep_chan_data_54_88;
    wire token_54_88;
    wire dep_chan_vld_89_88;
    wire [243:0] dep_chan_data_89_88;
    wire token_89_88;
    wire [2:0] proc_89_data_FIFO_blk;
    wire [2:0] proc_89_data_PIPO_blk;
    wire [2:0] proc_89_start_FIFO_blk;
    wire [2:0] proc_89_TLF_FIFO_blk;
    wire [2:0] proc_89_input_sync_blk;
    wire [2:0] proc_89_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_89;
    reg [2:0] proc_dep_vld_vec_89_reg;
    wire [2:0] in_chan_dep_vld_vec_89;
    wire [731:0] in_chan_dep_data_vec_89;
    wire [2:0] token_in_vec_89;
    wire [2:0] out_chan_dep_vld_vec_89;
    wire [243:0] out_chan_dep_data_89;
    wire [2:0] token_out_vec_89;
    wire dl_detect_out_89;
    wire dep_chan_vld_46_89;
    wire [243:0] dep_chan_data_46_89;
    wire token_46_89;
    wire dep_chan_vld_88_89;
    wire [243:0] dep_chan_data_88_89;
    wire token_88_89;
    wire dep_chan_vld_90_89;
    wire [243:0] dep_chan_data_90_89;
    wire token_90_89;
    wire [2:0] proc_90_data_FIFO_blk;
    wire [2:0] proc_90_data_PIPO_blk;
    wire [2:0] proc_90_start_FIFO_blk;
    wire [2:0] proc_90_TLF_FIFO_blk;
    wire [2:0] proc_90_input_sync_blk;
    wire [2:0] proc_90_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_90;
    reg [2:0] proc_dep_vld_vec_90_reg;
    wire [2:0] in_chan_dep_vld_vec_90;
    wire [731:0] in_chan_dep_data_vec_90;
    wire [2:0] token_in_vec_90;
    wire [2:0] out_chan_dep_vld_vec_90;
    wire [243:0] out_chan_dep_data_90;
    wire [2:0] token_out_vec_90;
    wire dl_detect_out_90;
    wire dep_chan_vld_38_90;
    wire [243:0] dep_chan_data_38_90;
    wire token_38_90;
    wire dep_chan_vld_89_90;
    wire [243:0] dep_chan_data_89_90;
    wire token_89_90;
    wire dep_chan_vld_91_90;
    wire [243:0] dep_chan_data_91_90;
    wire token_91_90;
    wire [2:0] proc_91_data_FIFO_blk;
    wire [2:0] proc_91_data_PIPO_blk;
    wire [2:0] proc_91_start_FIFO_blk;
    wire [2:0] proc_91_TLF_FIFO_blk;
    wire [2:0] proc_91_input_sync_blk;
    wire [2:0] proc_91_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_91;
    reg [2:0] proc_dep_vld_vec_91_reg;
    wire [2:0] in_chan_dep_vld_vec_91;
    wire [731:0] in_chan_dep_data_vec_91;
    wire [2:0] token_in_vec_91;
    wire [2:0] out_chan_dep_vld_vec_91;
    wire [243:0] out_chan_dep_data_91;
    wire [2:0] token_out_vec_91;
    wire dl_detect_out_91;
    wire dep_chan_vld_30_91;
    wire [243:0] dep_chan_data_30_91;
    wire token_30_91;
    wire dep_chan_vld_90_91;
    wire [243:0] dep_chan_data_90_91;
    wire token_90_91;
    wire dep_chan_vld_117_91;
    wire [243:0] dep_chan_data_117_91;
    wire token_117_91;
    wire [1:0] proc_92_data_FIFO_blk;
    wire [1:0] proc_92_data_PIPO_blk;
    wire [1:0] proc_92_start_FIFO_blk;
    wire [1:0] proc_92_TLF_FIFO_blk;
    wire [1:0] proc_92_input_sync_blk;
    wire [1:0] proc_92_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_92;
    reg [1:0] proc_dep_vld_vec_92_reg;
    wire [1:0] in_chan_dep_vld_vec_92;
    wire [487:0] in_chan_dep_data_vec_92;
    wire [1:0] token_in_vec_92;
    wire [1:0] out_chan_dep_vld_vec_92;
    wire [243:0] out_chan_dep_data_92;
    wire [1:0] token_out_vec_92;
    wire dl_detect_out_92;
    wire dep_chan_vld_55_92;
    wire [243:0] dep_chan_data_55_92;
    wire token_55_92;
    wire dep_chan_vld_93_92;
    wire [243:0] dep_chan_data_93_92;
    wire token_93_92;
    wire [2:0] proc_93_data_FIFO_blk;
    wire [2:0] proc_93_data_PIPO_blk;
    wire [2:0] proc_93_start_FIFO_blk;
    wire [2:0] proc_93_TLF_FIFO_blk;
    wire [2:0] proc_93_input_sync_blk;
    wire [2:0] proc_93_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_93;
    reg [2:0] proc_dep_vld_vec_93_reg;
    wire [2:0] in_chan_dep_vld_vec_93;
    wire [731:0] in_chan_dep_data_vec_93;
    wire [2:0] token_in_vec_93;
    wire [2:0] out_chan_dep_vld_vec_93;
    wire [243:0] out_chan_dep_data_93;
    wire [2:0] token_out_vec_93;
    wire dl_detect_out_93;
    wire dep_chan_vld_47_93;
    wire [243:0] dep_chan_data_47_93;
    wire token_47_93;
    wire dep_chan_vld_92_93;
    wire [243:0] dep_chan_data_92_93;
    wire token_92_93;
    wire dep_chan_vld_94_93;
    wire [243:0] dep_chan_data_94_93;
    wire token_94_93;
    wire [2:0] proc_94_data_FIFO_blk;
    wire [2:0] proc_94_data_PIPO_blk;
    wire [2:0] proc_94_start_FIFO_blk;
    wire [2:0] proc_94_TLF_FIFO_blk;
    wire [2:0] proc_94_input_sync_blk;
    wire [2:0] proc_94_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_94;
    reg [2:0] proc_dep_vld_vec_94_reg;
    wire [2:0] in_chan_dep_vld_vec_94;
    wire [731:0] in_chan_dep_data_vec_94;
    wire [2:0] token_in_vec_94;
    wire [2:0] out_chan_dep_vld_vec_94;
    wire [243:0] out_chan_dep_data_94;
    wire [2:0] token_out_vec_94;
    wire dl_detect_out_94;
    wire dep_chan_vld_39_94;
    wire [243:0] dep_chan_data_39_94;
    wire token_39_94;
    wire dep_chan_vld_93_94;
    wire [243:0] dep_chan_data_93_94;
    wire token_93_94;
    wire dep_chan_vld_95_94;
    wire [243:0] dep_chan_data_95_94;
    wire token_95_94;
    wire [2:0] proc_95_data_FIFO_blk;
    wire [2:0] proc_95_data_PIPO_blk;
    wire [2:0] proc_95_start_FIFO_blk;
    wire [2:0] proc_95_TLF_FIFO_blk;
    wire [2:0] proc_95_input_sync_blk;
    wire [2:0] proc_95_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_95;
    reg [2:0] proc_dep_vld_vec_95_reg;
    wire [2:0] in_chan_dep_vld_vec_95;
    wire [731:0] in_chan_dep_data_vec_95;
    wire [2:0] token_in_vec_95;
    wire [2:0] out_chan_dep_vld_vec_95;
    wire [243:0] out_chan_dep_data_95;
    wire [2:0] token_out_vec_95;
    wire dl_detect_out_95;
    wire dep_chan_vld_31_95;
    wire [243:0] dep_chan_data_31_95;
    wire token_31_95;
    wire dep_chan_vld_94_95;
    wire [243:0] dep_chan_data_94_95;
    wire token_94_95;
    wire dep_chan_vld_116_95;
    wire [243:0] dep_chan_data_116_95;
    wire token_116_95;
    wire [1:0] proc_96_data_FIFO_blk;
    wire [1:0] proc_96_data_PIPO_blk;
    wire [1:0] proc_96_start_FIFO_blk;
    wire [1:0] proc_96_TLF_FIFO_blk;
    wire [1:0] proc_96_input_sync_blk;
    wire [1:0] proc_96_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_96;
    reg [1:0] proc_dep_vld_vec_96_reg;
    wire [1:0] in_chan_dep_vld_vec_96;
    wire [487:0] in_chan_dep_data_vec_96;
    wire [1:0] token_in_vec_96;
    wire [1:0] out_chan_dep_vld_vec_96;
    wire [243:0] out_chan_dep_data_96;
    wire [1:0] token_out_vec_96;
    wire dl_detect_out_96;
    wire dep_chan_vld_56_96;
    wire [243:0] dep_chan_data_56_96;
    wire token_56_96;
    wire dep_chan_vld_97_96;
    wire [243:0] dep_chan_data_97_96;
    wire token_97_96;
    wire [2:0] proc_97_data_FIFO_blk;
    wire [2:0] proc_97_data_PIPO_blk;
    wire [2:0] proc_97_start_FIFO_blk;
    wire [2:0] proc_97_TLF_FIFO_blk;
    wire [2:0] proc_97_input_sync_blk;
    wire [2:0] proc_97_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_97;
    reg [2:0] proc_dep_vld_vec_97_reg;
    wire [2:0] in_chan_dep_vld_vec_97;
    wire [731:0] in_chan_dep_data_vec_97;
    wire [2:0] token_in_vec_97;
    wire [2:0] out_chan_dep_vld_vec_97;
    wire [243:0] out_chan_dep_data_97;
    wire [2:0] token_out_vec_97;
    wire dl_detect_out_97;
    wire dep_chan_vld_48_97;
    wire [243:0] dep_chan_data_48_97;
    wire token_48_97;
    wire dep_chan_vld_96_97;
    wire [243:0] dep_chan_data_96_97;
    wire token_96_97;
    wire dep_chan_vld_98_97;
    wire [243:0] dep_chan_data_98_97;
    wire token_98_97;
    wire [2:0] proc_98_data_FIFO_blk;
    wire [2:0] proc_98_data_PIPO_blk;
    wire [2:0] proc_98_start_FIFO_blk;
    wire [2:0] proc_98_TLF_FIFO_blk;
    wire [2:0] proc_98_input_sync_blk;
    wire [2:0] proc_98_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_98;
    reg [2:0] proc_dep_vld_vec_98_reg;
    wire [2:0] in_chan_dep_vld_vec_98;
    wire [731:0] in_chan_dep_data_vec_98;
    wire [2:0] token_in_vec_98;
    wire [2:0] out_chan_dep_vld_vec_98;
    wire [243:0] out_chan_dep_data_98;
    wire [2:0] token_out_vec_98;
    wire dl_detect_out_98;
    wire dep_chan_vld_40_98;
    wire [243:0] dep_chan_data_40_98;
    wire token_40_98;
    wire dep_chan_vld_97_98;
    wire [243:0] dep_chan_data_97_98;
    wire token_97_98;
    wire dep_chan_vld_99_98;
    wire [243:0] dep_chan_data_99_98;
    wire token_99_98;
    wire [2:0] proc_99_data_FIFO_blk;
    wire [2:0] proc_99_data_PIPO_blk;
    wire [2:0] proc_99_start_FIFO_blk;
    wire [2:0] proc_99_TLF_FIFO_blk;
    wire [2:0] proc_99_input_sync_blk;
    wire [2:0] proc_99_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_99;
    reg [2:0] proc_dep_vld_vec_99_reg;
    wire [2:0] in_chan_dep_vld_vec_99;
    wire [731:0] in_chan_dep_data_vec_99;
    wire [2:0] token_in_vec_99;
    wire [2:0] out_chan_dep_vld_vec_99;
    wire [243:0] out_chan_dep_data_99;
    wire [2:0] token_out_vec_99;
    wire dl_detect_out_99;
    wire dep_chan_vld_32_99;
    wire [243:0] dep_chan_data_32_99;
    wire token_32_99;
    wire dep_chan_vld_98_99;
    wire [243:0] dep_chan_data_98_99;
    wire token_98_99;
    wire dep_chan_vld_115_99;
    wire [243:0] dep_chan_data_115_99;
    wire token_115_99;
    wire [1:0] proc_100_data_FIFO_blk;
    wire [1:0] proc_100_data_PIPO_blk;
    wire [1:0] proc_100_start_FIFO_blk;
    wire [1:0] proc_100_TLF_FIFO_blk;
    wire [1:0] proc_100_input_sync_blk;
    wire [1:0] proc_100_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_100;
    reg [1:0] proc_dep_vld_vec_100_reg;
    wire [1:0] in_chan_dep_vld_vec_100;
    wire [487:0] in_chan_dep_data_vec_100;
    wire [1:0] token_in_vec_100;
    wire [1:0] out_chan_dep_vld_vec_100;
    wire [243:0] out_chan_dep_data_100;
    wire [1:0] token_out_vec_100;
    wire dl_detect_out_100;
    wire dep_chan_vld_57_100;
    wire [243:0] dep_chan_data_57_100;
    wire token_57_100;
    wire dep_chan_vld_101_100;
    wire [243:0] dep_chan_data_101_100;
    wire token_101_100;
    wire [2:0] proc_101_data_FIFO_blk;
    wire [2:0] proc_101_data_PIPO_blk;
    wire [2:0] proc_101_start_FIFO_blk;
    wire [2:0] proc_101_TLF_FIFO_blk;
    wire [2:0] proc_101_input_sync_blk;
    wire [2:0] proc_101_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_101;
    reg [2:0] proc_dep_vld_vec_101_reg;
    wire [2:0] in_chan_dep_vld_vec_101;
    wire [731:0] in_chan_dep_data_vec_101;
    wire [2:0] token_in_vec_101;
    wire [2:0] out_chan_dep_vld_vec_101;
    wire [243:0] out_chan_dep_data_101;
    wire [2:0] token_out_vec_101;
    wire dl_detect_out_101;
    wire dep_chan_vld_49_101;
    wire [243:0] dep_chan_data_49_101;
    wire token_49_101;
    wire dep_chan_vld_100_101;
    wire [243:0] dep_chan_data_100_101;
    wire token_100_101;
    wire dep_chan_vld_102_101;
    wire [243:0] dep_chan_data_102_101;
    wire token_102_101;
    wire [2:0] proc_102_data_FIFO_blk;
    wire [2:0] proc_102_data_PIPO_blk;
    wire [2:0] proc_102_start_FIFO_blk;
    wire [2:0] proc_102_TLF_FIFO_blk;
    wire [2:0] proc_102_input_sync_blk;
    wire [2:0] proc_102_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_102;
    reg [2:0] proc_dep_vld_vec_102_reg;
    wire [2:0] in_chan_dep_vld_vec_102;
    wire [731:0] in_chan_dep_data_vec_102;
    wire [2:0] token_in_vec_102;
    wire [2:0] out_chan_dep_vld_vec_102;
    wire [243:0] out_chan_dep_data_102;
    wire [2:0] token_out_vec_102;
    wire dl_detect_out_102;
    wire dep_chan_vld_41_102;
    wire [243:0] dep_chan_data_41_102;
    wire token_41_102;
    wire dep_chan_vld_101_102;
    wire [243:0] dep_chan_data_101_102;
    wire token_101_102;
    wire dep_chan_vld_103_102;
    wire [243:0] dep_chan_data_103_102;
    wire token_103_102;
    wire [2:0] proc_103_data_FIFO_blk;
    wire [2:0] proc_103_data_PIPO_blk;
    wire [2:0] proc_103_start_FIFO_blk;
    wire [2:0] proc_103_TLF_FIFO_blk;
    wire [2:0] proc_103_input_sync_blk;
    wire [2:0] proc_103_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_103;
    reg [2:0] proc_dep_vld_vec_103_reg;
    wire [2:0] in_chan_dep_vld_vec_103;
    wire [731:0] in_chan_dep_data_vec_103;
    wire [2:0] token_in_vec_103;
    wire [2:0] out_chan_dep_vld_vec_103;
    wire [243:0] out_chan_dep_data_103;
    wire [2:0] token_out_vec_103;
    wire dl_detect_out_103;
    wire dep_chan_vld_33_103;
    wire [243:0] dep_chan_data_33_103;
    wire token_33_103;
    wire dep_chan_vld_102_103;
    wire [243:0] dep_chan_data_102_103;
    wire token_102_103;
    wire dep_chan_vld_114_103;
    wire [243:0] dep_chan_data_114_103;
    wire token_114_103;
    wire [1:0] proc_104_data_FIFO_blk;
    wire [1:0] proc_104_data_PIPO_blk;
    wire [1:0] proc_104_start_FIFO_blk;
    wire [1:0] proc_104_TLF_FIFO_blk;
    wire [1:0] proc_104_input_sync_blk;
    wire [1:0] proc_104_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_104;
    reg [1:0] proc_dep_vld_vec_104_reg;
    wire [1:0] in_chan_dep_vld_vec_104;
    wire [487:0] in_chan_dep_data_vec_104;
    wire [1:0] token_in_vec_104;
    wire [1:0] out_chan_dep_vld_vec_104;
    wire [243:0] out_chan_dep_data_104;
    wire [1:0] token_out_vec_104;
    wire dl_detect_out_104;
    wire dep_chan_vld_58_104;
    wire [243:0] dep_chan_data_58_104;
    wire token_58_104;
    wire dep_chan_vld_105_104;
    wire [243:0] dep_chan_data_105_104;
    wire token_105_104;
    wire [2:0] proc_105_data_FIFO_blk;
    wire [2:0] proc_105_data_PIPO_blk;
    wire [2:0] proc_105_start_FIFO_blk;
    wire [2:0] proc_105_TLF_FIFO_blk;
    wire [2:0] proc_105_input_sync_blk;
    wire [2:0] proc_105_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_105;
    reg [2:0] proc_dep_vld_vec_105_reg;
    wire [2:0] in_chan_dep_vld_vec_105;
    wire [731:0] in_chan_dep_data_vec_105;
    wire [2:0] token_in_vec_105;
    wire [2:0] out_chan_dep_vld_vec_105;
    wire [243:0] out_chan_dep_data_105;
    wire [2:0] token_out_vec_105;
    wire dl_detect_out_105;
    wire dep_chan_vld_50_105;
    wire [243:0] dep_chan_data_50_105;
    wire token_50_105;
    wire dep_chan_vld_104_105;
    wire [243:0] dep_chan_data_104_105;
    wire token_104_105;
    wire dep_chan_vld_106_105;
    wire [243:0] dep_chan_data_106_105;
    wire token_106_105;
    wire [2:0] proc_106_data_FIFO_blk;
    wire [2:0] proc_106_data_PIPO_blk;
    wire [2:0] proc_106_start_FIFO_blk;
    wire [2:0] proc_106_TLF_FIFO_blk;
    wire [2:0] proc_106_input_sync_blk;
    wire [2:0] proc_106_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_106;
    reg [2:0] proc_dep_vld_vec_106_reg;
    wire [2:0] in_chan_dep_vld_vec_106;
    wire [731:0] in_chan_dep_data_vec_106;
    wire [2:0] token_in_vec_106;
    wire [2:0] out_chan_dep_vld_vec_106;
    wire [243:0] out_chan_dep_data_106;
    wire [2:0] token_out_vec_106;
    wire dl_detect_out_106;
    wire dep_chan_vld_42_106;
    wire [243:0] dep_chan_data_42_106;
    wire token_42_106;
    wire dep_chan_vld_105_106;
    wire [243:0] dep_chan_data_105_106;
    wire token_105_106;
    wire dep_chan_vld_107_106;
    wire [243:0] dep_chan_data_107_106;
    wire token_107_106;
    wire [2:0] proc_107_data_FIFO_blk;
    wire [2:0] proc_107_data_PIPO_blk;
    wire [2:0] proc_107_start_FIFO_blk;
    wire [2:0] proc_107_TLF_FIFO_blk;
    wire [2:0] proc_107_input_sync_blk;
    wire [2:0] proc_107_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_107;
    reg [2:0] proc_dep_vld_vec_107_reg;
    wire [2:0] in_chan_dep_vld_vec_107;
    wire [731:0] in_chan_dep_data_vec_107;
    wire [2:0] token_in_vec_107;
    wire [2:0] out_chan_dep_vld_vec_107;
    wire [243:0] out_chan_dep_data_107;
    wire [2:0] token_out_vec_107;
    wire dl_detect_out_107;
    wire dep_chan_vld_34_107;
    wire [243:0] dep_chan_data_34_107;
    wire token_34_107;
    wire dep_chan_vld_106_107;
    wire [243:0] dep_chan_data_106_107;
    wire token_106_107;
    wire dep_chan_vld_113_107;
    wire [243:0] dep_chan_data_113_107;
    wire token_113_107;
    wire [1:0] proc_108_data_FIFO_blk;
    wire [1:0] proc_108_data_PIPO_blk;
    wire [1:0] proc_108_start_FIFO_blk;
    wire [1:0] proc_108_TLF_FIFO_blk;
    wire [1:0] proc_108_input_sync_blk;
    wire [1:0] proc_108_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_108;
    reg [1:0] proc_dep_vld_vec_108_reg;
    wire [1:0] in_chan_dep_vld_vec_108;
    wire [487:0] in_chan_dep_data_vec_108;
    wire [1:0] token_in_vec_108;
    wire [1:0] out_chan_dep_vld_vec_108;
    wire [243:0] out_chan_dep_data_108;
    wire [1:0] token_out_vec_108;
    wire dl_detect_out_108;
    wire dep_chan_vld_59_108;
    wire [243:0] dep_chan_data_59_108;
    wire token_59_108;
    wire dep_chan_vld_109_108;
    wire [243:0] dep_chan_data_109_108;
    wire token_109_108;
    wire [2:0] proc_109_data_FIFO_blk;
    wire [2:0] proc_109_data_PIPO_blk;
    wire [2:0] proc_109_start_FIFO_blk;
    wire [2:0] proc_109_TLF_FIFO_blk;
    wire [2:0] proc_109_input_sync_blk;
    wire [2:0] proc_109_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_109;
    reg [2:0] proc_dep_vld_vec_109_reg;
    wire [2:0] in_chan_dep_vld_vec_109;
    wire [731:0] in_chan_dep_data_vec_109;
    wire [2:0] token_in_vec_109;
    wire [2:0] out_chan_dep_vld_vec_109;
    wire [243:0] out_chan_dep_data_109;
    wire [2:0] token_out_vec_109;
    wire dl_detect_out_109;
    wire dep_chan_vld_51_109;
    wire [243:0] dep_chan_data_51_109;
    wire token_51_109;
    wire dep_chan_vld_108_109;
    wire [243:0] dep_chan_data_108_109;
    wire token_108_109;
    wire dep_chan_vld_110_109;
    wire [243:0] dep_chan_data_110_109;
    wire token_110_109;
    wire [2:0] proc_110_data_FIFO_blk;
    wire [2:0] proc_110_data_PIPO_blk;
    wire [2:0] proc_110_start_FIFO_blk;
    wire [2:0] proc_110_TLF_FIFO_blk;
    wire [2:0] proc_110_input_sync_blk;
    wire [2:0] proc_110_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_110;
    reg [2:0] proc_dep_vld_vec_110_reg;
    wire [2:0] in_chan_dep_vld_vec_110;
    wire [731:0] in_chan_dep_data_vec_110;
    wire [2:0] token_in_vec_110;
    wire [2:0] out_chan_dep_vld_vec_110;
    wire [243:0] out_chan_dep_data_110;
    wire [2:0] token_out_vec_110;
    wire dl_detect_out_110;
    wire dep_chan_vld_43_110;
    wire [243:0] dep_chan_data_43_110;
    wire token_43_110;
    wire dep_chan_vld_109_110;
    wire [243:0] dep_chan_data_109_110;
    wire token_109_110;
    wire dep_chan_vld_111_110;
    wire [243:0] dep_chan_data_111_110;
    wire token_111_110;
    wire [2:0] proc_111_data_FIFO_blk;
    wire [2:0] proc_111_data_PIPO_blk;
    wire [2:0] proc_111_start_FIFO_blk;
    wire [2:0] proc_111_TLF_FIFO_blk;
    wire [2:0] proc_111_input_sync_blk;
    wire [2:0] proc_111_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_111;
    reg [2:0] proc_dep_vld_vec_111_reg;
    wire [2:0] in_chan_dep_vld_vec_111;
    wire [731:0] in_chan_dep_data_vec_111;
    wire [2:0] token_in_vec_111;
    wire [2:0] out_chan_dep_vld_vec_111;
    wire [243:0] out_chan_dep_data_111;
    wire [2:0] token_out_vec_111;
    wire dl_detect_out_111;
    wire dep_chan_vld_35_111;
    wire [243:0] dep_chan_data_35_111;
    wire token_35_111;
    wire dep_chan_vld_110_111;
    wire [243:0] dep_chan_data_110_111;
    wire token_110_111;
    wire dep_chan_vld_112_111;
    wire [243:0] dep_chan_data_112_111;
    wire token_112_111;
    wire [1:0] proc_112_data_FIFO_blk;
    wire [1:0] proc_112_data_PIPO_blk;
    wire [1:0] proc_112_start_FIFO_blk;
    wire [1:0] proc_112_TLF_FIFO_blk;
    wire [1:0] proc_112_input_sync_blk;
    wire [1:0] proc_112_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_112;
    reg [1:0] proc_dep_vld_vec_112_reg;
    wire [1:0] in_chan_dep_vld_vec_112;
    wire [487:0] in_chan_dep_data_vec_112;
    wire [1:0] token_in_vec_112;
    wire [1:0] out_chan_dep_vld_vec_112;
    wire [243:0] out_chan_dep_data_112;
    wire [1:0] token_out_vec_112;
    wire dl_detect_out_112;
    wire dep_chan_vld_111_112;
    wire [243:0] dep_chan_data_111_112;
    wire token_111_112;
    wire dep_chan_vld_113_112;
    wire [243:0] dep_chan_data_113_112;
    wire token_113_112;
    wire [2:0] proc_113_data_FIFO_blk;
    wire [2:0] proc_113_data_PIPO_blk;
    wire [2:0] proc_113_start_FIFO_blk;
    wire [2:0] proc_113_TLF_FIFO_blk;
    wire [2:0] proc_113_input_sync_blk;
    wire [2:0] proc_113_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_113;
    reg [2:0] proc_dep_vld_vec_113_reg;
    wire [2:0] in_chan_dep_vld_vec_113;
    wire [731:0] in_chan_dep_data_vec_113;
    wire [2:0] token_in_vec_113;
    wire [2:0] out_chan_dep_vld_vec_113;
    wire [243:0] out_chan_dep_data_113;
    wire [2:0] token_out_vec_113;
    wire dl_detect_out_113;
    wire dep_chan_vld_107_113;
    wire [243:0] dep_chan_data_107_113;
    wire token_107_113;
    wire dep_chan_vld_112_113;
    wire [243:0] dep_chan_data_112_113;
    wire token_112_113;
    wire dep_chan_vld_114_113;
    wire [243:0] dep_chan_data_114_113;
    wire token_114_113;
    wire [2:0] proc_114_data_FIFO_blk;
    wire [2:0] proc_114_data_PIPO_blk;
    wire [2:0] proc_114_start_FIFO_blk;
    wire [2:0] proc_114_TLF_FIFO_blk;
    wire [2:0] proc_114_input_sync_blk;
    wire [2:0] proc_114_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_114;
    reg [2:0] proc_dep_vld_vec_114_reg;
    wire [2:0] in_chan_dep_vld_vec_114;
    wire [731:0] in_chan_dep_data_vec_114;
    wire [2:0] token_in_vec_114;
    wire [2:0] out_chan_dep_vld_vec_114;
    wire [243:0] out_chan_dep_data_114;
    wire [2:0] token_out_vec_114;
    wire dl_detect_out_114;
    wire dep_chan_vld_103_114;
    wire [243:0] dep_chan_data_103_114;
    wire token_103_114;
    wire dep_chan_vld_113_114;
    wire [243:0] dep_chan_data_113_114;
    wire token_113_114;
    wire dep_chan_vld_115_114;
    wire [243:0] dep_chan_data_115_114;
    wire token_115_114;
    wire [2:0] proc_115_data_FIFO_blk;
    wire [2:0] proc_115_data_PIPO_blk;
    wire [2:0] proc_115_start_FIFO_blk;
    wire [2:0] proc_115_TLF_FIFO_blk;
    wire [2:0] proc_115_input_sync_blk;
    wire [2:0] proc_115_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_115;
    reg [2:0] proc_dep_vld_vec_115_reg;
    wire [2:0] in_chan_dep_vld_vec_115;
    wire [731:0] in_chan_dep_data_vec_115;
    wire [2:0] token_in_vec_115;
    wire [2:0] out_chan_dep_vld_vec_115;
    wire [243:0] out_chan_dep_data_115;
    wire [2:0] token_out_vec_115;
    wire dl_detect_out_115;
    wire dep_chan_vld_99_115;
    wire [243:0] dep_chan_data_99_115;
    wire token_99_115;
    wire dep_chan_vld_114_115;
    wire [243:0] dep_chan_data_114_115;
    wire token_114_115;
    wire dep_chan_vld_116_115;
    wire [243:0] dep_chan_data_116_115;
    wire token_116_115;
    wire [2:0] proc_116_data_FIFO_blk;
    wire [2:0] proc_116_data_PIPO_blk;
    wire [2:0] proc_116_start_FIFO_blk;
    wire [2:0] proc_116_TLF_FIFO_blk;
    wire [2:0] proc_116_input_sync_blk;
    wire [2:0] proc_116_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_116;
    reg [2:0] proc_dep_vld_vec_116_reg;
    wire [2:0] in_chan_dep_vld_vec_116;
    wire [731:0] in_chan_dep_data_vec_116;
    wire [2:0] token_in_vec_116;
    wire [2:0] out_chan_dep_vld_vec_116;
    wire [243:0] out_chan_dep_data_116;
    wire [2:0] token_out_vec_116;
    wire dl_detect_out_116;
    wire dep_chan_vld_95_116;
    wire [243:0] dep_chan_data_95_116;
    wire token_95_116;
    wire dep_chan_vld_115_116;
    wire [243:0] dep_chan_data_115_116;
    wire token_115_116;
    wire dep_chan_vld_117_116;
    wire [243:0] dep_chan_data_117_116;
    wire token_117_116;
    wire [2:0] proc_117_data_FIFO_blk;
    wire [2:0] proc_117_data_PIPO_blk;
    wire [2:0] proc_117_start_FIFO_blk;
    wire [2:0] proc_117_TLF_FIFO_blk;
    wire [2:0] proc_117_input_sync_blk;
    wire [2:0] proc_117_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_117;
    reg [2:0] proc_dep_vld_vec_117_reg;
    wire [2:0] in_chan_dep_vld_vec_117;
    wire [731:0] in_chan_dep_data_vec_117;
    wire [2:0] token_in_vec_117;
    wire [2:0] out_chan_dep_vld_vec_117;
    wire [243:0] out_chan_dep_data_117;
    wire [2:0] token_out_vec_117;
    wire dl_detect_out_117;
    wire dep_chan_vld_91_117;
    wire [243:0] dep_chan_data_91_117;
    wire token_91_117;
    wire dep_chan_vld_116_117;
    wire [243:0] dep_chan_data_116_117;
    wire token_116_117;
    wire dep_chan_vld_118_117;
    wire [243:0] dep_chan_data_118_117;
    wire token_118_117;
    wire [2:0] proc_118_data_FIFO_blk;
    wire [2:0] proc_118_data_PIPO_blk;
    wire [2:0] proc_118_start_FIFO_blk;
    wire [2:0] proc_118_TLF_FIFO_blk;
    wire [2:0] proc_118_input_sync_blk;
    wire [2:0] proc_118_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_118;
    reg [2:0] proc_dep_vld_vec_118_reg;
    wire [2:0] in_chan_dep_vld_vec_118;
    wire [731:0] in_chan_dep_data_vec_118;
    wire [2:0] token_in_vec_118;
    wire [2:0] out_chan_dep_vld_vec_118;
    wire [243:0] out_chan_dep_data_118;
    wire [2:0] token_out_vec_118;
    wire dl_detect_out_118;
    wire dep_chan_vld_87_118;
    wire [243:0] dep_chan_data_87_118;
    wire token_87_118;
    wire dep_chan_vld_117_118;
    wire [243:0] dep_chan_data_117_118;
    wire token_117_118;
    wire dep_chan_vld_119_118;
    wire [243:0] dep_chan_data_119_118;
    wire token_119_118;
    wire [2:0] proc_119_data_FIFO_blk;
    wire [2:0] proc_119_data_PIPO_blk;
    wire [2:0] proc_119_start_FIFO_blk;
    wire [2:0] proc_119_TLF_FIFO_blk;
    wire [2:0] proc_119_input_sync_blk;
    wire [2:0] proc_119_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_119;
    reg [2:0] proc_dep_vld_vec_119_reg;
    wire [2:0] in_chan_dep_vld_vec_119;
    wire [731:0] in_chan_dep_data_vec_119;
    wire [2:0] token_in_vec_119;
    wire [2:0] out_chan_dep_vld_vec_119;
    wire [243:0] out_chan_dep_data_119;
    wire [2:0] token_out_vec_119;
    wire dl_detect_out_119;
    wire dep_chan_vld_83_119;
    wire [243:0] dep_chan_data_83_119;
    wire token_83_119;
    wire dep_chan_vld_118_119;
    wire [243:0] dep_chan_data_118_119;
    wire token_118_119;
    wire dep_chan_vld_120_119;
    wire [243:0] dep_chan_data_120_119;
    wire token_120_119;
    wire [1:0] proc_120_data_FIFO_blk;
    wire [1:0] proc_120_data_PIPO_blk;
    wire [1:0] proc_120_start_FIFO_blk;
    wire [1:0] proc_120_TLF_FIFO_blk;
    wire [1:0] proc_120_input_sync_blk;
    wire [1:0] proc_120_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_120;
    reg [1:0] proc_dep_vld_vec_120_reg;
    wire [1:0] in_chan_dep_vld_vec_120;
    wire [487:0] in_chan_dep_data_vec_120;
    wire [1:0] token_in_vec_120;
    wire [1:0] out_chan_dep_vld_vec_120;
    wire [243:0] out_chan_dep_data_120;
    wire [1:0] token_out_vec_120;
    wire dl_detect_out_120;
    wire dep_chan_vld_119_120;
    wire [243:0] dep_chan_data_119_120;
    wire token_119_120;
    wire dep_chan_vld_121_120;
    wire [243:0] dep_chan_data_121_120;
    wire token_121_120;
    wire [20:0] proc_121_data_FIFO_blk;
    wire [20:0] proc_121_data_PIPO_blk;
    wire [20:0] proc_121_start_FIFO_blk;
    wire [20:0] proc_121_TLF_FIFO_blk;
    wire [20:0] proc_121_input_sync_blk;
    wire [20:0] proc_121_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_121;
    reg [20:0] proc_dep_vld_vec_121_reg;
    wire [20:0] in_chan_dep_vld_vec_121;
    wire [5123:0] in_chan_dep_data_vec_121;
    wire [20:0] token_in_vec_121;
    wire [20:0] out_chan_dep_vld_vec_121;
    wire [243:0] out_chan_dep_data_121;
    wire [20:0] token_out_vec_121;
    wire dl_detect_out_121;
    wire dep_chan_vld_60_121;
    wire [243:0] dep_chan_data_60_121;
    wire token_60_121;
    wire dep_chan_vld_61_121;
    wire [243:0] dep_chan_data_61_121;
    wire token_61_121;
    wire dep_chan_vld_62_121;
    wire [243:0] dep_chan_data_62_121;
    wire token_62_121;
    wire dep_chan_vld_63_121;
    wire [243:0] dep_chan_data_63_121;
    wire token_63_121;
    wire dep_chan_vld_64_121;
    wire [243:0] dep_chan_data_64_121;
    wire token_64_121;
    wire dep_chan_vld_65_121;
    wire [243:0] dep_chan_data_65_121;
    wire token_65_121;
    wire dep_chan_vld_66_121;
    wire [243:0] dep_chan_data_66_121;
    wire token_66_121;
    wire dep_chan_vld_67_121;
    wire [243:0] dep_chan_data_67_121;
    wire token_67_121;
    wire dep_chan_vld_68_121;
    wire [243:0] dep_chan_data_68_121;
    wire token_68_121;
    wire dep_chan_vld_69_121;
    wire [243:0] dep_chan_data_69_121;
    wire token_69_121;
    wire dep_chan_vld_70_121;
    wire [243:0] dep_chan_data_70_121;
    wire token_70_121;
    wire dep_chan_vld_71_121;
    wire [243:0] dep_chan_data_71_121;
    wire token_71_121;
    wire dep_chan_vld_72_121;
    wire [243:0] dep_chan_data_72_121;
    wire token_72_121;
    wire dep_chan_vld_73_121;
    wire [243:0] dep_chan_data_73_121;
    wire token_73_121;
    wire dep_chan_vld_74_121;
    wire [243:0] dep_chan_data_74_121;
    wire token_74_121;
    wire dep_chan_vld_75_121;
    wire [243:0] dep_chan_data_75_121;
    wire token_75_121;
    wire dep_chan_vld_76_121;
    wire [243:0] dep_chan_data_76_121;
    wire token_76_121;
    wire dep_chan_vld_77_121;
    wire [243:0] dep_chan_data_77_121;
    wire token_77_121;
    wire dep_chan_vld_78_121;
    wire [243:0] dep_chan_data_78_121;
    wire token_78_121;
    wire dep_chan_vld_79_121;
    wire [243:0] dep_chan_data_79_121;
    wire token_79_121;
    wire dep_chan_vld_120_121;
    wire [243:0] dep_chan_data_120_121;
    wire token_120_121;
    wire [3:0] proc_122_data_FIFO_blk;
    wire [3:0] proc_122_data_PIPO_blk;
    wire [3:0] proc_122_start_FIFO_blk;
    wire [3:0] proc_122_TLF_FIFO_blk;
    wire [3:0] proc_122_input_sync_blk;
    wire [3:0] proc_122_output_sync_blk;
    wire [3:0] proc_dep_vld_vec_122;
    reg [3:0] proc_dep_vld_vec_122_reg;
    wire [3:0] in_chan_dep_vld_vec_122;
    wire [975:0] in_chan_dep_data_vec_122;
    wire [3:0] token_in_vec_122;
    wire [3:0] out_chan_dep_vld_vec_122;
    wire [243:0] out_chan_dep_data_122;
    wire [3:0] token_out_vec_122;
    wire dl_detect_out_122;
    wire dep_chan_vld_123_122;
    wire [243:0] dep_chan_data_123_122;
    wire token_123_122;
    wire dep_chan_vld_124_122;
    wire [243:0] dep_chan_data_124_122;
    wire token_124_122;
    wire dep_chan_vld_130_122;
    wire [243:0] dep_chan_data_130_122;
    wire token_130_122;
    wire dep_chan_vld_140_122;
    wire [243:0] dep_chan_data_140_122;
    wire token_140_122;
    wire [2:0] proc_123_data_FIFO_blk;
    wire [2:0] proc_123_data_PIPO_blk;
    wire [2:0] proc_123_start_FIFO_blk;
    wire [2:0] proc_123_TLF_FIFO_blk;
    wire [2:0] proc_123_input_sync_blk;
    wire [2:0] proc_123_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_123;
    reg [2:0] proc_dep_vld_vec_123_reg;
    wire [2:0] in_chan_dep_vld_vec_123;
    wire [731:0] in_chan_dep_data_vec_123;
    wire [2:0] token_in_vec_123;
    wire [2:0] out_chan_dep_vld_vec_123;
    wire [243:0] out_chan_dep_data_123;
    wire [2:0] token_out_vec_123;
    wire dl_detect_out_123;
    wire dep_chan_vld_122_123;
    wire [243:0] dep_chan_data_122_123;
    wire token_122_123;
    wire dep_chan_vld_140_123;
    wire [243:0] dep_chan_data_140_123;
    wire token_140_123;
    wire dep_chan_vld_243_123;
    wire [243:0] dep_chan_data_243_123;
    wire token_243_123;
    wire [3:0] proc_124_data_FIFO_blk;
    wire [3:0] proc_124_data_PIPO_blk;
    wire [3:0] proc_124_start_FIFO_blk;
    wire [3:0] proc_124_TLF_FIFO_blk;
    wire [3:0] proc_124_input_sync_blk;
    wire [3:0] proc_124_output_sync_blk;
    wire [3:0] proc_dep_vld_vec_124;
    reg [3:0] proc_dep_vld_vec_124_reg;
    wire [3:0] in_chan_dep_vld_vec_124;
    wire [975:0] in_chan_dep_data_vec_124;
    wire [3:0] token_in_vec_124;
    wire [3:0] out_chan_dep_vld_vec_124;
    wire [243:0] out_chan_dep_data_124;
    wire [3:0] token_out_vec_124;
    wire dl_detect_out_124;
    wire dep_chan_vld_122_124;
    wire [243:0] dep_chan_data_122_124;
    wire token_122_124;
    wire dep_chan_vld_125_124;
    wire [243:0] dep_chan_data_125_124;
    wire token_125_124;
    wire dep_chan_vld_130_124;
    wire [243:0] dep_chan_data_130_124;
    wire token_130_124;
    wire dep_chan_vld_140_124;
    wire [243:0] dep_chan_data_140_124;
    wire token_140_124;
    wire [1:0] proc_125_data_FIFO_blk;
    wire [1:0] proc_125_data_PIPO_blk;
    wire [1:0] proc_125_start_FIFO_blk;
    wire [1:0] proc_125_TLF_FIFO_blk;
    wire [1:0] proc_125_input_sync_blk;
    wire [1:0] proc_125_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_125;
    reg [1:0] proc_dep_vld_vec_125_reg;
    wire [1:0] in_chan_dep_vld_vec_125;
    wire [487:0] in_chan_dep_data_vec_125;
    wire [1:0] token_in_vec_125;
    wire [1:0] out_chan_dep_vld_vec_125;
    wire [243:0] out_chan_dep_data_125;
    wire [1:0] token_out_vec_125;
    wire dl_detect_out_125;
    wire dep_chan_vld_124_125;
    wire [243:0] dep_chan_data_124_125;
    wire token_124_125;
    wire dep_chan_vld_126_125;
    wire [243:0] dep_chan_data_126_125;
    wire token_126_125;
    wire [2:0] proc_126_data_FIFO_blk;
    wire [2:0] proc_126_data_PIPO_blk;
    wire [2:0] proc_126_start_FIFO_blk;
    wire [2:0] proc_126_TLF_FIFO_blk;
    wire [2:0] proc_126_input_sync_blk;
    wire [2:0] proc_126_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_126;
    reg [2:0] proc_dep_vld_vec_126_reg;
    wire [2:0] in_chan_dep_vld_vec_126;
    wire [731:0] in_chan_dep_data_vec_126;
    wire [2:0] token_in_vec_126;
    wire [2:0] out_chan_dep_vld_vec_126;
    wire [243:0] out_chan_dep_data_126;
    wire [2:0] token_out_vec_126;
    wire dl_detect_out_126;
    wire dep_chan_vld_125_126;
    wire [243:0] dep_chan_data_125_126;
    wire token_125_126;
    wire dep_chan_vld_127_126;
    wire [243:0] dep_chan_data_127_126;
    wire token_127_126;
    wire dep_chan_vld_150_126;
    wire [243:0] dep_chan_data_150_126;
    wire token_150_126;
    wire [2:0] proc_127_data_FIFO_blk;
    wire [2:0] proc_127_data_PIPO_blk;
    wire [2:0] proc_127_start_FIFO_blk;
    wire [2:0] proc_127_TLF_FIFO_blk;
    wire [2:0] proc_127_input_sync_blk;
    wire [2:0] proc_127_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_127;
    reg [2:0] proc_dep_vld_vec_127_reg;
    wire [2:0] in_chan_dep_vld_vec_127;
    wire [731:0] in_chan_dep_data_vec_127;
    wire [2:0] token_in_vec_127;
    wire [2:0] out_chan_dep_vld_vec_127;
    wire [243:0] out_chan_dep_data_127;
    wire [2:0] token_out_vec_127;
    wire dl_detect_out_127;
    wire dep_chan_vld_126_127;
    wire [243:0] dep_chan_data_126_127;
    wire token_126_127;
    wire dep_chan_vld_128_127;
    wire [243:0] dep_chan_data_128_127;
    wire token_128_127;
    wire dep_chan_vld_158_127;
    wire [243:0] dep_chan_data_158_127;
    wire token_158_127;
    wire [2:0] proc_128_data_FIFO_blk;
    wire [2:0] proc_128_data_PIPO_blk;
    wire [2:0] proc_128_start_FIFO_blk;
    wire [2:0] proc_128_TLF_FIFO_blk;
    wire [2:0] proc_128_input_sync_blk;
    wire [2:0] proc_128_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_128;
    reg [2:0] proc_dep_vld_vec_128_reg;
    wire [2:0] in_chan_dep_vld_vec_128;
    wire [731:0] in_chan_dep_data_vec_128;
    wire [2:0] token_in_vec_128;
    wire [2:0] out_chan_dep_vld_vec_128;
    wire [243:0] out_chan_dep_data_128;
    wire [2:0] token_out_vec_128;
    wire dl_detect_out_128;
    wire dep_chan_vld_127_128;
    wire [243:0] dep_chan_data_127_128;
    wire token_127_128;
    wire dep_chan_vld_129_128;
    wire [243:0] dep_chan_data_129_128;
    wire token_129_128;
    wire dep_chan_vld_166_128;
    wire [243:0] dep_chan_data_166_128;
    wire token_166_128;
    wire [1:0] proc_129_data_FIFO_blk;
    wire [1:0] proc_129_data_PIPO_blk;
    wire [1:0] proc_129_start_FIFO_blk;
    wire [1:0] proc_129_TLF_FIFO_blk;
    wire [1:0] proc_129_input_sync_blk;
    wire [1:0] proc_129_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_129;
    reg [1:0] proc_dep_vld_vec_129_reg;
    wire [1:0] in_chan_dep_vld_vec_129;
    wire [487:0] in_chan_dep_data_vec_129;
    wire [1:0] token_in_vec_129;
    wire [1:0] out_chan_dep_vld_vec_129;
    wire [243:0] out_chan_dep_data_129;
    wire [1:0] token_out_vec_129;
    wire dl_detect_out_129;
    wire dep_chan_vld_128_129;
    wire [243:0] dep_chan_data_128_129;
    wire token_128_129;
    wire dep_chan_vld_174_129;
    wire [243:0] dep_chan_data_174_129;
    wire token_174_129;
    wire [3:0] proc_130_data_FIFO_blk;
    wire [3:0] proc_130_data_PIPO_blk;
    wire [3:0] proc_130_start_FIFO_blk;
    wire [3:0] proc_130_TLF_FIFO_blk;
    wire [3:0] proc_130_input_sync_blk;
    wire [3:0] proc_130_output_sync_blk;
    wire [3:0] proc_dep_vld_vec_130;
    reg [3:0] proc_dep_vld_vec_130_reg;
    wire [3:0] in_chan_dep_vld_vec_130;
    wire [975:0] in_chan_dep_data_vec_130;
    wire [3:0] token_in_vec_130;
    wire [3:0] out_chan_dep_vld_vec_130;
    wire [243:0] out_chan_dep_data_130;
    wire [3:0] token_out_vec_130;
    wire dl_detect_out_130;
    wire dep_chan_vld_122_130;
    wire [243:0] dep_chan_data_122_130;
    wire token_122_130;
    wire dep_chan_vld_124_130;
    wire [243:0] dep_chan_data_124_130;
    wire token_124_130;
    wire dep_chan_vld_131_130;
    wire [243:0] dep_chan_data_131_130;
    wire token_131_130;
    wire dep_chan_vld_140_130;
    wire [243:0] dep_chan_data_140_130;
    wire token_140_130;
    wire [1:0] proc_131_data_FIFO_blk;
    wire [1:0] proc_131_data_PIPO_blk;
    wire [1:0] proc_131_start_FIFO_blk;
    wire [1:0] proc_131_TLF_FIFO_blk;
    wire [1:0] proc_131_input_sync_blk;
    wire [1:0] proc_131_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_131;
    reg [1:0] proc_dep_vld_vec_131_reg;
    wire [1:0] in_chan_dep_vld_vec_131;
    wire [487:0] in_chan_dep_data_vec_131;
    wire [1:0] token_in_vec_131;
    wire [1:0] out_chan_dep_vld_vec_131;
    wire [243:0] out_chan_dep_data_131;
    wire [1:0] token_out_vec_131;
    wire dl_detect_out_131;
    wire dep_chan_vld_130_131;
    wire [243:0] dep_chan_data_130_131;
    wire token_130_131;
    wire dep_chan_vld_132_131;
    wire [243:0] dep_chan_data_132_131;
    wire token_132_131;
    wire [2:0] proc_132_data_FIFO_blk;
    wire [2:0] proc_132_data_PIPO_blk;
    wire [2:0] proc_132_start_FIFO_blk;
    wire [2:0] proc_132_TLF_FIFO_blk;
    wire [2:0] proc_132_input_sync_blk;
    wire [2:0] proc_132_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_132;
    reg [2:0] proc_dep_vld_vec_132_reg;
    wire [2:0] in_chan_dep_vld_vec_132;
    wire [731:0] in_chan_dep_data_vec_132;
    wire [2:0] token_in_vec_132;
    wire [2:0] out_chan_dep_vld_vec_132;
    wire [243:0] out_chan_dep_data_132;
    wire [2:0] token_out_vec_132;
    wire dl_detect_out_132;
    wire dep_chan_vld_131_132;
    wire [243:0] dep_chan_data_131_132;
    wire token_131_132;
    wire dep_chan_vld_133_132;
    wire [243:0] dep_chan_data_133_132;
    wire token_133_132;
    wire dep_chan_vld_150_132;
    wire [243:0] dep_chan_data_150_132;
    wire token_150_132;
    wire [2:0] proc_133_data_FIFO_blk;
    wire [2:0] proc_133_data_PIPO_blk;
    wire [2:0] proc_133_start_FIFO_blk;
    wire [2:0] proc_133_TLF_FIFO_blk;
    wire [2:0] proc_133_input_sync_blk;
    wire [2:0] proc_133_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_133;
    reg [2:0] proc_dep_vld_vec_133_reg;
    wire [2:0] in_chan_dep_vld_vec_133;
    wire [731:0] in_chan_dep_data_vec_133;
    wire [2:0] token_in_vec_133;
    wire [2:0] out_chan_dep_vld_vec_133;
    wire [243:0] out_chan_dep_data_133;
    wire [2:0] token_out_vec_133;
    wire dl_detect_out_133;
    wire dep_chan_vld_132_133;
    wire [243:0] dep_chan_data_132_133;
    wire token_132_133;
    wire dep_chan_vld_134_133;
    wire [243:0] dep_chan_data_134_133;
    wire token_134_133;
    wire dep_chan_vld_151_133;
    wire [243:0] dep_chan_data_151_133;
    wire token_151_133;
    wire [2:0] proc_134_data_FIFO_blk;
    wire [2:0] proc_134_data_PIPO_blk;
    wire [2:0] proc_134_start_FIFO_blk;
    wire [2:0] proc_134_TLF_FIFO_blk;
    wire [2:0] proc_134_input_sync_blk;
    wire [2:0] proc_134_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_134;
    reg [2:0] proc_dep_vld_vec_134_reg;
    wire [2:0] in_chan_dep_vld_vec_134;
    wire [731:0] in_chan_dep_data_vec_134;
    wire [2:0] token_in_vec_134;
    wire [2:0] out_chan_dep_vld_vec_134;
    wire [243:0] out_chan_dep_data_134;
    wire [2:0] token_out_vec_134;
    wire dl_detect_out_134;
    wire dep_chan_vld_133_134;
    wire [243:0] dep_chan_data_133_134;
    wire token_133_134;
    wire dep_chan_vld_135_134;
    wire [243:0] dep_chan_data_135_134;
    wire token_135_134;
    wire dep_chan_vld_152_134;
    wire [243:0] dep_chan_data_152_134;
    wire token_152_134;
    wire [2:0] proc_135_data_FIFO_blk;
    wire [2:0] proc_135_data_PIPO_blk;
    wire [2:0] proc_135_start_FIFO_blk;
    wire [2:0] proc_135_TLF_FIFO_blk;
    wire [2:0] proc_135_input_sync_blk;
    wire [2:0] proc_135_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_135;
    reg [2:0] proc_dep_vld_vec_135_reg;
    wire [2:0] in_chan_dep_vld_vec_135;
    wire [731:0] in_chan_dep_data_vec_135;
    wire [2:0] token_in_vec_135;
    wire [2:0] out_chan_dep_vld_vec_135;
    wire [243:0] out_chan_dep_data_135;
    wire [2:0] token_out_vec_135;
    wire dl_detect_out_135;
    wire dep_chan_vld_134_135;
    wire [243:0] dep_chan_data_134_135;
    wire token_134_135;
    wire dep_chan_vld_136_135;
    wire [243:0] dep_chan_data_136_135;
    wire token_136_135;
    wire dep_chan_vld_153_135;
    wire [243:0] dep_chan_data_153_135;
    wire token_153_135;
    wire [2:0] proc_136_data_FIFO_blk;
    wire [2:0] proc_136_data_PIPO_blk;
    wire [2:0] proc_136_start_FIFO_blk;
    wire [2:0] proc_136_TLF_FIFO_blk;
    wire [2:0] proc_136_input_sync_blk;
    wire [2:0] proc_136_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_136;
    reg [2:0] proc_dep_vld_vec_136_reg;
    wire [2:0] in_chan_dep_vld_vec_136;
    wire [731:0] in_chan_dep_data_vec_136;
    wire [2:0] token_in_vec_136;
    wire [2:0] out_chan_dep_vld_vec_136;
    wire [243:0] out_chan_dep_data_136;
    wire [2:0] token_out_vec_136;
    wire dl_detect_out_136;
    wire dep_chan_vld_135_136;
    wire [243:0] dep_chan_data_135_136;
    wire token_135_136;
    wire dep_chan_vld_137_136;
    wire [243:0] dep_chan_data_137_136;
    wire token_137_136;
    wire dep_chan_vld_154_136;
    wire [243:0] dep_chan_data_154_136;
    wire token_154_136;
    wire [2:0] proc_137_data_FIFO_blk;
    wire [2:0] proc_137_data_PIPO_blk;
    wire [2:0] proc_137_start_FIFO_blk;
    wire [2:0] proc_137_TLF_FIFO_blk;
    wire [2:0] proc_137_input_sync_blk;
    wire [2:0] proc_137_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_137;
    reg [2:0] proc_dep_vld_vec_137_reg;
    wire [2:0] in_chan_dep_vld_vec_137;
    wire [731:0] in_chan_dep_data_vec_137;
    wire [2:0] token_in_vec_137;
    wire [2:0] out_chan_dep_vld_vec_137;
    wire [243:0] out_chan_dep_data_137;
    wire [2:0] token_out_vec_137;
    wire dl_detect_out_137;
    wire dep_chan_vld_136_137;
    wire [243:0] dep_chan_data_136_137;
    wire token_136_137;
    wire dep_chan_vld_138_137;
    wire [243:0] dep_chan_data_138_137;
    wire token_138_137;
    wire dep_chan_vld_155_137;
    wire [243:0] dep_chan_data_155_137;
    wire token_155_137;
    wire [2:0] proc_138_data_FIFO_blk;
    wire [2:0] proc_138_data_PIPO_blk;
    wire [2:0] proc_138_start_FIFO_blk;
    wire [2:0] proc_138_TLF_FIFO_blk;
    wire [2:0] proc_138_input_sync_blk;
    wire [2:0] proc_138_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_138;
    reg [2:0] proc_dep_vld_vec_138_reg;
    wire [2:0] in_chan_dep_vld_vec_138;
    wire [731:0] in_chan_dep_data_vec_138;
    wire [2:0] token_in_vec_138;
    wire [2:0] out_chan_dep_vld_vec_138;
    wire [243:0] out_chan_dep_data_138;
    wire [2:0] token_out_vec_138;
    wire dl_detect_out_138;
    wire dep_chan_vld_137_138;
    wire [243:0] dep_chan_data_137_138;
    wire token_137_138;
    wire dep_chan_vld_139_138;
    wire [243:0] dep_chan_data_139_138;
    wire token_139_138;
    wire dep_chan_vld_156_138;
    wire [243:0] dep_chan_data_156_138;
    wire token_156_138;
    wire [1:0] proc_139_data_FIFO_blk;
    wire [1:0] proc_139_data_PIPO_blk;
    wire [1:0] proc_139_start_FIFO_blk;
    wire [1:0] proc_139_TLF_FIFO_blk;
    wire [1:0] proc_139_input_sync_blk;
    wire [1:0] proc_139_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_139;
    reg [1:0] proc_dep_vld_vec_139_reg;
    wire [1:0] in_chan_dep_vld_vec_139;
    wire [487:0] in_chan_dep_data_vec_139;
    wire [1:0] token_in_vec_139;
    wire [1:0] out_chan_dep_vld_vec_139;
    wire [243:0] out_chan_dep_data_139;
    wire [1:0] token_out_vec_139;
    wire dl_detect_out_139;
    wire dep_chan_vld_138_139;
    wire [243:0] dep_chan_data_138_139;
    wire token_138_139;
    wire dep_chan_vld_157_139;
    wire [243:0] dep_chan_data_157_139;
    wire token_157_139;
    wire [4:0] proc_140_data_FIFO_blk;
    wire [4:0] proc_140_data_PIPO_blk;
    wire [4:0] proc_140_start_FIFO_blk;
    wire [4:0] proc_140_TLF_FIFO_blk;
    wire [4:0] proc_140_input_sync_blk;
    wire [4:0] proc_140_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_140;
    reg [4:0] proc_dep_vld_vec_140_reg;
    wire [4:0] in_chan_dep_vld_vec_140;
    wire [1219:0] in_chan_dep_data_vec_140;
    wire [4:0] token_in_vec_140;
    wire [4:0] out_chan_dep_vld_vec_140;
    wire [243:0] out_chan_dep_data_140;
    wire [4:0] token_out_vec_140;
    wire dl_detect_out_140;
    wire dep_chan_vld_122_140;
    wire [243:0] dep_chan_data_122_140;
    wire token_122_140;
    wire dep_chan_vld_123_140;
    wire [243:0] dep_chan_data_123_140;
    wire token_123_140;
    wire dep_chan_vld_124_140;
    wire [243:0] dep_chan_data_124_140;
    wire token_124_140;
    wire dep_chan_vld_130_140;
    wire [243:0] dep_chan_data_130_140;
    wire token_130_140;
    wire dep_chan_vld_141_140;
    wire [243:0] dep_chan_data_141_140;
    wire token_141_140;
    wire [1:0] proc_141_data_FIFO_blk;
    wire [1:0] proc_141_data_PIPO_blk;
    wire [1:0] proc_141_start_FIFO_blk;
    wire [1:0] proc_141_TLF_FIFO_blk;
    wire [1:0] proc_141_input_sync_blk;
    wire [1:0] proc_141_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_141;
    reg [1:0] proc_dep_vld_vec_141_reg;
    wire [1:0] in_chan_dep_vld_vec_141;
    wire [487:0] in_chan_dep_data_vec_141;
    wire [1:0] token_in_vec_141;
    wire [1:0] out_chan_dep_vld_vec_141;
    wire [243:0] out_chan_dep_data_141;
    wire [1:0] token_out_vec_141;
    wire dl_detect_out_141;
    wire dep_chan_vld_140_141;
    wire [243:0] dep_chan_data_140_141;
    wire token_140_141;
    wire dep_chan_vld_142_141;
    wire [243:0] dep_chan_data_142_141;
    wire token_142_141;
    wire [2:0] proc_142_data_FIFO_blk;
    wire [2:0] proc_142_data_PIPO_blk;
    wire [2:0] proc_142_start_FIFO_blk;
    wire [2:0] proc_142_TLF_FIFO_blk;
    wire [2:0] proc_142_input_sync_blk;
    wire [2:0] proc_142_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_142;
    reg [2:0] proc_dep_vld_vec_142_reg;
    wire [2:0] in_chan_dep_vld_vec_142;
    wire [731:0] in_chan_dep_data_vec_142;
    wire [2:0] token_in_vec_142;
    wire [2:0] out_chan_dep_vld_vec_142;
    wire [243:0] out_chan_dep_data_142;
    wire [2:0] token_out_vec_142;
    wire dl_detect_out_142;
    wire dep_chan_vld_141_142;
    wire [243:0] dep_chan_data_141_142;
    wire token_141_142;
    wire dep_chan_vld_143_142;
    wire [243:0] dep_chan_data_143_142;
    wire token_143_142;
    wire dep_chan_vld_150_142;
    wire [243:0] dep_chan_data_150_142;
    wire token_150_142;
    wire [2:0] proc_143_data_FIFO_blk;
    wire [2:0] proc_143_data_PIPO_blk;
    wire [2:0] proc_143_start_FIFO_blk;
    wire [2:0] proc_143_TLF_FIFO_blk;
    wire [2:0] proc_143_input_sync_blk;
    wire [2:0] proc_143_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_143;
    reg [2:0] proc_dep_vld_vec_143_reg;
    wire [2:0] in_chan_dep_vld_vec_143;
    wire [731:0] in_chan_dep_data_vec_143;
    wire [2:0] token_in_vec_143;
    wire [2:0] out_chan_dep_vld_vec_143;
    wire [243:0] out_chan_dep_data_143;
    wire [2:0] token_out_vec_143;
    wire dl_detect_out_143;
    wire dep_chan_vld_142_143;
    wire [243:0] dep_chan_data_142_143;
    wire token_142_143;
    wire dep_chan_vld_144_143;
    wire [243:0] dep_chan_data_144_143;
    wire token_144_143;
    wire dep_chan_vld_151_143;
    wire [243:0] dep_chan_data_151_143;
    wire token_151_143;
    wire [2:0] proc_144_data_FIFO_blk;
    wire [2:0] proc_144_data_PIPO_blk;
    wire [2:0] proc_144_start_FIFO_blk;
    wire [2:0] proc_144_TLF_FIFO_blk;
    wire [2:0] proc_144_input_sync_blk;
    wire [2:0] proc_144_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_144;
    reg [2:0] proc_dep_vld_vec_144_reg;
    wire [2:0] in_chan_dep_vld_vec_144;
    wire [731:0] in_chan_dep_data_vec_144;
    wire [2:0] token_in_vec_144;
    wire [2:0] out_chan_dep_vld_vec_144;
    wire [243:0] out_chan_dep_data_144;
    wire [2:0] token_out_vec_144;
    wire dl_detect_out_144;
    wire dep_chan_vld_143_144;
    wire [243:0] dep_chan_data_143_144;
    wire token_143_144;
    wire dep_chan_vld_145_144;
    wire [243:0] dep_chan_data_145_144;
    wire token_145_144;
    wire dep_chan_vld_152_144;
    wire [243:0] dep_chan_data_152_144;
    wire token_152_144;
    wire [2:0] proc_145_data_FIFO_blk;
    wire [2:0] proc_145_data_PIPO_blk;
    wire [2:0] proc_145_start_FIFO_blk;
    wire [2:0] proc_145_TLF_FIFO_blk;
    wire [2:0] proc_145_input_sync_blk;
    wire [2:0] proc_145_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_145;
    reg [2:0] proc_dep_vld_vec_145_reg;
    wire [2:0] in_chan_dep_vld_vec_145;
    wire [731:0] in_chan_dep_data_vec_145;
    wire [2:0] token_in_vec_145;
    wire [2:0] out_chan_dep_vld_vec_145;
    wire [243:0] out_chan_dep_data_145;
    wire [2:0] token_out_vec_145;
    wire dl_detect_out_145;
    wire dep_chan_vld_144_145;
    wire [243:0] dep_chan_data_144_145;
    wire token_144_145;
    wire dep_chan_vld_146_145;
    wire [243:0] dep_chan_data_146_145;
    wire token_146_145;
    wire dep_chan_vld_153_145;
    wire [243:0] dep_chan_data_153_145;
    wire token_153_145;
    wire [2:0] proc_146_data_FIFO_blk;
    wire [2:0] proc_146_data_PIPO_blk;
    wire [2:0] proc_146_start_FIFO_blk;
    wire [2:0] proc_146_TLF_FIFO_blk;
    wire [2:0] proc_146_input_sync_blk;
    wire [2:0] proc_146_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_146;
    reg [2:0] proc_dep_vld_vec_146_reg;
    wire [2:0] in_chan_dep_vld_vec_146;
    wire [731:0] in_chan_dep_data_vec_146;
    wire [2:0] token_in_vec_146;
    wire [2:0] out_chan_dep_vld_vec_146;
    wire [243:0] out_chan_dep_data_146;
    wire [2:0] token_out_vec_146;
    wire dl_detect_out_146;
    wire dep_chan_vld_145_146;
    wire [243:0] dep_chan_data_145_146;
    wire token_145_146;
    wire dep_chan_vld_147_146;
    wire [243:0] dep_chan_data_147_146;
    wire token_147_146;
    wire dep_chan_vld_154_146;
    wire [243:0] dep_chan_data_154_146;
    wire token_154_146;
    wire [2:0] proc_147_data_FIFO_blk;
    wire [2:0] proc_147_data_PIPO_blk;
    wire [2:0] proc_147_start_FIFO_blk;
    wire [2:0] proc_147_TLF_FIFO_blk;
    wire [2:0] proc_147_input_sync_blk;
    wire [2:0] proc_147_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_147;
    reg [2:0] proc_dep_vld_vec_147_reg;
    wire [2:0] in_chan_dep_vld_vec_147;
    wire [731:0] in_chan_dep_data_vec_147;
    wire [2:0] token_in_vec_147;
    wire [2:0] out_chan_dep_vld_vec_147;
    wire [243:0] out_chan_dep_data_147;
    wire [2:0] token_out_vec_147;
    wire dl_detect_out_147;
    wire dep_chan_vld_146_147;
    wire [243:0] dep_chan_data_146_147;
    wire token_146_147;
    wire dep_chan_vld_148_147;
    wire [243:0] dep_chan_data_148_147;
    wire token_148_147;
    wire dep_chan_vld_155_147;
    wire [243:0] dep_chan_data_155_147;
    wire token_155_147;
    wire [2:0] proc_148_data_FIFO_blk;
    wire [2:0] proc_148_data_PIPO_blk;
    wire [2:0] proc_148_start_FIFO_blk;
    wire [2:0] proc_148_TLF_FIFO_blk;
    wire [2:0] proc_148_input_sync_blk;
    wire [2:0] proc_148_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_148;
    reg [2:0] proc_dep_vld_vec_148_reg;
    wire [2:0] in_chan_dep_vld_vec_148;
    wire [731:0] in_chan_dep_data_vec_148;
    wire [2:0] token_in_vec_148;
    wire [2:0] out_chan_dep_vld_vec_148;
    wire [243:0] out_chan_dep_data_148;
    wire [2:0] token_out_vec_148;
    wire dl_detect_out_148;
    wire dep_chan_vld_147_148;
    wire [243:0] dep_chan_data_147_148;
    wire token_147_148;
    wire dep_chan_vld_149_148;
    wire [243:0] dep_chan_data_149_148;
    wire token_149_148;
    wire dep_chan_vld_156_148;
    wire [243:0] dep_chan_data_156_148;
    wire token_156_148;
    wire [1:0] proc_149_data_FIFO_blk;
    wire [1:0] proc_149_data_PIPO_blk;
    wire [1:0] proc_149_start_FIFO_blk;
    wire [1:0] proc_149_TLF_FIFO_blk;
    wire [1:0] proc_149_input_sync_blk;
    wire [1:0] proc_149_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_149;
    reg [1:0] proc_dep_vld_vec_149_reg;
    wire [1:0] in_chan_dep_vld_vec_149;
    wire [487:0] in_chan_dep_data_vec_149;
    wire [1:0] token_in_vec_149;
    wire [1:0] out_chan_dep_vld_vec_149;
    wire [243:0] out_chan_dep_data_149;
    wire [1:0] token_out_vec_149;
    wire dl_detect_out_149;
    wire dep_chan_vld_148_149;
    wire [243:0] dep_chan_data_148_149;
    wire token_148_149;
    wire dep_chan_vld_157_149;
    wire [243:0] dep_chan_data_157_149;
    wire token_157_149;
    wire [5:0] proc_150_data_FIFO_blk;
    wire [5:0] proc_150_data_PIPO_blk;
    wire [5:0] proc_150_start_FIFO_blk;
    wire [5:0] proc_150_TLF_FIFO_blk;
    wire [5:0] proc_150_input_sync_blk;
    wire [5:0] proc_150_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_150;
    reg [5:0] proc_dep_vld_vec_150_reg;
    wire [5:0] in_chan_dep_vld_vec_150;
    wire [1463:0] in_chan_dep_data_vec_150;
    wire [5:0] token_in_vec_150;
    wire [5:0] out_chan_dep_vld_vec_150;
    wire [243:0] out_chan_dep_data_150;
    wire [5:0] token_out_vec_150;
    wire dl_detect_out_150;
    wire dep_chan_vld_126_150;
    wire [243:0] dep_chan_data_126_150;
    wire token_126_150;
    wire dep_chan_vld_132_150;
    wire [243:0] dep_chan_data_132_150;
    wire token_132_150;
    wire dep_chan_vld_142_150;
    wire [243:0] dep_chan_data_142_150;
    wire token_142_150;
    wire dep_chan_vld_151_150;
    wire [243:0] dep_chan_data_151_150;
    wire token_151_150;
    wire dep_chan_vld_158_150;
    wire [243:0] dep_chan_data_158_150;
    wire token_158_150;
    wire dep_chan_vld_205_150;
    wire [243:0] dep_chan_data_205_150;
    wire token_205_150;
    wire [5:0] proc_151_data_FIFO_blk;
    wire [5:0] proc_151_data_PIPO_blk;
    wire [5:0] proc_151_start_FIFO_blk;
    wire [5:0] proc_151_TLF_FIFO_blk;
    wire [5:0] proc_151_input_sync_blk;
    wire [5:0] proc_151_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_151;
    reg [5:0] proc_dep_vld_vec_151_reg;
    wire [5:0] in_chan_dep_vld_vec_151;
    wire [1463:0] in_chan_dep_data_vec_151;
    wire [5:0] token_in_vec_151;
    wire [5:0] out_chan_dep_vld_vec_151;
    wire [243:0] out_chan_dep_data_151;
    wire [5:0] token_out_vec_151;
    wire dl_detect_out_151;
    wire dep_chan_vld_133_151;
    wire [243:0] dep_chan_data_133_151;
    wire token_133_151;
    wire dep_chan_vld_143_151;
    wire [243:0] dep_chan_data_143_151;
    wire token_143_151;
    wire dep_chan_vld_150_151;
    wire [243:0] dep_chan_data_150_151;
    wire token_150_151;
    wire dep_chan_vld_152_151;
    wire [243:0] dep_chan_data_152_151;
    wire token_152_151;
    wire dep_chan_vld_159_151;
    wire [243:0] dep_chan_data_159_151;
    wire token_159_151;
    wire dep_chan_vld_209_151;
    wire [243:0] dep_chan_data_209_151;
    wire token_209_151;
    wire [5:0] proc_152_data_FIFO_blk;
    wire [5:0] proc_152_data_PIPO_blk;
    wire [5:0] proc_152_start_FIFO_blk;
    wire [5:0] proc_152_TLF_FIFO_blk;
    wire [5:0] proc_152_input_sync_blk;
    wire [5:0] proc_152_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_152;
    reg [5:0] proc_dep_vld_vec_152_reg;
    wire [5:0] in_chan_dep_vld_vec_152;
    wire [1463:0] in_chan_dep_data_vec_152;
    wire [5:0] token_in_vec_152;
    wire [5:0] out_chan_dep_vld_vec_152;
    wire [243:0] out_chan_dep_data_152;
    wire [5:0] token_out_vec_152;
    wire dl_detect_out_152;
    wire dep_chan_vld_134_152;
    wire [243:0] dep_chan_data_134_152;
    wire token_134_152;
    wire dep_chan_vld_144_152;
    wire [243:0] dep_chan_data_144_152;
    wire token_144_152;
    wire dep_chan_vld_151_152;
    wire [243:0] dep_chan_data_151_152;
    wire token_151_152;
    wire dep_chan_vld_153_152;
    wire [243:0] dep_chan_data_153_152;
    wire token_153_152;
    wire dep_chan_vld_160_152;
    wire [243:0] dep_chan_data_160_152;
    wire token_160_152;
    wire dep_chan_vld_213_152;
    wire [243:0] dep_chan_data_213_152;
    wire token_213_152;
    wire [5:0] proc_153_data_FIFO_blk;
    wire [5:0] proc_153_data_PIPO_blk;
    wire [5:0] proc_153_start_FIFO_blk;
    wire [5:0] proc_153_TLF_FIFO_blk;
    wire [5:0] proc_153_input_sync_blk;
    wire [5:0] proc_153_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_153;
    reg [5:0] proc_dep_vld_vec_153_reg;
    wire [5:0] in_chan_dep_vld_vec_153;
    wire [1463:0] in_chan_dep_data_vec_153;
    wire [5:0] token_in_vec_153;
    wire [5:0] out_chan_dep_vld_vec_153;
    wire [243:0] out_chan_dep_data_153;
    wire [5:0] token_out_vec_153;
    wire dl_detect_out_153;
    wire dep_chan_vld_135_153;
    wire [243:0] dep_chan_data_135_153;
    wire token_135_153;
    wire dep_chan_vld_145_153;
    wire [243:0] dep_chan_data_145_153;
    wire token_145_153;
    wire dep_chan_vld_152_153;
    wire [243:0] dep_chan_data_152_153;
    wire token_152_153;
    wire dep_chan_vld_154_153;
    wire [243:0] dep_chan_data_154_153;
    wire token_154_153;
    wire dep_chan_vld_161_153;
    wire [243:0] dep_chan_data_161_153;
    wire token_161_153;
    wire dep_chan_vld_217_153;
    wire [243:0] dep_chan_data_217_153;
    wire token_217_153;
    wire [5:0] proc_154_data_FIFO_blk;
    wire [5:0] proc_154_data_PIPO_blk;
    wire [5:0] proc_154_start_FIFO_blk;
    wire [5:0] proc_154_TLF_FIFO_blk;
    wire [5:0] proc_154_input_sync_blk;
    wire [5:0] proc_154_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_154;
    reg [5:0] proc_dep_vld_vec_154_reg;
    wire [5:0] in_chan_dep_vld_vec_154;
    wire [1463:0] in_chan_dep_data_vec_154;
    wire [5:0] token_in_vec_154;
    wire [5:0] out_chan_dep_vld_vec_154;
    wire [243:0] out_chan_dep_data_154;
    wire [5:0] token_out_vec_154;
    wire dl_detect_out_154;
    wire dep_chan_vld_136_154;
    wire [243:0] dep_chan_data_136_154;
    wire token_136_154;
    wire dep_chan_vld_146_154;
    wire [243:0] dep_chan_data_146_154;
    wire token_146_154;
    wire dep_chan_vld_153_154;
    wire [243:0] dep_chan_data_153_154;
    wire token_153_154;
    wire dep_chan_vld_155_154;
    wire [243:0] dep_chan_data_155_154;
    wire token_155_154;
    wire dep_chan_vld_162_154;
    wire [243:0] dep_chan_data_162_154;
    wire token_162_154;
    wire dep_chan_vld_221_154;
    wire [243:0] dep_chan_data_221_154;
    wire token_221_154;
    wire [5:0] proc_155_data_FIFO_blk;
    wire [5:0] proc_155_data_PIPO_blk;
    wire [5:0] proc_155_start_FIFO_blk;
    wire [5:0] proc_155_TLF_FIFO_blk;
    wire [5:0] proc_155_input_sync_blk;
    wire [5:0] proc_155_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_155;
    reg [5:0] proc_dep_vld_vec_155_reg;
    wire [5:0] in_chan_dep_vld_vec_155;
    wire [1463:0] in_chan_dep_data_vec_155;
    wire [5:0] token_in_vec_155;
    wire [5:0] out_chan_dep_vld_vec_155;
    wire [243:0] out_chan_dep_data_155;
    wire [5:0] token_out_vec_155;
    wire dl_detect_out_155;
    wire dep_chan_vld_137_155;
    wire [243:0] dep_chan_data_137_155;
    wire token_137_155;
    wire dep_chan_vld_147_155;
    wire [243:0] dep_chan_data_147_155;
    wire token_147_155;
    wire dep_chan_vld_154_155;
    wire [243:0] dep_chan_data_154_155;
    wire token_154_155;
    wire dep_chan_vld_156_155;
    wire [243:0] dep_chan_data_156_155;
    wire token_156_155;
    wire dep_chan_vld_163_155;
    wire [243:0] dep_chan_data_163_155;
    wire token_163_155;
    wire dep_chan_vld_225_155;
    wire [243:0] dep_chan_data_225_155;
    wire token_225_155;
    wire [5:0] proc_156_data_FIFO_blk;
    wire [5:0] proc_156_data_PIPO_blk;
    wire [5:0] proc_156_start_FIFO_blk;
    wire [5:0] proc_156_TLF_FIFO_blk;
    wire [5:0] proc_156_input_sync_blk;
    wire [5:0] proc_156_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_156;
    reg [5:0] proc_dep_vld_vec_156_reg;
    wire [5:0] in_chan_dep_vld_vec_156;
    wire [1463:0] in_chan_dep_data_vec_156;
    wire [5:0] token_in_vec_156;
    wire [5:0] out_chan_dep_vld_vec_156;
    wire [243:0] out_chan_dep_data_156;
    wire [5:0] token_out_vec_156;
    wire dl_detect_out_156;
    wire dep_chan_vld_138_156;
    wire [243:0] dep_chan_data_138_156;
    wire token_138_156;
    wire dep_chan_vld_148_156;
    wire [243:0] dep_chan_data_148_156;
    wire token_148_156;
    wire dep_chan_vld_155_156;
    wire [243:0] dep_chan_data_155_156;
    wire token_155_156;
    wire dep_chan_vld_157_156;
    wire [243:0] dep_chan_data_157_156;
    wire token_157_156;
    wire dep_chan_vld_164_156;
    wire [243:0] dep_chan_data_164_156;
    wire token_164_156;
    wire dep_chan_vld_229_156;
    wire [243:0] dep_chan_data_229_156;
    wire token_229_156;
    wire [5:0] proc_157_data_FIFO_blk;
    wire [5:0] proc_157_data_PIPO_blk;
    wire [5:0] proc_157_start_FIFO_blk;
    wire [5:0] proc_157_TLF_FIFO_blk;
    wire [5:0] proc_157_input_sync_blk;
    wire [5:0] proc_157_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_157;
    reg [5:0] proc_dep_vld_vec_157_reg;
    wire [5:0] in_chan_dep_vld_vec_157;
    wire [1463:0] in_chan_dep_data_vec_157;
    wire [5:0] token_in_vec_157;
    wire [5:0] out_chan_dep_vld_vec_157;
    wire [243:0] out_chan_dep_data_157;
    wire [5:0] token_out_vec_157;
    wire dl_detect_out_157;
    wire dep_chan_vld_139_157;
    wire [243:0] dep_chan_data_139_157;
    wire token_139_157;
    wire dep_chan_vld_149_157;
    wire [243:0] dep_chan_data_149_157;
    wire token_149_157;
    wire dep_chan_vld_156_157;
    wire [243:0] dep_chan_data_156_157;
    wire token_156_157;
    wire dep_chan_vld_165_157;
    wire [243:0] dep_chan_data_165_157;
    wire token_165_157;
    wire dep_chan_vld_182_157;
    wire [243:0] dep_chan_data_182_157;
    wire token_182_157;
    wire dep_chan_vld_233_157;
    wire [243:0] dep_chan_data_233_157;
    wire token_233_157;
    wire [4:0] proc_158_data_FIFO_blk;
    wire [4:0] proc_158_data_PIPO_blk;
    wire [4:0] proc_158_start_FIFO_blk;
    wire [4:0] proc_158_TLF_FIFO_blk;
    wire [4:0] proc_158_input_sync_blk;
    wire [4:0] proc_158_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_158;
    reg [4:0] proc_dep_vld_vec_158_reg;
    wire [4:0] in_chan_dep_vld_vec_158;
    wire [1219:0] in_chan_dep_data_vec_158;
    wire [4:0] token_in_vec_158;
    wire [4:0] out_chan_dep_vld_vec_158;
    wire [243:0] out_chan_dep_data_158;
    wire [4:0] token_out_vec_158;
    wire dl_detect_out_158;
    wire dep_chan_vld_127_158;
    wire [243:0] dep_chan_data_127_158;
    wire token_127_158;
    wire dep_chan_vld_150_158;
    wire [243:0] dep_chan_data_150_158;
    wire token_150_158;
    wire dep_chan_vld_159_158;
    wire [243:0] dep_chan_data_159_158;
    wire token_159_158;
    wire dep_chan_vld_166_158;
    wire [243:0] dep_chan_data_166_158;
    wire token_166_158;
    wire dep_chan_vld_204_158;
    wire [243:0] dep_chan_data_204_158;
    wire token_204_158;
    wire [4:0] proc_159_data_FIFO_blk;
    wire [4:0] proc_159_data_PIPO_blk;
    wire [4:0] proc_159_start_FIFO_blk;
    wire [4:0] proc_159_TLF_FIFO_blk;
    wire [4:0] proc_159_input_sync_blk;
    wire [4:0] proc_159_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_159;
    reg [4:0] proc_dep_vld_vec_159_reg;
    wire [4:0] in_chan_dep_vld_vec_159;
    wire [1219:0] in_chan_dep_data_vec_159;
    wire [4:0] token_in_vec_159;
    wire [4:0] out_chan_dep_vld_vec_159;
    wire [243:0] out_chan_dep_data_159;
    wire [4:0] token_out_vec_159;
    wire dl_detect_out_159;
    wire dep_chan_vld_151_159;
    wire [243:0] dep_chan_data_151_159;
    wire token_151_159;
    wire dep_chan_vld_158_159;
    wire [243:0] dep_chan_data_158_159;
    wire token_158_159;
    wire dep_chan_vld_160_159;
    wire [243:0] dep_chan_data_160_159;
    wire token_160_159;
    wire dep_chan_vld_167_159;
    wire [243:0] dep_chan_data_167_159;
    wire token_167_159;
    wire dep_chan_vld_208_159;
    wire [243:0] dep_chan_data_208_159;
    wire token_208_159;
    wire [4:0] proc_160_data_FIFO_blk;
    wire [4:0] proc_160_data_PIPO_blk;
    wire [4:0] proc_160_start_FIFO_blk;
    wire [4:0] proc_160_TLF_FIFO_blk;
    wire [4:0] proc_160_input_sync_blk;
    wire [4:0] proc_160_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_160;
    reg [4:0] proc_dep_vld_vec_160_reg;
    wire [4:0] in_chan_dep_vld_vec_160;
    wire [1219:0] in_chan_dep_data_vec_160;
    wire [4:0] token_in_vec_160;
    wire [4:0] out_chan_dep_vld_vec_160;
    wire [243:0] out_chan_dep_data_160;
    wire [4:0] token_out_vec_160;
    wire dl_detect_out_160;
    wire dep_chan_vld_152_160;
    wire [243:0] dep_chan_data_152_160;
    wire token_152_160;
    wire dep_chan_vld_159_160;
    wire [243:0] dep_chan_data_159_160;
    wire token_159_160;
    wire dep_chan_vld_161_160;
    wire [243:0] dep_chan_data_161_160;
    wire token_161_160;
    wire dep_chan_vld_168_160;
    wire [243:0] dep_chan_data_168_160;
    wire token_168_160;
    wire dep_chan_vld_212_160;
    wire [243:0] dep_chan_data_212_160;
    wire token_212_160;
    wire [4:0] proc_161_data_FIFO_blk;
    wire [4:0] proc_161_data_PIPO_blk;
    wire [4:0] proc_161_start_FIFO_blk;
    wire [4:0] proc_161_TLF_FIFO_blk;
    wire [4:0] proc_161_input_sync_blk;
    wire [4:0] proc_161_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_161;
    reg [4:0] proc_dep_vld_vec_161_reg;
    wire [4:0] in_chan_dep_vld_vec_161;
    wire [1219:0] in_chan_dep_data_vec_161;
    wire [4:0] token_in_vec_161;
    wire [4:0] out_chan_dep_vld_vec_161;
    wire [243:0] out_chan_dep_data_161;
    wire [4:0] token_out_vec_161;
    wire dl_detect_out_161;
    wire dep_chan_vld_153_161;
    wire [243:0] dep_chan_data_153_161;
    wire token_153_161;
    wire dep_chan_vld_160_161;
    wire [243:0] dep_chan_data_160_161;
    wire token_160_161;
    wire dep_chan_vld_162_161;
    wire [243:0] dep_chan_data_162_161;
    wire token_162_161;
    wire dep_chan_vld_169_161;
    wire [243:0] dep_chan_data_169_161;
    wire token_169_161;
    wire dep_chan_vld_216_161;
    wire [243:0] dep_chan_data_216_161;
    wire token_216_161;
    wire [4:0] proc_162_data_FIFO_blk;
    wire [4:0] proc_162_data_PIPO_blk;
    wire [4:0] proc_162_start_FIFO_blk;
    wire [4:0] proc_162_TLF_FIFO_blk;
    wire [4:0] proc_162_input_sync_blk;
    wire [4:0] proc_162_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_162;
    reg [4:0] proc_dep_vld_vec_162_reg;
    wire [4:0] in_chan_dep_vld_vec_162;
    wire [1219:0] in_chan_dep_data_vec_162;
    wire [4:0] token_in_vec_162;
    wire [4:0] out_chan_dep_vld_vec_162;
    wire [243:0] out_chan_dep_data_162;
    wire [4:0] token_out_vec_162;
    wire dl_detect_out_162;
    wire dep_chan_vld_154_162;
    wire [243:0] dep_chan_data_154_162;
    wire token_154_162;
    wire dep_chan_vld_161_162;
    wire [243:0] dep_chan_data_161_162;
    wire token_161_162;
    wire dep_chan_vld_163_162;
    wire [243:0] dep_chan_data_163_162;
    wire token_163_162;
    wire dep_chan_vld_170_162;
    wire [243:0] dep_chan_data_170_162;
    wire token_170_162;
    wire dep_chan_vld_220_162;
    wire [243:0] dep_chan_data_220_162;
    wire token_220_162;
    wire [4:0] proc_163_data_FIFO_blk;
    wire [4:0] proc_163_data_PIPO_blk;
    wire [4:0] proc_163_start_FIFO_blk;
    wire [4:0] proc_163_TLF_FIFO_blk;
    wire [4:0] proc_163_input_sync_blk;
    wire [4:0] proc_163_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_163;
    reg [4:0] proc_dep_vld_vec_163_reg;
    wire [4:0] in_chan_dep_vld_vec_163;
    wire [1219:0] in_chan_dep_data_vec_163;
    wire [4:0] token_in_vec_163;
    wire [4:0] out_chan_dep_vld_vec_163;
    wire [243:0] out_chan_dep_data_163;
    wire [4:0] token_out_vec_163;
    wire dl_detect_out_163;
    wire dep_chan_vld_155_163;
    wire [243:0] dep_chan_data_155_163;
    wire token_155_163;
    wire dep_chan_vld_162_163;
    wire [243:0] dep_chan_data_162_163;
    wire token_162_163;
    wire dep_chan_vld_164_163;
    wire [243:0] dep_chan_data_164_163;
    wire token_164_163;
    wire dep_chan_vld_171_163;
    wire [243:0] dep_chan_data_171_163;
    wire token_171_163;
    wire dep_chan_vld_224_163;
    wire [243:0] dep_chan_data_224_163;
    wire token_224_163;
    wire [4:0] proc_164_data_FIFO_blk;
    wire [4:0] proc_164_data_PIPO_blk;
    wire [4:0] proc_164_start_FIFO_blk;
    wire [4:0] proc_164_TLF_FIFO_blk;
    wire [4:0] proc_164_input_sync_blk;
    wire [4:0] proc_164_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_164;
    reg [4:0] proc_dep_vld_vec_164_reg;
    wire [4:0] in_chan_dep_vld_vec_164;
    wire [1219:0] in_chan_dep_data_vec_164;
    wire [4:0] token_in_vec_164;
    wire [4:0] out_chan_dep_vld_vec_164;
    wire [243:0] out_chan_dep_data_164;
    wire [4:0] token_out_vec_164;
    wire dl_detect_out_164;
    wire dep_chan_vld_156_164;
    wire [243:0] dep_chan_data_156_164;
    wire token_156_164;
    wire dep_chan_vld_163_164;
    wire [243:0] dep_chan_data_163_164;
    wire token_163_164;
    wire dep_chan_vld_165_164;
    wire [243:0] dep_chan_data_165_164;
    wire token_165_164;
    wire dep_chan_vld_172_164;
    wire [243:0] dep_chan_data_172_164;
    wire token_172_164;
    wire dep_chan_vld_228_164;
    wire [243:0] dep_chan_data_228_164;
    wire token_228_164;
    wire [4:0] proc_165_data_FIFO_blk;
    wire [4:0] proc_165_data_PIPO_blk;
    wire [4:0] proc_165_start_FIFO_blk;
    wire [4:0] proc_165_TLF_FIFO_blk;
    wire [4:0] proc_165_input_sync_blk;
    wire [4:0] proc_165_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_165;
    reg [4:0] proc_dep_vld_vec_165_reg;
    wire [4:0] in_chan_dep_vld_vec_165;
    wire [1219:0] in_chan_dep_data_vec_165;
    wire [4:0] token_in_vec_165;
    wire [4:0] out_chan_dep_vld_vec_165;
    wire [243:0] out_chan_dep_data_165;
    wire [4:0] token_out_vec_165;
    wire dl_detect_out_165;
    wire dep_chan_vld_157_165;
    wire [243:0] dep_chan_data_157_165;
    wire token_157_165;
    wire dep_chan_vld_164_165;
    wire [243:0] dep_chan_data_164_165;
    wire token_164_165;
    wire dep_chan_vld_173_165;
    wire [243:0] dep_chan_data_173_165;
    wire token_173_165;
    wire dep_chan_vld_183_165;
    wire [243:0] dep_chan_data_183_165;
    wire token_183_165;
    wire dep_chan_vld_232_165;
    wire [243:0] dep_chan_data_232_165;
    wire token_232_165;
    wire [4:0] proc_166_data_FIFO_blk;
    wire [4:0] proc_166_data_PIPO_blk;
    wire [4:0] proc_166_start_FIFO_blk;
    wire [4:0] proc_166_TLF_FIFO_blk;
    wire [4:0] proc_166_input_sync_blk;
    wire [4:0] proc_166_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_166;
    reg [4:0] proc_dep_vld_vec_166_reg;
    wire [4:0] in_chan_dep_vld_vec_166;
    wire [1219:0] in_chan_dep_data_vec_166;
    wire [4:0] token_in_vec_166;
    wire [4:0] out_chan_dep_vld_vec_166;
    wire [243:0] out_chan_dep_data_166;
    wire [4:0] token_out_vec_166;
    wire dl_detect_out_166;
    wire dep_chan_vld_128_166;
    wire [243:0] dep_chan_data_128_166;
    wire token_128_166;
    wire dep_chan_vld_158_166;
    wire [243:0] dep_chan_data_158_166;
    wire token_158_166;
    wire dep_chan_vld_167_166;
    wire [243:0] dep_chan_data_167_166;
    wire token_167_166;
    wire dep_chan_vld_174_166;
    wire [243:0] dep_chan_data_174_166;
    wire token_174_166;
    wire dep_chan_vld_203_166;
    wire [243:0] dep_chan_data_203_166;
    wire token_203_166;
    wire [4:0] proc_167_data_FIFO_blk;
    wire [4:0] proc_167_data_PIPO_blk;
    wire [4:0] proc_167_start_FIFO_blk;
    wire [4:0] proc_167_TLF_FIFO_blk;
    wire [4:0] proc_167_input_sync_blk;
    wire [4:0] proc_167_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_167;
    reg [4:0] proc_dep_vld_vec_167_reg;
    wire [4:0] in_chan_dep_vld_vec_167;
    wire [1219:0] in_chan_dep_data_vec_167;
    wire [4:0] token_in_vec_167;
    wire [4:0] out_chan_dep_vld_vec_167;
    wire [243:0] out_chan_dep_data_167;
    wire [4:0] token_out_vec_167;
    wire dl_detect_out_167;
    wire dep_chan_vld_159_167;
    wire [243:0] dep_chan_data_159_167;
    wire token_159_167;
    wire dep_chan_vld_166_167;
    wire [243:0] dep_chan_data_166_167;
    wire token_166_167;
    wire dep_chan_vld_168_167;
    wire [243:0] dep_chan_data_168_167;
    wire token_168_167;
    wire dep_chan_vld_175_167;
    wire [243:0] dep_chan_data_175_167;
    wire token_175_167;
    wire dep_chan_vld_207_167;
    wire [243:0] dep_chan_data_207_167;
    wire token_207_167;
    wire [4:0] proc_168_data_FIFO_blk;
    wire [4:0] proc_168_data_PIPO_blk;
    wire [4:0] proc_168_start_FIFO_blk;
    wire [4:0] proc_168_TLF_FIFO_blk;
    wire [4:0] proc_168_input_sync_blk;
    wire [4:0] proc_168_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_168;
    reg [4:0] proc_dep_vld_vec_168_reg;
    wire [4:0] in_chan_dep_vld_vec_168;
    wire [1219:0] in_chan_dep_data_vec_168;
    wire [4:0] token_in_vec_168;
    wire [4:0] out_chan_dep_vld_vec_168;
    wire [243:0] out_chan_dep_data_168;
    wire [4:0] token_out_vec_168;
    wire dl_detect_out_168;
    wire dep_chan_vld_160_168;
    wire [243:0] dep_chan_data_160_168;
    wire token_160_168;
    wire dep_chan_vld_167_168;
    wire [243:0] dep_chan_data_167_168;
    wire token_167_168;
    wire dep_chan_vld_169_168;
    wire [243:0] dep_chan_data_169_168;
    wire token_169_168;
    wire dep_chan_vld_176_168;
    wire [243:0] dep_chan_data_176_168;
    wire token_176_168;
    wire dep_chan_vld_211_168;
    wire [243:0] dep_chan_data_211_168;
    wire token_211_168;
    wire [4:0] proc_169_data_FIFO_blk;
    wire [4:0] proc_169_data_PIPO_blk;
    wire [4:0] proc_169_start_FIFO_blk;
    wire [4:0] proc_169_TLF_FIFO_blk;
    wire [4:0] proc_169_input_sync_blk;
    wire [4:0] proc_169_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_169;
    reg [4:0] proc_dep_vld_vec_169_reg;
    wire [4:0] in_chan_dep_vld_vec_169;
    wire [1219:0] in_chan_dep_data_vec_169;
    wire [4:0] token_in_vec_169;
    wire [4:0] out_chan_dep_vld_vec_169;
    wire [243:0] out_chan_dep_data_169;
    wire [4:0] token_out_vec_169;
    wire dl_detect_out_169;
    wire dep_chan_vld_161_169;
    wire [243:0] dep_chan_data_161_169;
    wire token_161_169;
    wire dep_chan_vld_168_169;
    wire [243:0] dep_chan_data_168_169;
    wire token_168_169;
    wire dep_chan_vld_170_169;
    wire [243:0] dep_chan_data_170_169;
    wire token_170_169;
    wire dep_chan_vld_177_169;
    wire [243:0] dep_chan_data_177_169;
    wire token_177_169;
    wire dep_chan_vld_215_169;
    wire [243:0] dep_chan_data_215_169;
    wire token_215_169;
    wire [4:0] proc_170_data_FIFO_blk;
    wire [4:0] proc_170_data_PIPO_blk;
    wire [4:0] proc_170_start_FIFO_blk;
    wire [4:0] proc_170_TLF_FIFO_blk;
    wire [4:0] proc_170_input_sync_blk;
    wire [4:0] proc_170_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_170;
    reg [4:0] proc_dep_vld_vec_170_reg;
    wire [4:0] in_chan_dep_vld_vec_170;
    wire [1219:0] in_chan_dep_data_vec_170;
    wire [4:0] token_in_vec_170;
    wire [4:0] out_chan_dep_vld_vec_170;
    wire [243:0] out_chan_dep_data_170;
    wire [4:0] token_out_vec_170;
    wire dl_detect_out_170;
    wire dep_chan_vld_162_170;
    wire [243:0] dep_chan_data_162_170;
    wire token_162_170;
    wire dep_chan_vld_169_170;
    wire [243:0] dep_chan_data_169_170;
    wire token_169_170;
    wire dep_chan_vld_171_170;
    wire [243:0] dep_chan_data_171_170;
    wire token_171_170;
    wire dep_chan_vld_178_170;
    wire [243:0] dep_chan_data_178_170;
    wire token_178_170;
    wire dep_chan_vld_219_170;
    wire [243:0] dep_chan_data_219_170;
    wire token_219_170;
    wire [4:0] proc_171_data_FIFO_blk;
    wire [4:0] proc_171_data_PIPO_blk;
    wire [4:0] proc_171_start_FIFO_blk;
    wire [4:0] proc_171_TLF_FIFO_blk;
    wire [4:0] proc_171_input_sync_blk;
    wire [4:0] proc_171_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_171;
    reg [4:0] proc_dep_vld_vec_171_reg;
    wire [4:0] in_chan_dep_vld_vec_171;
    wire [1219:0] in_chan_dep_data_vec_171;
    wire [4:0] token_in_vec_171;
    wire [4:0] out_chan_dep_vld_vec_171;
    wire [243:0] out_chan_dep_data_171;
    wire [4:0] token_out_vec_171;
    wire dl_detect_out_171;
    wire dep_chan_vld_163_171;
    wire [243:0] dep_chan_data_163_171;
    wire token_163_171;
    wire dep_chan_vld_170_171;
    wire [243:0] dep_chan_data_170_171;
    wire token_170_171;
    wire dep_chan_vld_172_171;
    wire [243:0] dep_chan_data_172_171;
    wire token_172_171;
    wire dep_chan_vld_179_171;
    wire [243:0] dep_chan_data_179_171;
    wire token_179_171;
    wire dep_chan_vld_223_171;
    wire [243:0] dep_chan_data_223_171;
    wire token_223_171;
    wire [4:0] proc_172_data_FIFO_blk;
    wire [4:0] proc_172_data_PIPO_blk;
    wire [4:0] proc_172_start_FIFO_blk;
    wire [4:0] proc_172_TLF_FIFO_blk;
    wire [4:0] proc_172_input_sync_blk;
    wire [4:0] proc_172_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_172;
    reg [4:0] proc_dep_vld_vec_172_reg;
    wire [4:0] in_chan_dep_vld_vec_172;
    wire [1219:0] in_chan_dep_data_vec_172;
    wire [4:0] token_in_vec_172;
    wire [4:0] out_chan_dep_vld_vec_172;
    wire [243:0] out_chan_dep_data_172;
    wire [4:0] token_out_vec_172;
    wire dl_detect_out_172;
    wire dep_chan_vld_164_172;
    wire [243:0] dep_chan_data_164_172;
    wire token_164_172;
    wire dep_chan_vld_171_172;
    wire [243:0] dep_chan_data_171_172;
    wire token_171_172;
    wire dep_chan_vld_173_172;
    wire [243:0] dep_chan_data_173_172;
    wire token_173_172;
    wire dep_chan_vld_180_172;
    wire [243:0] dep_chan_data_180_172;
    wire token_180_172;
    wire dep_chan_vld_227_172;
    wire [243:0] dep_chan_data_227_172;
    wire token_227_172;
    wire [4:0] proc_173_data_FIFO_blk;
    wire [4:0] proc_173_data_PIPO_blk;
    wire [4:0] proc_173_start_FIFO_blk;
    wire [4:0] proc_173_TLF_FIFO_blk;
    wire [4:0] proc_173_input_sync_blk;
    wire [4:0] proc_173_output_sync_blk;
    wire [4:0] proc_dep_vld_vec_173;
    reg [4:0] proc_dep_vld_vec_173_reg;
    wire [4:0] in_chan_dep_vld_vec_173;
    wire [1219:0] in_chan_dep_data_vec_173;
    wire [4:0] token_in_vec_173;
    wire [4:0] out_chan_dep_vld_vec_173;
    wire [243:0] out_chan_dep_data_173;
    wire [4:0] token_out_vec_173;
    wire dl_detect_out_173;
    wire dep_chan_vld_165_173;
    wire [243:0] dep_chan_data_165_173;
    wire token_165_173;
    wire dep_chan_vld_172_173;
    wire [243:0] dep_chan_data_172_173;
    wire token_172_173;
    wire dep_chan_vld_181_173;
    wire [243:0] dep_chan_data_181_173;
    wire token_181_173;
    wire dep_chan_vld_184_173;
    wire [243:0] dep_chan_data_184_173;
    wire token_184_173;
    wire dep_chan_vld_231_173;
    wire [243:0] dep_chan_data_231_173;
    wire token_231_173;
    wire [5:0] proc_174_data_FIFO_blk;
    wire [5:0] proc_174_data_PIPO_blk;
    wire [5:0] proc_174_start_FIFO_blk;
    wire [5:0] proc_174_TLF_FIFO_blk;
    wire [5:0] proc_174_input_sync_blk;
    wire [5:0] proc_174_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_174;
    reg [5:0] proc_dep_vld_vec_174_reg;
    wire [5:0] in_chan_dep_vld_vec_174;
    wire [1463:0] in_chan_dep_data_vec_174;
    wire [5:0] token_in_vec_174;
    wire [5:0] out_chan_dep_vld_vec_174;
    wire [243:0] out_chan_dep_data_174;
    wire [5:0] token_out_vec_174;
    wire dl_detect_out_174;
    wire dep_chan_vld_129_174;
    wire [243:0] dep_chan_data_129_174;
    wire token_129_174;
    wire dep_chan_vld_166_174;
    wire [243:0] dep_chan_data_166_174;
    wire token_166_174;
    wire dep_chan_vld_175_174;
    wire [243:0] dep_chan_data_175_174;
    wire token_175_174;
    wire dep_chan_vld_186_174;
    wire [243:0] dep_chan_data_186_174;
    wire token_186_174;
    wire dep_chan_vld_194_174;
    wire [243:0] dep_chan_data_194_174;
    wire token_194_174;
    wire dep_chan_vld_202_174;
    wire [243:0] dep_chan_data_202_174;
    wire token_202_174;
    wire [5:0] proc_175_data_FIFO_blk;
    wire [5:0] proc_175_data_PIPO_blk;
    wire [5:0] proc_175_start_FIFO_blk;
    wire [5:0] proc_175_TLF_FIFO_blk;
    wire [5:0] proc_175_input_sync_blk;
    wire [5:0] proc_175_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_175;
    reg [5:0] proc_dep_vld_vec_175_reg;
    wire [5:0] in_chan_dep_vld_vec_175;
    wire [1463:0] in_chan_dep_data_vec_175;
    wire [5:0] token_in_vec_175;
    wire [5:0] out_chan_dep_vld_vec_175;
    wire [243:0] out_chan_dep_data_175;
    wire [5:0] token_out_vec_175;
    wire dl_detect_out_175;
    wire dep_chan_vld_167_175;
    wire [243:0] dep_chan_data_167_175;
    wire token_167_175;
    wire dep_chan_vld_174_175;
    wire [243:0] dep_chan_data_174_175;
    wire token_174_175;
    wire dep_chan_vld_176_175;
    wire [243:0] dep_chan_data_176_175;
    wire token_176_175;
    wire dep_chan_vld_187_175;
    wire [243:0] dep_chan_data_187_175;
    wire token_187_175;
    wire dep_chan_vld_195_175;
    wire [243:0] dep_chan_data_195_175;
    wire token_195_175;
    wire dep_chan_vld_206_175;
    wire [243:0] dep_chan_data_206_175;
    wire token_206_175;
    wire [5:0] proc_176_data_FIFO_blk;
    wire [5:0] proc_176_data_PIPO_blk;
    wire [5:0] proc_176_start_FIFO_blk;
    wire [5:0] proc_176_TLF_FIFO_blk;
    wire [5:0] proc_176_input_sync_blk;
    wire [5:0] proc_176_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_176;
    reg [5:0] proc_dep_vld_vec_176_reg;
    wire [5:0] in_chan_dep_vld_vec_176;
    wire [1463:0] in_chan_dep_data_vec_176;
    wire [5:0] token_in_vec_176;
    wire [5:0] out_chan_dep_vld_vec_176;
    wire [243:0] out_chan_dep_data_176;
    wire [5:0] token_out_vec_176;
    wire dl_detect_out_176;
    wire dep_chan_vld_168_176;
    wire [243:0] dep_chan_data_168_176;
    wire token_168_176;
    wire dep_chan_vld_175_176;
    wire [243:0] dep_chan_data_175_176;
    wire token_175_176;
    wire dep_chan_vld_177_176;
    wire [243:0] dep_chan_data_177_176;
    wire token_177_176;
    wire dep_chan_vld_188_176;
    wire [243:0] dep_chan_data_188_176;
    wire token_188_176;
    wire dep_chan_vld_196_176;
    wire [243:0] dep_chan_data_196_176;
    wire token_196_176;
    wire dep_chan_vld_210_176;
    wire [243:0] dep_chan_data_210_176;
    wire token_210_176;
    wire [5:0] proc_177_data_FIFO_blk;
    wire [5:0] proc_177_data_PIPO_blk;
    wire [5:0] proc_177_start_FIFO_blk;
    wire [5:0] proc_177_TLF_FIFO_blk;
    wire [5:0] proc_177_input_sync_blk;
    wire [5:0] proc_177_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_177;
    reg [5:0] proc_dep_vld_vec_177_reg;
    wire [5:0] in_chan_dep_vld_vec_177;
    wire [1463:0] in_chan_dep_data_vec_177;
    wire [5:0] token_in_vec_177;
    wire [5:0] out_chan_dep_vld_vec_177;
    wire [243:0] out_chan_dep_data_177;
    wire [5:0] token_out_vec_177;
    wire dl_detect_out_177;
    wire dep_chan_vld_169_177;
    wire [243:0] dep_chan_data_169_177;
    wire token_169_177;
    wire dep_chan_vld_176_177;
    wire [243:0] dep_chan_data_176_177;
    wire token_176_177;
    wire dep_chan_vld_178_177;
    wire [243:0] dep_chan_data_178_177;
    wire token_178_177;
    wire dep_chan_vld_189_177;
    wire [243:0] dep_chan_data_189_177;
    wire token_189_177;
    wire dep_chan_vld_197_177;
    wire [243:0] dep_chan_data_197_177;
    wire token_197_177;
    wire dep_chan_vld_214_177;
    wire [243:0] dep_chan_data_214_177;
    wire token_214_177;
    wire [5:0] proc_178_data_FIFO_blk;
    wire [5:0] proc_178_data_PIPO_blk;
    wire [5:0] proc_178_start_FIFO_blk;
    wire [5:0] proc_178_TLF_FIFO_blk;
    wire [5:0] proc_178_input_sync_blk;
    wire [5:0] proc_178_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_178;
    reg [5:0] proc_dep_vld_vec_178_reg;
    wire [5:0] in_chan_dep_vld_vec_178;
    wire [1463:0] in_chan_dep_data_vec_178;
    wire [5:0] token_in_vec_178;
    wire [5:0] out_chan_dep_vld_vec_178;
    wire [243:0] out_chan_dep_data_178;
    wire [5:0] token_out_vec_178;
    wire dl_detect_out_178;
    wire dep_chan_vld_170_178;
    wire [243:0] dep_chan_data_170_178;
    wire token_170_178;
    wire dep_chan_vld_177_178;
    wire [243:0] dep_chan_data_177_178;
    wire token_177_178;
    wire dep_chan_vld_179_178;
    wire [243:0] dep_chan_data_179_178;
    wire token_179_178;
    wire dep_chan_vld_190_178;
    wire [243:0] dep_chan_data_190_178;
    wire token_190_178;
    wire dep_chan_vld_198_178;
    wire [243:0] dep_chan_data_198_178;
    wire token_198_178;
    wire dep_chan_vld_218_178;
    wire [243:0] dep_chan_data_218_178;
    wire token_218_178;
    wire [5:0] proc_179_data_FIFO_blk;
    wire [5:0] proc_179_data_PIPO_blk;
    wire [5:0] proc_179_start_FIFO_blk;
    wire [5:0] proc_179_TLF_FIFO_blk;
    wire [5:0] proc_179_input_sync_blk;
    wire [5:0] proc_179_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_179;
    reg [5:0] proc_dep_vld_vec_179_reg;
    wire [5:0] in_chan_dep_vld_vec_179;
    wire [1463:0] in_chan_dep_data_vec_179;
    wire [5:0] token_in_vec_179;
    wire [5:0] out_chan_dep_vld_vec_179;
    wire [243:0] out_chan_dep_data_179;
    wire [5:0] token_out_vec_179;
    wire dl_detect_out_179;
    wire dep_chan_vld_171_179;
    wire [243:0] dep_chan_data_171_179;
    wire token_171_179;
    wire dep_chan_vld_178_179;
    wire [243:0] dep_chan_data_178_179;
    wire token_178_179;
    wire dep_chan_vld_180_179;
    wire [243:0] dep_chan_data_180_179;
    wire token_180_179;
    wire dep_chan_vld_191_179;
    wire [243:0] dep_chan_data_191_179;
    wire token_191_179;
    wire dep_chan_vld_199_179;
    wire [243:0] dep_chan_data_199_179;
    wire token_199_179;
    wire dep_chan_vld_222_179;
    wire [243:0] dep_chan_data_222_179;
    wire token_222_179;
    wire [5:0] proc_180_data_FIFO_blk;
    wire [5:0] proc_180_data_PIPO_blk;
    wire [5:0] proc_180_start_FIFO_blk;
    wire [5:0] proc_180_TLF_FIFO_blk;
    wire [5:0] proc_180_input_sync_blk;
    wire [5:0] proc_180_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_180;
    reg [5:0] proc_dep_vld_vec_180_reg;
    wire [5:0] in_chan_dep_vld_vec_180;
    wire [1463:0] in_chan_dep_data_vec_180;
    wire [5:0] token_in_vec_180;
    wire [5:0] out_chan_dep_vld_vec_180;
    wire [243:0] out_chan_dep_data_180;
    wire [5:0] token_out_vec_180;
    wire dl_detect_out_180;
    wire dep_chan_vld_172_180;
    wire [243:0] dep_chan_data_172_180;
    wire token_172_180;
    wire dep_chan_vld_179_180;
    wire [243:0] dep_chan_data_179_180;
    wire token_179_180;
    wire dep_chan_vld_181_180;
    wire [243:0] dep_chan_data_181_180;
    wire token_181_180;
    wire dep_chan_vld_192_180;
    wire [243:0] dep_chan_data_192_180;
    wire token_192_180;
    wire dep_chan_vld_200_180;
    wire [243:0] dep_chan_data_200_180;
    wire token_200_180;
    wire dep_chan_vld_226_180;
    wire [243:0] dep_chan_data_226_180;
    wire token_226_180;
    wire [5:0] proc_181_data_FIFO_blk;
    wire [5:0] proc_181_data_PIPO_blk;
    wire [5:0] proc_181_start_FIFO_blk;
    wire [5:0] proc_181_TLF_FIFO_blk;
    wire [5:0] proc_181_input_sync_blk;
    wire [5:0] proc_181_output_sync_blk;
    wire [5:0] proc_dep_vld_vec_181;
    reg [5:0] proc_dep_vld_vec_181_reg;
    wire [5:0] in_chan_dep_vld_vec_181;
    wire [1463:0] in_chan_dep_data_vec_181;
    wire [5:0] token_in_vec_181;
    wire [5:0] out_chan_dep_vld_vec_181;
    wire [243:0] out_chan_dep_data_181;
    wire [5:0] token_out_vec_181;
    wire dl_detect_out_181;
    wire dep_chan_vld_173_181;
    wire [243:0] dep_chan_data_173_181;
    wire token_173_181;
    wire dep_chan_vld_180_181;
    wire [243:0] dep_chan_data_180_181;
    wire token_180_181;
    wire dep_chan_vld_185_181;
    wire [243:0] dep_chan_data_185_181;
    wire token_185_181;
    wire dep_chan_vld_193_181;
    wire [243:0] dep_chan_data_193_181;
    wire token_193_181;
    wire dep_chan_vld_201_181;
    wire [243:0] dep_chan_data_201_181;
    wire token_201_181;
    wire dep_chan_vld_230_181;
    wire [243:0] dep_chan_data_230_181;
    wire token_230_181;
    wire [20:0] proc_182_data_FIFO_blk;
    wire [20:0] proc_182_data_PIPO_blk;
    wire [20:0] proc_182_start_FIFO_blk;
    wire [20:0] proc_182_TLF_FIFO_blk;
    wire [20:0] proc_182_input_sync_blk;
    wire [20:0] proc_182_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_182;
    reg [20:0] proc_dep_vld_vec_182_reg;
    wire [20:0] in_chan_dep_vld_vec_182;
    wire [5123:0] in_chan_dep_data_vec_182;
    wire [20:0] token_in_vec_182;
    wire [20:0] out_chan_dep_vld_vec_182;
    wire [243:0] out_chan_dep_data_182;
    wire [20:0] token_out_vec_182;
    wire dl_detect_out_182;
    wire dep_chan_vld_157_182;
    wire [243:0] dep_chan_data_157_182;
    wire token_157_182;
    wire dep_chan_vld_183_182;
    wire [243:0] dep_chan_data_183_182;
    wire token_183_182;
    wire dep_chan_vld_184_182;
    wire [243:0] dep_chan_data_184_182;
    wire token_184_182;
    wire dep_chan_vld_185_182;
    wire [243:0] dep_chan_data_185_182;
    wire token_185_182;
    wire dep_chan_vld_186_182;
    wire [243:0] dep_chan_data_186_182;
    wire token_186_182;
    wire dep_chan_vld_187_182;
    wire [243:0] dep_chan_data_187_182;
    wire token_187_182;
    wire dep_chan_vld_188_182;
    wire [243:0] dep_chan_data_188_182;
    wire token_188_182;
    wire dep_chan_vld_189_182;
    wire [243:0] dep_chan_data_189_182;
    wire token_189_182;
    wire dep_chan_vld_190_182;
    wire [243:0] dep_chan_data_190_182;
    wire token_190_182;
    wire dep_chan_vld_191_182;
    wire [243:0] dep_chan_data_191_182;
    wire token_191_182;
    wire dep_chan_vld_192_182;
    wire [243:0] dep_chan_data_192_182;
    wire token_192_182;
    wire dep_chan_vld_193_182;
    wire [243:0] dep_chan_data_193_182;
    wire token_193_182;
    wire dep_chan_vld_194_182;
    wire [243:0] dep_chan_data_194_182;
    wire token_194_182;
    wire dep_chan_vld_195_182;
    wire [243:0] dep_chan_data_195_182;
    wire token_195_182;
    wire dep_chan_vld_196_182;
    wire [243:0] dep_chan_data_196_182;
    wire token_196_182;
    wire dep_chan_vld_197_182;
    wire [243:0] dep_chan_data_197_182;
    wire token_197_182;
    wire dep_chan_vld_198_182;
    wire [243:0] dep_chan_data_198_182;
    wire token_198_182;
    wire dep_chan_vld_199_182;
    wire [243:0] dep_chan_data_199_182;
    wire token_199_182;
    wire dep_chan_vld_200_182;
    wire [243:0] dep_chan_data_200_182;
    wire token_200_182;
    wire dep_chan_vld_201_182;
    wire [243:0] dep_chan_data_201_182;
    wire token_201_182;
    wire dep_chan_vld_243_182;
    wire [243:0] dep_chan_data_243_182;
    wire token_243_182;
    wire [20:0] proc_183_data_FIFO_blk;
    wire [20:0] proc_183_data_PIPO_blk;
    wire [20:0] proc_183_start_FIFO_blk;
    wire [20:0] proc_183_TLF_FIFO_blk;
    wire [20:0] proc_183_input_sync_blk;
    wire [20:0] proc_183_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_183;
    reg [20:0] proc_dep_vld_vec_183_reg;
    wire [20:0] in_chan_dep_vld_vec_183;
    wire [5123:0] in_chan_dep_data_vec_183;
    wire [20:0] token_in_vec_183;
    wire [20:0] out_chan_dep_vld_vec_183;
    wire [243:0] out_chan_dep_data_183;
    wire [20:0] token_out_vec_183;
    wire dl_detect_out_183;
    wire dep_chan_vld_165_183;
    wire [243:0] dep_chan_data_165_183;
    wire token_165_183;
    wire dep_chan_vld_182_183;
    wire [243:0] dep_chan_data_182_183;
    wire token_182_183;
    wire dep_chan_vld_184_183;
    wire [243:0] dep_chan_data_184_183;
    wire token_184_183;
    wire dep_chan_vld_185_183;
    wire [243:0] dep_chan_data_185_183;
    wire token_185_183;
    wire dep_chan_vld_186_183;
    wire [243:0] dep_chan_data_186_183;
    wire token_186_183;
    wire dep_chan_vld_187_183;
    wire [243:0] dep_chan_data_187_183;
    wire token_187_183;
    wire dep_chan_vld_188_183;
    wire [243:0] dep_chan_data_188_183;
    wire token_188_183;
    wire dep_chan_vld_189_183;
    wire [243:0] dep_chan_data_189_183;
    wire token_189_183;
    wire dep_chan_vld_190_183;
    wire [243:0] dep_chan_data_190_183;
    wire token_190_183;
    wire dep_chan_vld_191_183;
    wire [243:0] dep_chan_data_191_183;
    wire token_191_183;
    wire dep_chan_vld_192_183;
    wire [243:0] dep_chan_data_192_183;
    wire token_192_183;
    wire dep_chan_vld_193_183;
    wire [243:0] dep_chan_data_193_183;
    wire token_193_183;
    wire dep_chan_vld_194_183;
    wire [243:0] dep_chan_data_194_183;
    wire token_194_183;
    wire dep_chan_vld_195_183;
    wire [243:0] dep_chan_data_195_183;
    wire token_195_183;
    wire dep_chan_vld_196_183;
    wire [243:0] dep_chan_data_196_183;
    wire token_196_183;
    wire dep_chan_vld_197_183;
    wire [243:0] dep_chan_data_197_183;
    wire token_197_183;
    wire dep_chan_vld_198_183;
    wire [243:0] dep_chan_data_198_183;
    wire token_198_183;
    wire dep_chan_vld_199_183;
    wire [243:0] dep_chan_data_199_183;
    wire token_199_183;
    wire dep_chan_vld_200_183;
    wire [243:0] dep_chan_data_200_183;
    wire token_200_183;
    wire dep_chan_vld_201_183;
    wire [243:0] dep_chan_data_201_183;
    wire token_201_183;
    wire dep_chan_vld_243_183;
    wire [243:0] dep_chan_data_243_183;
    wire token_243_183;
    wire [20:0] proc_184_data_FIFO_blk;
    wire [20:0] proc_184_data_PIPO_blk;
    wire [20:0] proc_184_start_FIFO_blk;
    wire [20:0] proc_184_TLF_FIFO_blk;
    wire [20:0] proc_184_input_sync_blk;
    wire [20:0] proc_184_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_184;
    reg [20:0] proc_dep_vld_vec_184_reg;
    wire [20:0] in_chan_dep_vld_vec_184;
    wire [5123:0] in_chan_dep_data_vec_184;
    wire [20:0] token_in_vec_184;
    wire [20:0] out_chan_dep_vld_vec_184;
    wire [243:0] out_chan_dep_data_184;
    wire [20:0] token_out_vec_184;
    wire dl_detect_out_184;
    wire dep_chan_vld_173_184;
    wire [243:0] dep_chan_data_173_184;
    wire token_173_184;
    wire dep_chan_vld_182_184;
    wire [243:0] dep_chan_data_182_184;
    wire token_182_184;
    wire dep_chan_vld_183_184;
    wire [243:0] dep_chan_data_183_184;
    wire token_183_184;
    wire dep_chan_vld_185_184;
    wire [243:0] dep_chan_data_185_184;
    wire token_185_184;
    wire dep_chan_vld_186_184;
    wire [243:0] dep_chan_data_186_184;
    wire token_186_184;
    wire dep_chan_vld_187_184;
    wire [243:0] dep_chan_data_187_184;
    wire token_187_184;
    wire dep_chan_vld_188_184;
    wire [243:0] dep_chan_data_188_184;
    wire token_188_184;
    wire dep_chan_vld_189_184;
    wire [243:0] dep_chan_data_189_184;
    wire token_189_184;
    wire dep_chan_vld_190_184;
    wire [243:0] dep_chan_data_190_184;
    wire token_190_184;
    wire dep_chan_vld_191_184;
    wire [243:0] dep_chan_data_191_184;
    wire token_191_184;
    wire dep_chan_vld_192_184;
    wire [243:0] dep_chan_data_192_184;
    wire token_192_184;
    wire dep_chan_vld_193_184;
    wire [243:0] dep_chan_data_193_184;
    wire token_193_184;
    wire dep_chan_vld_194_184;
    wire [243:0] dep_chan_data_194_184;
    wire token_194_184;
    wire dep_chan_vld_195_184;
    wire [243:0] dep_chan_data_195_184;
    wire token_195_184;
    wire dep_chan_vld_196_184;
    wire [243:0] dep_chan_data_196_184;
    wire token_196_184;
    wire dep_chan_vld_197_184;
    wire [243:0] dep_chan_data_197_184;
    wire token_197_184;
    wire dep_chan_vld_198_184;
    wire [243:0] dep_chan_data_198_184;
    wire token_198_184;
    wire dep_chan_vld_199_184;
    wire [243:0] dep_chan_data_199_184;
    wire token_199_184;
    wire dep_chan_vld_200_184;
    wire [243:0] dep_chan_data_200_184;
    wire token_200_184;
    wire dep_chan_vld_201_184;
    wire [243:0] dep_chan_data_201_184;
    wire token_201_184;
    wire dep_chan_vld_243_184;
    wire [243:0] dep_chan_data_243_184;
    wire token_243_184;
    wire [20:0] proc_185_data_FIFO_blk;
    wire [20:0] proc_185_data_PIPO_blk;
    wire [20:0] proc_185_start_FIFO_blk;
    wire [20:0] proc_185_TLF_FIFO_blk;
    wire [20:0] proc_185_input_sync_blk;
    wire [20:0] proc_185_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_185;
    reg [20:0] proc_dep_vld_vec_185_reg;
    wire [20:0] in_chan_dep_vld_vec_185;
    wire [5123:0] in_chan_dep_data_vec_185;
    wire [20:0] token_in_vec_185;
    wire [20:0] out_chan_dep_vld_vec_185;
    wire [243:0] out_chan_dep_data_185;
    wire [20:0] token_out_vec_185;
    wire dl_detect_out_185;
    wire dep_chan_vld_181_185;
    wire [243:0] dep_chan_data_181_185;
    wire token_181_185;
    wire dep_chan_vld_182_185;
    wire [243:0] dep_chan_data_182_185;
    wire token_182_185;
    wire dep_chan_vld_183_185;
    wire [243:0] dep_chan_data_183_185;
    wire token_183_185;
    wire dep_chan_vld_184_185;
    wire [243:0] dep_chan_data_184_185;
    wire token_184_185;
    wire dep_chan_vld_186_185;
    wire [243:0] dep_chan_data_186_185;
    wire token_186_185;
    wire dep_chan_vld_187_185;
    wire [243:0] dep_chan_data_187_185;
    wire token_187_185;
    wire dep_chan_vld_188_185;
    wire [243:0] dep_chan_data_188_185;
    wire token_188_185;
    wire dep_chan_vld_189_185;
    wire [243:0] dep_chan_data_189_185;
    wire token_189_185;
    wire dep_chan_vld_190_185;
    wire [243:0] dep_chan_data_190_185;
    wire token_190_185;
    wire dep_chan_vld_191_185;
    wire [243:0] dep_chan_data_191_185;
    wire token_191_185;
    wire dep_chan_vld_192_185;
    wire [243:0] dep_chan_data_192_185;
    wire token_192_185;
    wire dep_chan_vld_193_185;
    wire [243:0] dep_chan_data_193_185;
    wire token_193_185;
    wire dep_chan_vld_194_185;
    wire [243:0] dep_chan_data_194_185;
    wire token_194_185;
    wire dep_chan_vld_195_185;
    wire [243:0] dep_chan_data_195_185;
    wire token_195_185;
    wire dep_chan_vld_196_185;
    wire [243:0] dep_chan_data_196_185;
    wire token_196_185;
    wire dep_chan_vld_197_185;
    wire [243:0] dep_chan_data_197_185;
    wire token_197_185;
    wire dep_chan_vld_198_185;
    wire [243:0] dep_chan_data_198_185;
    wire token_198_185;
    wire dep_chan_vld_199_185;
    wire [243:0] dep_chan_data_199_185;
    wire token_199_185;
    wire dep_chan_vld_200_185;
    wire [243:0] dep_chan_data_200_185;
    wire token_200_185;
    wire dep_chan_vld_201_185;
    wire [243:0] dep_chan_data_201_185;
    wire token_201_185;
    wire dep_chan_vld_243_185;
    wire [243:0] dep_chan_data_243_185;
    wire token_243_185;
    wire [20:0] proc_186_data_FIFO_blk;
    wire [20:0] proc_186_data_PIPO_blk;
    wire [20:0] proc_186_start_FIFO_blk;
    wire [20:0] proc_186_TLF_FIFO_blk;
    wire [20:0] proc_186_input_sync_blk;
    wire [20:0] proc_186_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_186;
    reg [20:0] proc_dep_vld_vec_186_reg;
    wire [20:0] in_chan_dep_vld_vec_186;
    wire [5123:0] in_chan_dep_data_vec_186;
    wire [20:0] token_in_vec_186;
    wire [20:0] out_chan_dep_vld_vec_186;
    wire [243:0] out_chan_dep_data_186;
    wire [20:0] token_out_vec_186;
    wire dl_detect_out_186;
    wire dep_chan_vld_174_186;
    wire [243:0] dep_chan_data_174_186;
    wire token_174_186;
    wire dep_chan_vld_182_186;
    wire [243:0] dep_chan_data_182_186;
    wire token_182_186;
    wire dep_chan_vld_183_186;
    wire [243:0] dep_chan_data_183_186;
    wire token_183_186;
    wire dep_chan_vld_184_186;
    wire [243:0] dep_chan_data_184_186;
    wire token_184_186;
    wire dep_chan_vld_185_186;
    wire [243:0] dep_chan_data_185_186;
    wire token_185_186;
    wire dep_chan_vld_187_186;
    wire [243:0] dep_chan_data_187_186;
    wire token_187_186;
    wire dep_chan_vld_188_186;
    wire [243:0] dep_chan_data_188_186;
    wire token_188_186;
    wire dep_chan_vld_189_186;
    wire [243:0] dep_chan_data_189_186;
    wire token_189_186;
    wire dep_chan_vld_190_186;
    wire [243:0] dep_chan_data_190_186;
    wire token_190_186;
    wire dep_chan_vld_191_186;
    wire [243:0] dep_chan_data_191_186;
    wire token_191_186;
    wire dep_chan_vld_192_186;
    wire [243:0] dep_chan_data_192_186;
    wire token_192_186;
    wire dep_chan_vld_193_186;
    wire [243:0] dep_chan_data_193_186;
    wire token_193_186;
    wire dep_chan_vld_194_186;
    wire [243:0] dep_chan_data_194_186;
    wire token_194_186;
    wire dep_chan_vld_195_186;
    wire [243:0] dep_chan_data_195_186;
    wire token_195_186;
    wire dep_chan_vld_196_186;
    wire [243:0] dep_chan_data_196_186;
    wire token_196_186;
    wire dep_chan_vld_197_186;
    wire [243:0] dep_chan_data_197_186;
    wire token_197_186;
    wire dep_chan_vld_198_186;
    wire [243:0] dep_chan_data_198_186;
    wire token_198_186;
    wire dep_chan_vld_199_186;
    wire [243:0] dep_chan_data_199_186;
    wire token_199_186;
    wire dep_chan_vld_200_186;
    wire [243:0] dep_chan_data_200_186;
    wire token_200_186;
    wire dep_chan_vld_201_186;
    wire [243:0] dep_chan_data_201_186;
    wire token_201_186;
    wire dep_chan_vld_243_186;
    wire [243:0] dep_chan_data_243_186;
    wire token_243_186;
    wire [20:0] proc_187_data_FIFO_blk;
    wire [20:0] proc_187_data_PIPO_blk;
    wire [20:0] proc_187_start_FIFO_blk;
    wire [20:0] proc_187_TLF_FIFO_blk;
    wire [20:0] proc_187_input_sync_blk;
    wire [20:0] proc_187_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_187;
    reg [20:0] proc_dep_vld_vec_187_reg;
    wire [20:0] in_chan_dep_vld_vec_187;
    wire [5123:0] in_chan_dep_data_vec_187;
    wire [20:0] token_in_vec_187;
    wire [20:0] out_chan_dep_vld_vec_187;
    wire [243:0] out_chan_dep_data_187;
    wire [20:0] token_out_vec_187;
    wire dl_detect_out_187;
    wire dep_chan_vld_175_187;
    wire [243:0] dep_chan_data_175_187;
    wire token_175_187;
    wire dep_chan_vld_182_187;
    wire [243:0] dep_chan_data_182_187;
    wire token_182_187;
    wire dep_chan_vld_183_187;
    wire [243:0] dep_chan_data_183_187;
    wire token_183_187;
    wire dep_chan_vld_184_187;
    wire [243:0] dep_chan_data_184_187;
    wire token_184_187;
    wire dep_chan_vld_185_187;
    wire [243:0] dep_chan_data_185_187;
    wire token_185_187;
    wire dep_chan_vld_186_187;
    wire [243:0] dep_chan_data_186_187;
    wire token_186_187;
    wire dep_chan_vld_188_187;
    wire [243:0] dep_chan_data_188_187;
    wire token_188_187;
    wire dep_chan_vld_189_187;
    wire [243:0] dep_chan_data_189_187;
    wire token_189_187;
    wire dep_chan_vld_190_187;
    wire [243:0] dep_chan_data_190_187;
    wire token_190_187;
    wire dep_chan_vld_191_187;
    wire [243:0] dep_chan_data_191_187;
    wire token_191_187;
    wire dep_chan_vld_192_187;
    wire [243:0] dep_chan_data_192_187;
    wire token_192_187;
    wire dep_chan_vld_193_187;
    wire [243:0] dep_chan_data_193_187;
    wire token_193_187;
    wire dep_chan_vld_194_187;
    wire [243:0] dep_chan_data_194_187;
    wire token_194_187;
    wire dep_chan_vld_195_187;
    wire [243:0] dep_chan_data_195_187;
    wire token_195_187;
    wire dep_chan_vld_196_187;
    wire [243:0] dep_chan_data_196_187;
    wire token_196_187;
    wire dep_chan_vld_197_187;
    wire [243:0] dep_chan_data_197_187;
    wire token_197_187;
    wire dep_chan_vld_198_187;
    wire [243:0] dep_chan_data_198_187;
    wire token_198_187;
    wire dep_chan_vld_199_187;
    wire [243:0] dep_chan_data_199_187;
    wire token_199_187;
    wire dep_chan_vld_200_187;
    wire [243:0] dep_chan_data_200_187;
    wire token_200_187;
    wire dep_chan_vld_201_187;
    wire [243:0] dep_chan_data_201_187;
    wire token_201_187;
    wire dep_chan_vld_243_187;
    wire [243:0] dep_chan_data_243_187;
    wire token_243_187;
    wire [20:0] proc_188_data_FIFO_blk;
    wire [20:0] proc_188_data_PIPO_blk;
    wire [20:0] proc_188_start_FIFO_blk;
    wire [20:0] proc_188_TLF_FIFO_blk;
    wire [20:0] proc_188_input_sync_blk;
    wire [20:0] proc_188_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_188;
    reg [20:0] proc_dep_vld_vec_188_reg;
    wire [20:0] in_chan_dep_vld_vec_188;
    wire [5123:0] in_chan_dep_data_vec_188;
    wire [20:0] token_in_vec_188;
    wire [20:0] out_chan_dep_vld_vec_188;
    wire [243:0] out_chan_dep_data_188;
    wire [20:0] token_out_vec_188;
    wire dl_detect_out_188;
    wire dep_chan_vld_176_188;
    wire [243:0] dep_chan_data_176_188;
    wire token_176_188;
    wire dep_chan_vld_182_188;
    wire [243:0] dep_chan_data_182_188;
    wire token_182_188;
    wire dep_chan_vld_183_188;
    wire [243:0] dep_chan_data_183_188;
    wire token_183_188;
    wire dep_chan_vld_184_188;
    wire [243:0] dep_chan_data_184_188;
    wire token_184_188;
    wire dep_chan_vld_185_188;
    wire [243:0] dep_chan_data_185_188;
    wire token_185_188;
    wire dep_chan_vld_186_188;
    wire [243:0] dep_chan_data_186_188;
    wire token_186_188;
    wire dep_chan_vld_187_188;
    wire [243:0] dep_chan_data_187_188;
    wire token_187_188;
    wire dep_chan_vld_189_188;
    wire [243:0] dep_chan_data_189_188;
    wire token_189_188;
    wire dep_chan_vld_190_188;
    wire [243:0] dep_chan_data_190_188;
    wire token_190_188;
    wire dep_chan_vld_191_188;
    wire [243:0] dep_chan_data_191_188;
    wire token_191_188;
    wire dep_chan_vld_192_188;
    wire [243:0] dep_chan_data_192_188;
    wire token_192_188;
    wire dep_chan_vld_193_188;
    wire [243:0] dep_chan_data_193_188;
    wire token_193_188;
    wire dep_chan_vld_194_188;
    wire [243:0] dep_chan_data_194_188;
    wire token_194_188;
    wire dep_chan_vld_195_188;
    wire [243:0] dep_chan_data_195_188;
    wire token_195_188;
    wire dep_chan_vld_196_188;
    wire [243:0] dep_chan_data_196_188;
    wire token_196_188;
    wire dep_chan_vld_197_188;
    wire [243:0] dep_chan_data_197_188;
    wire token_197_188;
    wire dep_chan_vld_198_188;
    wire [243:0] dep_chan_data_198_188;
    wire token_198_188;
    wire dep_chan_vld_199_188;
    wire [243:0] dep_chan_data_199_188;
    wire token_199_188;
    wire dep_chan_vld_200_188;
    wire [243:0] dep_chan_data_200_188;
    wire token_200_188;
    wire dep_chan_vld_201_188;
    wire [243:0] dep_chan_data_201_188;
    wire token_201_188;
    wire dep_chan_vld_243_188;
    wire [243:0] dep_chan_data_243_188;
    wire token_243_188;
    wire [20:0] proc_189_data_FIFO_blk;
    wire [20:0] proc_189_data_PIPO_blk;
    wire [20:0] proc_189_start_FIFO_blk;
    wire [20:0] proc_189_TLF_FIFO_blk;
    wire [20:0] proc_189_input_sync_blk;
    wire [20:0] proc_189_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_189;
    reg [20:0] proc_dep_vld_vec_189_reg;
    wire [20:0] in_chan_dep_vld_vec_189;
    wire [5123:0] in_chan_dep_data_vec_189;
    wire [20:0] token_in_vec_189;
    wire [20:0] out_chan_dep_vld_vec_189;
    wire [243:0] out_chan_dep_data_189;
    wire [20:0] token_out_vec_189;
    wire dl_detect_out_189;
    wire dep_chan_vld_177_189;
    wire [243:0] dep_chan_data_177_189;
    wire token_177_189;
    wire dep_chan_vld_182_189;
    wire [243:0] dep_chan_data_182_189;
    wire token_182_189;
    wire dep_chan_vld_183_189;
    wire [243:0] dep_chan_data_183_189;
    wire token_183_189;
    wire dep_chan_vld_184_189;
    wire [243:0] dep_chan_data_184_189;
    wire token_184_189;
    wire dep_chan_vld_185_189;
    wire [243:0] dep_chan_data_185_189;
    wire token_185_189;
    wire dep_chan_vld_186_189;
    wire [243:0] dep_chan_data_186_189;
    wire token_186_189;
    wire dep_chan_vld_187_189;
    wire [243:0] dep_chan_data_187_189;
    wire token_187_189;
    wire dep_chan_vld_188_189;
    wire [243:0] dep_chan_data_188_189;
    wire token_188_189;
    wire dep_chan_vld_190_189;
    wire [243:0] dep_chan_data_190_189;
    wire token_190_189;
    wire dep_chan_vld_191_189;
    wire [243:0] dep_chan_data_191_189;
    wire token_191_189;
    wire dep_chan_vld_192_189;
    wire [243:0] dep_chan_data_192_189;
    wire token_192_189;
    wire dep_chan_vld_193_189;
    wire [243:0] dep_chan_data_193_189;
    wire token_193_189;
    wire dep_chan_vld_194_189;
    wire [243:0] dep_chan_data_194_189;
    wire token_194_189;
    wire dep_chan_vld_195_189;
    wire [243:0] dep_chan_data_195_189;
    wire token_195_189;
    wire dep_chan_vld_196_189;
    wire [243:0] dep_chan_data_196_189;
    wire token_196_189;
    wire dep_chan_vld_197_189;
    wire [243:0] dep_chan_data_197_189;
    wire token_197_189;
    wire dep_chan_vld_198_189;
    wire [243:0] dep_chan_data_198_189;
    wire token_198_189;
    wire dep_chan_vld_199_189;
    wire [243:0] dep_chan_data_199_189;
    wire token_199_189;
    wire dep_chan_vld_200_189;
    wire [243:0] dep_chan_data_200_189;
    wire token_200_189;
    wire dep_chan_vld_201_189;
    wire [243:0] dep_chan_data_201_189;
    wire token_201_189;
    wire dep_chan_vld_243_189;
    wire [243:0] dep_chan_data_243_189;
    wire token_243_189;
    wire [20:0] proc_190_data_FIFO_blk;
    wire [20:0] proc_190_data_PIPO_blk;
    wire [20:0] proc_190_start_FIFO_blk;
    wire [20:0] proc_190_TLF_FIFO_blk;
    wire [20:0] proc_190_input_sync_blk;
    wire [20:0] proc_190_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_190;
    reg [20:0] proc_dep_vld_vec_190_reg;
    wire [20:0] in_chan_dep_vld_vec_190;
    wire [5123:0] in_chan_dep_data_vec_190;
    wire [20:0] token_in_vec_190;
    wire [20:0] out_chan_dep_vld_vec_190;
    wire [243:0] out_chan_dep_data_190;
    wire [20:0] token_out_vec_190;
    wire dl_detect_out_190;
    wire dep_chan_vld_178_190;
    wire [243:0] dep_chan_data_178_190;
    wire token_178_190;
    wire dep_chan_vld_182_190;
    wire [243:0] dep_chan_data_182_190;
    wire token_182_190;
    wire dep_chan_vld_183_190;
    wire [243:0] dep_chan_data_183_190;
    wire token_183_190;
    wire dep_chan_vld_184_190;
    wire [243:0] dep_chan_data_184_190;
    wire token_184_190;
    wire dep_chan_vld_185_190;
    wire [243:0] dep_chan_data_185_190;
    wire token_185_190;
    wire dep_chan_vld_186_190;
    wire [243:0] dep_chan_data_186_190;
    wire token_186_190;
    wire dep_chan_vld_187_190;
    wire [243:0] dep_chan_data_187_190;
    wire token_187_190;
    wire dep_chan_vld_188_190;
    wire [243:0] dep_chan_data_188_190;
    wire token_188_190;
    wire dep_chan_vld_189_190;
    wire [243:0] dep_chan_data_189_190;
    wire token_189_190;
    wire dep_chan_vld_191_190;
    wire [243:0] dep_chan_data_191_190;
    wire token_191_190;
    wire dep_chan_vld_192_190;
    wire [243:0] dep_chan_data_192_190;
    wire token_192_190;
    wire dep_chan_vld_193_190;
    wire [243:0] dep_chan_data_193_190;
    wire token_193_190;
    wire dep_chan_vld_194_190;
    wire [243:0] dep_chan_data_194_190;
    wire token_194_190;
    wire dep_chan_vld_195_190;
    wire [243:0] dep_chan_data_195_190;
    wire token_195_190;
    wire dep_chan_vld_196_190;
    wire [243:0] dep_chan_data_196_190;
    wire token_196_190;
    wire dep_chan_vld_197_190;
    wire [243:0] dep_chan_data_197_190;
    wire token_197_190;
    wire dep_chan_vld_198_190;
    wire [243:0] dep_chan_data_198_190;
    wire token_198_190;
    wire dep_chan_vld_199_190;
    wire [243:0] dep_chan_data_199_190;
    wire token_199_190;
    wire dep_chan_vld_200_190;
    wire [243:0] dep_chan_data_200_190;
    wire token_200_190;
    wire dep_chan_vld_201_190;
    wire [243:0] dep_chan_data_201_190;
    wire token_201_190;
    wire dep_chan_vld_243_190;
    wire [243:0] dep_chan_data_243_190;
    wire token_243_190;
    wire [20:0] proc_191_data_FIFO_blk;
    wire [20:0] proc_191_data_PIPO_blk;
    wire [20:0] proc_191_start_FIFO_blk;
    wire [20:0] proc_191_TLF_FIFO_blk;
    wire [20:0] proc_191_input_sync_blk;
    wire [20:0] proc_191_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_191;
    reg [20:0] proc_dep_vld_vec_191_reg;
    wire [20:0] in_chan_dep_vld_vec_191;
    wire [5123:0] in_chan_dep_data_vec_191;
    wire [20:0] token_in_vec_191;
    wire [20:0] out_chan_dep_vld_vec_191;
    wire [243:0] out_chan_dep_data_191;
    wire [20:0] token_out_vec_191;
    wire dl_detect_out_191;
    wire dep_chan_vld_179_191;
    wire [243:0] dep_chan_data_179_191;
    wire token_179_191;
    wire dep_chan_vld_182_191;
    wire [243:0] dep_chan_data_182_191;
    wire token_182_191;
    wire dep_chan_vld_183_191;
    wire [243:0] dep_chan_data_183_191;
    wire token_183_191;
    wire dep_chan_vld_184_191;
    wire [243:0] dep_chan_data_184_191;
    wire token_184_191;
    wire dep_chan_vld_185_191;
    wire [243:0] dep_chan_data_185_191;
    wire token_185_191;
    wire dep_chan_vld_186_191;
    wire [243:0] dep_chan_data_186_191;
    wire token_186_191;
    wire dep_chan_vld_187_191;
    wire [243:0] dep_chan_data_187_191;
    wire token_187_191;
    wire dep_chan_vld_188_191;
    wire [243:0] dep_chan_data_188_191;
    wire token_188_191;
    wire dep_chan_vld_189_191;
    wire [243:0] dep_chan_data_189_191;
    wire token_189_191;
    wire dep_chan_vld_190_191;
    wire [243:0] dep_chan_data_190_191;
    wire token_190_191;
    wire dep_chan_vld_192_191;
    wire [243:0] dep_chan_data_192_191;
    wire token_192_191;
    wire dep_chan_vld_193_191;
    wire [243:0] dep_chan_data_193_191;
    wire token_193_191;
    wire dep_chan_vld_194_191;
    wire [243:0] dep_chan_data_194_191;
    wire token_194_191;
    wire dep_chan_vld_195_191;
    wire [243:0] dep_chan_data_195_191;
    wire token_195_191;
    wire dep_chan_vld_196_191;
    wire [243:0] dep_chan_data_196_191;
    wire token_196_191;
    wire dep_chan_vld_197_191;
    wire [243:0] dep_chan_data_197_191;
    wire token_197_191;
    wire dep_chan_vld_198_191;
    wire [243:0] dep_chan_data_198_191;
    wire token_198_191;
    wire dep_chan_vld_199_191;
    wire [243:0] dep_chan_data_199_191;
    wire token_199_191;
    wire dep_chan_vld_200_191;
    wire [243:0] dep_chan_data_200_191;
    wire token_200_191;
    wire dep_chan_vld_201_191;
    wire [243:0] dep_chan_data_201_191;
    wire token_201_191;
    wire dep_chan_vld_243_191;
    wire [243:0] dep_chan_data_243_191;
    wire token_243_191;
    wire [20:0] proc_192_data_FIFO_blk;
    wire [20:0] proc_192_data_PIPO_blk;
    wire [20:0] proc_192_start_FIFO_blk;
    wire [20:0] proc_192_TLF_FIFO_blk;
    wire [20:0] proc_192_input_sync_blk;
    wire [20:0] proc_192_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_192;
    reg [20:0] proc_dep_vld_vec_192_reg;
    wire [20:0] in_chan_dep_vld_vec_192;
    wire [5123:0] in_chan_dep_data_vec_192;
    wire [20:0] token_in_vec_192;
    wire [20:0] out_chan_dep_vld_vec_192;
    wire [243:0] out_chan_dep_data_192;
    wire [20:0] token_out_vec_192;
    wire dl_detect_out_192;
    wire dep_chan_vld_180_192;
    wire [243:0] dep_chan_data_180_192;
    wire token_180_192;
    wire dep_chan_vld_182_192;
    wire [243:0] dep_chan_data_182_192;
    wire token_182_192;
    wire dep_chan_vld_183_192;
    wire [243:0] dep_chan_data_183_192;
    wire token_183_192;
    wire dep_chan_vld_184_192;
    wire [243:0] dep_chan_data_184_192;
    wire token_184_192;
    wire dep_chan_vld_185_192;
    wire [243:0] dep_chan_data_185_192;
    wire token_185_192;
    wire dep_chan_vld_186_192;
    wire [243:0] dep_chan_data_186_192;
    wire token_186_192;
    wire dep_chan_vld_187_192;
    wire [243:0] dep_chan_data_187_192;
    wire token_187_192;
    wire dep_chan_vld_188_192;
    wire [243:0] dep_chan_data_188_192;
    wire token_188_192;
    wire dep_chan_vld_189_192;
    wire [243:0] dep_chan_data_189_192;
    wire token_189_192;
    wire dep_chan_vld_190_192;
    wire [243:0] dep_chan_data_190_192;
    wire token_190_192;
    wire dep_chan_vld_191_192;
    wire [243:0] dep_chan_data_191_192;
    wire token_191_192;
    wire dep_chan_vld_193_192;
    wire [243:0] dep_chan_data_193_192;
    wire token_193_192;
    wire dep_chan_vld_194_192;
    wire [243:0] dep_chan_data_194_192;
    wire token_194_192;
    wire dep_chan_vld_195_192;
    wire [243:0] dep_chan_data_195_192;
    wire token_195_192;
    wire dep_chan_vld_196_192;
    wire [243:0] dep_chan_data_196_192;
    wire token_196_192;
    wire dep_chan_vld_197_192;
    wire [243:0] dep_chan_data_197_192;
    wire token_197_192;
    wire dep_chan_vld_198_192;
    wire [243:0] dep_chan_data_198_192;
    wire token_198_192;
    wire dep_chan_vld_199_192;
    wire [243:0] dep_chan_data_199_192;
    wire token_199_192;
    wire dep_chan_vld_200_192;
    wire [243:0] dep_chan_data_200_192;
    wire token_200_192;
    wire dep_chan_vld_201_192;
    wire [243:0] dep_chan_data_201_192;
    wire token_201_192;
    wire dep_chan_vld_243_192;
    wire [243:0] dep_chan_data_243_192;
    wire token_243_192;
    wire [20:0] proc_193_data_FIFO_blk;
    wire [20:0] proc_193_data_PIPO_blk;
    wire [20:0] proc_193_start_FIFO_blk;
    wire [20:0] proc_193_TLF_FIFO_blk;
    wire [20:0] proc_193_input_sync_blk;
    wire [20:0] proc_193_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_193;
    reg [20:0] proc_dep_vld_vec_193_reg;
    wire [20:0] in_chan_dep_vld_vec_193;
    wire [5123:0] in_chan_dep_data_vec_193;
    wire [20:0] token_in_vec_193;
    wire [20:0] out_chan_dep_vld_vec_193;
    wire [243:0] out_chan_dep_data_193;
    wire [20:0] token_out_vec_193;
    wire dl_detect_out_193;
    wire dep_chan_vld_181_193;
    wire [243:0] dep_chan_data_181_193;
    wire token_181_193;
    wire dep_chan_vld_182_193;
    wire [243:0] dep_chan_data_182_193;
    wire token_182_193;
    wire dep_chan_vld_183_193;
    wire [243:0] dep_chan_data_183_193;
    wire token_183_193;
    wire dep_chan_vld_184_193;
    wire [243:0] dep_chan_data_184_193;
    wire token_184_193;
    wire dep_chan_vld_185_193;
    wire [243:0] dep_chan_data_185_193;
    wire token_185_193;
    wire dep_chan_vld_186_193;
    wire [243:0] dep_chan_data_186_193;
    wire token_186_193;
    wire dep_chan_vld_187_193;
    wire [243:0] dep_chan_data_187_193;
    wire token_187_193;
    wire dep_chan_vld_188_193;
    wire [243:0] dep_chan_data_188_193;
    wire token_188_193;
    wire dep_chan_vld_189_193;
    wire [243:0] dep_chan_data_189_193;
    wire token_189_193;
    wire dep_chan_vld_190_193;
    wire [243:0] dep_chan_data_190_193;
    wire token_190_193;
    wire dep_chan_vld_191_193;
    wire [243:0] dep_chan_data_191_193;
    wire token_191_193;
    wire dep_chan_vld_192_193;
    wire [243:0] dep_chan_data_192_193;
    wire token_192_193;
    wire dep_chan_vld_194_193;
    wire [243:0] dep_chan_data_194_193;
    wire token_194_193;
    wire dep_chan_vld_195_193;
    wire [243:0] dep_chan_data_195_193;
    wire token_195_193;
    wire dep_chan_vld_196_193;
    wire [243:0] dep_chan_data_196_193;
    wire token_196_193;
    wire dep_chan_vld_197_193;
    wire [243:0] dep_chan_data_197_193;
    wire token_197_193;
    wire dep_chan_vld_198_193;
    wire [243:0] dep_chan_data_198_193;
    wire token_198_193;
    wire dep_chan_vld_199_193;
    wire [243:0] dep_chan_data_199_193;
    wire token_199_193;
    wire dep_chan_vld_200_193;
    wire [243:0] dep_chan_data_200_193;
    wire token_200_193;
    wire dep_chan_vld_201_193;
    wire [243:0] dep_chan_data_201_193;
    wire token_201_193;
    wire dep_chan_vld_243_193;
    wire [243:0] dep_chan_data_243_193;
    wire token_243_193;
    wire [20:0] proc_194_data_FIFO_blk;
    wire [20:0] proc_194_data_PIPO_blk;
    wire [20:0] proc_194_start_FIFO_blk;
    wire [20:0] proc_194_TLF_FIFO_blk;
    wire [20:0] proc_194_input_sync_blk;
    wire [20:0] proc_194_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_194;
    reg [20:0] proc_dep_vld_vec_194_reg;
    wire [20:0] in_chan_dep_vld_vec_194;
    wire [5123:0] in_chan_dep_data_vec_194;
    wire [20:0] token_in_vec_194;
    wire [20:0] out_chan_dep_vld_vec_194;
    wire [243:0] out_chan_dep_data_194;
    wire [20:0] token_out_vec_194;
    wire dl_detect_out_194;
    wire dep_chan_vld_174_194;
    wire [243:0] dep_chan_data_174_194;
    wire token_174_194;
    wire dep_chan_vld_182_194;
    wire [243:0] dep_chan_data_182_194;
    wire token_182_194;
    wire dep_chan_vld_183_194;
    wire [243:0] dep_chan_data_183_194;
    wire token_183_194;
    wire dep_chan_vld_184_194;
    wire [243:0] dep_chan_data_184_194;
    wire token_184_194;
    wire dep_chan_vld_185_194;
    wire [243:0] dep_chan_data_185_194;
    wire token_185_194;
    wire dep_chan_vld_186_194;
    wire [243:0] dep_chan_data_186_194;
    wire token_186_194;
    wire dep_chan_vld_187_194;
    wire [243:0] dep_chan_data_187_194;
    wire token_187_194;
    wire dep_chan_vld_188_194;
    wire [243:0] dep_chan_data_188_194;
    wire token_188_194;
    wire dep_chan_vld_189_194;
    wire [243:0] dep_chan_data_189_194;
    wire token_189_194;
    wire dep_chan_vld_190_194;
    wire [243:0] dep_chan_data_190_194;
    wire token_190_194;
    wire dep_chan_vld_191_194;
    wire [243:0] dep_chan_data_191_194;
    wire token_191_194;
    wire dep_chan_vld_192_194;
    wire [243:0] dep_chan_data_192_194;
    wire token_192_194;
    wire dep_chan_vld_193_194;
    wire [243:0] dep_chan_data_193_194;
    wire token_193_194;
    wire dep_chan_vld_195_194;
    wire [243:0] dep_chan_data_195_194;
    wire token_195_194;
    wire dep_chan_vld_196_194;
    wire [243:0] dep_chan_data_196_194;
    wire token_196_194;
    wire dep_chan_vld_197_194;
    wire [243:0] dep_chan_data_197_194;
    wire token_197_194;
    wire dep_chan_vld_198_194;
    wire [243:0] dep_chan_data_198_194;
    wire token_198_194;
    wire dep_chan_vld_199_194;
    wire [243:0] dep_chan_data_199_194;
    wire token_199_194;
    wire dep_chan_vld_200_194;
    wire [243:0] dep_chan_data_200_194;
    wire token_200_194;
    wire dep_chan_vld_201_194;
    wire [243:0] dep_chan_data_201_194;
    wire token_201_194;
    wire dep_chan_vld_243_194;
    wire [243:0] dep_chan_data_243_194;
    wire token_243_194;
    wire [20:0] proc_195_data_FIFO_blk;
    wire [20:0] proc_195_data_PIPO_blk;
    wire [20:0] proc_195_start_FIFO_blk;
    wire [20:0] proc_195_TLF_FIFO_blk;
    wire [20:0] proc_195_input_sync_blk;
    wire [20:0] proc_195_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_195;
    reg [20:0] proc_dep_vld_vec_195_reg;
    wire [20:0] in_chan_dep_vld_vec_195;
    wire [5123:0] in_chan_dep_data_vec_195;
    wire [20:0] token_in_vec_195;
    wire [20:0] out_chan_dep_vld_vec_195;
    wire [243:0] out_chan_dep_data_195;
    wire [20:0] token_out_vec_195;
    wire dl_detect_out_195;
    wire dep_chan_vld_175_195;
    wire [243:0] dep_chan_data_175_195;
    wire token_175_195;
    wire dep_chan_vld_182_195;
    wire [243:0] dep_chan_data_182_195;
    wire token_182_195;
    wire dep_chan_vld_183_195;
    wire [243:0] dep_chan_data_183_195;
    wire token_183_195;
    wire dep_chan_vld_184_195;
    wire [243:0] dep_chan_data_184_195;
    wire token_184_195;
    wire dep_chan_vld_185_195;
    wire [243:0] dep_chan_data_185_195;
    wire token_185_195;
    wire dep_chan_vld_186_195;
    wire [243:0] dep_chan_data_186_195;
    wire token_186_195;
    wire dep_chan_vld_187_195;
    wire [243:0] dep_chan_data_187_195;
    wire token_187_195;
    wire dep_chan_vld_188_195;
    wire [243:0] dep_chan_data_188_195;
    wire token_188_195;
    wire dep_chan_vld_189_195;
    wire [243:0] dep_chan_data_189_195;
    wire token_189_195;
    wire dep_chan_vld_190_195;
    wire [243:0] dep_chan_data_190_195;
    wire token_190_195;
    wire dep_chan_vld_191_195;
    wire [243:0] dep_chan_data_191_195;
    wire token_191_195;
    wire dep_chan_vld_192_195;
    wire [243:0] dep_chan_data_192_195;
    wire token_192_195;
    wire dep_chan_vld_193_195;
    wire [243:0] dep_chan_data_193_195;
    wire token_193_195;
    wire dep_chan_vld_194_195;
    wire [243:0] dep_chan_data_194_195;
    wire token_194_195;
    wire dep_chan_vld_196_195;
    wire [243:0] dep_chan_data_196_195;
    wire token_196_195;
    wire dep_chan_vld_197_195;
    wire [243:0] dep_chan_data_197_195;
    wire token_197_195;
    wire dep_chan_vld_198_195;
    wire [243:0] dep_chan_data_198_195;
    wire token_198_195;
    wire dep_chan_vld_199_195;
    wire [243:0] dep_chan_data_199_195;
    wire token_199_195;
    wire dep_chan_vld_200_195;
    wire [243:0] dep_chan_data_200_195;
    wire token_200_195;
    wire dep_chan_vld_201_195;
    wire [243:0] dep_chan_data_201_195;
    wire token_201_195;
    wire dep_chan_vld_243_195;
    wire [243:0] dep_chan_data_243_195;
    wire token_243_195;
    wire [20:0] proc_196_data_FIFO_blk;
    wire [20:0] proc_196_data_PIPO_blk;
    wire [20:0] proc_196_start_FIFO_blk;
    wire [20:0] proc_196_TLF_FIFO_blk;
    wire [20:0] proc_196_input_sync_blk;
    wire [20:0] proc_196_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_196;
    reg [20:0] proc_dep_vld_vec_196_reg;
    wire [20:0] in_chan_dep_vld_vec_196;
    wire [5123:0] in_chan_dep_data_vec_196;
    wire [20:0] token_in_vec_196;
    wire [20:0] out_chan_dep_vld_vec_196;
    wire [243:0] out_chan_dep_data_196;
    wire [20:0] token_out_vec_196;
    wire dl_detect_out_196;
    wire dep_chan_vld_176_196;
    wire [243:0] dep_chan_data_176_196;
    wire token_176_196;
    wire dep_chan_vld_182_196;
    wire [243:0] dep_chan_data_182_196;
    wire token_182_196;
    wire dep_chan_vld_183_196;
    wire [243:0] dep_chan_data_183_196;
    wire token_183_196;
    wire dep_chan_vld_184_196;
    wire [243:0] dep_chan_data_184_196;
    wire token_184_196;
    wire dep_chan_vld_185_196;
    wire [243:0] dep_chan_data_185_196;
    wire token_185_196;
    wire dep_chan_vld_186_196;
    wire [243:0] dep_chan_data_186_196;
    wire token_186_196;
    wire dep_chan_vld_187_196;
    wire [243:0] dep_chan_data_187_196;
    wire token_187_196;
    wire dep_chan_vld_188_196;
    wire [243:0] dep_chan_data_188_196;
    wire token_188_196;
    wire dep_chan_vld_189_196;
    wire [243:0] dep_chan_data_189_196;
    wire token_189_196;
    wire dep_chan_vld_190_196;
    wire [243:0] dep_chan_data_190_196;
    wire token_190_196;
    wire dep_chan_vld_191_196;
    wire [243:0] dep_chan_data_191_196;
    wire token_191_196;
    wire dep_chan_vld_192_196;
    wire [243:0] dep_chan_data_192_196;
    wire token_192_196;
    wire dep_chan_vld_193_196;
    wire [243:0] dep_chan_data_193_196;
    wire token_193_196;
    wire dep_chan_vld_194_196;
    wire [243:0] dep_chan_data_194_196;
    wire token_194_196;
    wire dep_chan_vld_195_196;
    wire [243:0] dep_chan_data_195_196;
    wire token_195_196;
    wire dep_chan_vld_197_196;
    wire [243:0] dep_chan_data_197_196;
    wire token_197_196;
    wire dep_chan_vld_198_196;
    wire [243:0] dep_chan_data_198_196;
    wire token_198_196;
    wire dep_chan_vld_199_196;
    wire [243:0] dep_chan_data_199_196;
    wire token_199_196;
    wire dep_chan_vld_200_196;
    wire [243:0] dep_chan_data_200_196;
    wire token_200_196;
    wire dep_chan_vld_201_196;
    wire [243:0] dep_chan_data_201_196;
    wire token_201_196;
    wire dep_chan_vld_243_196;
    wire [243:0] dep_chan_data_243_196;
    wire token_243_196;
    wire [20:0] proc_197_data_FIFO_blk;
    wire [20:0] proc_197_data_PIPO_blk;
    wire [20:0] proc_197_start_FIFO_blk;
    wire [20:0] proc_197_TLF_FIFO_blk;
    wire [20:0] proc_197_input_sync_blk;
    wire [20:0] proc_197_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_197;
    reg [20:0] proc_dep_vld_vec_197_reg;
    wire [20:0] in_chan_dep_vld_vec_197;
    wire [5123:0] in_chan_dep_data_vec_197;
    wire [20:0] token_in_vec_197;
    wire [20:0] out_chan_dep_vld_vec_197;
    wire [243:0] out_chan_dep_data_197;
    wire [20:0] token_out_vec_197;
    wire dl_detect_out_197;
    wire dep_chan_vld_177_197;
    wire [243:0] dep_chan_data_177_197;
    wire token_177_197;
    wire dep_chan_vld_182_197;
    wire [243:0] dep_chan_data_182_197;
    wire token_182_197;
    wire dep_chan_vld_183_197;
    wire [243:0] dep_chan_data_183_197;
    wire token_183_197;
    wire dep_chan_vld_184_197;
    wire [243:0] dep_chan_data_184_197;
    wire token_184_197;
    wire dep_chan_vld_185_197;
    wire [243:0] dep_chan_data_185_197;
    wire token_185_197;
    wire dep_chan_vld_186_197;
    wire [243:0] dep_chan_data_186_197;
    wire token_186_197;
    wire dep_chan_vld_187_197;
    wire [243:0] dep_chan_data_187_197;
    wire token_187_197;
    wire dep_chan_vld_188_197;
    wire [243:0] dep_chan_data_188_197;
    wire token_188_197;
    wire dep_chan_vld_189_197;
    wire [243:0] dep_chan_data_189_197;
    wire token_189_197;
    wire dep_chan_vld_190_197;
    wire [243:0] dep_chan_data_190_197;
    wire token_190_197;
    wire dep_chan_vld_191_197;
    wire [243:0] dep_chan_data_191_197;
    wire token_191_197;
    wire dep_chan_vld_192_197;
    wire [243:0] dep_chan_data_192_197;
    wire token_192_197;
    wire dep_chan_vld_193_197;
    wire [243:0] dep_chan_data_193_197;
    wire token_193_197;
    wire dep_chan_vld_194_197;
    wire [243:0] dep_chan_data_194_197;
    wire token_194_197;
    wire dep_chan_vld_195_197;
    wire [243:0] dep_chan_data_195_197;
    wire token_195_197;
    wire dep_chan_vld_196_197;
    wire [243:0] dep_chan_data_196_197;
    wire token_196_197;
    wire dep_chan_vld_198_197;
    wire [243:0] dep_chan_data_198_197;
    wire token_198_197;
    wire dep_chan_vld_199_197;
    wire [243:0] dep_chan_data_199_197;
    wire token_199_197;
    wire dep_chan_vld_200_197;
    wire [243:0] dep_chan_data_200_197;
    wire token_200_197;
    wire dep_chan_vld_201_197;
    wire [243:0] dep_chan_data_201_197;
    wire token_201_197;
    wire dep_chan_vld_243_197;
    wire [243:0] dep_chan_data_243_197;
    wire token_243_197;
    wire [20:0] proc_198_data_FIFO_blk;
    wire [20:0] proc_198_data_PIPO_blk;
    wire [20:0] proc_198_start_FIFO_blk;
    wire [20:0] proc_198_TLF_FIFO_blk;
    wire [20:0] proc_198_input_sync_blk;
    wire [20:0] proc_198_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_198;
    reg [20:0] proc_dep_vld_vec_198_reg;
    wire [20:0] in_chan_dep_vld_vec_198;
    wire [5123:0] in_chan_dep_data_vec_198;
    wire [20:0] token_in_vec_198;
    wire [20:0] out_chan_dep_vld_vec_198;
    wire [243:0] out_chan_dep_data_198;
    wire [20:0] token_out_vec_198;
    wire dl_detect_out_198;
    wire dep_chan_vld_178_198;
    wire [243:0] dep_chan_data_178_198;
    wire token_178_198;
    wire dep_chan_vld_182_198;
    wire [243:0] dep_chan_data_182_198;
    wire token_182_198;
    wire dep_chan_vld_183_198;
    wire [243:0] dep_chan_data_183_198;
    wire token_183_198;
    wire dep_chan_vld_184_198;
    wire [243:0] dep_chan_data_184_198;
    wire token_184_198;
    wire dep_chan_vld_185_198;
    wire [243:0] dep_chan_data_185_198;
    wire token_185_198;
    wire dep_chan_vld_186_198;
    wire [243:0] dep_chan_data_186_198;
    wire token_186_198;
    wire dep_chan_vld_187_198;
    wire [243:0] dep_chan_data_187_198;
    wire token_187_198;
    wire dep_chan_vld_188_198;
    wire [243:0] dep_chan_data_188_198;
    wire token_188_198;
    wire dep_chan_vld_189_198;
    wire [243:0] dep_chan_data_189_198;
    wire token_189_198;
    wire dep_chan_vld_190_198;
    wire [243:0] dep_chan_data_190_198;
    wire token_190_198;
    wire dep_chan_vld_191_198;
    wire [243:0] dep_chan_data_191_198;
    wire token_191_198;
    wire dep_chan_vld_192_198;
    wire [243:0] dep_chan_data_192_198;
    wire token_192_198;
    wire dep_chan_vld_193_198;
    wire [243:0] dep_chan_data_193_198;
    wire token_193_198;
    wire dep_chan_vld_194_198;
    wire [243:0] dep_chan_data_194_198;
    wire token_194_198;
    wire dep_chan_vld_195_198;
    wire [243:0] dep_chan_data_195_198;
    wire token_195_198;
    wire dep_chan_vld_196_198;
    wire [243:0] dep_chan_data_196_198;
    wire token_196_198;
    wire dep_chan_vld_197_198;
    wire [243:0] dep_chan_data_197_198;
    wire token_197_198;
    wire dep_chan_vld_199_198;
    wire [243:0] dep_chan_data_199_198;
    wire token_199_198;
    wire dep_chan_vld_200_198;
    wire [243:0] dep_chan_data_200_198;
    wire token_200_198;
    wire dep_chan_vld_201_198;
    wire [243:0] dep_chan_data_201_198;
    wire token_201_198;
    wire dep_chan_vld_243_198;
    wire [243:0] dep_chan_data_243_198;
    wire token_243_198;
    wire [20:0] proc_199_data_FIFO_blk;
    wire [20:0] proc_199_data_PIPO_blk;
    wire [20:0] proc_199_start_FIFO_blk;
    wire [20:0] proc_199_TLF_FIFO_blk;
    wire [20:0] proc_199_input_sync_blk;
    wire [20:0] proc_199_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_199;
    reg [20:0] proc_dep_vld_vec_199_reg;
    wire [20:0] in_chan_dep_vld_vec_199;
    wire [5123:0] in_chan_dep_data_vec_199;
    wire [20:0] token_in_vec_199;
    wire [20:0] out_chan_dep_vld_vec_199;
    wire [243:0] out_chan_dep_data_199;
    wire [20:0] token_out_vec_199;
    wire dl_detect_out_199;
    wire dep_chan_vld_179_199;
    wire [243:0] dep_chan_data_179_199;
    wire token_179_199;
    wire dep_chan_vld_182_199;
    wire [243:0] dep_chan_data_182_199;
    wire token_182_199;
    wire dep_chan_vld_183_199;
    wire [243:0] dep_chan_data_183_199;
    wire token_183_199;
    wire dep_chan_vld_184_199;
    wire [243:0] dep_chan_data_184_199;
    wire token_184_199;
    wire dep_chan_vld_185_199;
    wire [243:0] dep_chan_data_185_199;
    wire token_185_199;
    wire dep_chan_vld_186_199;
    wire [243:0] dep_chan_data_186_199;
    wire token_186_199;
    wire dep_chan_vld_187_199;
    wire [243:0] dep_chan_data_187_199;
    wire token_187_199;
    wire dep_chan_vld_188_199;
    wire [243:0] dep_chan_data_188_199;
    wire token_188_199;
    wire dep_chan_vld_189_199;
    wire [243:0] dep_chan_data_189_199;
    wire token_189_199;
    wire dep_chan_vld_190_199;
    wire [243:0] dep_chan_data_190_199;
    wire token_190_199;
    wire dep_chan_vld_191_199;
    wire [243:0] dep_chan_data_191_199;
    wire token_191_199;
    wire dep_chan_vld_192_199;
    wire [243:0] dep_chan_data_192_199;
    wire token_192_199;
    wire dep_chan_vld_193_199;
    wire [243:0] dep_chan_data_193_199;
    wire token_193_199;
    wire dep_chan_vld_194_199;
    wire [243:0] dep_chan_data_194_199;
    wire token_194_199;
    wire dep_chan_vld_195_199;
    wire [243:0] dep_chan_data_195_199;
    wire token_195_199;
    wire dep_chan_vld_196_199;
    wire [243:0] dep_chan_data_196_199;
    wire token_196_199;
    wire dep_chan_vld_197_199;
    wire [243:0] dep_chan_data_197_199;
    wire token_197_199;
    wire dep_chan_vld_198_199;
    wire [243:0] dep_chan_data_198_199;
    wire token_198_199;
    wire dep_chan_vld_200_199;
    wire [243:0] dep_chan_data_200_199;
    wire token_200_199;
    wire dep_chan_vld_201_199;
    wire [243:0] dep_chan_data_201_199;
    wire token_201_199;
    wire dep_chan_vld_243_199;
    wire [243:0] dep_chan_data_243_199;
    wire token_243_199;
    wire [20:0] proc_200_data_FIFO_blk;
    wire [20:0] proc_200_data_PIPO_blk;
    wire [20:0] proc_200_start_FIFO_blk;
    wire [20:0] proc_200_TLF_FIFO_blk;
    wire [20:0] proc_200_input_sync_blk;
    wire [20:0] proc_200_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_200;
    reg [20:0] proc_dep_vld_vec_200_reg;
    wire [20:0] in_chan_dep_vld_vec_200;
    wire [5123:0] in_chan_dep_data_vec_200;
    wire [20:0] token_in_vec_200;
    wire [20:0] out_chan_dep_vld_vec_200;
    wire [243:0] out_chan_dep_data_200;
    wire [20:0] token_out_vec_200;
    wire dl_detect_out_200;
    wire dep_chan_vld_180_200;
    wire [243:0] dep_chan_data_180_200;
    wire token_180_200;
    wire dep_chan_vld_182_200;
    wire [243:0] dep_chan_data_182_200;
    wire token_182_200;
    wire dep_chan_vld_183_200;
    wire [243:0] dep_chan_data_183_200;
    wire token_183_200;
    wire dep_chan_vld_184_200;
    wire [243:0] dep_chan_data_184_200;
    wire token_184_200;
    wire dep_chan_vld_185_200;
    wire [243:0] dep_chan_data_185_200;
    wire token_185_200;
    wire dep_chan_vld_186_200;
    wire [243:0] dep_chan_data_186_200;
    wire token_186_200;
    wire dep_chan_vld_187_200;
    wire [243:0] dep_chan_data_187_200;
    wire token_187_200;
    wire dep_chan_vld_188_200;
    wire [243:0] dep_chan_data_188_200;
    wire token_188_200;
    wire dep_chan_vld_189_200;
    wire [243:0] dep_chan_data_189_200;
    wire token_189_200;
    wire dep_chan_vld_190_200;
    wire [243:0] dep_chan_data_190_200;
    wire token_190_200;
    wire dep_chan_vld_191_200;
    wire [243:0] dep_chan_data_191_200;
    wire token_191_200;
    wire dep_chan_vld_192_200;
    wire [243:0] dep_chan_data_192_200;
    wire token_192_200;
    wire dep_chan_vld_193_200;
    wire [243:0] dep_chan_data_193_200;
    wire token_193_200;
    wire dep_chan_vld_194_200;
    wire [243:0] dep_chan_data_194_200;
    wire token_194_200;
    wire dep_chan_vld_195_200;
    wire [243:0] dep_chan_data_195_200;
    wire token_195_200;
    wire dep_chan_vld_196_200;
    wire [243:0] dep_chan_data_196_200;
    wire token_196_200;
    wire dep_chan_vld_197_200;
    wire [243:0] dep_chan_data_197_200;
    wire token_197_200;
    wire dep_chan_vld_198_200;
    wire [243:0] dep_chan_data_198_200;
    wire token_198_200;
    wire dep_chan_vld_199_200;
    wire [243:0] dep_chan_data_199_200;
    wire token_199_200;
    wire dep_chan_vld_201_200;
    wire [243:0] dep_chan_data_201_200;
    wire token_201_200;
    wire dep_chan_vld_243_200;
    wire [243:0] dep_chan_data_243_200;
    wire token_243_200;
    wire [20:0] proc_201_data_FIFO_blk;
    wire [20:0] proc_201_data_PIPO_blk;
    wire [20:0] proc_201_start_FIFO_blk;
    wire [20:0] proc_201_TLF_FIFO_blk;
    wire [20:0] proc_201_input_sync_blk;
    wire [20:0] proc_201_output_sync_blk;
    wire [20:0] proc_dep_vld_vec_201;
    reg [20:0] proc_dep_vld_vec_201_reg;
    wire [20:0] in_chan_dep_vld_vec_201;
    wire [5123:0] in_chan_dep_data_vec_201;
    wire [20:0] token_in_vec_201;
    wire [20:0] out_chan_dep_vld_vec_201;
    wire [243:0] out_chan_dep_data_201;
    wire [20:0] token_out_vec_201;
    wire dl_detect_out_201;
    wire dep_chan_vld_181_201;
    wire [243:0] dep_chan_data_181_201;
    wire token_181_201;
    wire dep_chan_vld_182_201;
    wire [243:0] dep_chan_data_182_201;
    wire token_182_201;
    wire dep_chan_vld_183_201;
    wire [243:0] dep_chan_data_183_201;
    wire token_183_201;
    wire dep_chan_vld_184_201;
    wire [243:0] dep_chan_data_184_201;
    wire token_184_201;
    wire dep_chan_vld_185_201;
    wire [243:0] dep_chan_data_185_201;
    wire token_185_201;
    wire dep_chan_vld_186_201;
    wire [243:0] dep_chan_data_186_201;
    wire token_186_201;
    wire dep_chan_vld_187_201;
    wire [243:0] dep_chan_data_187_201;
    wire token_187_201;
    wire dep_chan_vld_188_201;
    wire [243:0] dep_chan_data_188_201;
    wire token_188_201;
    wire dep_chan_vld_189_201;
    wire [243:0] dep_chan_data_189_201;
    wire token_189_201;
    wire dep_chan_vld_190_201;
    wire [243:0] dep_chan_data_190_201;
    wire token_190_201;
    wire dep_chan_vld_191_201;
    wire [243:0] dep_chan_data_191_201;
    wire token_191_201;
    wire dep_chan_vld_192_201;
    wire [243:0] dep_chan_data_192_201;
    wire token_192_201;
    wire dep_chan_vld_193_201;
    wire [243:0] dep_chan_data_193_201;
    wire token_193_201;
    wire dep_chan_vld_194_201;
    wire [243:0] dep_chan_data_194_201;
    wire token_194_201;
    wire dep_chan_vld_195_201;
    wire [243:0] dep_chan_data_195_201;
    wire token_195_201;
    wire dep_chan_vld_196_201;
    wire [243:0] dep_chan_data_196_201;
    wire token_196_201;
    wire dep_chan_vld_197_201;
    wire [243:0] dep_chan_data_197_201;
    wire token_197_201;
    wire dep_chan_vld_198_201;
    wire [243:0] dep_chan_data_198_201;
    wire token_198_201;
    wire dep_chan_vld_199_201;
    wire [243:0] dep_chan_data_199_201;
    wire token_199_201;
    wire dep_chan_vld_200_201;
    wire [243:0] dep_chan_data_200_201;
    wire token_200_201;
    wire dep_chan_vld_243_201;
    wire [243:0] dep_chan_data_243_201;
    wire token_243_201;
    wire [1:0] proc_202_data_FIFO_blk;
    wire [1:0] proc_202_data_PIPO_blk;
    wire [1:0] proc_202_start_FIFO_blk;
    wire [1:0] proc_202_TLF_FIFO_blk;
    wire [1:0] proc_202_input_sync_blk;
    wire [1:0] proc_202_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_202;
    reg [1:0] proc_dep_vld_vec_202_reg;
    wire [1:0] in_chan_dep_vld_vec_202;
    wire [487:0] in_chan_dep_data_vec_202;
    wire [1:0] token_in_vec_202;
    wire [1:0] out_chan_dep_vld_vec_202;
    wire [243:0] out_chan_dep_data_202;
    wire [1:0] token_out_vec_202;
    wire dl_detect_out_202;
    wire dep_chan_vld_174_202;
    wire [243:0] dep_chan_data_174_202;
    wire token_174_202;
    wire dep_chan_vld_203_202;
    wire [243:0] dep_chan_data_203_202;
    wire token_203_202;
    wire [2:0] proc_203_data_FIFO_blk;
    wire [2:0] proc_203_data_PIPO_blk;
    wire [2:0] proc_203_start_FIFO_blk;
    wire [2:0] proc_203_TLF_FIFO_blk;
    wire [2:0] proc_203_input_sync_blk;
    wire [2:0] proc_203_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_203;
    reg [2:0] proc_dep_vld_vec_203_reg;
    wire [2:0] in_chan_dep_vld_vec_203;
    wire [731:0] in_chan_dep_data_vec_203;
    wire [2:0] token_in_vec_203;
    wire [2:0] out_chan_dep_vld_vec_203;
    wire [243:0] out_chan_dep_data_203;
    wire [2:0] token_out_vec_203;
    wire dl_detect_out_203;
    wire dep_chan_vld_166_203;
    wire [243:0] dep_chan_data_166_203;
    wire token_166_203;
    wire dep_chan_vld_202_203;
    wire [243:0] dep_chan_data_202_203;
    wire token_202_203;
    wire dep_chan_vld_204_203;
    wire [243:0] dep_chan_data_204_203;
    wire token_204_203;
    wire [2:0] proc_204_data_FIFO_blk;
    wire [2:0] proc_204_data_PIPO_blk;
    wire [2:0] proc_204_start_FIFO_blk;
    wire [2:0] proc_204_TLF_FIFO_blk;
    wire [2:0] proc_204_input_sync_blk;
    wire [2:0] proc_204_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_204;
    reg [2:0] proc_dep_vld_vec_204_reg;
    wire [2:0] in_chan_dep_vld_vec_204;
    wire [731:0] in_chan_dep_data_vec_204;
    wire [2:0] token_in_vec_204;
    wire [2:0] out_chan_dep_vld_vec_204;
    wire [243:0] out_chan_dep_data_204;
    wire [2:0] token_out_vec_204;
    wire dl_detect_out_204;
    wire dep_chan_vld_158_204;
    wire [243:0] dep_chan_data_158_204;
    wire token_158_204;
    wire dep_chan_vld_203_204;
    wire [243:0] dep_chan_data_203_204;
    wire token_203_204;
    wire dep_chan_vld_205_204;
    wire [243:0] dep_chan_data_205_204;
    wire token_205_204;
    wire [2:0] proc_205_data_FIFO_blk;
    wire [2:0] proc_205_data_PIPO_blk;
    wire [2:0] proc_205_start_FIFO_blk;
    wire [2:0] proc_205_TLF_FIFO_blk;
    wire [2:0] proc_205_input_sync_blk;
    wire [2:0] proc_205_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_205;
    reg [2:0] proc_dep_vld_vec_205_reg;
    wire [2:0] in_chan_dep_vld_vec_205;
    wire [731:0] in_chan_dep_data_vec_205;
    wire [2:0] token_in_vec_205;
    wire [2:0] out_chan_dep_vld_vec_205;
    wire [243:0] out_chan_dep_data_205;
    wire [2:0] token_out_vec_205;
    wire dl_detect_out_205;
    wire dep_chan_vld_150_205;
    wire [243:0] dep_chan_data_150_205;
    wire token_150_205;
    wire dep_chan_vld_204_205;
    wire [243:0] dep_chan_data_204_205;
    wire token_204_205;
    wire dep_chan_vld_241_205;
    wire [243:0] dep_chan_data_241_205;
    wire token_241_205;
    wire [1:0] proc_206_data_FIFO_blk;
    wire [1:0] proc_206_data_PIPO_blk;
    wire [1:0] proc_206_start_FIFO_blk;
    wire [1:0] proc_206_TLF_FIFO_blk;
    wire [1:0] proc_206_input_sync_blk;
    wire [1:0] proc_206_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_206;
    reg [1:0] proc_dep_vld_vec_206_reg;
    wire [1:0] in_chan_dep_vld_vec_206;
    wire [487:0] in_chan_dep_data_vec_206;
    wire [1:0] token_in_vec_206;
    wire [1:0] out_chan_dep_vld_vec_206;
    wire [243:0] out_chan_dep_data_206;
    wire [1:0] token_out_vec_206;
    wire dl_detect_out_206;
    wire dep_chan_vld_175_206;
    wire [243:0] dep_chan_data_175_206;
    wire token_175_206;
    wire dep_chan_vld_207_206;
    wire [243:0] dep_chan_data_207_206;
    wire token_207_206;
    wire [2:0] proc_207_data_FIFO_blk;
    wire [2:0] proc_207_data_PIPO_blk;
    wire [2:0] proc_207_start_FIFO_blk;
    wire [2:0] proc_207_TLF_FIFO_blk;
    wire [2:0] proc_207_input_sync_blk;
    wire [2:0] proc_207_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_207;
    reg [2:0] proc_dep_vld_vec_207_reg;
    wire [2:0] in_chan_dep_vld_vec_207;
    wire [731:0] in_chan_dep_data_vec_207;
    wire [2:0] token_in_vec_207;
    wire [2:0] out_chan_dep_vld_vec_207;
    wire [243:0] out_chan_dep_data_207;
    wire [2:0] token_out_vec_207;
    wire dl_detect_out_207;
    wire dep_chan_vld_167_207;
    wire [243:0] dep_chan_data_167_207;
    wire token_167_207;
    wire dep_chan_vld_206_207;
    wire [243:0] dep_chan_data_206_207;
    wire token_206_207;
    wire dep_chan_vld_208_207;
    wire [243:0] dep_chan_data_208_207;
    wire token_208_207;
    wire [2:0] proc_208_data_FIFO_blk;
    wire [2:0] proc_208_data_PIPO_blk;
    wire [2:0] proc_208_start_FIFO_blk;
    wire [2:0] proc_208_TLF_FIFO_blk;
    wire [2:0] proc_208_input_sync_blk;
    wire [2:0] proc_208_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_208;
    reg [2:0] proc_dep_vld_vec_208_reg;
    wire [2:0] in_chan_dep_vld_vec_208;
    wire [731:0] in_chan_dep_data_vec_208;
    wire [2:0] token_in_vec_208;
    wire [2:0] out_chan_dep_vld_vec_208;
    wire [243:0] out_chan_dep_data_208;
    wire [2:0] token_out_vec_208;
    wire dl_detect_out_208;
    wire dep_chan_vld_159_208;
    wire [243:0] dep_chan_data_159_208;
    wire token_159_208;
    wire dep_chan_vld_207_208;
    wire [243:0] dep_chan_data_207_208;
    wire token_207_208;
    wire dep_chan_vld_209_208;
    wire [243:0] dep_chan_data_209_208;
    wire token_209_208;
    wire [2:0] proc_209_data_FIFO_blk;
    wire [2:0] proc_209_data_PIPO_blk;
    wire [2:0] proc_209_start_FIFO_blk;
    wire [2:0] proc_209_TLF_FIFO_blk;
    wire [2:0] proc_209_input_sync_blk;
    wire [2:0] proc_209_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_209;
    reg [2:0] proc_dep_vld_vec_209_reg;
    wire [2:0] in_chan_dep_vld_vec_209;
    wire [731:0] in_chan_dep_data_vec_209;
    wire [2:0] token_in_vec_209;
    wire [2:0] out_chan_dep_vld_vec_209;
    wire [243:0] out_chan_dep_data_209;
    wire [2:0] token_out_vec_209;
    wire dl_detect_out_209;
    wire dep_chan_vld_151_209;
    wire [243:0] dep_chan_data_151_209;
    wire token_151_209;
    wire dep_chan_vld_208_209;
    wire [243:0] dep_chan_data_208_209;
    wire token_208_209;
    wire dep_chan_vld_240_209;
    wire [243:0] dep_chan_data_240_209;
    wire token_240_209;
    wire [1:0] proc_210_data_FIFO_blk;
    wire [1:0] proc_210_data_PIPO_blk;
    wire [1:0] proc_210_start_FIFO_blk;
    wire [1:0] proc_210_TLF_FIFO_blk;
    wire [1:0] proc_210_input_sync_blk;
    wire [1:0] proc_210_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_210;
    reg [1:0] proc_dep_vld_vec_210_reg;
    wire [1:0] in_chan_dep_vld_vec_210;
    wire [487:0] in_chan_dep_data_vec_210;
    wire [1:0] token_in_vec_210;
    wire [1:0] out_chan_dep_vld_vec_210;
    wire [243:0] out_chan_dep_data_210;
    wire [1:0] token_out_vec_210;
    wire dl_detect_out_210;
    wire dep_chan_vld_176_210;
    wire [243:0] dep_chan_data_176_210;
    wire token_176_210;
    wire dep_chan_vld_211_210;
    wire [243:0] dep_chan_data_211_210;
    wire token_211_210;
    wire [2:0] proc_211_data_FIFO_blk;
    wire [2:0] proc_211_data_PIPO_blk;
    wire [2:0] proc_211_start_FIFO_blk;
    wire [2:0] proc_211_TLF_FIFO_blk;
    wire [2:0] proc_211_input_sync_blk;
    wire [2:0] proc_211_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_211;
    reg [2:0] proc_dep_vld_vec_211_reg;
    wire [2:0] in_chan_dep_vld_vec_211;
    wire [731:0] in_chan_dep_data_vec_211;
    wire [2:0] token_in_vec_211;
    wire [2:0] out_chan_dep_vld_vec_211;
    wire [243:0] out_chan_dep_data_211;
    wire [2:0] token_out_vec_211;
    wire dl_detect_out_211;
    wire dep_chan_vld_168_211;
    wire [243:0] dep_chan_data_168_211;
    wire token_168_211;
    wire dep_chan_vld_210_211;
    wire [243:0] dep_chan_data_210_211;
    wire token_210_211;
    wire dep_chan_vld_212_211;
    wire [243:0] dep_chan_data_212_211;
    wire token_212_211;
    wire [2:0] proc_212_data_FIFO_blk;
    wire [2:0] proc_212_data_PIPO_blk;
    wire [2:0] proc_212_start_FIFO_blk;
    wire [2:0] proc_212_TLF_FIFO_blk;
    wire [2:0] proc_212_input_sync_blk;
    wire [2:0] proc_212_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_212;
    reg [2:0] proc_dep_vld_vec_212_reg;
    wire [2:0] in_chan_dep_vld_vec_212;
    wire [731:0] in_chan_dep_data_vec_212;
    wire [2:0] token_in_vec_212;
    wire [2:0] out_chan_dep_vld_vec_212;
    wire [243:0] out_chan_dep_data_212;
    wire [2:0] token_out_vec_212;
    wire dl_detect_out_212;
    wire dep_chan_vld_160_212;
    wire [243:0] dep_chan_data_160_212;
    wire token_160_212;
    wire dep_chan_vld_211_212;
    wire [243:0] dep_chan_data_211_212;
    wire token_211_212;
    wire dep_chan_vld_213_212;
    wire [243:0] dep_chan_data_213_212;
    wire token_213_212;
    wire [2:0] proc_213_data_FIFO_blk;
    wire [2:0] proc_213_data_PIPO_blk;
    wire [2:0] proc_213_start_FIFO_blk;
    wire [2:0] proc_213_TLF_FIFO_blk;
    wire [2:0] proc_213_input_sync_blk;
    wire [2:0] proc_213_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_213;
    reg [2:0] proc_dep_vld_vec_213_reg;
    wire [2:0] in_chan_dep_vld_vec_213;
    wire [731:0] in_chan_dep_data_vec_213;
    wire [2:0] token_in_vec_213;
    wire [2:0] out_chan_dep_vld_vec_213;
    wire [243:0] out_chan_dep_data_213;
    wire [2:0] token_out_vec_213;
    wire dl_detect_out_213;
    wire dep_chan_vld_152_213;
    wire [243:0] dep_chan_data_152_213;
    wire token_152_213;
    wire dep_chan_vld_212_213;
    wire [243:0] dep_chan_data_212_213;
    wire token_212_213;
    wire dep_chan_vld_239_213;
    wire [243:0] dep_chan_data_239_213;
    wire token_239_213;
    wire [1:0] proc_214_data_FIFO_blk;
    wire [1:0] proc_214_data_PIPO_blk;
    wire [1:0] proc_214_start_FIFO_blk;
    wire [1:0] proc_214_TLF_FIFO_blk;
    wire [1:0] proc_214_input_sync_blk;
    wire [1:0] proc_214_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_214;
    reg [1:0] proc_dep_vld_vec_214_reg;
    wire [1:0] in_chan_dep_vld_vec_214;
    wire [487:0] in_chan_dep_data_vec_214;
    wire [1:0] token_in_vec_214;
    wire [1:0] out_chan_dep_vld_vec_214;
    wire [243:0] out_chan_dep_data_214;
    wire [1:0] token_out_vec_214;
    wire dl_detect_out_214;
    wire dep_chan_vld_177_214;
    wire [243:0] dep_chan_data_177_214;
    wire token_177_214;
    wire dep_chan_vld_215_214;
    wire [243:0] dep_chan_data_215_214;
    wire token_215_214;
    wire [2:0] proc_215_data_FIFO_blk;
    wire [2:0] proc_215_data_PIPO_blk;
    wire [2:0] proc_215_start_FIFO_blk;
    wire [2:0] proc_215_TLF_FIFO_blk;
    wire [2:0] proc_215_input_sync_blk;
    wire [2:0] proc_215_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_215;
    reg [2:0] proc_dep_vld_vec_215_reg;
    wire [2:0] in_chan_dep_vld_vec_215;
    wire [731:0] in_chan_dep_data_vec_215;
    wire [2:0] token_in_vec_215;
    wire [2:0] out_chan_dep_vld_vec_215;
    wire [243:0] out_chan_dep_data_215;
    wire [2:0] token_out_vec_215;
    wire dl_detect_out_215;
    wire dep_chan_vld_169_215;
    wire [243:0] dep_chan_data_169_215;
    wire token_169_215;
    wire dep_chan_vld_214_215;
    wire [243:0] dep_chan_data_214_215;
    wire token_214_215;
    wire dep_chan_vld_216_215;
    wire [243:0] dep_chan_data_216_215;
    wire token_216_215;
    wire [2:0] proc_216_data_FIFO_blk;
    wire [2:0] proc_216_data_PIPO_blk;
    wire [2:0] proc_216_start_FIFO_blk;
    wire [2:0] proc_216_TLF_FIFO_blk;
    wire [2:0] proc_216_input_sync_blk;
    wire [2:0] proc_216_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_216;
    reg [2:0] proc_dep_vld_vec_216_reg;
    wire [2:0] in_chan_dep_vld_vec_216;
    wire [731:0] in_chan_dep_data_vec_216;
    wire [2:0] token_in_vec_216;
    wire [2:0] out_chan_dep_vld_vec_216;
    wire [243:0] out_chan_dep_data_216;
    wire [2:0] token_out_vec_216;
    wire dl_detect_out_216;
    wire dep_chan_vld_161_216;
    wire [243:0] dep_chan_data_161_216;
    wire token_161_216;
    wire dep_chan_vld_215_216;
    wire [243:0] dep_chan_data_215_216;
    wire token_215_216;
    wire dep_chan_vld_217_216;
    wire [243:0] dep_chan_data_217_216;
    wire token_217_216;
    wire [2:0] proc_217_data_FIFO_blk;
    wire [2:0] proc_217_data_PIPO_blk;
    wire [2:0] proc_217_start_FIFO_blk;
    wire [2:0] proc_217_TLF_FIFO_blk;
    wire [2:0] proc_217_input_sync_blk;
    wire [2:0] proc_217_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_217;
    reg [2:0] proc_dep_vld_vec_217_reg;
    wire [2:0] in_chan_dep_vld_vec_217;
    wire [731:0] in_chan_dep_data_vec_217;
    wire [2:0] token_in_vec_217;
    wire [2:0] out_chan_dep_vld_vec_217;
    wire [243:0] out_chan_dep_data_217;
    wire [2:0] token_out_vec_217;
    wire dl_detect_out_217;
    wire dep_chan_vld_153_217;
    wire [243:0] dep_chan_data_153_217;
    wire token_153_217;
    wire dep_chan_vld_216_217;
    wire [243:0] dep_chan_data_216_217;
    wire token_216_217;
    wire dep_chan_vld_238_217;
    wire [243:0] dep_chan_data_238_217;
    wire token_238_217;
    wire [1:0] proc_218_data_FIFO_blk;
    wire [1:0] proc_218_data_PIPO_blk;
    wire [1:0] proc_218_start_FIFO_blk;
    wire [1:0] proc_218_TLF_FIFO_blk;
    wire [1:0] proc_218_input_sync_blk;
    wire [1:0] proc_218_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_218;
    reg [1:0] proc_dep_vld_vec_218_reg;
    wire [1:0] in_chan_dep_vld_vec_218;
    wire [487:0] in_chan_dep_data_vec_218;
    wire [1:0] token_in_vec_218;
    wire [1:0] out_chan_dep_vld_vec_218;
    wire [243:0] out_chan_dep_data_218;
    wire [1:0] token_out_vec_218;
    wire dl_detect_out_218;
    wire dep_chan_vld_178_218;
    wire [243:0] dep_chan_data_178_218;
    wire token_178_218;
    wire dep_chan_vld_219_218;
    wire [243:0] dep_chan_data_219_218;
    wire token_219_218;
    wire [2:0] proc_219_data_FIFO_blk;
    wire [2:0] proc_219_data_PIPO_blk;
    wire [2:0] proc_219_start_FIFO_blk;
    wire [2:0] proc_219_TLF_FIFO_blk;
    wire [2:0] proc_219_input_sync_blk;
    wire [2:0] proc_219_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_219;
    reg [2:0] proc_dep_vld_vec_219_reg;
    wire [2:0] in_chan_dep_vld_vec_219;
    wire [731:0] in_chan_dep_data_vec_219;
    wire [2:0] token_in_vec_219;
    wire [2:0] out_chan_dep_vld_vec_219;
    wire [243:0] out_chan_dep_data_219;
    wire [2:0] token_out_vec_219;
    wire dl_detect_out_219;
    wire dep_chan_vld_170_219;
    wire [243:0] dep_chan_data_170_219;
    wire token_170_219;
    wire dep_chan_vld_218_219;
    wire [243:0] dep_chan_data_218_219;
    wire token_218_219;
    wire dep_chan_vld_220_219;
    wire [243:0] dep_chan_data_220_219;
    wire token_220_219;
    wire [2:0] proc_220_data_FIFO_blk;
    wire [2:0] proc_220_data_PIPO_blk;
    wire [2:0] proc_220_start_FIFO_blk;
    wire [2:0] proc_220_TLF_FIFO_blk;
    wire [2:0] proc_220_input_sync_blk;
    wire [2:0] proc_220_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_220;
    reg [2:0] proc_dep_vld_vec_220_reg;
    wire [2:0] in_chan_dep_vld_vec_220;
    wire [731:0] in_chan_dep_data_vec_220;
    wire [2:0] token_in_vec_220;
    wire [2:0] out_chan_dep_vld_vec_220;
    wire [243:0] out_chan_dep_data_220;
    wire [2:0] token_out_vec_220;
    wire dl_detect_out_220;
    wire dep_chan_vld_162_220;
    wire [243:0] dep_chan_data_162_220;
    wire token_162_220;
    wire dep_chan_vld_219_220;
    wire [243:0] dep_chan_data_219_220;
    wire token_219_220;
    wire dep_chan_vld_221_220;
    wire [243:0] dep_chan_data_221_220;
    wire token_221_220;
    wire [2:0] proc_221_data_FIFO_blk;
    wire [2:0] proc_221_data_PIPO_blk;
    wire [2:0] proc_221_start_FIFO_blk;
    wire [2:0] proc_221_TLF_FIFO_blk;
    wire [2:0] proc_221_input_sync_blk;
    wire [2:0] proc_221_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_221;
    reg [2:0] proc_dep_vld_vec_221_reg;
    wire [2:0] in_chan_dep_vld_vec_221;
    wire [731:0] in_chan_dep_data_vec_221;
    wire [2:0] token_in_vec_221;
    wire [2:0] out_chan_dep_vld_vec_221;
    wire [243:0] out_chan_dep_data_221;
    wire [2:0] token_out_vec_221;
    wire dl_detect_out_221;
    wire dep_chan_vld_154_221;
    wire [243:0] dep_chan_data_154_221;
    wire token_154_221;
    wire dep_chan_vld_220_221;
    wire [243:0] dep_chan_data_220_221;
    wire token_220_221;
    wire dep_chan_vld_237_221;
    wire [243:0] dep_chan_data_237_221;
    wire token_237_221;
    wire [1:0] proc_222_data_FIFO_blk;
    wire [1:0] proc_222_data_PIPO_blk;
    wire [1:0] proc_222_start_FIFO_blk;
    wire [1:0] proc_222_TLF_FIFO_blk;
    wire [1:0] proc_222_input_sync_blk;
    wire [1:0] proc_222_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_222;
    reg [1:0] proc_dep_vld_vec_222_reg;
    wire [1:0] in_chan_dep_vld_vec_222;
    wire [487:0] in_chan_dep_data_vec_222;
    wire [1:0] token_in_vec_222;
    wire [1:0] out_chan_dep_vld_vec_222;
    wire [243:0] out_chan_dep_data_222;
    wire [1:0] token_out_vec_222;
    wire dl_detect_out_222;
    wire dep_chan_vld_179_222;
    wire [243:0] dep_chan_data_179_222;
    wire token_179_222;
    wire dep_chan_vld_223_222;
    wire [243:0] dep_chan_data_223_222;
    wire token_223_222;
    wire [2:0] proc_223_data_FIFO_blk;
    wire [2:0] proc_223_data_PIPO_blk;
    wire [2:0] proc_223_start_FIFO_blk;
    wire [2:0] proc_223_TLF_FIFO_blk;
    wire [2:0] proc_223_input_sync_blk;
    wire [2:0] proc_223_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_223;
    reg [2:0] proc_dep_vld_vec_223_reg;
    wire [2:0] in_chan_dep_vld_vec_223;
    wire [731:0] in_chan_dep_data_vec_223;
    wire [2:0] token_in_vec_223;
    wire [2:0] out_chan_dep_vld_vec_223;
    wire [243:0] out_chan_dep_data_223;
    wire [2:0] token_out_vec_223;
    wire dl_detect_out_223;
    wire dep_chan_vld_171_223;
    wire [243:0] dep_chan_data_171_223;
    wire token_171_223;
    wire dep_chan_vld_222_223;
    wire [243:0] dep_chan_data_222_223;
    wire token_222_223;
    wire dep_chan_vld_224_223;
    wire [243:0] dep_chan_data_224_223;
    wire token_224_223;
    wire [2:0] proc_224_data_FIFO_blk;
    wire [2:0] proc_224_data_PIPO_blk;
    wire [2:0] proc_224_start_FIFO_blk;
    wire [2:0] proc_224_TLF_FIFO_blk;
    wire [2:0] proc_224_input_sync_blk;
    wire [2:0] proc_224_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_224;
    reg [2:0] proc_dep_vld_vec_224_reg;
    wire [2:0] in_chan_dep_vld_vec_224;
    wire [731:0] in_chan_dep_data_vec_224;
    wire [2:0] token_in_vec_224;
    wire [2:0] out_chan_dep_vld_vec_224;
    wire [243:0] out_chan_dep_data_224;
    wire [2:0] token_out_vec_224;
    wire dl_detect_out_224;
    wire dep_chan_vld_163_224;
    wire [243:0] dep_chan_data_163_224;
    wire token_163_224;
    wire dep_chan_vld_223_224;
    wire [243:0] dep_chan_data_223_224;
    wire token_223_224;
    wire dep_chan_vld_225_224;
    wire [243:0] dep_chan_data_225_224;
    wire token_225_224;
    wire [2:0] proc_225_data_FIFO_blk;
    wire [2:0] proc_225_data_PIPO_blk;
    wire [2:0] proc_225_start_FIFO_blk;
    wire [2:0] proc_225_TLF_FIFO_blk;
    wire [2:0] proc_225_input_sync_blk;
    wire [2:0] proc_225_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_225;
    reg [2:0] proc_dep_vld_vec_225_reg;
    wire [2:0] in_chan_dep_vld_vec_225;
    wire [731:0] in_chan_dep_data_vec_225;
    wire [2:0] token_in_vec_225;
    wire [2:0] out_chan_dep_vld_vec_225;
    wire [243:0] out_chan_dep_data_225;
    wire [2:0] token_out_vec_225;
    wire dl_detect_out_225;
    wire dep_chan_vld_155_225;
    wire [243:0] dep_chan_data_155_225;
    wire token_155_225;
    wire dep_chan_vld_224_225;
    wire [243:0] dep_chan_data_224_225;
    wire token_224_225;
    wire dep_chan_vld_236_225;
    wire [243:0] dep_chan_data_236_225;
    wire token_236_225;
    wire [1:0] proc_226_data_FIFO_blk;
    wire [1:0] proc_226_data_PIPO_blk;
    wire [1:0] proc_226_start_FIFO_blk;
    wire [1:0] proc_226_TLF_FIFO_blk;
    wire [1:0] proc_226_input_sync_blk;
    wire [1:0] proc_226_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_226;
    reg [1:0] proc_dep_vld_vec_226_reg;
    wire [1:0] in_chan_dep_vld_vec_226;
    wire [487:0] in_chan_dep_data_vec_226;
    wire [1:0] token_in_vec_226;
    wire [1:0] out_chan_dep_vld_vec_226;
    wire [243:0] out_chan_dep_data_226;
    wire [1:0] token_out_vec_226;
    wire dl_detect_out_226;
    wire dep_chan_vld_180_226;
    wire [243:0] dep_chan_data_180_226;
    wire token_180_226;
    wire dep_chan_vld_227_226;
    wire [243:0] dep_chan_data_227_226;
    wire token_227_226;
    wire [2:0] proc_227_data_FIFO_blk;
    wire [2:0] proc_227_data_PIPO_blk;
    wire [2:0] proc_227_start_FIFO_blk;
    wire [2:0] proc_227_TLF_FIFO_blk;
    wire [2:0] proc_227_input_sync_blk;
    wire [2:0] proc_227_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_227;
    reg [2:0] proc_dep_vld_vec_227_reg;
    wire [2:0] in_chan_dep_vld_vec_227;
    wire [731:0] in_chan_dep_data_vec_227;
    wire [2:0] token_in_vec_227;
    wire [2:0] out_chan_dep_vld_vec_227;
    wire [243:0] out_chan_dep_data_227;
    wire [2:0] token_out_vec_227;
    wire dl_detect_out_227;
    wire dep_chan_vld_172_227;
    wire [243:0] dep_chan_data_172_227;
    wire token_172_227;
    wire dep_chan_vld_226_227;
    wire [243:0] dep_chan_data_226_227;
    wire token_226_227;
    wire dep_chan_vld_228_227;
    wire [243:0] dep_chan_data_228_227;
    wire token_228_227;
    wire [2:0] proc_228_data_FIFO_blk;
    wire [2:0] proc_228_data_PIPO_blk;
    wire [2:0] proc_228_start_FIFO_blk;
    wire [2:0] proc_228_TLF_FIFO_blk;
    wire [2:0] proc_228_input_sync_blk;
    wire [2:0] proc_228_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_228;
    reg [2:0] proc_dep_vld_vec_228_reg;
    wire [2:0] in_chan_dep_vld_vec_228;
    wire [731:0] in_chan_dep_data_vec_228;
    wire [2:0] token_in_vec_228;
    wire [2:0] out_chan_dep_vld_vec_228;
    wire [243:0] out_chan_dep_data_228;
    wire [2:0] token_out_vec_228;
    wire dl_detect_out_228;
    wire dep_chan_vld_164_228;
    wire [243:0] dep_chan_data_164_228;
    wire token_164_228;
    wire dep_chan_vld_227_228;
    wire [243:0] dep_chan_data_227_228;
    wire token_227_228;
    wire dep_chan_vld_229_228;
    wire [243:0] dep_chan_data_229_228;
    wire token_229_228;
    wire [2:0] proc_229_data_FIFO_blk;
    wire [2:0] proc_229_data_PIPO_blk;
    wire [2:0] proc_229_start_FIFO_blk;
    wire [2:0] proc_229_TLF_FIFO_blk;
    wire [2:0] proc_229_input_sync_blk;
    wire [2:0] proc_229_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_229;
    reg [2:0] proc_dep_vld_vec_229_reg;
    wire [2:0] in_chan_dep_vld_vec_229;
    wire [731:0] in_chan_dep_data_vec_229;
    wire [2:0] token_in_vec_229;
    wire [2:0] out_chan_dep_vld_vec_229;
    wire [243:0] out_chan_dep_data_229;
    wire [2:0] token_out_vec_229;
    wire dl_detect_out_229;
    wire dep_chan_vld_156_229;
    wire [243:0] dep_chan_data_156_229;
    wire token_156_229;
    wire dep_chan_vld_228_229;
    wire [243:0] dep_chan_data_228_229;
    wire token_228_229;
    wire dep_chan_vld_235_229;
    wire [243:0] dep_chan_data_235_229;
    wire token_235_229;
    wire [1:0] proc_230_data_FIFO_blk;
    wire [1:0] proc_230_data_PIPO_blk;
    wire [1:0] proc_230_start_FIFO_blk;
    wire [1:0] proc_230_TLF_FIFO_blk;
    wire [1:0] proc_230_input_sync_blk;
    wire [1:0] proc_230_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_230;
    reg [1:0] proc_dep_vld_vec_230_reg;
    wire [1:0] in_chan_dep_vld_vec_230;
    wire [487:0] in_chan_dep_data_vec_230;
    wire [1:0] token_in_vec_230;
    wire [1:0] out_chan_dep_vld_vec_230;
    wire [243:0] out_chan_dep_data_230;
    wire [1:0] token_out_vec_230;
    wire dl_detect_out_230;
    wire dep_chan_vld_181_230;
    wire [243:0] dep_chan_data_181_230;
    wire token_181_230;
    wire dep_chan_vld_231_230;
    wire [243:0] dep_chan_data_231_230;
    wire token_231_230;
    wire [2:0] proc_231_data_FIFO_blk;
    wire [2:0] proc_231_data_PIPO_blk;
    wire [2:0] proc_231_start_FIFO_blk;
    wire [2:0] proc_231_TLF_FIFO_blk;
    wire [2:0] proc_231_input_sync_blk;
    wire [2:0] proc_231_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_231;
    reg [2:0] proc_dep_vld_vec_231_reg;
    wire [2:0] in_chan_dep_vld_vec_231;
    wire [731:0] in_chan_dep_data_vec_231;
    wire [2:0] token_in_vec_231;
    wire [2:0] out_chan_dep_vld_vec_231;
    wire [243:0] out_chan_dep_data_231;
    wire [2:0] token_out_vec_231;
    wire dl_detect_out_231;
    wire dep_chan_vld_173_231;
    wire [243:0] dep_chan_data_173_231;
    wire token_173_231;
    wire dep_chan_vld_230_231;
    wire [243:0] dep_chan_data_230_231;
    wire token_230_231;
    wire dep_chan_vld_232_231;
    wire [243:0] dep_chan_data_232_231;
    wire token_232_231;
    wire [2:0] proc_232_data_FIFO_blk;
    wire [2:0] proc_232_data_PIPO_blk;
    wire [2:0] proc_232_start_FIFO_blk;
    wire [2:0] proc_232_TLF_FIFO_blk;
    wire [2:0] proc_232_input_sync_blk;
    wire [2:0] proc_232_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_232;
    reg [2:0] proc_dep_vld_vec_232_reg;
    wire [2:0] in_chan_dep_vld_vec_232;
    wire [731:0] in_chan_dep_data_vec_232;
    wire [2:0] token_in_vec_232;
    wire [2:0] out_chan_dep_vld_vec_232;
    wire [243:0] out_chan_dep_data_232;
    wire [2:0] token_out_vec_232;
    wire dl_detect_out_232;
    wire dep_chan_vld_165_232;
    wire [243:0] dep_chan_data_165_232;
    wire token_165_232;
    wire dep_chan_vld_231_232;
    wire [243:0] dep_chan_data_231_232;
    wire token_231_232;
    wire dep_chan_vld_233_232;
    wire [243:0] dep_chan_data_233_232;
    wire token_233_232;
    wire [2:0] proc_233_data_FIFO_blk;
    wire [2:0] proc_233_data_PIPO_blk;
    wire [2:0] proc_233_start_FIFO_blk;
    wire [2:0] proc_233_TLF_FIFO_blk;
    wire [2:0] proc_233_input_sync_blk;
    wire [2:0] proc_233_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_233;
    reg [2:0] proc_dep_vld_vec_233_reg;
    wire [2:0] in_chan_dep_vld_vec_233;
    wire [731:0] in_chan_dep_data_vec_233;
    wire [2:0] token_in_vec_233;
    wire [2:0] out_chan_dep_vld_vec_233;
    wire [243:0] out_chan_dep_data_233;
    wire [2:0] token_out_vec_233;
    wire dl_detect_out_233;
    wire dep_chan_vld_157_233;
    wire [243:0] dep_chan_data_157_233;
    wire token_157_233;
    wire dep_chan_vld_232_233;
    wire [243:0] dep_chan_data_232_233;
    wire token_232_233;
    wire dep_chan_vld_234_233;
    wire [243:0] dep_chan_data_234_233;
    wire token_234_233;
    wire [1:0] proc_234_data_FIFO_blk;
    wire [1:0] proc_234_data_PIPO_blk;
    wire [1:0] proc_234_start_FIFO_blk;
    wire [1:0] proc_234_TLF_FIFO_blk;
    wire [1:0] proc_234_input_sync_blk;
    wire [1:0] proc_234_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_234;
    reg [1:0] proc_dep_vld_vec_234_reg;
    wire [1:0] in_chan_dep_vld_vec_234;
    wire [487:0] in_chan_dep_data_vec_234;
    wire [1:0] token_in_vec_234;
    wire [1:0] out_chan_dep_vld_vec_234;
    wire [243:0] out_chan_dep_data_234;
    wire [1:0] token_out_vec_234;
    wire dl_detect_out_234;
    wire dep_chan_vld_233_234;
    wire [243:0] dep_chan_data_233_234;
    wire token_233_234;
    wire dep_chan_vld_235_234;
    wire [243:0] dep_chan_data_235_234;
    wire token_235_234;
    wire [2:0] proc_235_data_FIFO_blk;
    wire [2:0] proc_235_data_PIPO_blk;
    wire [2:0] proc_235_start_FIFO_blk;
    wire [2:0] proc_235_TLF_FIFO_blk;
    wire [2:0] proc_235_input_sync_blk;
    wire [2:0] proc_235_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_235;
    reg [2:0] proc_dep_vld_vec_235_reg;
    wire [2:0] in_chan_dep_vld_vec_235;
    wire [731:0] in_chan_dep_data_vec_235;
    wire [2:0] token_in_vec_235;
    wire [2:0] out_chan_dep_vld_vec_235;
    wire [243:0] out_chan_dep_data_235;
    wire [2:0] token_out_vec_235;
    wire dl_detect_out_235;
    wire dep_chan_vld_229_235;
    wire [243:0] dep_chan_data_229_235;
    wire token_229_235;
    wire dep_chan_vld_234_235;
    wire [243:0] dep_chan_data_234_235;
    wire token_234_235;
    wire dep_chan_vld_236_235;
    wire [243:0] dep_chan_data_236_235;
    wire token_236_235;
    wire [2:0] proc_236_data_FIFO_blk;
    wire [2:0] proc_236_data_PIPO_blk;
    wire [2:0] proc_236_start_FIFO_blk;
    wire [2:0] proc_236_TLF_FIFO_blk;
    wire [2:0] proc_236_input_sync_blk;
    wire [2:0] proc_236_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_236;
    reg [2:0] proc_dep_vld_vec_236_reg;
    wire [2:0] in_chan_dep_vld_vec_236;
    wire [731:0] in_chan_dep_data_vec_236;
    wire [2:0] token_in_vec_236;
    wire [2:0] out_chan_dep_vld_vec_236;
    wire [243:0] out_chan_dep_data_236;
    wire [2:0] token_out_vec_236;
    wire dl_detect_out_236;
    wire dep_chan_vld_225_236;
    wire [243:0] dep_chan_data_225_236;
    wire token_225_236;
    wire dep_chan_vld_235_236;
    wire [243:0] dep_chan_data_235_236;
    wire token_235_236;
    wire dep_chan_vld_237_236;
    wire [243:0] dep_chan_data_237_236;
    wire token_237_236;
    wire [2:0] proc_237_data_FIFO_blk;
    wire [2:0] proc_237_data_PIPO_blk;
    wire [2:0] proc_237_start_FIFO_blk;
    wire [2:0] proc_237_TLF_FIFO_blk;
    wire [2:0] proc_237_input_sync_blk;
    wire [2:0] proc_237_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_237;
    reg [2:0] proc_dep_vld_vec_237_reg;
    wire [2:0] in_chan_dep_vld_vec_237;
    wire [731:0] in_chan_dep_data_vec_237;
    wire [2:0] token_in_vec_237;
    wire [2:0] out_chan_dep_vld_vec_237;
    wire [243:0] out_chan_dep_data_237;
    wire [2:0] token_out_vec_237;
    wire dl_detect_out_237;
    wire dep_chan_vld_221_237;
    wire [243:0] dep_chan_data_221_237;
    wire token_221_237;
    wire dep_chan_vld_236_237;
    wire [243:0] dep_chan_data_236_237;
    wire token_236_237;
    wire dep_chan_vld_238_237;
    wire [243:0] dep_chan_data_238_237;
    wire token_238_237;
    wire [2:0] proc_238_data_FIFO_blk;
    wire [2:0] proc_238_data_PIPO_blk;
    wire [2:0] proc_238_start_FIFO_blk;
    wire [2:0] proc_238_TLF_FIFO_blk;
    wire [2:0] proc_238_input_sync_blk;
    wire [2:0] proc_238_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_238;
    reg [2:0] proc_dep_vld_vec_238_reg;
    wire [2:0] in_chan_dep_vld_vec_238;
    wire [731:0] in_chan_dep_data_vec_238;
    wire [2:0] token_in_vec_238;
    wire [2:0] out_chan_dep_vld_vec_238;
    wire [243:0] out_chan_dep_data_238;
    wire [2:0] token_out_vec_238;
    wire dl_detect_out_238;
    wire dep_chan_vld_217_238;
    wire [243:0] dep_chan_data_217_238;
    wire token_217_238;
    wire dep_chan_vld_237_238;
    wire [243:0] dep_chan_data_237_238;
    wire token_237_238;
    wire dep_chan_vld_239_238;
    wire [243:0] dep_chan_data_239_238;
    wire token_239_238;
    wire [2:0] proc_239_data_FIFO_blk;
    wire [2:0] proc_239_data_PIPO_blk;
    wire [2:0] proc_239_start_FIFO_blk;
    wire [2:0] proc_239_TLF_FIFO_blk;
    wire [2:0] proc_239_input_sync_blk;
    wire [2:0] proc_239_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_239;
    reg [2:0] proc_dep_vld_vec_239_reg;
    wire [2:0] in_chan_dep_vld_vec_239;
    wire [731:0] in_chan_dep_data_vec_239;
    wire [2:0] token_in_vec_239;
    wire [2:0] out_chan_dep_vld_vec_239;
    wire [243:0] out_chan_dep_data_239;
    wire [2:0] token_out_vec_239;
    wire dl_detect_out_239;
    wire dep_chan_vld_213_239;
    wire [243:0] dep_chan_data_213_239;
    wire token_213_239;
    wire dep_chan_vld_238_239;
    wire [243:0] dep_chan_data_238_239;
    wire token_238_239;
    wire dep_chan_vld_240_239;
    wire [243:0] dep_chan_data_240_239;
    wire token_240_239;
    wire [2:0] proc_240_data_FIFO_blk;
    wire [2:0] proc_240_data_PIPO_blk;
    wire [2:0] proc_240_start_FIFO_blk;
    wire [2:0] proc_240_TLF_FIFO_blk;
    wire [2:0] proc_240_input_sync_blk;
    wire [2:0] proc_240_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_240;
    reg [2:0] proc_dep_vld_vec_240_reg;
    wire [2:0] in_chan_dep_vld_vec_240;
    wire [731:0] in_chan_dep_data_vec_240;
    wire [2:0] token_in_vec_240;
    wire [2:0] out_chan_dep_vld_vec_240;
    wire [243:0] out_chan_dep_data_240;
    wire [2:0] token_out_vec_240;
    wire dl_detect_out_240;
    wire dep_chan_vld_209_240;
    wire [243:0] dep_chan_data_209_240;
    wire token_209_240;
    wire dep_chan_vld_239_240;
    wire [243:0] dep_chan_data_239_240;
    wire token_239_240;
    wire dep_chan_vld_241_240;
    wire [243:0] dep_chan_data_241_240;
    wire token_241_240;
    wire [2:0] proc_241_data_FIFO_blk;
    wire [2:0] proc_241_data_PIPO_blk;
    wire [2:0] proc_241_start_FIFO_blk;
    wire [2:0] proc_241_TLF_FIFO_blk;
    wire [2:0] proc_241_input_sync_blk;
    wire [2:0] proc_241_output_sync_blk;
    wire [2:0] proc_dep_vld_vec_241;
    reg [2:0] proc_dep_vld_vec_241_reg;
    wire [2:0] in_chan_dep_vld_vec_241;
    wire [731:0] in_chan_dep_data_vec_241;
    wire [2:0] token_in_vec_241;
    wire [2:0] out_chan_dep_vld_vec_241;
    wire [243:0] out_chan_dep_data_241;
    wire [2:0] token_out_vec_241;
    wire dl_detect_out_241;
    wire dep_chan_vld_205_241;
    wire [243:0] dep_chan_data_205_241;
    wire token_205_241;
    wire dep_chan_vld_240_241;
    wire [243:0] dep_chan_data_240_241;
    wire token_240_241;
    wire dep_chan_vld_242_241;
    wire [243:0] dep_chan_data_242_241;
    wire token_242_241;
    wire [1:0] proc_242_data_FIFO_blk;
    wire [1:0] proc_242_data_PIPO_blk;
    wire [1:0] proc_242_start_FIFO_blk;
    wire [1:0] proc_242_TLF_FIFO_blk;
    wire [1:0] proc_242_input_sync_blk;
    wire [1:0] proc_242_output_sync_blk;
    wire [1:0] proc_dep_vld_vec_242;
    reg [1:0] proc_dep_vld_vec_242_reg;
    wire [1:0] in_chan_dep_vld_vec_242;
    wire [487:0] in_chan_dep_data_vec_242;
    wire [1:0] token_in_vec_242;
    wire [1:0] out_chan_dep_vld_vec_242;
    wire [243:0] out_chan_dep_data_242;
    wire [1:0] token_out_vec_242;
    wire dl_detect_out_242;
    wire dep_chan_vld_241_242;
    wire [243:0] dep_chan_data_241_242;
    wire token_241_242;
    wire dep_chan_vld_243_242;
    wire [243:0] dep_chan_data_243_242;
    wire token_243_242;
    wire [21:0] proc_243_data_FIFO_blk;
    wire [21:0] proc_243_data_PIPO_blk;
    wire [21:0] proc_243_start_FIFO_blk;
    wire [21:0] proc_243_TLF_FIFO_blk;
    wire [21:0] proc_243_input_sync_blk;
    wire [21:0] proc_243_output_sync_blk;
    wire [21:0] proc_dep_vld_vec_243;
    reg [21:0] proc_dep_vld_vec_243_reg;
    wire [21:0] in_chan_dep_vld_vec_243;
    wire [5367:0] in_chan_dep_data_vec_243;
    wire [21:0] token_in_vec_243;
    wire [21:0] out_chan_dep_vld_vec_243;
    wire [243:0] out_chan_dep_data_243;
    wire [21:0] token_out_vec_243;
    wire dl_detect_out_243;
    wire dep_chan_vld_123_243;
    wire [243:0] dep_chan_data_123_243;
    wire token_123_243;
    wire dep_chan_vld_182_243;
    wire [243:0] dep_chan_data_182_243;
    wire token_182_243;
    wire dep_chan_vld_183_243;
    wire [243:0] dep_chan_data_183_243;
    wire token_183_243;
    wire dep_chan_vld_184_243;
    wire [243:0] dep_chan_data_184_243;
    wire token_184_243;
    wire dep_chan_vld_185_243;
    wire [243:0] dep_chan_data_185_243;
    wire token_185_243;
    wire dep_chan_vld_186_243;
    wire [243:0] dep_chan_data_186_243;
    wire token_186_243;
    wire dep_chan_vld_187_243;
    wire [243:0] dep_chan_data_187_243;
    wire token_187_243;
    wire dep_chan_vld_188_243;
    wire [243:0] dep_chan_data_188_243;
    wire token_188_243;
    wire dep_chan_vld_189_243;
    wire [243:0] dep_chan_data_189_243;
    wire token_189_243;
    wire dep_chan_vld_190_243;
    wire [243:0] dep_chan_data_190_243;
    wire token_190_243;
    wire dep_chan_vld_191_243;
    wire [243:0] dep_chan_data_191_243;
    wire token_191_243;
    wire dep_chan_vld_192_243;
    wire [243:0] dep_chan_data_192_243;
    wire token_192_243;
    wire dep_chan_vld_193_243;
    wire [243:0] dep_chan_data_193_243;
    wire token_193_243;
    wire dep_chan_vld_194_243;
    wire [243:0] dep_chan_data_194_243;
    wire token_194_243;
    wire dep_chan_vld_195_243;
    wire [243:0] dep_chan_data_195_243;
    wire token_195_243;
    wire dep_chan_vld_196_243;
    wire [243:0] dep_chan_data_196_243;
    wire token_196_243;
    wire dep_chan_vld_197_243;
    wire [243:0] dep_chan_data_197_243;
    wire token_197_243;
    wire dep_chan_vld_198_243;
    wire [243:0] dep_chan_data_198_243;
    wire token_198_243;
    wire dep_chan_vld_199_243;
    wire [243:0] dep_chan_data_199_243;
    wire token_199_243;
    wire dep_chan_vld_200_243;
    wire [243:0] dep_chan_data_200_243;
    wire token_200_243;
    wire dep_chan_vld_201_243;
    wire [243:0] dep_chan_data_201_243;
    wire token_201_243;
    wire dep_chan_vld_242_243;
    wire [243:0] dep_chan_data_242_243;
    wire token_242_243;
    wire [243:0] dl_in_vec;
    wire dl_detect_out;
    wire token_clear;
    reg [243:0] origin;

    reg ap_done_reg_0;// for module grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_0 <= 'b0;
        end
        else begin
            ap_done_reg_0 <= grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_1;// for module grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_1 <= 'b0;
        end
        else begin
            ap_done_reg_1 <= grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_2;// for module grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_2 <= 'b0;
        end
        else begin
            ap_done_reg_2 <= grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_3;// for module grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_3 <= 'b0;
        end
        else begin
            ap_done_reg_3 <= grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_4;// for module grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_4 <= 'b0;
        end
        else begin
            ap_done_reg_4 <= grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_5;// for module grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_5 <= 'b0;
        end
        else begin
            ap_done_reg_5 <= grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_6;// for module grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_6 <= 'b0;
        end
        else begin
            ap_done_reg_6 <= grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_7;// for module grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_7 <= 'b0;
        end
        else begin
            ap_done_reg_7 <= grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_8;// for module grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_8 <= 'b0;
        end
        else begin
            ap_done_reg_8 <= grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_9;// for module grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_9 <= 'b0;
        end
        else begin
            ap_done_reg_9 <= grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_10;// for module grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_10 <= 'b0;
        end
        else begin
            ap_done_reg_10 <= grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_11;// for module grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_11 <= 'b0;
        end
        else begin
            ap_done_reg_11 <= grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_12;// for module grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_12 <= 'b0;
        end
        else begin
            ap_done_reg_12 <= grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_13;// for module grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_13 <= 'b0;
        end
        else begin
            ap_done_reg_13 <= grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_14;// for module grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_14 <= 'b0;
        end
        else begin
            ap_done_reg_14 <= grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_15;// for module grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_15 <= 'b0;
        end
        else begin
            ap_done_reg_15 <= grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_16;// for module grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_16 <= 'b0;
        end
        else begin
            ap_done_reg_16 <= grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_17;// for module grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_17 <= 'b0;
        end
        else begin
            ap_done_reg_17 <= grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_18;// for module grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_18 <= 'b0;
        end
        else begin
            ap_done_reg_18 <= grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_19;// for module grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_19 <= 'b0;
        end
        else begin
            ap_done_reg_19 <= grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_20;// for module grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_20 <= 'b0;
        end
        else begin
            ap_done_reg_20 <= grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_continue;
        end
    end

    reg ap_done_reg_21;// for module grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_21 <= 'b0;
        end
        else begin
            ap_done_reg_21 <= grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_22;// for module grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_22 <= 'b0;
        end
        else begin
            ap_done_reg_22 <= grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_23;// for module grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_23 <= 'b0;
        end
        else begin
            ap_done_reg_23 <= grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_24;// for module grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_24 <= 'b0;
        end
        else begin
            ap_done_reg_24 <= grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_25;// for module grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_25 <= 'b0;
        end
        else begin
            ap_done_reg_25 <= grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_26;// for module grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_26 <= 'b0;
        end
        else begin
            ap_done_reg_26 <= grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_27;// for module grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_27 <= 'b0;
        end
        else begin
            ap_done_reg_27 <= grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_28;// for module grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_28 <= 'b0;
        end
        else begin
            ap_done_reg_28 <= grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_29;// for module grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_29 <= 'b0;
        end
        else begin
            ap_done_reg_29 <= grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_30;// for module grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_30 <= 'b0;
        end
        else begin
            ap_done_reg_30 <= grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_31;// for module grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_31 <= 'b0;
        end
        else begin
            ap_done_reg_31 <= grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_32;// for module grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_32 <= 'b0;
        end
        else begin
            ap_done_reg_32 <= grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_33;// for module grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_33 <= 'b0;
        end
        else begin
            ap_done_reg_33 <= grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_34;// for module grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_34 <= 'b0;
        end
        else begin
            ap_done_reg_34 <= grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_35;// for module grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_35 <= 'b0;
        end
        else begin
            ap_done_reg_35 <= grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_36;// for module grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_36 <= 'b0;
        end
        else begin
            ap_done_reg_36 <= grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_37;// for module grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_37 <= 'b0;
        end
        else begin
            ap_done_reg_37 <= grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_38;// for module grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_38 <= 'b0;
        end
        else begin
            ap_done_reg_38 <= grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_39;// for module grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_39 <= 'b0;
        end
        else begin
            ap_done_reg_39 <= grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_40;// for module grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_40 <= 'b0;
        end
        else begin
            ap_done_reg_40 <= grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_continue;
        end
    end

    reg ap_done_reg_41;// for module grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            ap_done_reg_41 <= 'b0;
        end
        else begin
            ap_done_reg_41 <= grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_continue;
        end
    end

    // Process: grp_kernel0_x0_fu_114.kernel0_x0_entry5_U0
    top_hls_deadlock_detect_unit #(244, 0, 4, 4) top_hls_deadlock_detect_unit_0 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_0),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_0),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_0),
        .token_in_vec(token_in_vec_0),
        .dl_detect_in(dl_detect_out),
        .origin(origin[0]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_0),
        .out_chan_dep_data(out_chan_dep_data_0),
        .token_out_vec(token_out_vec_0),
        .dl_detect_out(dl_in_vec[0]));

    assign proc_0_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.kernel0_x0_entry5_U0.A_out_blk_n) | (~grp_kernel0_x0_fu_114.kernel0_x0_entry5_U0.B_out_blk_n);
    assign proc_0_data_PIPO_blk[0] = 1'b0;
    assign proc_0_start_FIFO_blk[0] = 1'b0;
    assign proc_0_TLF_FIFO_blk[0] = 1'b0;
    assign proc_0_input_sync_blk[0] = 1'b0;
    assign proc_0_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_0[0] = dl_detect_out ? proc_dep_vld_vec_0_reg[0] : (proc_0_data_FIFO_blk[0] | proc_0_data_PIPO_blk[0] | proc_0_start_FIFO_blk[0] | proc_0_TLF_FIFO_blk[0] | proc_0_input_sync_blk[0] | proc_0_output_sync_blk[0]);
    assign proc_0_data_FIFO_blk[1] = 1'b0;
    assign proc_0_data_PIPO_blk[1] = 1'b0;
    assign proc_0_start_FIFO_blk[1] = 1'b0;
    assign proc_0_TLF_FIFO_blk[1] = 1'b0;
    assign proc_0_input_sync_blk[1] = 1'b0 | (grp_kernel0_x0_fu_114.ap_sync_kernel0_x0_entry5_U0_ap_ready & grp_kernel0_x0_fu_114.kernel0_x0_entry5_U0.ap_idle & ~grp_kernel0_x0_fu_114.ap_sync_A_IO_L3_in_serialize_x0_U0_ap_ready);
    assign proc_0_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_0[1] = dl_detect_out ? proc_dep_vld_vec_0_reg[1] : (proc_0_data_FIFO_blk[1] | proc_0_data_PIPO_blk[1] | proc_0_start_FIFO_blk[1] | proc_0_TLF_FIFO_blk[1] | proc_0_input_sync_blk[1] | proc_0_output_sync_blk[1]);
    assign proc_0_data_FIFO_blk[2] = 1'b0;
    assign proc_0_data_PIPO_blk[2] = 1'b0;
    assign proc_0_start_FIFO_blk[2] = 1'b0;
    assign proc_0_TLF_FIFO_blk[2] = 1'b0;
    assign proc_0_input_sync_blk[2] = 1'b0 | (grp_kernel0_x0_fu_114.ap_sync_kernel0_x0_entry5_U0_ap_ready & grp_kernel0_x0_fu_114.kernel0_x0_entry5_U0.ap_idle & ~grp_kernel0_x0_fu_114.ap_sync_B_IO_L3_in_serialize_x0_U0_ap_ready);
    assign proc_0_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_0[2] = dl_detect_out ? proc_dep_vld_vec_0_reg[2] : (proc_0_data_FIFO_blk[2] | proc_0_data_PIPO_blk[2] | proc_0_start_FIFO_blk[2] | proc_0_TLF_FIFO_blk[2] | proc_0_input_sync_blk[2] | proc_0_output_sync_blk[2]);
    assign proc_0_data_FIFO_blk[3] = 1'b0;
    assign proc_0_data_PIPO_blk[3] = 1'b0;
    assign proc_0_start_FIFO_blk[3] = 1'b0;
    assign proc_0_TLF_FIFO_blk[3] = 1'b0;
    assign proc_0_input_sync_blk[3] = 1'b0 | (grp_kernel0_x0_fu_114.ap_sync_kernel0_x0_entry5_U0_ap_ready & grp_kernel0_x0_fu_114.kernel0_x0_entry5_U0.ap_idle & ~grp_kernel0_x0_fu_114.ap_sync_C_IO_L3_in_serialize_x0_U0_ap_ready);
    assign proc_0_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_0[3] = dl_detect_out ? proc_dep_vld_vec_0_reg[3] : (proc_0_data_FIFO_blk[3] | proc_0_data_PIPO_blk[3] | proc_0_start_FIFO_blk[3] | proc_0_TLF_FIFO_blk[3] | proc_0_input_sync_blk[3] | proc_0_output_sync_blk[3]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_0_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_0_reg <= proc_dep_vld_vec_0;
        end
    end
    assign in_chan_dep_vld_vec_0[0] = dep_chan_vld_1_0;
    assign in_chan_dep_data_vec_0[243 : 0] = dep_chan_data_1_0;
    assign token_in_vec_0[0] = token_1_0;
    assign in_chan_dep_vld_vec_0[1] = dep_chan_vld_2_0;
    assign in_chan_dep_data_vec_0[487 : 244] = dep_chan_data_2_0;
    assign token_in_vec_0[1] = token_2_0;
    assign in_chan_dep_vld_vec_0[2] = dep_chan_vld_8_0;
    assign in_chan_dep_data_vec_0[731 : 488] = dep_chan_data_8_0;
    assign token_in_vec_0[2] = token_8_0;
    assign in_chan_dep_vld_vec_0[3] = dep_chan_vld_18_0;
    assign in_chan_dep_data_vec_0[975 : 732] = dep_chan_data_18_0;
    assign token_in_vec_0[3] = token_18_0;
    assign dep_chan_vld_0_1 = out_chan_dep_vld_vec_0[0];
    assign dep_chan_data_0_1 = out_chan_dep_data_0;
    assign token_0_1 = token_out_vec_0[0];
    assign dep_chan_vld_0_2 = out_chan_dep_vld_vec_0[1];
    assign dep_chan_data_0_2 = out_chan_dep_data_0;
    assign token_0_2 = token_out_vec_0[1];
    assign dep_chan_vld_0_8 = out_chan_dep_vld_vec_0[2];
    assign dep_chan_data_0_8 = out_chan_dep_data_0;
    assign token_0_8 = token_out_vec_0[2];
    assign dep_chan_vld_0_18 = out_chan_dep_vld_vec_0[3];
    assign dep_chan_data_0_18 = out_chan_dep_data_0;
    assign token_0_18 = token_out_vec_0[3];

    // Process: grp_kernel0_x0_fu_114.kernel0_x0_entry15_U0
    top_hls_deadlock_detect_unit #(244, 1, 3, 3) top_hls_deadlock_detect_unit_1 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_1),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_1),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_1),
        .token_in_vec(token_in_vec_1),
        .dl_detect_in(dl_detect_out),
        .origin(origin[1]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_1),
        .out_chan_dep_data(out_chan_dep_data_1),
        .token_out_vec(token_out_vec_1),
        .dl_detect_out(dl_in_vec[1]));

    assign proc_1_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.kernel0_x0_entry15_U0.A_blk_n) | (~grp_kernel0_x0_fu_114.kernel0_x0_entry15_U0.B_blk_n);
    assign proc_1_data_PIPO_blk[0] = 1'b0;
    assign proc_1_start_FIFO_blk[0] = 1'b0;
    assign proc_1_TLF_FIFO_blk[0] = 1'b0;
    assign proc_1_input_sync_blk[0] = 1'b0;
    assign proc_1_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_1[0] = dl_detect_out ? proc_dep_vld_vec_1_reg[0] : (proc_1_data_FIFO_blk[0] | proc_1_data_PIPO_blk[0] | proc_1_start_FIFO_blk[0] | proc_1_TLF_FIFO_blk[0] | proc_1_input_sync_blk[0] | proc_1_output_sync_blk[0]);
    assign proc_1_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.kernel0_x0_entry15_U0.A_out_blk_n);
    assign proc_1_data_PIPO_blk[1] = 1'b0;
    assign proc_1_start_FIFO_blk[1] = 1'b0;
    assign proc_1_TLF_FIFO_blk[1] = 1'b0;
    assign proc_1_input_sync_blk[1] = 1'b0;
    assign proc_1_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_1[1] = dl_detect_out ? proc_dep_vld_vec_1_reg[1] : (proc_1_data_FIFO_blk[1] | proc_1_data_PIPO_blk[1] | proc_1_start_FIFO_blk[1] | proc_1_TLF_FIFO_blk[1] | proc_1_input_sync_blk[1] | proc_1_output_sync_blk[1]);
    assign proc_1_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.kernel0_x0_entry15_U0.B_out_blk_n);
    assign proc_1_data_PIPO_blk[2] = 1'b0;
    assign proc_1_start_FIFO_blk[2] = 1'b0;
    assign proc_1_TLF_FIFO_blk[2] = 1'b0;
    assign proc_1_input_sync_blk[2] = 1'b0;
    assign proc_1_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_1[2] = dl_detect_out ? proc_dep_vld_vec_1_reg[2] : (proc_1_data_FIFO_blk[2] | proc_1_data_PIPO_blk[2] | proc_1_start_FIFO_blk[2] | proc_1_TLF_FIFO_blk[2] | proc_1_input_sync_blk[2] | proc_1_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_1_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_1_reg <= proc_dep_vld_vec_1;
        end
    end
    assign in_chan_dep_vld_vec_1[0] = dep_chan_vld_0_1;
    assign in_chan_dep_data_vec_1[243 : 0] = dep_chan_data_0_1;
    assign token_in_vec_1[0] = token_0_1;
    assign in_chan_dep_vld_vec_1[1] = dep_chan_vld_2_1;
    assign in_chan_dep_data_vec_1[487 : 244] = dep_chan_data_2_1;
    assign token_in_vec_1[1] = token_2_1;
    assign in_chan_dep_vld_vec_1[2] = dep_chan_vld_8_1;
    assign in_chan_dep_data_vec_1[731 : 488] = dep_chan_data_8_1;
    assign token_in_vec_1[2] = token_8_1;
    assign dep_chan_vld_1_0 = out_chan_dep_vld_vec_1[0];
    assign dep_chan_data_1_0 = out_chan_dep_data_1;
    assign token_1_0 = token_out_vec_1[0];
    assign dep_chan_vld_1_2 = out_chan_dep_vld_vec_1[1];
    assign dep_chan_data_1_2 = out_chan_dep_data_1;
    assign token_1_2 = token_out_vec_1[1];
    assign dep_chan_vld_1_8 = out_chan_dep_vld_vec_1[2];
    assign dep_chan_data_1_8 = out_chan_dep_data_1;
    assign token_1_8 = token_out_vec_1[2];

    // Process: grp_kernel0_x0_fu_114.A_IO_L3_in_serialize_x0_U0
    top_hls_deadlock_detect_unit #(244, 2, 5, 5) top_hls_deadlock_detect_unit_2 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_2),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_2),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_2),
        .token_in_vec(token_in_vec_2),
        .dl_detect_in(dl_detect_out),
        .origin(origin[2]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_2),
        .out_chan_dep_data(out_chan_dep_data_2),
        .token_out_vec(token_out_vec_2),
        .dl_detect_out(dl_in_vec[2]));

    assign proc_2_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.A_IO_L3_in_serialize_x0_U0.fifo_A_local_out_blk_n);
    assign proc_2_data_PIPO_blk[0] = 1'b0;
    assign proc_2_start_FIFO_blk[0] = 1'b0;
    assign proc_2_TLF_FIFO_blk[0] = 1'b0;
    assign proc_2_input_sync_blk[0] = 1'b0;
    assign proc_2_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_2[0] = dl_detect_out ? proc_dep_vld_vec_2_reg[0] : (proc_2_data_FIFO_blk[0] | proc_2_data_PIPO_blk[0] | proc_2_start_FIFO_blk[0] | proc_2_TLF_FIFO_blk[0] | proc_2_input_sync_blk[0] | proc_2_output_sync_blk[0]);
    assign proc_2_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.A_IO_L3_in_serialize_x0_U0.A_blk_n);
    assign proc_2_data_PIPO_blk[1] = 1'b0;
    assign proc_2_start_FIFO_blk[1] = 1'b0;
    assign proc_2_TLF_FIFO_blk[1] = 1'b0;
    assign proc_2_input_sync_blk[1] = 1'b0;
    assign proc_2_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_2[1] = dl_detect_out ? proc_dep_vld_vec_2_reg[1] : (proc_2_data_FIFO_blk[1] | proc_2_data_PIPO_blk[1] | proc_2_start_FIFO_blk[1] | proc_2_TLF_FIFO_blk[1] | proc_2_input_sync_blk[1] | proc_2_output_sync_blk[1]);
    assign proc_2_data_FIFO_blk[2] = 1'b0;
    assign proc_2_data_PIPO_blk[2] = 1'b0;
    assign proc_2_start_FIFO_blk[2] = 1'b0;
    assign proc_2_TLF_FIFO_blk[2] = 1'b0;
    assign proc_2_input_sync_blk[2] = 1'b0 | (grp_kernel0_x0_fu_114.ap_sync_A_IO_L3_in_serialize_x0_U0_ap_ready & grp_kernel0_x0_fu_114.A_IO_L3_in_serialize_x0_U0.ap_idle & ~grp_kernel0_x0_fu_114.ap_sync_kernel0_x0_entry5_U0_ap_ready);
    assign proc_2_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_2[2] = dl_detect_out ? proc_dep_vld_vec_2_reg[2] : (proc_2_data_FIFO_blk[2] | proc_2_data_PIPO_blk[2] | proc_2_start_FIFO_blk[2] | proc_2_TLF_FIFO_blk[2] | proc_2_input_sync_blk[2] | proc_2_output_sync_blk[2]);
    assign proc_2_data_FIFO_blk[3] = 1'b0;
    assign proc_2_data_PIPO_blk[3] = 1'b0;
    assign proc_2_start_FIFO_blk[3] = 1'b0;
    assign proc_2_TLF_FIFO_blk[3] = 1'b0;
    assign proc_2_input_sync_blk[3] = 1'b0 | (grp_kernel0_x0_fu_114.ap_sync_A_IO_L3_in_serialize_x0_U0_ap_ready & grp_kernel0_x0_fu_114.A_IO_L3_in_serialize_x0_U0.ap_idle & ~grp_kernel0_x0_fu_114.ap_sync_B_IO_L3_in_serialize_x0_U0_ap_ready);
    assign proc_2_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_2[3] = dl_detect_out ? proc_dep_vld_vec_2_reg[3] : (proc_2_data_FIFO_blk[3] | proc_2_data_PIPO_blk[3] | proc_2_start_FIFO_blk[3] | proc_2_TLF_FIFO_blk[3] | proc_2_input_sync_blk[3] | proc_2_output_sync_blk[3]);
    assign proc_2_data_FIFO_blk[4] = 1'b0;
    assign proc_2_data_PIPO_blk[4] = 1'b0;
    assign proc_2_start_FIFO_blk[4] = 1'b0;
    assign proc_2_TLF_FIFO_blk[4] = 1'b0;
    assign proc_2_input_sync_blk[4] = 1'b0 | (grp_kernel0_x0_fu_114.ap_sync_A_IO_L3_in_serialize_x0_U0_ap_ready & grp_kernel0_x0_fu_114.A_IO_L3_in_serialize_x0_U0.ap_idle & ~grp_kernel0_x0_fu_114.ap_sync_C_IO_L3_in_serialize_x0_U0_ap_ready);
    assign proc_2_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_2[4] = dl_detect_out ? proc_dep_vld_vec_2_reg[4] : (proc_2_data_FIFO_blk[4] | proc_2_data_PIPO_blk[4] | proc_2_start_FIFO_blk[4] | proc_2_TLF_FIFO_blk[4] | proc_2_input_sync_blk[4] | proc_2_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_2_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_2_reg <= proc_dep_vld_vec_2;
        end
    end
    assign in_chan_dep_vld_vec_2[0] = dep_chan_vld_0_2;
    assign in_chan_dep_data_vec_2[243 : 0] = dep_chan_data_0_2;
    assign token_in_vec_2[0] = token_0_2;
    assign in_chan_dep_vld_vec_2[1] = dep_chan_vld_1_2;
    assign in_chan_dep_data_vec_2[487 : 244] = dep_chan_data_1_2;
    assign token_in_vec_2[1] = token_1_2;
    assign in_chan_dep_vld_vec_2[2] = dep_chan_vld_3_2;
    assign in_chan_dep_data_vec_2[731 : 488] = dep_chan_data_3_2;
    assign token_in_vec_2[2] = token_3_2;
    assign in_chan_dep_vld_vec_2[3] = dep_chan_vld_8_2;
    assign in_chan_dep_data_vec_2[975 : 732] = dep_chan_data_8_2;
    assign token_in_vec_2[3] = token_8_2;
    assign in_chan_dep_vld_vec_2[4] = dep_chan_vld_18_2;
    assign in_chan_dep_data_vec_2[1219 : 976] = dep_chan_data_18_2;
    assign token_in_vec_2[4] = token_18_2;
    assign dep_chan_vld_2_3 = out_chan_dep_vld_vec_2[0];
    assign dep_chan_data_2_3 = out_chan_dep_data_2;
    assign token_2_3 = token_out_vec_2[0];
    assign dep_chan_vld_2_1 = out_chan_dep_vld_vec_2[1];
    assign dep_chan_data_2_1 = out_chan_dep_data_2;
    assign token_2_1 = token_out_vec_2[1];
    assign dep_chan_vld_2_0 = out_chan_dep_vld_vec_2[2];
    assign dep_chan_data_2_0 = out_chan_dep_data_2;
    assign token_2_0 = token_out_vec_2[2];
    assign dep_chan_vld_2_8 = out_chan_dep_vld_vec_2[3];
    assign dep_chan_data_2_8 = out_chan_dep_data_2;
    assign token_2_8 = token_out_vec_2[3];
    assign dep_chan_vld_2_18 = out_chan_dep_vld_vec_2[4];
    assign dep_chan_data_2_18 = out_chan_dep_data_2;
    assign token_2_18 = token_out_vec_2[4];

    // Process: grp_kernel0_x0_fu_114.A_IO_L3_in_x0_U0
    top_hls_deadlock_detect_unit #(244, 3, 2, 2) top_hls_deadlock_detect_unit_3 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_3),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_3),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_3),
        .token_in_vec(token_in_vec_3),
        .dl_detect_in(dl_detect_out),
        .origin(origin[3]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_3),
        .out_chan_dep_data(out_chan_dep_data_3),
        .token_out_vec(token_out_vec_3),
        .dl_detect_out(dl_in_vec[3]));

    assign proc_3_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.A_IO_L3_in_x0_U0.fifo_A_in_blk_n);
    assign proc_3_data_PIPO_blk[0] = 1'b0;
    assign proc_3_start_FIFO_blk[0] = 1'b0;
    assign proc_3_TLF_FIFO_blk[0] = 1'b0;
    assign proc_3_input_sync_blk[0] = 1'b0;
    assign proc_3_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_3[0] = dl_detect_out ? proc_dep_vld_vec_3_reg[0] : (proc_3_data_FIFO_blk[0] | proc_3_data_PIPO_blk[0] | proc_3_start_FIFO_blk[0] | proc_3_TLF_FIFO_blk[0] | proc_3_input_sync_blk[0] | proc_3_output_sync_blk[0]);
    assign proc_3_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.A_IO_L3_in_x0_U0.fifo_A_local_out_blk_n);
    assign proc_3_data_PIPO_blk[1] = 1'b0;
    assign proc_3_start_FIFO_blk[1] = 1'b0;
    assign proc_3_TLF_FIFO_blk[1] = 1'b0;
    assign proc_3_input_sync_blk[1] = 1'b0;
    assign proc_3_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_3[1] = dl_detect_out ? proc_dep_vld_vec_3_reg[1] : (proc_3_data_FIFO_blk[1] | proc_3_data_PIPO_blk[1] | proc_3_start_FIFO_blk[1] | proc_3_TLF_FIFO_blk[1] | proc_3_input_sync_blk[1] | proc_3_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_3_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_3_reg <= proc_dep_vld_vec_3;
        end
    end
    assign in_chan_dep_vld_vec_3[0] = dep_chan_vld_2_3;
    assign in_chan_dep_data_vec_3[243 : 0] = dep_chan_data_2_3;
    assign token_in_vec_3[0] = token_2_3;
    assign in_chan_dep_vld_vec_3[1] = dep_chan_vld_4_3;
    assign in_chan_dep_data_vec_3[487 : 244] = dep_chan_data_4_3;
    assign token_in_vec_3[1] = token_4_3;
    assign dep_chan_vld_3_2 = out_chan_dep_vld_vec_3[0];
    assign dep_chan_data_3_2 = out_chan_dep_data_3;
    assign token_3_2 = token_out_vec_3[0];
    assign dep_chan_vld_3_4 = out_chan_dep_vld_vec_3[1];
    assign dep_chan_data_3_4 = out_chan_dep_data_3;
    assign token_3_4 = token_out_vec_3[1];

    // Process: grp_kernel0_x0_fu_114.A_IO_L2_in_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 4, 3, 3) top_hls_deadlock_detect_unit_4 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_4),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_4),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_4),
        .token_in_vec(token_in_vec_4),
        .dl_detect_in(dl_detect_out),
        .origin(origin[4]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_4),
        .out_chan_dep_data(out_chan_dep_data_4),
        .token_out_vec(token_out_vec_4),
        .dl_detect_out(dl_in_vec[4]));

    assign proc_4_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.A_IO_L2_in_0_x0_U0.fifo_A_A_IO_L2_in_0_x05_blk_n);
    assign proc_4_data_PIPO_blk[0] = 1'b0;
    assign proc_4_start_FIFO_blk[0] = 1'b0;
    assign proc_4_TLF_FIFO_blk[0] = 1'b0;
    assign proc_4_input_sync_blk[0] = 1'b0;
    assign proc_4_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_4[0] = dl_detect_out ? proc_dep_vld_vec_4_reg[0] : (proc_4_data_FIFO_blk[0] | proc_4_data_PIPO_blk[0] | proc_4_start_FIFO_blk[0] | proc_4_TLF_FIFO_blk[0] | proc_4_input_sync_blk[0] | proc_4_output_sync_blk[0]);
    assign proc_4_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.A_IO_L2_in_0_x0_U0.fifo_A_A_IO_L2_in_1_x06_blk_n);
    assign proc_4_data_PIPO_blk[1] = 1'b0;
    assign proc_4_start_FIFO_blk[1] = 1'b0;
    assign proc_4_TLF_FIFO_blk[1] = 1'b0;
    assign proc_4_input_sync_blk[1] = 1'b0;
    assign proc_4_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_4[1] = dl_detect_out ? proc_dep_vld_vec_4_reg[1] : (proc_4_data_FIFO_blk[1] | proc_4_data_PIPO_blk[1] | proc_4_start_FIFO_blk[1] | proc_4_TLF_FIFO_blk[1] | proc_4_input_sync_blk[1] | proc_4_output_sync_blk[1]);
    assign proc_4_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.A_IO_L2_in_0_x0_U0.fifo_A_PE_0_0_x025_blk_n);
    assign proc_4_data_PIPO_blk[2] = 1'b0;
    assign proc_4_start_FIFO_blk[2] = 1'b0;
    assign proc_4_TLF_FIFO_blk[2] = 1'b0;
    assign proc_4_input_sync_blk[2] = 1'b0;
    assign proc_4_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_4[2] = dl_detect_out ? proc_dep_vld_vec_4_reg[2] : (proc_4_data_FIFO_blk[2] | proc_4_data_PIPO_blk[2] | proc_4_start_FIFO_blk[2] | proc_4_TLF_FIFO_blk[2] | proc_4_input_sync_blk[2] | proc_4_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_4_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_4_reg <= proc_dep_vld_vec_4;
        end
    end
    assign in_chan_dep_vld_vec_4[0] = dep_chan_vld_3_4;
    assign in_chan_dep_data_vec_4[243 : 0] = dep_chan_data_3_4;
    assign token_in_vec_4[0] = token_3_4;
    assign in_chan_dep_vld_vec_4[1] = dep_chan_vld_5_4;
    assign in_chan_dep_data_vec_4[487 : 244] = dep_chan_data_5_4;
    assign token_in_vec_4[1] = token_5_4;
    assign in_chan_dep_vld_vec_4[2] = dep_chan_vld_28_4;
    assign in_chan_dep_data_vec_4[731 : 488] = dep_chan_data_28_4;
    assign token_in_vec_4[2] = token_28_4;
    assign dep_chan_vld_4_3 = out_chan_dep_vld_vec_4[0];
    assign dep_chan_data_4_3 = out_chan_dep_data_4;
    assign token_4_3 = token_out_vec_4[0];
    assign dep_chan_vld_4_5 = out_chan_dep_vld_vec_4[1];
    assign dep_chan_data_4_5 = out_chan_dep_data_4;
    assign token_4_5 = token_out_vec_4[1];
    assign dep_chan_vld_4_28 = out_chan_dep_vld_vec_4[2];
    assign dep_chan_data_4_28 = out_chan_dep_data_4;
    assign token_4_28 = token_out_vec_4[2];

    // Process: grp_kernel0_x0_fu_114.A_IO_L2_in_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 5, 3, 3) top_hls_deadlock_detect_unit_5 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_5),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_5),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_5),
        .token_in_vec(token_in_vec_5),
        .dl_detect_in(dl_detect_out),
        .origin(origin[5]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_5),
        .out_chan_dep_data(out_chan_dep_data_5),
        .token_out_vec(token_out_vec_5),
        .dl_detect_out(dl_in_vec[5]));

    assign proc_5_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.A_IO_L2_in_1_x0_U0.fifo_A_A_IO_L2_in_1_x06_blk_n);
    assign proc_5_data_PIPO_blk[0] = 1'b0;
    assign proc_5_start_FIFO_blk[0] = 1'b0;
    assign proc_5_TLF_FIFO_blk[0] = 1'b0;
    assign proc_5_input_sync_blk[0] = 1'b0;
    assign proc_5_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_5[0] = dl_detect_out ? proc_dep_vld_vec_5_reg[0] : (proc_5_data_FIFO_blk[0] | proc_5_data_PIPO_blk[0] | proc_5_start_FIFO_blk[0] | proc_5_TLF_FIFO_blk[0] | proc_5_input_sync_blk[0] | proc_5_output_sync_blk[0]);
    assign proc_5_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.A_IO_L2_in_1_x0_U0.fifo_A_A_IO_L2_in_2_x07_blk_n);
    assign proc_5_data_PIPO_blk[1] = 1'b0;
    assign proc_5_start_FIFO_blk[1] = 1'b0;
    assign proc_5_TLF_FIFO_blk[1] = 1'b0;
    assign proc_5_input_sync_blk[1] = 1'b0;
    assign proc_5_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_5[1] = dl_detect_out ? proc_dep_vld_vec_5_reg[1] : (proc_5_data_FIFO_blk[1] | proc_5_data_PIPO_blk[1] | proc_5_start_FIFO_blk[1] | proc_5_TLF_FIFO_blk[1] | proc_5_input_sync_blk[1] | proc_5_output_sync_blk[1]);
    assign proc_5_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.A_IO_L2_in_1_x0_U0.fifo_A_PE_1_0_x034_blk_n);
    assign proc_5_data_PIPO_blk[2] = 1'b0;
    assign proc_5_start_FIFO_blk[2] = 1'b0;
    assign proc_5_TLF_FIFO_blk[2] = 1'b0;
    assign proc_5_input_sync_blk[2] = 1'b0;
    assign proc_5_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_5[2] = dl_detect_out ? proc_dep_vld_vec_5_reg[2] : (proc_5_data_FIFO_blk[2] | proc_5_data_PIPO_blk[2] | proc_5_start_FIFO_blk[2] | proc_5_TLF_FIFO_blk[2] | proc_5_input_sync_blk[2] | proc_5_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_5_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_5_reg <= proc_dep_vld_vec_5;
        end
    end
    assign in_chan_dep_vld_vec_5[0] = dep_chan_vld_4_5;
    assign in_chan_dep_data_vec_5[243 : 0] = dep_chan_data_4_5;
    assign token_in_vec_5[0] = token_4_5;
    assign in_chan_dep_vld_vec_5[1] = dep_chan_vld_6_5;
    assign in_chan_dep_data_vec_5[487 : 244] = dep_chan_data_6_5;
    assign token_in_vec_5[1] = token_6_5;
    assign in_chan_dep_vld_vec_5[2] = dep_chan_vld_36_5;
    assign in_chan_dep_data_vec_5[731 : 488] = dep_chan_data_36_5;
    assign token_in_vec_5[2] = token_36_5;
    assign dep_chan_vld_5_4 = out_chan_dep_vld_vec_5[0];
    assign dep_chan_data_5_4 = out_chan_dep_data_5;
    assign token_5_4 = token_out_vec_5[0];
    assign dep_chan_vld_5_6 = out_chan_dep_vld_vec_5[1];
    assign dep_chan_data_5_6 = out_chan_dep_data_5;
    assign token_5_6 = token_out_vec_5[1];
    assign dep_chan_vld_5_36 = out_chan_dep_vld_vec_5[2];
    assign dep_chan_data_5_36 = out_chan_dep_data_5;
    assign token_5_36 = token_out_vec_5[2];

    // Process: grp_kernel0_x0_fu_114.A_IO_L2_in_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 6, 3, 3) top_hls_deadlock_detect_unit_6 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_6),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_6),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_6),
        .token_in_vec(token_in_vec_6),
        .dl_detect_in(dl_detect_out),
        .origin(origin[6]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_6),
        .out_chan_dep_data(out_chan_dep_data_6),
        .token_out_vec(token_out_vec_6),
        .dl_detect_out(dl_in_vec[6]));

    assign proc_6_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.A_IO_L2_in_2_x0_U0.fifo_A_A_IO_L2_in_2_x07_blk_n);
    assign proc_6_data_PIPO_blk[0] = 1'b0;
    assign proc_6_start_FIFO_blk[0] = 1'b0;
    assign proc_6_TLF_FIFO_blk[0] = 1'b0;
    assign proc_6_input_sync_blk[0] = 1'b0;
    assign proc_6_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_6[0] = dl_detect_out ? proc_dep_vld_vec_6_reg[0] : (proc_6_data_FIFO_blk[0] | proc_6_data_PIPO_blk[0] | proc_6_start_FIFO_blk[0] | proc_6_TLF_FIFO_blk[0] | proc_6_input_sync_blk[0] | proc_6_output_sync_blk[0]);
    assign proc_6_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.A_IO_L2_in_2_x0_U0.fifo_A_A_IO_L2_in_3_x08_blk_n);
    assign proc_6_data_PIPO_blk[1] = 1'b0;
    assign proc_6_start_FIFO_blk[1] = 1'b0;
    assign proc_6_TLF_FIFO_blk[1] = 1'b0;
    assign proc_6_input_sync_blk[1] = 1'b0;
    assign proc_6_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_6[1] = dl_detect_out ? proc_dep_vld_vec_6_reg[1] : (proc_6_data_FIFO_blk[1] | proc_6_data_PIPO_blk[1] | proc_6_start_FIFO_blk[1] | proc_6_TLF_FIFO_blk[1] | proc_6_input_sync_blk[1] | proc_6_output_sync_blk[1]);
    assign proc_6_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.A_IO_L2_in_2_x0_U0.fifo_A_PE_2_0_x043_blk_n);
    assign proc_6_data_PIPO_blk[2] = 1'b0;
    assign proc_6_start_FIFO_blk[2] = 1'b0;
    assign proc_6_TLF_FIFO_blk[2] = 1'b0;
    assign proc_6_input_sync_blk[2] = 1'b0;
    assign proc_6_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_6[2] = dl_detect_out ? proc_dep_vld_vec_6_reg[2] : (proc_6_data_FIFO_blk[2] | proc_6_data_PIPO_blk[2] | proc_6_start_FIFO_blk[2] | proc_6_TLF_FIFO_blk[2] | proc_6_input_sync_blk[2] | proc_6_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_6_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_6_reg <= proc_dep_vld_vec_6;
        end
    end
    assign in_chan_dep_vld_vec_6[0] = dep_chan_vld_5_6;
    assign in_chan_dep_data_vec_6[243 : 0] = dep_chan_data_5_6;
    assign token_in_vec_6[0] = token_5_6;
    assign in_chan_dep_vld_vec_6[1] = dep_chan_vld_7_6;
    assign in_chan_dep_data_vec_6[487 : 244] = dep_chan_data_7_6;
    assign token_in_vec_6[1] = token_7_6;
    assign in_chan_dep_vld_vec_6[2] = dep_chan_vld_44_6;
    assign in_chan_dep_data_vec_6[731 : 488] = dep_chan_data_44_6;
    assign token_in_vec_6[2] = token_44_6;
    assign dep_chan_vld_6_5 = out_chan_dep_vld_vec_6[0];
    assign dep_chan_data_6_5 = out_chan_dep_data_6;
    assign token_6_5 = token_out_vec_6[0];
    assign dep_chan_vld_6_7 = out_chan_dep_vld_vec_6[1];
    assign dep_chan_data_6_7 = out_chan_dep_data_6;
    assign token_6_7 = token_out_vec_6[1];
    assign dep_chan_vld_6_44 = out_chan_dep_vld_vec_6[2];
    assign dep_chan_data_6_44 = out_chan_dep_data_6;
    assign token_6_44 = token_out_vec_6[2];

    // Process: grp_kernel0_x0_fu_114.A_IO_L2_in_boundary_x0_U0
    top_hls_deadlock_detect_unit #(244, 7, 2, 2) top_hls_deadlock_detect_unit_7 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_7),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_7),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_7),
        .token_in_vec(token_in_vec_7),
        .dl_detect_in(dl_detect_out),
        .origin(origin[7]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_7),
        .out_chan_dep_data(out_chan_dep_data_7),
        .token_out_vec(token_out_vec_7),
        .dl_detect_out(dl_in_vec[7]));

    assign proc_7_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.A_IO_L2_in_boundary_x0_U0.fifo_A_A_IO_L2_in_3_x08_blk_n);
    assign proc_7_data_PIPO_blk[0] = 1'b0;
    assign proc_7_start_FIFO_blk[0] = 1'b0;
    assign proc_7_TLF_FIFO_blk[0] = 1'b0;
    assign proc_7_input_sync_blk[0] = 1'b0;
    assign proc_7_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_7[0] = dl_detect_out ? proc_dep_vld_vec_7_reg[0] : (proc_7_data_FIFO_blk[0] | proc_7_data_PIPO_blk[0] | proc_7_start_FIFO_blk[0] | proc_7_TLF_FIFO_blk[0] | proc_7_input_sync_blk[0] | proc_7_output_sync_blk[0]);
    assign proc_7_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.A_IO_L2_in_boundary_x0_U0.fifo_A_PE_3_0_x052_blk_n);
    assign proc_7_data_PIPO_blk[1] = 1'b0;
    assign proc_7_start_FIFO_blk[1] = 1'b0;
    assign proc_7_TLF_FIFO_blk[1] = 1'b0;
    assign proc_7_input_sync_blk[1] = 1'b0;
    assign proc_7_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_7[1] = dl_detect_out ? proc_dep_vld_vec_7_reg[1] : (proc_7_data_FIFO_blk[1] | proc_7_data_PIPO_blk[1] | proc_7_start_FIFO_blk[1] | proc_7_TLF_FIFO_blk[1] | proc_7_input_sync_blk[1] | proc_7_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_7_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_7_reg <= proc_dep_vld_vec_7;
        end
    end
    assign in_chan_dep_vld_vec_7[0] = dep_chan_vld_6_7;
    assign in_chan_dep_data_vec_7[243 : 0] = dep_chan_data_6_7;
    assign token_in_vec_7[0] = token_6_7;
    assign in_chan_dep_vld_vec_7[1] = dep_chan_vld_52_7;
    assign in_chan_dep_data_vec_7[487 : 244] = dep_chan_data_52_7;
    assign token_in_vec_7[1] = token_52_7;
    assign dep_chan_vld_7_6 = out_chan_dep_vld_vec_7[0];
    assign dep_chan_data_7_6 = out_chan_dep_data_7;
    assign token_7_6 = token_out_vec_7[0];
    assign dep_chan_vld_7_52 = out_chan_dep_vld_vec_7[1];
    assign dep_chan_data_7_52 = out_chan_dep_data_7;
    assign token_7_52 = token_out_vec_7[1];

    // Process: grp_kernel0_x0_fu_114.B_IO_L3_in_serialize_x0_U0
    top_hls_deadlock_detect_unit #(244, 8, 5, 5) top_hls_deadlock_detect_unit_8 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_8),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_8),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_8),
        .token_in_vec(token_in_vec_8),
        .dl_detect_in(dl_detect_out),
        .origin(origin[8]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_8),
        .out_chan_dep_data(out_chan_dep_data_8),
        .token_out_vec(token_out_vec_8),
        .dl_detect_out(dl_in_vec[8]));

    assign proc_8_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L3_in_serialize_x0_U0.fifo_B_local_out_blk_n);
    assign proc_8_data_PIPO_blk[0] = 1'b0;
    assign proc_8_start_FIFO_blk[0] = 1'b0;
    assign proc_8_TLF_FIFO_blk[0] = 1'b0;
    assign proc_8_input_sync_blk[0] = 1'b0;
    assign proc_8_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_8[0] = dl_detect_out ? proc_dep_vld_vec_8_reg[0] : (proc_8_data_FIFO_blk[0] | proc_8_data_PIPO_blk[0] | proc_8_start_FIFO_blk[0] | proc_8_TLF_FIFO_blk[0] | proc_8_input_sync_blk[0] | proc_8_output_sync_blk[0]);
    assign proc_8_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L3_in_serialize_x0_U0.B_blk_n);
    assign proc_8_data_PIPO_blk[1] = 1'b0;
    assign proc_8_start_FIFO_blk[1] = 1'b0;
    assign proc_8_TLF_FIFO_blk[1] = 1'b0;
    assign proc_8_input_sync_blk[1] = 1'b0;
    assign proc_8_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_8[1] = dl_detect_out ? proc_dep_vld_vec_8_reg[1] : (proc_8_data_FIFO_blk[1] | proc_8_data_PIPO_blk[1] | proc_8_start_FIFO_blk[1] | proc_8_TLF_FIFO_blk[1] | proc_8_input_sync_blk[1] | proc_8_output_sync_blk[1]);
    assign proc_8_data_FIFO_blk[2] = 1'b0;
    assign proc_8_data_PIPO_blk[2] = 1'b0;
    assign proc_8_start_FIFO_blk[2] = 1'b0;
    assign proc_8_TLF_FIFO_blk[2] = 1'b0;
    assign proc_8_input_sync_blk[2] = 1'b0 | (grp_kernel0_x0_fu_114.ap_sync_B_IO_L3_in_serialize_x0_U0_ap_ready & grp_kernel0_x0_fu_114.B_IO_L3_in_serialize_x0_U0.ap_idle & ~grp_kernel0_x0_fu_114.ap_sync_kernel0_x0_entry5_U0_ap_ready);
    assign proc_8_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_8[2] = dl_detect_out ? proc_dep_vld_vec_8_reg[2] : (proc_8_data_FIFO_blk[2] | proc_8_data_PIPO_blk[2] | proc_8_start_FIFO_blk[2] | proc_8_TLF_FIFO_blk[2] | proc_8_input_sync_blk[2] | proc_8_output_sync_blk[2]);
    assign proc_8_data_FIFO_blk[3] = 1'b0;
    assign proc_8_data_PIPO_blk[3] = 1'b0;
    assign proc_8_start_FIFO_blk[3] = 1'b0;
    assign proc_8_TLF_FIFO_blk[3] = 1'b0;
    assign proc_8_input_sync_blk[3] = 1'b0 | (grp_kernel0_x0_fu_114.ap_sync_B_IO_L3_in_serialize_x0_U0_ap_ready & grp_kernel0_x0_fu_114.B_IO_L3_in_serialize_x0_U0.ap_idle & ~grp_kernel0_x0_fu_114.ap_sync_A_IO_L3_in_serialize_x0_U0_ap_ready);
    assign proc_8_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_8[3] = dl_detect_out ? proc_dep_vld_vec_8_reg[3] : (proc_8_data_FIFO_blk[3] | proc_8_data_PIPO_blk[3] | proc_8_start_FIFO_blk[3] | proc_8_TLF_FIFO_blk[3] | proc_8_input_sync_blk[3] | proc_8_output_sync_blk[3]);
    assign proc_8_data_FIFO_blk[4] = 1'b0;
    assign proc_8_data_PIPO_blk[4] = 1'b0;
    assign proc_8_start_FIFO_blk[4] = 1'b0;
    assign proc_8_TLF_FIFO_blk[4] = 1'b0;
    assign proc_8_input_sync_blk[4] = 1'b0 | (grp_kernel0_x0_fu_114.ap_sync_B_IO_L3_in_serialize_x0_U0_ap_ready & grp_kernel0_x0_fu_114.B_IO_L3_in_serialize_x0_U0.ap_idle & ~grp_kernel0_x0_fu_114.ap_sync_C_IO_L3_in_serialize_x0_U0_ap_ready);
    assign proc_8_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_8[4] = dl_detect_out ? proc_dep_vld_vec_8_reg[4] : (proc_8_data_FIFO_blk[4] | proc_8_data_PIPO_blk[4] | proc_8_start_FIFO_blk[4] | proc_8_TLF_FIFO_blk[4] | proc_8_input_sync_blk[4] | proc_8_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_8_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_8_reg <= proc_dep_vld_vec_8;
        end
    end
    assign in_chan_dep_vld_vec_8[0] = dep_chan_vld_0_8;
    assign in_chan_dep_data_vec_8[243 : 0] = dep_chan_data_0_8;
    assign token_in_vec_8[0] = token_0_8;
    assign in_chan_dep_vld_vec_8[1] = dep_chan_vld_1_8;
    assign in_chan_dep_data_vec_8[487 : 244] = dep_chan_data_1_8;
    assign token_in_vec_8[1] = token_1_8;
    assign in_chan_dep_vld_vec_8[2] = dep_chan_vld_2_8;
    assign in_chan_dep_data_vec_8[731 : 488] = dep_chan_data_2_8;
    assign token_in_vec_8[2] = token_2_8;
    assign in_chan_dep_vld_vec_8[3] = dep_chan_vld_9_8;
    assign in_chan_dep_data_vec_8[975 : 732] = dep_chan_data_9_8;
    assign token_in_vec_8[3] = token_9_8;
    assign in_chan_dep_vld_vec_8[4] = dep_chan_vld_18_8;
    assign in_chan_dep_data_vec_8[1219 : 976] = dep_chan_data_18_8;
    assign token_in_vec_8[4] = token_18_8;
    assign dep_chan_vld_8_9 = out_chan_dep_vld_vec_8[0];
    assign dep_chan_data_8_9 = out_chan_dep_data_8;
    assign token_8_9 = token_out_vec_8[0];
    assign dep_chan_vld_8_1 = out_chan_dep_vld_vec_8[1];
    assign dep_chan_data_8_1 = out_chan_dep_data_8;
    assign token_8_1 = token_out_vec_8[1];
    assign dep_chan_vld_8_0 = out_chan_dep_vld_vec_8[2];
    assign dep_chan_data_8_0 = out_chan_dep_data_8;
    assign token_8_0 = token_out_vec_8[2];
    assign dep_chan_vld_8_2 = out_chan_dep_vld_vec_8[3];
    assign dep_chan_data_8_2 = out_chan_dep_data_8;
    assign token_8_2 = token_out_vec_8[3];
    assign dep_chan_vld_8_18 = out_chan_dep_vld_vec_8[4];
    assign dep_chan_data_8_18 = out_chan_dep_data_8;
    assign token_8_18 = token_out_vec_8[4];

    // Process: grp_kernel0_x0_fu_114.B_IO_L3_in_x0_U0
    top_hls_deadlock_detect_unit #(244, 9, 2, 2) top_hls_deadlock_detect_unit_9 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_9),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_9),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_9),
        .token_in_vec(token_in_vec_9),
        .dl_detect_in(dl_detect_out),
        .origin(origin[9]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_9),
        .out_chan_dep_data(out_chan_dep_data_9),
        .token_out_vec(token_out_vec_9),
        .dl_detect_out(dl_in_vec[9]));

    assign proc_9_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L3_in_x0_U0.fifo_B_in_blk_n);
    assign proc_9_data_PIPO_blk[0] = 1'b0;
    assign proc_9_start_FIFO_blk[0] = 1'b0;
    assign proc_9_TLF_FIFO_blk[0] = 1'b0;
    assign proc_9_input_sync_blk[0] = 1'b0;
    assign proc_9_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_9[0] = dl_detect_out ? proc_dep_vld_vec_9_reg[0] : (proc_9_data_FIFO_blk[0] | proc_9_data_PIPO_blk[0] | proc_9_start_FIFO_blk[0] | proc_9_TLF_FIFO_blk[0] | proc_9_input_sync_blk[0] | proc_9_output_sync_blk[0]);
    assign proc_9_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L3_in_x0_U0.fifo_B_local_out_blk_n);
    assign proc_9_data_PIPO_blk[1] = 1'b0;
    assign proc_9_start_FIFO_blk[1] = 1'b0;
    assign proc_9_TLF_FIFO_blk[1] = 1'b0;
    assign proc_9_input_sync_blk[1] = 1'b0;
    assign proc_9_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_9[1] = dl_detect_out ? proc_dep_vld_vec_9_reg[1] : (proc_9_data_FIFO_blk[1] | proc_9_data_PIPO_blk[1] | proc_9_start_FIFO_blk[1] | proc_9_TLF_FIFO_blk[1] | proc_9_input_sync_blk[1] | proc_9_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_9_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_9_reg <= proc_dep_vld_vec_9;
        end
    end
    assign in_chan_dep_vld_vec_9[0] = dep_chan_vld_8_9;
    assign in_chan_dep_data_vec_9[243 : 0] = dep_chan_data_8_9;
    assign token_in_vec_9[0] = token_8_9;
    assign in_chan_dep_vld_vec_9[1] = dep_chan_vld_10_9;
    assign in_chan_dep_data_vec_9[487 : 244] = dep_chan_data_10_9;
    assign token_in_vec_9[1] = token_10_9;
    assign dep_chan_vld_9_8 = out_chan_dep_vld_vec_9[0];
    assign dep_chan_data_9_8 = out_chan_dep_data_9;
    assign token_9_8 = token_out_vec_9[0];
    assign dep_chan_vld_9_10 = out_chan_dep_vld_vec_9[1];
    assign dep_chan_data_9_10 = out_chan_dep_data_9;
    assign token_9_10 = token_out_vec_9[1];

    // Process: grp_kernel0_x0_fu_114.B_IO_L2_in_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 10, 3, 3) top_hls_deadlock_detect_unit_10 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_10),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_10),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_10),
        .token_in_vec(token_in_vec_10),
        .dl_detect_in(dl_detect_out),
        .origin(origin[10]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_10),
        .out_chan_dep_data(out_chan_dep_data_10),
        .token_out_vec(token_out_vec_10),
        .dl_detect_out(dl_in_vec[10]));

    assign proc_10_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_0_x0_U0.fifo_B_B_IO_L2_in_0_x09_blk_n);
    assign proc_10_data_PIPO_blk[0] = 1'b0;
    assign proc_10_start_FIFO_blk[0] = 1'b0;
    assign proc_10_TLF_FIFO_blk[0] = 1'b0;
    assign proc_10_input_sync_blk[0] = 1'b0;
    assign proc_10_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_10[0] = dl_detect_out ? proc_dep_vld_vec_10_reg[0] : (proc_10_data_FIFO_blk[0] | proc_10_data_PIPO_blk[0] | proc_10_start_FIFO_blk[0] | proc_10_TLF_FIFO_blk[0] | proc_10_input_sync_blk[0] | proc_10_output_sync_blk[0]);
    assign proc_10_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_0_x0_U0.fifo_B_B_IO_L2_in_1_x010_blk_n);
    assign proc_10_data_PIPO_blk[1] = 1'b0;
    assign proc_10_start_FIFO_blk[1] = 1'b0;
    assign proc_10_TLF_FIFO_blk[1] = 1'b0;
    assign proc_10_input_sync_blk[1] = 1'b0;
    assign proc_10_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_10[1] = dl_detect_out ? proc_dep_vld_vec_10_reg[1] : (proc_10_data_FIFO_blk[1] | proc_10_data_PIPO_blk[1] | proc_10_start_FIFO_blk[1] | proc_10_TLF_FIFO_blk[1] | proc_10_input_sync_blk[1] | proc_10_output_sync_blk[1]);
    assign proc_10_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_0_x0_U0.fifo_B_PE_0_0_x061_blk_n);
    assign proc_10_data_PIPO_blk[2] = 1'b0;
    assign proc_10_start_FIFO_blk[2] = 1'b0;
    assign proc_10_TLF_FIFO_blk[2] = 1'b0;
    assign proc_10_input_sync_blk[2] = 1'b0;
    assign proc_10_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_10[2] = dl_detect_out ? proc_dep_vld_vec_10_reg[2] : (proc_10_data_FIFO_blk[2] | proc_10_data_PIPO_blk[2] | proc_10_start_FIFO_blk[2] | proc_10_TLF_FIFO_blk[2] | proc_10_input_sync_blk[2] | proc_10_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_10_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_10_reg <= proc_dep_vld_vec_10;
        end
    end
    assign in_chan_dep_vld_vec_10[0] = dep_chan_vld_9_10;
    assign in_chan_dep_data_vec_10[243 : 0] = dep_chan_data_9_10;
    assign token_in_vec_10[0] = token_9_10;
    assign in_chan_dep_vld_vec_10[1] = dep_chan_vld_11_10;
    assign in_chan_dep_data_vec_10[487 : 244] = dep_chan_data_11_10;
    assign token_in_vec_10[1] = token_11_10;
    assign in_chan_dep_vld_vec_10[2] = dep_chan_vld_28_10;
    assign in_chan_dep_data_vec_10[731 : 488] = dep_chan_data_28_10;
    assign token_in_vec_10[2] = token_28_10;
    assign dep_chan_vld_10_9 = out_chan_dep_vld_vec_10[0];
    assign dep_chan_data_10_9 = out_chan_dep_data_10;
    assign token_10_9 = token_out_vec_10[0];
    assign dep_chan_vld_10_11 = out_chan_dep_vld_vec_10[1];
    assign dep_chan_data_10_11 = out_chan_dep_data_10;
    assign token_10_11 = token_out_vec_10[1];
    assign dep_chan_vld_10_28 = out_chan_dep_vld_vec_10[2];
    assign dep_chan_data_10_28 = out_chan_dep_data_10;
    assign token_10_28 = token_out_vec_10[2];

    // Process: grp_kernel0_x0_fu_114.B_IO_L2_in_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 11, 3, 3) top_hls_deadlock_detect_unit_11 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_11),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_11),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_11),
        .token_in_vec(token_in_vec_11),
        .dl_detect_in(dl_detect_out),
        .origin(origin[11]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_11),
        .out_chan_dep_data(out_chan_dep_data_11),
        .token_out_vec(token_out_vec_11),
        .dl_detect_out(dl_in_vec[11]));

    assign proc_11_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_1_x0_U0.fifo_B_B_IO_L2_in_1_x010_blk_n);
    assign proc_11_data_PIPO_blk[0] = 1'b0;
    assign proc_11_start_FIFO_blk[0] = 1'b0;
    assign proc_11_TLF_FIFO_blk[0] = 1'b0;
    assign proc_11_input_sync_blk[0] = 1'b0;
    assign proc_11_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_11[0] = dl_detect_out ? proc_dep_vld_vec_11_reg[0] : (proc_11_data_FIFO_blk[0] | proc_11_data_PIPO_blk[0] | proc_11_start_FIFO_blk[0] | proc_11_TLF_FIFO_blk[0] | proc_11_input_sync_blk[0] | proc_11_output_sync_blk[0]);
    assign proc_11_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_1_x0_U0.fifo_B_B_IO_L2_in_2_x011_blk_n);
    assign proc_11_data_PIPO_blk[1] = 1'b0;
    assign proc_11_start_FIFO_blk[1] = 1'b0;
    assign proc_11_TLF_FIFO_blk[1] = 1'b0;
    assign proc_11_input_sync_blk[1] = 1'b0;
    assign proc_11_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_11[1] = dl_detect_out ? proc_dep_vld_vec_11_reg[1] : (proc_11_data_FIFO_blk[1] | proc_11_data_PIPO_blk[1] | proc_11_start_FIFO_blk[1] | proc_11_TLF_FIFO_blk[1] | proc_11_input_sync_blk[1] | proc_11_output_sync_blk[1]);
    assign proc_11_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_1_x0_U0.fifo_B_PE_0_1_x066_blk_n);
    assign proc_11_data_PIPO_blk[2] = 1'b0;
    assign proc_11_start_FIFO_blk[2] = 1'b0;
    assign proc_11_TLF_FIFO_blk[2] = 1'b0;
    assign proc_11_input_sync_blk[2] = 1'b0;
    assign proc_11_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_11[2] = dl_detect_out ? proc_dep_vld_vec_11_reg[2] : (proc_11_data_FIFO_blk[2] | proc_11_data_PIPO_blk[2] | proc_11_start_FIFO_blk[2] | proc_11_TLF_FIFO_blk[2] | proc_11_input_sync_blk[2] | proc_11_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_11_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_11_reg <= proc_dep_vld_vec_11;
        end
    end
    assign in_chan_dep_vld_vec_11[0] = dep_chan_vld_10_11;
    assign in_chan_dep_data_vec_11[243 : 0] = dep_chan_data_10_11;
    assign token_in_vec_11[0] = token_10_11;
    assign in_chan_dep_vld_vec_11[1] = dep_chan_vld_12_11;
    assign in_chan_dep_data_vec_11[487 : 244] = dep_chan_data_12_11;
    assign token_in_vec_11[1] = token_12_11;
    assign in_chan_dep_vld_vec_11[2] = dep_chan_vld_29_11;
    assign in_chan_dep_data_vec_11[731 : 488] = dep_chan_data_29_11;
    assign token_in_vec_11[2] = token_29_11;
    assign dep_chan_vld_11_10 = out_chan_dep_vld_vec_11[0];
    assign dep_chan_data_11_10 = out_chan_dep_data_11;
    assign token_11_10 = token_out_vec_11[0];
    assign dep_chan_vld_11_12 = out_chan_dep_vld_vec_11[1];
    assign dep_chan_data_11_12 = out_chan_dep_data_11;
    assign token_11_12 = token_out_vec_11[1];
    assign dep_chan_vld_11_29 = out_chan_dep_vld_vec_11[2];
    assign dep_chan_data_11_29 = out_chan_dep_data_11;
    assign token_11_29 = token_out_vec_11[2];

    // Process: grp_kernel0_x0_fu_114.B_IO_L2_in_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 12, 3, 3) top_hls_deadlock_detect_unit_12 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_12),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_12),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_12),
        .token_in_vec(token_in_vec_12),
        .dl_detect_in(dl_detect_out),
        .origin(origin[12]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_12),
        .out_chan_dep_data(out_chan_dep_data_12),
        .token_out_vec(token_out_vec_12),
        .dl_detect_out(dl_in_vec[12]));

    assign proc_12_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_2_x0_U0.fifo_B_B_IO_L2_in_2_x011_blk_n);
    assign proc_12_data_PIPO_blk[0] = 1'b0;
    assign proc_12_start_FIFO_blk[0] = 1'b0;
    assign proc_12_TLF_FIFO_blk[0] = 1'b0;
    assign proc_12_input_sync_blk[0] = 1'b0;
    assign proc_12_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_12[0] = dl_detect_out ? proc_dep_vld_vec_12_reg[0] : (proc_12_data_FIFO_blk[0] | proc_12_data_PIPO_blk[0] | proc_12_start_FIFO_blk[0] | proc_12_TLF_FIFO_blk[0] | proc_12_input_sync_blk[0] | proc_12_output_sync_blk[0]);
    assign proc_12_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_2_x0_U0.fifo_B_B_IO_L2_in_3_x012_blk_n);
    assign proc_12_data_PIPO_blk[1] = 1'b0;
    assign proc_12_start_FIFO_blk[1] = 1'b0;
    assign proc_12_TLF_FIFO_blk[1] = 1'b0;
    assign proc_12_input_sync_blk[1] = 1'b0;
    assign proc_12_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_12[1] = dl_detect_out ? proc_dep_vld_vec_12_reg[1] : (proc_12_data_FIFO_blk[1] | proc_12_data_PIPO_blk[1] | proc_12_start_FIFO_blk[1] | proc_12_TLF_FIFO_blk[1] | proc_12_input_sync_blk[1] | proc_12_output_sync_blk[1]);
    assign proc_12_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_2_x0_U0.fifo_B_PE_0_2_x071_blk_n);
    assign proc_12_data_PIPO_blk[2] = 1'b0;
    assign proc_12_start_FIFO_blk[2] = 1'b0;
    assign proc_12_TLF_FIFO_blk[2] = 1'b0;
    assign proc_12_input_sync_blk[2] = 1'b0;
    assign proc_12_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_12[2] = dl_detect_out ? proc_dep_vld_vec_12_reg[2] : (proc_12_data_FIFO_blk[2] | proc_12_data_PIPO_blk[2] | proc_12_start_FIFO_blk[2] | proc_12_TLF_FIFO_blk[2] | proc_12_input_sync_blk[2] | proc_12_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_12_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_12_reg <= proc_dep_vld_vec_12;
        end
    end
    assign in_chan_dep_vld_vec_12[0] = dep_chan_vld_11_12;
    assign in_chan_dep_data_vec_12[243 : 0] = dep_chan_data_11_12;
    assign token_in_vec_12[0] = token_11_12;
    assign in_chan_dep_vld_vec_12[1] = dep_chan_vld_13_12;
    assign in_chan_dep_data_vec_12[487 : 244] = dep_chan_data_13_12;
    assign token_in_vec_12[1] = token_13_12;
    assign in_chan_dep_vld_vec_12[2] = dep_chan_vld_30_12;
    assign in_chan_dep_data_vec_12[731 : 488] = dep_chan_data_30_12;
    assign token_in_vec_12[2] = token_30_12;
    assign dep_chan_vld_12_11 = out_chan_dep_vld_vec_12[0];
    assign dep_chan_data_12_11 = out_chan_dep_data_12;
    assign token_12_11 = token_out_vec_12[0];
    assign dep_chan_vld_12_13 = out_chan_dep_vld_vec_12[1];
    assign dep_chan_data_12_13 = out_chan_dep_data_12;
    assign token_12_13 = token_out_vec_12[1];
    assign dep_chan_vld_12_30 = out_chan_dep_vld_vec_12[2];
    assign dep_chan_data_12_30 = out_chan_dep_data_12;
    assign token_12_30 = token_out_vec_12[2];

    // Process: grp_kernel0_x0_fu_114.B_IO_L2_in_3_x0_U0
    top_hls_deadlock_detect_unit #(244, 13, 3, 3) top_hls_deadlock_detect_unit_13 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_13),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_13),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_13),
        .token_in_vec(token_in_vec_13),
        .dl_detect_in(dl_detect_out),
        .origin(origin[13]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_13),
        .out_chan_dep_data(out_chan_dep_data_13),
        .token_out_vec(token_out_vec_13),
        .dl_detect_out(dl_in_vec[13]));

    assign proc_13_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_3_x0_U0.fifo_B_B_IO_L2_in_3_x012_blk_n);
    assign proc_13_data_PIPO_blk[0] = 1'b0;
    assign proc_13_start_FIFO_blk[0] = 1'b0;
    assign proc_13_TLF_FIFO_blk[0] = 1'b0;
    assign proc_13_input_sync_blk[0] = 1'b0;
    assign proc_13_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_13[0] = dl_detect_out ? proc_dep_vld_vec_13_reg[0] : (proc_13_data_FIFO_blk[0] | proc_13_data_PIPO_blk[0] | proc_13_start_FIFO_blk[0] | proc_13_TLF_FIFO_blk[0] | proc_13_input_sync_blk[0] | proc_13_output_sync_blk[0]);
    assign proc_13_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_3_x0_U0.fifo_B_B_IO_L2_in_4_x013_blk_n);
    assign proc_13_data_PIPO_blk[1] = 1'b0;
    assign proc_13_start_FIFO_blk[1] = 1'b0;
    assign proc_13_TLF_FIFO_blk[1] = 1'b0;
    assign proc_13_input_sync_blk[1] = 1'b0;
    assign proc_13_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_13[1] = dl_detect_out ? proc_dep_vld_vec_13_reg[1] : (proc_13_data_FIFO_blk[1] | proc_13_data_PIPO_blk[1] | proc_13_start_FIFO_blk[1] | proc_13_TLF_FIFO_blk[1] | proc_13_input_sync_blk[1] | proc_13_output_sync_blk[1]);
    assign proc_13_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_3_x0_U0.fifo_B_PE_0_3_x076_blk_n);
    assign proc_13_data_PIPO_blk[2] = 1'b0;
    assign proc_13_start_FIFO_blk[2] = 1'b0;
    assign proc_13_TLF_FIFO_blk[2] = 1'b0;
    assign proc_13_input_sync_blk[2] = 1'b0;
    assign proc_13_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_13[2] = dl_detect_out ? proc_dep_vld_vec_13_reg[2] : (proc_13_data_FIFO_blk[2] | proc_13_data_PIPO_blk[2] | proc_13_start_FIFO_blk[2] | proc_13_TLF_FIFO_blk[2] | proc_13_input_sync_blk[2] | proc_13_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_13_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_13_reg <= proc_dep_vld_vec_13;
        end
    end
    assign in_chan_dep_vld_vec_13[0] = dep_chan_vld_12_13;
    assign in_chan_dep_data_vec_13[243 : 0] = dep_chan_data_12_13;
    assign token_in_vec_13[0] = token_12_13;
    assign in_chan_dep_vld_vec_13[1] = dep_chan_vld_14_13;
    assign in_chan_dep_data_vec_13[487 : 244] = dep_chan_data_14_13;
    assign token_in_vec_13[1] = token_14_13;
    assign in_chan_dep_vld_vec_13[2] = dep_chan_vld_31_13;
    assign in_chan_dep_data_vec_13[731 : 488] = dep_chan_data_31_13;
    assign token_in_vec_13[2] = token_31_13;
    assign dep_chan_vld_13_12 = out_chan_dep_vld_vec_13[0];
    assign dep_chan_data_13_12 = out_chan_dep_data_13;
    assign token_13_12 = token_out_vec_13[0];
    assign dep_chan_vld_13_14 = out_chan_dep_vld_vec_13[1];
    assign dep_chan_data_13_14 = out_chan_dep_data_13;
    assign token_13_14 = token_out_vec_13[1];
    assign dep_chan_vld_13_31 = out_chan_dep_vld_vec_13[2];
    assign dep_chan_data_13_31 = out_chan_dep_data_13;
    assign token_13_31 = token_out_vec_13[2];

    // Process: grp_kernel0_x0_fu_114.B_IO_L2_in_4_x0_U0
    top_hls_deadlock_detect_unit #(244, 14, 3, 3) top_hls_deadlock_detect_unit_14 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_14),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_14),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_14),
        .token_in_vec(token_in_vec_14),
        .dl_detect_in(dl_detect_out),
        .origin(origin[14]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_14),
        .out_chan_dep_data(out_chan_dep_data_14),
        .token_out_vec(token_out_vec_14),
        .dl_detect_out(dl_in_vec[14]));

    assign proc_14_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_4_x0_U0.fifo_B_B_IO_L2_in_4_x013_blk_n);
    assign proc_14_data_PIPO_blk[0] = 1'b0;
    assign proc_14_start_FIFO_blk[0] = 1'b0;
    assign proc_14_TLF_FIFO_blk[0] = 1'b0;
    assign proc_14_input_sync_blk[0] = 1'b0;
    assign proc_14_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_14[0] = dl_detect_out ? proc_dep_vld_vec_14_reg[0] : (proc_14_data_FIFO_blk[0] | proc_14_data_PIPO_blk[0] | proc_14_start_FIFO_blk[0] | proc_14_TLF_FIFO_blk[0] | proc_14_input_sync_blk[0] | proc_14_output_sync_blk[0]);
    assign proc_14_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_4_x0_U0.fifo_B_B_IO_L2_in_5_x014_blk_n);
    assign proc_14_data_PIPO_blk[1] = 1'b0;
    assign proc_14_start_FIFO_blk[1] = 1'b0;
    assign proc_14_TLF_FIFO_blk[1] = 1'b0;
    assign proc_14_input_sync_blk[1] = 1'b0;
    assign proc_14_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_14[1] = dl_detect_out ? proc_dep_vld_vec_14_reg[1] : (proc_14_data_FIFO_blk[1] | proc_14_data_PIPO_blk[1] | proc_14_start_FIFO_blk[1] | proc_14_TLF_FIFO_blk[1] | proc_14_input_sync_blk[1] | proc_14_output_sync_blk[1]);
    assign proc_14_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_4_x0_U0.fifo_B_PE_0_4_x081_blk_n);
    assign proc_14_data_PIPO_blk[2] = 1'b0;
    assign proc_14_start_FIFO_blk[2] = 1'b0;
    assign proc_14_TLF_FIFO_blk[2] = 1'b0;
    assign proc_14_input_sync_blk[2] = 1'b0;
    assign proc_14_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_14[2] = dl_detect_out ? proc_dep_vld_vec_14_reg[2] : (proc_14_data_FIFO_blk[2] | proc_14_data_PIPO_blk[2] | proc_14_start_FIFO_blk[2] | proc_14_TLF_FIFO_blk[2] | proc_14_input_sync_blk[2] | proc_14_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_14_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_14_reg <= proc_dep_vld_vec_14;
        end
    end
    assign in_chan_dep_vld_vec_14[0] = dep_chan_vld_13_14;
    assign in_chan_dep_data_vec_14[243 : 0] = dep_chan_data_13_14;
    assign token_in_vec_14[0] = token_13_14;
    assign in_chan_dep_vld_vec_14[1] = dep_chan_vld_15_14;
    assign in_chan_dep_data_vec_14[487 : 244] = dep_chan_data_15_14;
    assign token_in_vec_14[1] = token_15_14;
    assign in_chan_dep_vld_vec_14[2] = dep_chan_vld_32_14;
    assign in_chan_dep_data_vec_14[731 : 488] = dep_chan_data_32_14;
    assign token_in_vec_14[2] = token_32_14;
    assign dep_chan_vld_14_13 = out_chan_dep_vld_vec_14[0];
    assign dep_chan_data_14_13 = out_chan_dep_data_14;
    assign token_14_13 = token_out_vec_14[0];
    assign dep_chan_vld_14_15 = out_chan_dep_vld_vec_14[1];
    assign dep_chan_data_14_15 = out_chan_dep_data_14;
    assign token_14_15 = token_out_vec_14[1];
    assign dep_chan_vld_14_32 = out_chan_dep_vld_vec_14[2];
    assign dep_chan_data_14_32 = out_chan_dep_data_14;
    assign token_14_32 = token_out_vec_14[2];

    // Process: grp_kernel0_x0_fu_114.B_IO_L2_in_5_x0_U0
    top_hls_deadlock_detect_unit #(244, 15, 3, 3) top_hls_deadlock_detect_unit_15 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_15),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_15),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_15),
        .token_in_vec(token_in_vec_15),
        .dl_detect_in(dl_detect_out),
        .origin(origin[15]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_15),
        .out_chan_dep_data(out_chan_dep_data_15),
        .token_out_vec(token_out_vec_15),
        .dl_detect_out(dl_in_vec[15]));

    assign proc_15_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_5_x0_U0.fifo_B_B_IO_L2_in_5_x014_blk_n);
    assign proc_15_data_PIPO_blk[0] = 1'b0;
    assign proc_15_start_FIFO_blk[0] = 1'b0;
    assign proc_15_TLF_FIFO_blk[0] = 1'b0;
    assign proc_15_input_sync_blk[0] = 1'b0;
    assign proc_15_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_15[0] = dl_detect_out ? proc_dep_vld_vec_15_reg[0] : (proc_15_data_FIFO_blk[0] | proc_15_data_PIPO_blk[0] | proc_15_start_FIFO_blk[0] | proc_15_TLF_FIFO_blk[0] | proc_15_input_sync_blk[0] | proc_15_output_sync_blk[0]);
    assign proc_15_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_5_x0_U0.fifo_B_B_IO_L2_in_6_x015_blk_n);
    assign proc_15_data_PIPO_blk[1] = 1'b0;
    assign proc_15_start_FIFO_blk[1] = 1'b0;
    assign proc_15_TLF_FIFO_blk[1] = 1'b0;
    assign proc_15_input_sync_blk[1] = 1'b0;
    assign proc_15_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_15[1] = dl_detect_out ? proc_dep_vld_vec_15_reg[1] : (proc_15_data_FIFO_blk[1] | proc_15_data_PIPO_blk[1] | proc_15_start_FIFO_blk[1] | proc_15_TLF_FIFO_blk[1] | proc_15_input_sync_blk[1] | proc_15_output_sync_blk[1]);
    assign proc_15_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_5_x0_U0.fifo_B_PE_0_5_x086_blk_n);
    assign proc_15_data_PIPO_blk[2] = 1'b0;
    assign proc_15_start_FIFO_blk[2] = 1'b0;
    assign proc_15_TLF_FIFO_blk[2] = 1'b0;
    assign proc_15_input_sync_blk[2] = 1'b0;
    assign proc_15_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_15[2] = dl_detect_out ? proc_dep_vld_vec_15_reg[2] : (proc_15_data_FIFO_blk[2] | proc_15_data_PIPO_blk[2] | proc_15_start_FIFO_blk[2] | proc_15_TLF_FIFO_blk[2] | proc_15_input_sync_blk[2] | proc_15_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_15_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_15_reg <= proc_dep_vld_vec_15;
        end
    end
    assign in_chan_dep_vld_vec_15[0] = dep_chan_vld_14_15;
    assign in_chan_dep_data_vec_15[243 : 0] = dep_chan_data_14_15;
    assign token_in_vec_15[0] = token_14_15;
    assign in_chan_dep_vld_vec_15[1] = dep_chan_vld_16_15;
    assign in_chan_dep_data_vec_15[487 : 244] = dep_chan_data_16_15;
    assign token_in_vec_15[1] = token_16_15;
    assign in_chan_dep_vld_vec_15[2] = dep_chan_vld_33_15;
    assign in_chan_dep_data_vec_15[731 : 488] = dep_chan_data_33_15;
    assign token_in_vec_15[2] = token_33_15;
    assign dep_chan_vld_15_14 = out_chan_dep_vld_vec_15[0];
    assign dep_chan_data_15_14 = out_chan_dep_data_15;
    assign token_15_14 = token_out_vec_15[0];
    assign dep_chan_vld_15_16 = out_chan_dep_vld_vec_15[1];
    assign dep_chan_data_15_16 = out_chan_dep_data_15;
    assign token_15_16 = token_out_vec_15[1];
    assign dep_chan_vld_15_33 = out_chan_dep_vld_vec_15[2];
    assign dep_chan_data_15_33 = out_chan_dep_data_15;
    assign token_15_33 = token_out_vec_15[2];

    // Process: grp_kernel0_x0_fu_114.B_IO_L2_in_6_x0_U0
    top_hls_deadlock_detect_unit #(244, 16, 3, 3) top_hls_deadlock_detect_unit_16 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_16),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_16),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_16),
        .token_in_vec(token_in_vec_16),
        .dl_detect_in(dl_detect_out),
        .origin(origin[16]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_16),
        .out_chan_dep_data(out_chan_dep_data_16),
        .token_out_vec(token_out_vec_16),
        .dl_detect_out(dl_in_vec[16]));

    assign proc_16_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_6_x0_U0.fifo_B_B_IO_L2_in_6_x015_blk_n);
    assign proc_16_data_PIPO_blk[0] = 1'b0;
    assign proc_16_start_FIFO_blk[0] = 1'b0;
    assign proc_16_TLF_FIFO_blk[0] = 1'b0;
    assign proc_16_input_sync_blk[0] = 1'b0;
    assign proc_16_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_16[0] = dl_detect_out ? proc_dep_vld_vec_16_reg[0] : (proc_16_data_FIFO_blk[0] | proc_16_data_PIPO_blk[0] | proc_16_start_FIFO_blk[0] | proc_16_TLF_FIFO_blk[0] | proc_16_input_sync_blk[0] | proc_16_output_sync_blk[0]);
    assign proc_16_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_6_x0_U0.fifo_B_B_IO_L2_in_7_x016_blk_n);
    assign proc_16_data_PIPO_blk[1] = 1'b0;
    assign proc_16_start_FIFO_blk[1] = 1'b0;
    assign proc_16_TLF_FIFO_blk[1] = 1'b0;
    assign proc_16_input_sync_blk[1] = 1'b0;
    assign proc_16_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_16[1] = dl_detect_out ? proc_dep_vld_vec_16_reg[1] : (proc_16_data_FIFO_blk[1] | proc_16_data_PIPO_blk[1] | proc_16_start_FIFO_blk[1] | proc_16_TLF_FIFO_blk[1] | proc_16_input_sync_blk[1] | proc_16_output_sync_blk[1]);
    assign proc_16_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_6_x0_U0.fifo_B_PE_0_6_x091_blk_n);
    assign proc_16_data_PIPO_blk[2] = 1'b0;
    assign proc_16_start_FIFO_blk[2] = 1'b0;
    assign proc_16_TLF_FIFO_blk[2] = 1'b0;
    assign proc_16_input_sync_blk[2] = 1'b0;
    assign proc_16_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_16[2] = dl_detect_out ? proc_dep_vld_vec_16_reg[2] : (proc_16_data_FIFO_blk[2] | proc_16_data_PIPO_blk[2] | proc_16_start_FIFO_blk[2] | proc_16_TLF_FIFO_blk[2] | proc_16_input_sync_blk[2] | proc_16_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_16_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_16_reg <= proc_dep_vld_vec_16;
        end
    end
    assign in_chan_dep_vld_vec_16[0] = dep_chan_vld_15_16;
    assign in_chan_dep_data_vec_16[243 : 0] = dep_chan_data_15_16;
    assign token_in_vec_16[0] = token_15_16;
    assign in_chan_dep_vld_vec_16[1] = dep_chan_vld_17_16;
    assign in_chan_dep_data_vec_16[487 : 244] = dep_chan_data_17_16;
    assign token_in_vec_16[1] = token_17_16;
    assign in_chan_dep_vld_vec_16[2] = dep_chan_vld_34_16;
    assign in_chan_dep_data_vec_16[731 : 488] = dep_chan_data_34_16;
    assign token_in_vec_16[2] = token_34_16;
    assign dep_chan_vld_16_15 = out_chan_dep_vld_vec_16[0];
    assign dep_chan_data_16_15 = out_chan_dep_data_16;
    assign token_16_15 = token_out_vec_16[0];
    assign dep_chan_vld_16_17 = out_chan_dep_vld_vec_16[1];
    assign dep_chan_data_16_17 = out_chan_dep_data_16;
    assign token_16_17 = token_out_vec_16[1];
    assign dep_chan_vld_16_34 = out_chan_dep_vld_vec_16[2];
    assign dep_chan_data_16_34 = out_chan_dep_data_16;
    assign token_16_34 = token_out_vec_16[2];

    // Process: grp_kernel0_x0_fu_114.B_IO_L2_in_boundary_x0_U0
    top_hls_deadlock_detect_unit #(244, 17, 2, 2) top_hls_deadlock_detect_unit_17 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_17),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_17),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_17),
        .token_in_vec(token_in_vec_17),
        .dl_detect_in(dl_detect_out),
        .origin(origin[17]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_17),
        .out_chan_dep_data(out_chan_dep_data_17),
        .token_out_vec(token_out_vec_17),
        .dl_detect_out(dl_in_vec[17]));

    assign proc_17_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_boundary_x0_U0.fifo_B_B_IO_L2_in_7_x016_blk_n);
    assign proc_17_data_PIPO_blk[0] = 1'b0;
    assign proc_17_start_FIFO_blk[0] = 1'b0;
    assign proc_17_TLF_FIFO_blk[0] = 1'b0;
    assign proc_17_input_sync_blk[0] = 1'b0;
    assign proc_17_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_17[0] = dl_detect_out ? proc_dep_vld_vec_17_reg[0] : (proc_17_data_FIFO_blk[0] | proc_17_data_PIPO_blk[0] | proc_17_start_FIFO_blk[0] | proc_17_TLF_FIFO_blk[0] | proc_17_input_sync_blk[0] | proc_17_output_sync_blk[0]);
    assign proc_17_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.B_IO_L2_in_boundary_x0_U0.fifo_B_PE_0_7_x096_blk_n);
    assign proc_17_data_PIPO_blk[1] = 1'b0;
    assign proc_17_start_FIFO_blk[1] = 1'b0;
    assign proc_17_TLF_FIFO_blk[1] = 1'b0;
    assign proc_17_input_sync_blk[1] = 1'b0;
    assign proc_17_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_17[1] = dl_detect_out ? proc_dep_vld_vec_17_reg[1] : (proc_17_data_FIFO_blk[1] | proc_17_data_PIPO_blk[1] | proc_17_start_FIFO_blk[1] | proc_17_TLF_FIFO_blk[1] | proc_17_input_sync_blk[1] | proc_17_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_17_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_17_reg <= proc_dep_vld_vec_17;
        end
    end
    assign in_chan_dep_vld_vec_17[0] = dep_chan_vld_16_17;
    assign in_chan_dep_data_vec_17[243 : 0] = dep_chan_data_16_17;
    assign token_in_vec_17[0] = token_16_17;
    assign in_chan_dep_vld_vec_17[1] = dep_chan_vld_35_17;
    assign in_chan_dep_data_vec_17[487 : 244] = dep_chan_data_35_17;
    assign token_in_vec_17[1] = token_35_17;
    assign dep_chan_vld_17_16 = out_chan_dep_vld_vec_17[0];
    assign dep_chan_data_17_16 = out_chan_dep_data_17;
    assign token_17_16 = token_out_vec_17[0];
    assign dep_chan_vld_17_35 = out_chan_dep_vld_vec_17[1];
    assign dep_chan_data_17_35 = out_chan_dep_data_17;
    assign token_17_35 = token_out_vec_17[1];

    // Process: grp_kernel0_x0_fu_114.C_IO_L3_in_serialize_x0_U0
    top_hls_deadlock_detect_unit #(244, 18, 4, 4) top_hls_deadlock_detect_unit_18 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_18),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_18),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_18),
        .token_in_vec(token_in_vec_18),
        .dl_detect_in(dl_detect_out),
        .origin(origin[18]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_18),
        .out_chan_dep_data(out_chan_dep_data_18),
        .token_out_vec(token_out_vec_18),
        .dl_detect_out(dl_in_vec[18]));

    assign proc_18_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L3_in_serialize_x0_U0.fifo_C_C_IO_L3_in_serialize_x03_blk_n);
    assign proc_18_data_PIPO_blk[0] = 1'b0;
    assign proc_18_start_FIFO_blk[0] = 1'b0;
    assign proc_18_TLF_FIFO_blk[0] = 1'b0;
    assign proc_18_input_sync_blk[0] = 1'b0;
    assign proc_18_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_18[0] = dl_detect_out ? proc_dep_vld_vec_18_reg[0] : (proc_18_data_FIFO_blk[0] | proc_18_data_PIPO_blk[0] | proc_18_start_FIFO_blk[0] | proc_18_TLF_FIFO_blk[0] | proc_18_input_sync_blk[0] | proc_18_output_sync_blk[0]);
    assign proc_18_data_FIFO_blk[1] = 1'b0;
    assign proc_18_data_PIPO_blk[1] = 1'b0;
    assign proc_18_start_FIFO_blk[1] = 1'b0;
    assign proc_18_TLF_FIFO_blk[1] = 1'b0;
    assign proc_18_input_sync_blk[1] = 1'b0 | (grp_kernel0_x0_fu_114.ap_sync_C_IO_L3_in_serialize_x0_U0_ap_ready & grp_kernel0_x0_fu_114.C_IO_L3_in_serialize_x0_U0.ap_idle & ~grp_kernel0_x0_fu_114.ap_sync_kernel0_x0_entry5_U0_ap_ready);
    assign proc_18_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_18[1] = dl_detect_out ? proc_dep_vld_vec_18_reg[1] : (proc_18_data_FIFO_blk[1] | proc_18_data_PIPO_blk[1] | proc_18_start_FIFO_blk[1] | proc_18_TLF_FIFO_blk[1] | proc_18_input_sync_blk[1] | proc_18_output_sync_blk[1]);
    assign proc_18_data_FIFO_blk[2] = 1'b0;
    assign proc_18_data_PIPO_blk[2] = 1'b0;
    assign proc_18_start_FIFO_blk[2] = 1'b0;
    assign proc_18_TLF_FIFO_blk[2] = 1'b0;
    assign proc_18_input_sync_blk[2] = 1'b0 | (grp_kernel0_x0_fu_114.ap_sync_C_IO_L3_in_serialize_x0_U0_ap_ready & grp_kernel0_x0_fu_114.C_IO_L3_in_serialize_x0_U0.ap_idle & ~grp_kernel0_x0_fu_114.ap_sync_A_IO_L3_in_serialize_x0_U0_ap_ready);
    assign proc_18_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_18[2] = dl_detect_out ? proc_dep_vld_vec_18_reg[2] : (proc_18_data_FIFO_blk[2] | proc_18_data_PIPO_blk[2] | proc_18_start_FIFO_blk[2] | proc_18_TLF_FIFO_blk[2] | proc_18_input_sync_blk[2] | proc_18_output_sync_blk[2]);
    assign proc_18_data_FIFO_blk[3] = 1'b0;
    assign proc_18_data_PIPO_blk[3] = 1'b0;
    assign proc_18_start_FIFO_blk[3] = 1'b0;
    assign proc_18_TLF_FIFO_blk[3] = 1'b0;
    assign proc_18_input_sync_blk[3] = 1'b0 | (grp_kernel0_x0_fu_114.ap_sync_C_IO_L3_in_serialize_x0_U0_ap_ready & grp_kernel0_x0_fu_114.C_IO_L3_in_serialize_x0_U0.ap_idle & ~grp_kernel0_x0_fu_114.ap_sync_B_IO_L3_in_serialize_x0_U0_ap_ready);
    assign proc_18_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_18[3] = dl_detect_out ? proc_dep_vld_vec_18_reg[3] : (proc_18_data_FIFO_blk[3] | proc_18_data_PIPO_blk[3] | proc_18_start_FIFO_blk[3] | proc_18_TLF_FIFO_blk[3] | proc_18_input_sync_blk[3] | proc_18_output_sync_blk[3]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_18_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_18_reg <= proc_dep_vld_vec_18;
        end
    end
    assign in_chan_dep_vld_vec_18[0] = dep_chan_vld_0_18;
    assign in_chan_dep_data_vec_18[243 : 0] = dep_chan_data_0_18;
    assign token_in_vec_18[0] = token_0_18;
    assign in_chan_dep_vld_vec_18[1] = dep_chan_vld_2_18;
    assign in_chan_dep_data_vec_18[487 : 244] = dep_chan_data_2_18;
    assign token_in_vec_18[1] = token_2_18;
    assign in_chan_dep_vld_vec_18[2] = dep_chan_vld_8_18;
    assign in_chan_dep_data_vec_18[731 : 488] = dep_chan_data_8_18;
    assign token_in_vec_18[2] = token_8_18;
    assign in_chan_dep_vld_vec_18[3] = dep_chan_vld_19_18;
    assign in_chan_dep_data_vec_18[975 : 732] = dep_chan_data_19_18;
    assign token_in_vec_18[3] = token_19_18;
    assign dep_chan_vld_18_19 = out_chan_dep_vld_vec_18[0];
    assign dep_chan_data_18_19 = out_chan_dep_data_18;
    assign token_18_19 = token_out_vec_18[0];
    assign dep_chan_vld_18_0 = out_chan_dep_vld_vec_18[1];
    assign dep_chan_data_18_0 = out_chan_dep_data_18;
    assign token_18_0 = token_out_vec_18[1];
    assign dep_chan_vld_18_2 = out_chan_dep_vld_vec_18[2];
    assign dep_chan_data_18_2 = out_chan_dep_data_18;
    assign token_18_2 = token_out_vec_18[2];
    assign dep_chan_vld_18_8 = out_chan_dep_vld_vec_18[3];
    assign dep_chan_data_18_8 = out_chan_dep_data_18;
    assign token_18_8 = token_out_vec_18[3];

    // Process: grp_kernel0_x0_fu_114.C_IO_L3_in_x0_U0
    top_hls_deadlock_detect_unit #(244, 19, 2, 2) top_hls_deadlock_detect_unit_19 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_19),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_19),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_19),
        .token_in_vec(token_in_vec_19),
        .dl_detect_in(dl_detect_out),
        .origin(origin[19]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_19),
        .out_chan_dep_data(out_chan_dep_data_19),
        .token_out_vec(token_out_vec_19),
        .dl_detect_out(dl_in_vec[19]));

    assign proc_19_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L3_in_x0_U0.fifo_C_in_blk_n);
    assign proc_19_data_PIPO_blk[0] = 1'b0;
    assign proc_19_start_FIFO_blk[0] = 1'b0;
    assign proc_19_TLF_FIFO_blk[0] = 1'b0;
    assign proc_19_input_sync_blk[0] = 1'b0;
    assign proc_19_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_19[0] = dl_detect_out ? proc_dep_vld_vec_19_reg[0] : (proc_19_data_FIFO_blk[0] | proc_19_data_PIPO_blk[0] | proc_19_start_FIFO_blk[0] | proc_19_TLF_FIFO_blk[0] | proc_19_input_sync_blk[0] | proc_19_output_sync_blk[0]);
    assign proc_19_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L3_in_x0_U0.fifo_C_local_out_blk_n);
    assign proc_19_data_PIPO_blk[1] = 1'b0;
    assign proc_19_start_FIFO_blk[1] = 1'b0;
    assign proc_19_TLF_FIFO_blk[1] = 1'b0;
    assign proc_19_input_sync_blk[1] = 1'b0;
    assign proc_19_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_19[1] = dl_detect_out ? proc_dep_vld_vec_19_reg[1] : (proc_19_data_FIFO_blk[1] | proc_19_data_PIPO_blk[1] | proc_19_start_FIFO_blk[1] | proc_19_TLF_FIFO_blk[1] | proc_19_input_sync_blk[1] | proc_19_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_19_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_19_reg <= proc_dep_vld_vec_19;
        end
    end
    assign in_chan_dep_vld_vec_19[0] = dep_chan_vld_18_19;
    assign in_chan_dep_data_vec_19[243 : 0] = dep_chan_data_18_19;
    assign token_in_vec_19[0] = token_18_19;
    assign in_chan_dep_vld_vec_19[1] = dep_chan_vld_20_19;
    assign in_chan_dep_data_vec_19[487 : 244] = dep_chan_data_20_19;
    assign token_in_vec_19[1] = token_20_19;
    assign dep_chan_vld_19_18 = out_chan_dep_vld_vec_19[0];
    assign dep_chan_data_19_18 = out_chan_dep_data_19;
    assign token_19_18 = token_out_vec_19[0];
    assign dep_chan_vld_19_20 = out_chan_dep_vld_vec_19[1];
    assign dep_chan_data_19_20 = out_chan_dep_data_19;
    assign token_19_20 = token_out_vec_19[1];

    // Process: grp_kernel0_x0_fu_114.C_IO_L2_in_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 20, 3, 3) top_hls_deadlock_detect_unit_20 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_20),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_20),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_20),
        .token_in_vec(token_in_vec_20),
        .dl_detect_in(dl_detect_out),
        .origin(origin[20]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_20),
        .out_chan_dep_data(out_chan_dep_data_20),
        .token_out_vec(token_out_vec_20),
        .dl_detect_out(dl_in_vec[20]));

    assign proc_20_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_0_x0_U0.fifo_C_C_IO_L2_in_0_x017_blk_n);
    assign proc_20_data_PIPO_blk[0] = 1'b0;
    assign proc_20_start_FIFO_blk[0] = 1'b0;
    assign proc_20_TLF_FIFO_blk[0] = 1'b0;
    assign proc_20_input_sync_blk[0] = 1'b0;
    assign proc_20_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_20[0] = dl_detect_out ? proc_dep_vld_vec_20_reg[0] : (proc_20_data_FIFO_blk[0] | proc_20_data_PIPO_blk[0] | proc_20_start_FIFO_blk[0] | proc_20_TLF_FIFO_blk[0] | proc_20_input_sync_blk[0] | proc_20_output_sync_blk[0]);
    assign proc_20_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_0_x0_U0.fifo_C_C_IO_L2_in_1_x018_blk_n);
    assign proc_20_data_PIPO_blk[1] = 1'b0;
    assign proc_20_start_FIFO_blk[1] = 1'b0;
    assign proc_20_TLF_FIFO_blk[1] = 1'b0;
    assign proc_20_input_sync_blk[1] = 1'b0;
    assign proc_20_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_20[1] = dl_detect_out ? proc_dep_vld_vec_20_reg[1] : (proc_20_data_FIFO_blk[1] | proc_20_data_PIPO_blk[1] | proc_20_start_FIFO_blk[1] | proc_20_TLF_FIFO_blk[1] | proc_20_input_sync_blk[1] | proc_20_output_sync_blk[1]);
    assign proc_20_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_0_x0_U0.fifo_C_PE_0_0_x0101_blk_n);
    assign proc_20_data_PIPO_blk[2] = 1'b0;
    assign proc_20_start_FIFO_blk[2] = 1'b0;
    assign proc_20_TLF_FIFO_blk[2] = 1'b0;
    assign proc_20_input_sync_blk[2] = 1'b0;
    assign proc_20_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_20[2] = dl_detect_out ? proc_dep_vld_vec_20_reg[2] : (proc_20_data_FIFO_blk[2] | proc_20_data_PIPO_blk[2] | proc_20_start_FIFO_blk[2] | proc_20_TLF_FIFO_blk[2] | proc_20_input_sync_blk[2] | proc_20_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_20_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_20_reg <= proc_dep_vld_vec_20;
        end
    end
    assign in_chan_dep_vld_vec_20[0] = dep_chan_vld_19_20;
    assign in_chan_dep_data_vec_20[243 : 0] = dep_chan_data_19_20;
    assign token_in_vec_20[0] = token_19_20;
    assign in_chan_dep_vld_vec_20[1] = dep_chan_vld_21_20;
    assign in_chan_dep_data_vec_20[487 : 244] = dep_chan_data_21_20;
    assign token_in_vec_20[1] = token_21_20;
    assign in_chan_dep_vld_vec_20[2] = dep_chan_vld_28_20;
    assign in_chan_dep_data_vec_20[731 : 488] = dep_chan_data_28_20;
    assign token_in_vec_20[2] = token_28_20;
    assign dep_chan_vld_20_19 = out_chan_dep_vld_vec_20[0];
    assign dep_chan_data_20_19 = out_chan_dep_data_20;
    assign token_20_19 = token_out_vec_20[0];
    assign dep_chan_vld_20_21 = out_chan_dep_vld_vec_20[1];
    assign dep_chan_data_20_21 = out_chan_dep_data_20;
    assign token_20_21 = token_out_vec_20[1];
    assign dep_chan_vld_20_28 = out_chan_dep_vld_vec_20[2];
    assign dep_chan_data_20_28 = out_chan_dep_data_20;
    assign token_20_28 = token_out_vec_20[2];

    // Process: grp_kernel0_x0_fu_114.C_IO_L2_in_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 21, 3, 3) top_hls_deadlock_detect_unit_21 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_21),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_21),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_21),
        .token_in_vec(token_in_vec_21),
        .dl_detect_in(dl_detect_out),
        .origin(origin[21]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_21),
        .out_chan_dep_data(out_chan_dep_data_21),
        .token_out_vec(token_out_vec_21),
        .dl_detect_out(dl_in_vec[21]));

    assign proc_21_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_1_x0_U0.fifo_C_C_IO_L2_in_1_x018_blk_n);
    assign proc_21_data_PIPO_blk[0] = 1'b0;
    assign proc_21_start_FIFO_blk[0] = 1'b0;
    assign proc_21_TLF_FIFO_blk[0] = 1'b0;
    assign proc_21_input_sync_blk[0] = 1'b0;
    assign proc_21_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_21[0] = dl_detect_out ? proc_dep_vld_vec_21_reg[0] : (proc_21_data_FIFO_blk[0] | proc_21_data_PIPO_blk[0] | proc_21_start_FIFO_blk[0] | proc_21_TLF_FIFO_blk[0] | proc_21_input_sync_blk[0] | proc_21_output_sync_blk[0]);
    assign proc_21_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_1_x0_U0.fifo_C_C_IO_L2_in_2_x019_blk_n);
    assign proc_21_data_PIPO_blk[1] = 1'b0;
    assign proc_21_start_FIFO_blk[1] = 1'b0;
    assign proc_21_TLF_FIFO_blk[1] = 1'b0;
    assign proc_21_input_sync_blk[1] = 1'b0;
    assign proc_21_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_21[1] = dl_detect_out ? proc_dep_vld_vec_21_reg[1] : (proc_21_data_FIFO_blk[1] | proc_21_data_PIPO_blk[1] | proc_21_start_FIFO_blk[1] | proc_21_TLF_FIFO_blk[1] | proc_21_input_sync_blk[1] | proc_21_output_sync_blk[1]);
    assign proc_21_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_1_x0_U0.fifo_C_PE_0_1_x0106_blk_n);
    assign proc_21_data_PIPO_blk[2] = 1'b0;
    assign proc_21_start_FIFO_blk[2] = 1'b0;
    assign proc_21_TLF_FIFO_blk[2] = 1'b0;
    assign proc_21_input_sync_blk[2] = 1'b0;
    assign proc_21_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_21[2] = dl_detect_out ? proc_dep_vld_vec_21_reg[2] : (proc_21_data_FIFO_blk[2] | proc_21_data_PIPO_blk[2] | proc_21_start_FIFO_blk[2] | proc_21_TLF_FIFO_blk[2] | proc_21_input_sync_blk[2] | proc_21_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_21_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_21_reg <= proc_dep_vld_vec_21;
        end
    end
    assign in_chan_dep_vld_vec_21[0] = dep_chan_vld_20_21;
    assign in_chan_dep_data_vec_21[243 : 0] = dep_chan_data_20_21;
    assign token_in_vec_21[0] = token_20_21;
    assign in_chan_dep_vld_vec_21[1] = dep_chan_vld_22_21;
    assign in_chan_dep_data_vec_21[487 : 244] = dep_chan_data_22_21;
    assign token_in_vec_21[1] = token_22_21;
    assign in_chan_dep_vld_vec_21[2] = dep_chan_vld_29_21;
    assign in_chan_dep_data_vec_21[731 : 488] = dep_chan_data_29_21;
    assign token_in_vec_21[2] = token_29_21;
    assign dep_chan_vld_21_20 = out_chan_dep_vld_vec_21[0];
    assign dep_chan_data_21_20 = out_chan_dep_data_21;
    assign token_21_20 = token_out_vec_21[0];
    assign dep_chan_vld_21_22 = out_chan_dep_vld_vec_21[1];
    assign dep_chan_data_21_22 = out_chan_dep_data_21;
    assign token_21_22 = token_out_vec_21[1];
    assign dep_chan_vld_21_29 = out_chan_dep_vld_vec_21[2];
    assign dep_chan_data_21_29 = out_chan_dep_data_21;
    assign token_21_29 = token_out_vec_21[2];

    // Process: grp_kernel0_x0_fu_114.C_IO_L2_in_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 22, 3, 3) top_hls_deadlock_detect_unit_22 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_22),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_22),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_22),
        .token_in_vec(token_in_vec_22),
        .dl_detect_in(dl_detect_out),
        .origin(origin[22]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_22),
        .out_chan_dep_data(out_chan_dep_data_22),
        .token_out_vec(token_out_vec_22),
        .dl_detect_out(dl_in_vec[22]));

    assign proc_22_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_2_x0_U0.fifo_C_C_IO_L2_in_2_x019_blk_n);
    assign proc_22_data_PIPO_blk[0] = 1'b0;
    assign proc_22_start_FIFO_blk[0] = 1'b0;
    assign proc_22_TLF_FIFO_blk[0] = 1'b0;
    assign proc_22_input_sync_blk[0] = 1'b0;
    assign proc_22_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_22[0] = dl_detect_out ? proc_dep_vld_vec_22_reg[0] : (proc_22_data_FIFO_blk[0] | proc_22_data_PIPO_blk[0] | proc_22_start_FIFO_blk[0] | proc_22_TLF_FIFO_blk[0] | proc_22_input_sync_blk[0] | proc_22_output_sync_blk[0]);
    assign proc_22_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_2_x0_U0.fifo_C_C_IO_L2_in_3_x020_blk_n);
    assign proc_22_data_PIPO_blk[1] = 1'b0;
    assign proc_22_start_FIFO_blk[1] = 1'b0;
    assign proc_22_TLF_FIFO_blk[1] = 1'b0;
    assign proc_22_input_sync_blk[1] = 1'b0;
    assign proc_22_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_22[1] = dl_detect_out ? proc_dep_vld_vec_22_reg[1] : (proc_22_data_FIFO_blk[1] | proc_22_data_PIPO_blk[1] | proc_22_start_FIFO_blk[1] | proc_22_TLF_FIFO_blk[1] | proc_22_input_sync_blk[1] | proc_22_output_sync_blk[1]);
    assign proc_22_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_2_x0_U0.fifo_C_PE_0_2_x0111_blk_n);
    assign proc_22_data_PIPO_blk[2] = 1'b0;
    assign proc_22_start_FIFO_blk[2] = 1'b0;
    assign proc_22_TLF_FIFO_blk[2] = 1'b0;
    assign proc_22_input_sync_blk[2] = 1'b0;
    assign proc_22_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_22[2] = dl_detect_out ? proc_dep_vld_vec_22_reg[2] : (proc_22_data_FIFO_blk[2] | proc_22_data_PIPO_blk[2] | proc_22_start_FIFO_blk[2] | proc_22_TLF_FIFO_blk[2] | proc_22_input_sync_blk[2] | proc_22_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_22_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_22_reg <= proc_dep_vld_vec_22;
        end
    end
    assign in_chan_dep_vld_vec_22[0] = dep_chan_vld_21_22;
    assign in_chan_dep_data_vec_22[243 : 0] = dep_chan_data_21_22;
    assign token_in_vec_22[0] = token_21_22;
    assign in_chan_dep_vld_vec_22[1] = dep_chan_vld_23_22;
    assign in_chan_dep_data_vec_22[487 : 244] = dep_chan_data_23_22;
    assign token_in_vec_22[1] = token_23_22;
    assign in_chan_dep_vld_vec_22[2] = dep_chan_vld_30_22;
    assign in_chan_dep_data_vec_22[731 : 488] = dep_chan_data_30_22;
    assign token_in_vec_22[2] = token_30_22;
    assign dep_chan_vld_22_21 = out_chan_dep_vld_vec_22[0];
    assign dep_chan_data_22_21 = out_chan_dep_data_22;
    assign token_22_21 = token_out_vec_22[0];
    assign dep_chan_vld_22_23 = out_chan_dep_vld_vec_22[1];
    assign dep_chan_data_22_23 = out_chan_dep_data_22;
    assign token_22_23 = token_out_vec_22[1];
    assign dep_chan_vld_22_30 = out_chan_dep_vld_vec_22[2];
    assign dep_chan_data_22_30 = out_chan_dep_data_22;
    assign token_22_30 = token_out_vec_22[2];

    // Process: grp_kernel0_x0_fu_114.C_IO_L2_in_3_x0_U0
    top_hls_deadlock_detect_unit #(244, 23, 3, 3) top_hls_deadlock_detect_unit_23 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_23),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_23),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_23),
        .token_in_vec(token_in_vec_23),
        .dl_detect_in(dl_detect_out),
        .origin(origin[23]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_23),
        .out_chan_dep_data(out_chan_dep_data_23),
        .token_out_vec(token_out_vec_23),
        .dl_detect_out(dl_in_vec[23]));

    assign proc_23_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_3_x0_U0.fifo_C_C_IO_L2_in_3_x020_blk_n);
    assign proc_23_data_PIPO_blk[0] = 1'b0;
    assign proc_23_start_FIFO_blk[0] = 1'b0;
    assign proc_23_TLF_FIFO_blk[0] = 1'b0;
    assign proc_23_input_sync_blk[0] = 1'b0;
    assign proc_23_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_23[0] = dl_detect_out ? proc_dep_vld_vec_23_reg[0] : (proc_23_data_FIFO_blk[0] | proc_23_data_PIPO_blk[0] | proc_23_start_FIFO_blk[0] | proc_23_TLF_FIFO_blk[0] | proc_23_input_sync_blk[0] | proc_23_output_sync_blk[0]);
    assign proc_23_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_3_x0_U0.fifo_C_C_IO_L2_in_4_x021_blk_n);
    assign proc_23_data_PIPO_blk[1] = 1'b0;
    assign proc_23_start_FIFO_blk[1] = 1'b0;
    assign proc_23_TLF_FIFO_blk[1] = 1'b0;
    assign proc_23_input_sync_blk[1] = 1'b0;
    assign proc_23_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_23[1] = dl_detect_out ? proc_dep_vld_vec_23_reg[1] : (proc_23_data_FIFO_blk[1] | proc_23_data_PIPO_blk[1] | proc_23_start_FIFO_blk[1] | proc_23_TLF_FIFO_blk[1] | proc_23_input_sync_blk[1] | proc_23_output_sync_blk[1]);
    assign proc_23_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_3_x0_U0.fifo_C_PE_0_3_x0116_blk_n);
    assign proc_23_data_PIPO_blk[2] = 1'b0;
    assign proc_23_start_FIFO_blk[2] = 1'b0;
    assign proc_23_TLF_FIFO_blk[2] = 1'b0;
    assign proc_23_input_sync_blk[2] = 1'b0;
    assign proc_23_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_23[2] = dl_detect_out ? proc_dep_vld_vec_23_reg[2] : (proc_23_data_FIFO_blk[2] | proc_23_data_PIPO_blk[2] | proc_23_start_FIFO_blk[2] | proc_23_TLF_FIFO_blk[2] | proc_23_input_sync_blk[2] | proc_23_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_23_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_23_reg <= proc_dep_vld_vec_23;
        end
    end
    assign in_chan_dep_vld_vec_23[0] = dep_chan_vld_22_23;
    assign in_chan_dep_data_vec_23[243 : 0] = dep_chan_data_22_23;
    assign token_in_vec_23[0] = token_22_23;
    assign in_chan_dep_vld_vec_23[1] = dep_chan_vld_24_23;
    assign in_chan_dep_data_vec_23[487 : 244] = dep_chan_data_24_23;
    assign token_in_vec_23[1] = token_24_23;
    assign in_chan_dep_vld_vec_23[2] = dep_chan_vld_31_23;
    assign in_chan_dep_data_vec_23[731 : 488] = dep_chan_data_31_23;
    assign token_in_vec_23[2] = token_31_23;
    assign dep_chan_vld_23_22 = out_chan_dep_vld_vec_23[0];
    assign dep_chan_data_23_22 = out_chan_dep_data_23;
    assign token_23_22 = token_out_vec_23[0];
    assign dep_chan_vld_23_24 = out_chan_dep_vld_vec_23[1];
    assign dep_chan_data_23_24 = out_chan_dep_data_23;
    assign token_23_24 = token_out_vec_23[1];
    assign dep_chan_vld_23_31 = out_chan_dep_vld_vec_23[2];
    assign dep_chan_data_23_31 = out_chan_dep_data_23;
    assign token_23_31 = token_out_vec_23[2];

    // Process: grp_kernel0_x0_fu_114.C_IO_L2_in_4_x0_U0
    top_hls_deadlock_detect_unit #(244, 24, 3, 3) top_hls_deadlock_detect_unit_24 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_24),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_24),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_24),
        .token_in_vec(token_in_vec_24),
        .dl_detect_in(dl_detect_out),
        .origin(origin[24]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_24),
        .out_chan_dep_data(out_chan_dep_data_24),
        .token_out_vec(token_out_vec_24),
        .dl_detect_out(dl_in_vec[24]));

    assign proc_24_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_4_x0_U0.fifo_C_C_IO_L2_in_4_x021_blk_n);
    assign proc_24_data_PIPO_blk[0] = 1'b0;
    assign proc_24_start_FIFO_blk[0] = 1'b0;
    assign proc_24_TLF_FIFO_blk[0] = 1'b0;
    assign proc_24_input_sync_blk[0] = 1'b0;
    assign proc_24_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_24[0] = dl_detect_out ? proc_dep_vld_vec_24_reg[0] : (proc_24_data_FIFO_blk[0] | proc_24_data_PIPO_blk[0] | proc_24_start_FIFO_blk[0] | proc_24_TLF_FIFO_blk[0] | proc_24_input_sync_blk[0] | proc_24_output_sync_blk[0]);
    assign proc_24_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_4_x0_U0.fifo_C_C_IO_L2_in_5_x022_blk_n);
    assign proc_24_data_PIPO_blk[1] = 1'b0;
    assign proc_24_start_FIFO_blk[1] = 1'b0;
    assign proc_24_TLF_FIFO_blk[1] = 1'b0;
    assign proc_24_input_sync_blk[1] = 1'b0;
    assign proc_24_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_24[1] = dl_detect_out ? proc_dep_vld_vec_24_reg[1] : (proc_24_data_FIFO_blk[1] | proc_24_data_PIPO_blk[1] | proc_24_start_FIFO_blk[1] | proc_24_TLF_FIFO_blk[1] | proc_24_input_sync_blk[1] | proc_24_output_sync_blk[1]);
    assign proc_24_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_4_x0_U0.fifo_C_PE_0_4_x0121_blk_n);
    assign proc_24_data_PIPO_blk[2] = 1'b0;
    assign proc_24_start_FIFO_blk[2] = 1'b0;
    assign proc_24_TLF_FIFO_blk[2] = 1'b0;
    assign proc_24_input_sync_blk[2] = 1'b0;
    assign proc_24_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_24[2] = dl_detect_out ? proc_dep_vld_vec_24_reg[2] : (proc_24_data_FIFO_blk[2] | proc_24_data_PIPO_blk[2] | proc_24_start_FIFO_blk[2] | proc_24_TLF_FIFO_blk[2] | proc_24_input_sync_blk[2] | proc_24_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_24_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_24_reg <= proc_dep_vld_vec_24;
        end
    end
    assign in_chan_dep_vld_vec_24[0] = dep_chan_vld_23_24;
    assign in_chan_dep_data_vec_24[243 : 0] = dep_chan_data_23_24;
    assign token_in_vec_24[0] = token_23_24;
    assign in_chan_dep_vld_vec_24[1] = dep_chan_vld_25_24;
    assign in_chan_dep_data_vec_24[487 : 244] = dep_chan_data_25_24;
    assign token_in_vec_24[1] = token_25_24;
    assign in_chan_dep_vld_vec_24[2] = dep_chan_vld_32_24;
    assign in_chan_dep_data_vec_24[731 : 488] = dep_chan_data_32_24;
    assign token_in_vec_24[2] = token_32_24;
    assign dep_chan_vld_24_23 = out_chan_dep_vld_vec_24[0];
    assign dep_chan_data_24_23 = out_chan_dep_data_24;
    assign token_24_23 = token_out_vec_24[0];
    assign dep_chan_vld_24_25 = out_chan_dep_vld_vec_24[1];
    assign dep_chan_data_24_25 = out_chan_dep_data_24;
    assign token_24_25 = token_out_vec_24[1];
    assign dep_chan_vld_24_32 = out_chan_dep_vld_vec_24[2];
    assign dep_chan_data_24_32 = out_chan_dep_data_24;
    assign token_24_32 = token_out_vec_24[2];

    // Process: grp_kernel0_x0_fu_114.C_IO_L2_in_5_x0_U0
    top_hls_deadlock_detect_unit #(244, 25, 3, 3) top_hls_deadlock_detect_unit_25 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_25),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_25),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_25),
        .token_in_vec(token_in_vec_25),
        .dl_detect_in(dl_detect_out),
        .origin(origin[25]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_25),
        .out_chan_dep_data(out_chan_dep_data_25),
        .token_out_vec(token_out_vec_25),
        .dl_detect_out(dl_in_vec[25]));

    assign proc_25_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_5_x0_U0.fifo_C_C_IO_L2_in_5_x022_blk_n);
    assign proc_25_data_PIPO_blk[0] = 1'b0;
    assign proc_25_start_FIFO_blk[0] = 1'b0;
    assign proc_25_TLF_FIFO_blk[0] = 1'b0;
    assign proc_25_input_sync_blk[0] = 1'b0;
    assign proc_25_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_25[0] = dl_detect_out ? proc_dep_vld_vec_25_reg[0] : (proc_25_data_FIFO_blk[0] | proc_25_data_PIPO_blk[0] | proc_25_start_FIFO_blk[0] | proc_25_TLF_FIFO_blk[0] | proc_25_input_sync_blk[0] | proc_25_output_sync_blk[0]);
    assign proc_25_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_5_x0_U0.fifo_C_C_IO_L2_in_6_x023_blk_n);
    assign proc_25_data_PIPO_blk[1] = 1'b0;
    assign proc_25_start_FIFO_blk[1] = 1'b0;
    assign proc_25_TLF_FIFO_blk[1] = 1'b0;
    assign proc_25_input_sync_blk[1] = 1'b0;
    assign proc_25_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_25[1] = dl_detect_out ? proc_dep_vld_vec_25_reg[1] : (proc_25_data_FIFO_blk[1] | proc_25_data_PIPO_blk[1] | proc_25_start_FIFO_blk[1] | proc_25_TLF_FIFO_blk[1] | proc_25_input_sync_blk[1] | proc_25_output_sync_blk[1]);
    assign proc_25_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_5_x0_U0.fifo_C_PE_0_5_x0126_blk_n);
    assign proc_25_data_PIPO_blk[2] = 1'b0;
    assign proc_25_start_FIFO_blk[2] = 1'b0;
    assign proc_25_TLF_FIFO_blk[2] = 1'b0;
    assign proc_25_input_sync_blk[2] = 1'b0;
    assign proc_25_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_25[2] = dl_detect_out ? proc_dep_vld_vec_25_reg[2] : (proc_25_data_FIFO_blk[2] | proc_25_data_PIPO_blk[2] | proc_25_start_FIFO_blk[2] | proc_25_TLF_FIFO_blk[2] | proc_25_input_sync_blk[2] | proc_25_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_25_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_25_reg <= proc_dep_vld_vec_25;
        end
    end
    assign in_chan_dep_vld_vec_25[0] = dep_chan_vld_24_25;
    assign in_chan_dep_data_vec_25[243 : 0] = dep_chan_data_24_25;
    assign token_in_vec_25[0] = token_24_25;
    assign in_chan_dep_vld_vec_25[1] = dep_chan_vld_26_25;
    assign in_chan_dep_data_vec_25[487 : 244] = dep_chan_data_26_25;
    assign token_in_vec_25[1] = token_26_25;
    assign in_chan_dep_vld_vec_25[2] = dep_chan_vld_33_25;
    assign in_chan_dep_data_vec_25[731 : 488] = dep_chan_data_33_25;
    assign token_in_vec_25[2] = token_33_25;
    assign dep_chan_vld_25_24 = out_chan_dep_vld_vec_25[0];
    assign dep_chan_data_25_24 = out_chan_dep_data_25;
    assign token_25_24 = token_out_vec_25[0];
    assign dep_chan_vld_25_26 = out_chan_dep_vld_vec_25[1];
    assign dep_chan_data_25_26 = out_chan_dep_data_25;
    assign token_25_26 = token_out_vec_25[1];
    assign dep_chan_vld_25_33 = out_chan_dep_vld_vec_25[2];
    assign dep_chan_data_25_33 = out_chan_dep_data_25;
    assign token_25_33 = token_out_vec_25[2];

    // Process: grp_kernel0_x0_fu_114.C_IO_L2_in_6_x0_U0
    top_hls_deadlock_detect_unit #(244, 26, 3, 3) top_hls_deadlock_detect_unit_26 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_26),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_26),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_26),
        .token_in_vec(token_in_vec_26),
        .dl_detect_in(dl_detect_out),
        .origin(origin[26]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_26),
        .out_chan_dep_data(out_chan_dep_data_26),
        .token_out_vec(token_out_vec_26),
        .dl_detect_out(dl_in_vec[26]));

    assign proc_26_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_6_x0_U0.fifo_C_C_IO_L2_in_6_x023_blk_n);
    assign proc_26_data_PIPO_blk[0] = 1'b0;
    assign proc_26_start_FIFO_blk[0] = 1'b0;
    assign proc_26_TLF_FIFO_blk[0] = 1'b0;
    assign proc_26_input_sync_blk[0] = 1'b0;
    assign proc_26_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_26[0] = dl_detect_out ? proc_dep_vld_vec_26_reg[0] : (proc_26_data_FIFO_blk[0] | proc_26_data_PIPO_blk[0] | proc_26_start_FIFO_blk[0] | proc_26_TLF_FIFO_blk[0] | proc_26_input_sync_blk[0] | proc_26_output_sync_blk[0]);
    assign proc_26_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_6_x0_U0.fifo_C_C_IO_L2_in_7_x024_blk_n);
    assign proc_26_data_PIPO_blk[1] = 1'b0;
    assign proc_26_start_FIFO_blk[1] = 1'b0;
    assign proc_26_TLF_FIFO_blk[1] = 1'b0;
    assign proc_26_input_sync_blk[1] = 1'b0;
    assign proc_26_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_26[1] = dl_detect_out ? proc_dep_vld_vec_26_reg[1] : (proc_26_data_FIFO_blk[1] | proc_26_data_PIPO_blk[1] | proc_26_start_FIFO_blk[1] | proc_26_TLF_FIFO_blk[1] | proc_26_input_sync_blk[1] | proc_26_output_sync_blk[1]);
    assign proc_26_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_6_x0_U0.fifo_C_PE_0_6_x0131_blk_n);
    assign proc_26_data_PIPO_blk[2] = 1'b0;
    assign proc_26_start_FIFO_blk[2] = 1'b0;
    assign proc_26_TLF_FIFO_blk[2] = 1'b0;
    assign proc_26_input_sync_blk[2] = 1'b0;
    assign proc_26_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_26[2] = dl_detect_out ? proc_dep_vld_vec_26_reg[2] : (proc_26_data_FIFO_blk[2] | proc_26_data_PIPO_blk[2] | proc_26_start_FIFO_blk[2] | proc_26_TLF_FIFO_blk[2] | proc_26_input_sync_blk[2] | proc_26_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_26_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_26_reg <= proc_dep_vld_vec_26;
        end
    end
    assign in_chan_dep_vld_vec_26[0] = dep_chan_vld_25_26;
    assign in_chan_dep_data_vec_26[243 : 0] = dep_chan_data_25_26;
    assign token_in_vec_26[0] = token_25_26;
    assign in_chan_dep_vld_vec_26[1] = dep_chan_vld_27_26;
    assign in_chan_dep_data_vec_26[487 : 244] = dep_chan_data_27_26;
    assign token_in_vec_26[1] = token_27_26;
    assign in_chan_dep_vld_vec_26[2] = dep_chan_vld_34_26;
    assign in_chan_dep_data_vec_26[731 : 488] = dep_chan_data_34_26;
    assign token_in_vec_26[2] = token_34_26;
    assign dep_chan_vld_26_25 = out_chan_dep_vld_vec_26[0];
    assign dep_chan_data_26_25 = out_chan_dep_data_26;
    assign token_26_25 = token_out_vec_26[0];
    assign dep_chan_vld_26_27 = out_chan_dep_vld_vec_26[1];
    assign dep_chan_data_26_27 = out_chan_dep_data_26;
    assign token_26_27 = token_out_vec_26[1];
    assign dep_chan_vld_26_34 = out_chan_dep_vld_vec_26[2];
    assign dep_chan_data_26_34 = out_chan_dep_data_26;
    assign token_26_34 = token_out_vec_26[2];

    // Process: grp_kernel0_x0_fu_114.C_IO_L2_in_boundary_x0_U0
    top_hls_deadlock_detect_unit #(244, 27, 2, 2) top_hls_deadlock_detect_unit_27 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_27),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_27),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_27),
        .token_in_vec(token_in_vec_27),
        .dl_detect_in(dl_detect_out),
        .origin(origin[27]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_27),
        .out_chan_dep_data(out_chan_dep_data_27),
        .token_out_vec(token_out_vec_27),
        .dl_detect_out(dl_in_vec[27]));

    assign proc_27_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_boundary_x0_U0.fifo_C_C_IO_L2_in_7_x024_blk_n);
    assign proc_27_data_PIPO_blk[0] = 1'b0;
    assign proc_27_start_FIFO_blk[0] = 1'b0;
    assign proc_27_TLF_FIFO_blk[0] = 1'b0;
    assign proc_27_input_sync_blk[0] = 1'b0;
    assign proc_27_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_27[0] = dl_detect_out ? proc_dep_vld_vec_27_reg[0] : (proc_27_data_FIFO_blk[0] | proc_27_data_PIPO_blk[0] | proc_27_start_FIFO_blk[0] | proc_27_TLF_FIFO_blk[0] | proc_27_input_sync_blk[0] | proc_27_output_sync_blk[0]);
    assign proc_27_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.C_IO_L2_in_boundary_x0_U0.fifo_C_PE_0_7_x0136_blk_n);
    assign proc_27_data_PIPO_blk[1] = 1'b0;
    assign proc_27_start_FIFO_blk[1] = 1'b0;
    assign proc_27_TLF_FIFO_blk[1] = 1'b0;
    assign proc_27_input_sync_blk[1] = 1'b0;
    assign proc_27_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_27[1] = dl_detect_out ? proc_dep_vld_vec_27_reg[1] : (proc_27_data_FIFO_blk[1] | proc_27_data_PIPO_blk[1] | proc_27_start_FIFO_blk[1] | proc_27_TLF_FIFO_blk[1] | proc_27_input_sync_blk[1] | proc_27_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_27_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_27_reg <= proc_dep_vld_vec_27;
        end
    end
    assign in_chan_dep_vld_vec_27[0] = dep_chan_vld_26_27;
    assign in_chan_dep_data_vec_27[243 : 0] = dep_chan_data_26_27;
    assign token_in_vec_27[0] = token_26_27;
    assign in_chan_dep_vld_vec_27[1] = dep_chan_vld_35_27;
    assign in_chan_dep_data_vec_27[487 : 244] = dep_chan_data_35_27;
    assign token_in_vec_27[1] = token_35_27;
    assign dep_chan_vld_27_26 = out_chan_dep_vld_vec_27[0];
    assign dep_chan_data_27_26 = out_chan_dep_data_27;
    assign token_27_26 = token_out_vec_27[0];
    assign dep_chan_vld_27_35 = out_chan_dep_vld_vec_27[1];
    assign dep_chan_data_27_35 = out_chan_dep_data_27;
    assign token_27_35 = token_out_vec_27[1];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_0_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 28, 6, 6) top_hls_deadlock_detect_unit_28 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_28),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_28),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_28),
        .token_in_vec(token_in_vec_28),
        .dl_detect_in(dl_detect_out),
        .origin(origin[28]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_28),
        .out_chan_dep_data(out_chan_dep_data_28),
        .token_out_vec(token_out_vec_28),
        .dl_detect_out(dl_in_vec[28]));

    assign proc_28_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_0_x0_U0.fifo_A_PE_0_0_x025_blk_n);
    assign proc_28_data_PIPO_blk[0] = 1'b0;
    assign proc_28_start_FIFO_blk[0] = 1'b0;
    assign proc_28_TLF_FIFO_blk[0] = 1'b0;
    assign proc_28_input_sync_blk[0] = 1'b0;
    assign proc_28_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_28[0] = dl_detect_out ? proc_dep_vld_vec_28_reg[0] : (proc_28_data_FIFO_blk[0] | proc_28_data_PIPO_blk[0] | proc_28_start_FIFO_blk[0] | proc_28_TLF_FIFO_blk[0] | proc_28_input_sync_blk[0] | proc_28_output_sync_blk[0]);
    assign proc_28_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_0_x0_U0.fifo_A_PE_0_1_x026_blk_n);
    assign proc_28_data_PIPO_blk[1] = 1'b0;
    assign proc_28_start_FIFO_blk[1] = 1'b0;
    assign proc_28_TLF_FIFO_blk[1] = 1'b0;
    assign proc_28_input_sync_blk[1] = 1'b0;
    assign proc_28_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_28[1] = dl_detect_out ? proc_dep_vld_vec_28_reg[1] : (proc_28_data_FIFO_blk[1] | proc_28_data_PIPO_blk[1] | proc_28_start_FIFO_blk[1] | proc_28_TLF_FIFO_blk[1] | proc_28_input_sync_blk[1] | proc_28_output_sync_blk[1]);
    assign proc_28_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_0_x0_U0.fifo_B_PE_0_0_x061_blk_n);
    assign proc_28_data_PIPO_blk[2] = 1'b0;
    assign proc_28_start_FIFO_blk[2] = 1'b0;
    assign proc_28_TLF_FIFO_blk[2] = 1'b0;
    assign proc_28_input_sync_blk[2] = 1'b0;
    assign proc_28_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_28[2] = dl_detect_out ? proc_dep_vld_vec_28_reg[2] : (proc_28_data_FIFO_blk[2] | proc_28_data_PIPO_blk[2] | proc_28_start_FIFO_blk[2] | proc_28_TLF_FIFO_blk[2] | proc_28_input_sync_blk[2] | proc_28_output_sync_blk[2]);
    assign proc_28_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_0_x0_U0.fifo_B_PE_1_0_x062_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_0_0_x0_U0.fifo_C_PE_1_0_x0102_blk_n);
    assign proc_28_data_PIPO_blk[3] = 1'b0;
    assign proc_28_start_FIFO_blk[3] = 1'b0;
    assign proc_28_TLF_FIFO_blk[3] = 1'b0;
    assign proc_28_input_sync_blk[3] = 1'b0;
    assign proc_28_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_28[3] = dl_detect_out ? proc_dep_vld_vec_28_reg[3] : (proc_28_data_FIFO_blk[3] | proc_28_data_PIPO_blk[3] | proc_28_start_FIFO_blk[3] | proc_28_TLF_FIFO_blk[3] | proc_28_input_sync_blk[3] | proc_28_output_sync_blk[3]);
    assign proc_28_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_0_x0_U0.fifo_C_PE_0_0_x0101_blk_n);
    assign proc_28_data_PIPO_blk[4] = 1'b0;
    assign proc_28_start_FIFO_blk[4] = 1'b0;
    assign proc_28_TLF_FIFO_blk[4] = 1'b0;
    assign proc_28_input_sync_blk[4] = 1'b0;
    assign proc_28_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_28[4] = dl_detect_out ? proc_dep_vld_vec_28_reg[4] : (proc_28_data_FIFO_blk[4] | proc_28_data_PIPO_blk[4] | proc_28_start_FIFO_blk[4] | proc_28_TLF_FIFO_blk[4] | proc_28_input_sync_blk[4] | proc_28_output_sync_blk[4]);
    assign proc_28_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_0_x0_U0.fifo_D_drain_PE_0_0_x0141_blk_n);
    assign proc_28_data_PIPO_blk[5] = 1'b0;
    assign proc_28_start_FIFO_blk[5] = 1'b0;
    assign proc_28_TLF_FIFO_blk[5] = 1'b0;
    assign proc_28_input_sync_blk[5] = 1'b0;
    assign proc_28_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_28[5] = dl_detect_out ? proc_dep_vld_vec_28_reg[5] : (proc_28_data_FIFO_blk[5] | proc_28_data_PIPO_blk[5] | proc_28_start_FIFO_blk[5] | proc_28_TLF_FIFO_blk[5] | proc_28_input_sync_blk[5] | proc_28_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_28_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_28_reg <= proc_dep_vld_vec_28;
        end
    end
    assign in_chan_dep_vld_vec_28[0] = dep_chan_vld_4_28;
    assign in_chan_dep_data_vec_28[243 : 0] = dep_chan_data_4_28;
    assign token_in_vec_28[0] = token_4_28;
    assign in_chan_dep_vld_vec_28[1] = dep_chan_vld_10_28;
    assign in_chan_dep_data_vec_28[487 : 244] = dep_chan_data_10_28;
    assign token_in_vec_28[1] = token_10_28;
    assign in_chan_dep_vld_vec_28[2] = dep_chan_vld_20_28;
    assign in_chan_dep_data_vec_28[731 : 488] = dep_chan_data_20_28;
    assign token_in_vec_28[2] = token_20_28;
    assign in_chan_dep_vld_vec_28[3] = dep_chan_vld_29_28;
    assign in_chan_dep_data_vec_28[975 : 732] = dep_chan_data_29_28;
    assign token_in_vec_28[3] = token_29_28;
    assign in_chan_dep_vld_vec_28[4] = dep_chan_vld_36_28;
    assign in_chan_dep_data_vec_28[1219 : 976] = dep_chan_data_36_28;
    assign token_in_vec_28[4] = token_36_28;
    assign in_chan_dep_vld_vec_28[5] = dep_chan_vld_83_28;
    assign in_chan_dep_data_vec_28[1463 : 1220] = dep_chan_data_83_28;
    assign token_in_vec_28[5] = token_83_28;
    assign dep_chan_vld_28_4 = out_chan_dep_vld_vec_28[0];
    assign dep_chan_data_28_4 = out_chan_dep_data_28;
    assign token_28_4 = token_out_vec_28[0];
    assign dep_chan_vld_28_29 = out_chan_dep_vld_vec_28[1];
    assign dep_chan_data_28_29 = out_chan_dep_data_28;
    assign token_28_29 = token_out_vec_28[1];
    assign dep_chan_vld_28_10 = out_chan_dep_vld_vec_28[2];
    assign dep_chan_data_28_10 = out_chan_dep_data_28;
    assign token_28_10 = token_out_vec_28[2];
    assign dep_chan_vld_28_36 = out_chan_dep_vld_vec_28[3];
    assign dep_chan_data_28_36 = out_chan_dep_data_28;
    assign token_28_36 = token_out_vec_28[3];
    assign dep_chan_vld_28_20 = out_chan_dep_vld_vec_28[4];
    assign dep_chan_data_28_20 = out_chan_dep_data_28;
    assign token_28_20 = token_out_vec_28[4];
    assign dep_chan_vld_28_83 = out_chan_dep_vld_vec_28[5];
    assign dep_chan_data_28_83 = out_chan_dep_data_28;
    assign token_28_83 = token_out_vec_28[5];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_0_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 29, 6, 6) top_hls_deadlock_detect_unit_29 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_29),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_29),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_29),
        .token_in_vec(token_in_vec_29),
        .dl_detect_in(dl_detect_out),
        .origin(origin[29]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_29),
        .out_chan_dep_data(out_chan_dep_data_29),
        .token_out_vec(token_out_vec_29),
        .dl_detect_out(dl_in_vec[29]));

    assign proc_29_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_1_x0_U0.fifo_A_PE_0_1_x026_blk_n);
    assign proc_29_data_PIPO_blk[0] = 1'b0;
    assign proc_29_start_FIFO_blk[0] = 1'b0;
    assign proc_29_TLF_FIFO_blk[0] = 1'b0;
    assign proc_29_input_sync_blk[0] = 1'b0;
    assign proc_29_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_29[0] = dl_detect_out ? proc_dep_vld_vec_29_reg[0] : (proc_29_data_FIFO_blk[0] | proc_29_data_PIPO_blk[0] | proc_29_start_FIFO_blk[0] | proc_29_TLF_FIFO_blk[0] | proc_29_input_sync_blk[0] | proc_29_output_sync_blk[0]);
    assign proc_29_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_1_x0_U0.fifo_A_PE_0_2_x027_blk_n);
    assign proc_29_data_PIPO_blk[1] = 1'b0;
    assign proc_29_start_FIFO_blk[1] = 1'b0;
    assign proc_29_TLF_FIFO_blk[1] = 1'b0;
    assign proc_29_input_sync_blk[1] = 1'b0;
    assign proc_29_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_29[1] = dl_detect_out ? proc_dep_vld_vec_29_reg[1] : (proc_29_data_FIFO_blk[1] | proc_29_data_PIPO_blk[1] | proc_29_start_FIFO_blk[1] | proc_29_TLF_FIFO_blk[1] | proc_29_input_sync_blk[1] | proc_29_output_sync_blk[1]);
    assign proc_29_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_1_x0_U0.fifo_B_PE_0_1_x066_blk_n);
    assign proc_29_data_PIPO_blk[2] = 1'b0;
    assign proc_29_start_FIFO_blk[2] = 1'b0;
    assign proc_29_TLF_FIFO_blk[2] = 1'b0;
    assign proc_29_input_sync_blk[2] = 1'b0;
    assign proc_29_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_29[2] = dl_detect_out ? proc_dep_vld_vec_29_reg[2] : (proc_29_data_FIFO_blk[2] | proc_29_data_PIPO_blk[2] | proc_29_start_FIFO_blk[2] | proc_29_TLF_FIFO_blk[2] | proc_29_input_sync_blk[2] | proc_29_output_sync_blk[2]);
    assign proc_29_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_1_x0_U0.fifo_B_PE_1_1_x067_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_0_1_x0_U0.fifo_C_PE_1_1_x0107_blk_n);
    assign proc_29_data_PIPO_blk[3] = 1'b0;
    assign proc_29_start_FIFO_blk[3] = 1'b0;
    assign proc_29_TLF_FIFO_blk[3] = 1'b0;
    assign proc_29_input_sync_blk[3] = 1'b0;
    assign proc_29_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_29[3] = dl_detect_out ? proc_dep_vld_vec_29_reg[3] : (proc_29_data_FIFO_blk[3] | proc_29_data_PIPO_blk[3] | proc_29_start_FIFO_blk[3] | proc_29_TLF_FIFO_blk[3] | proc_29_input_sync_blk[3] | proc_29_output_sync_blk[3]);
    assign proc_29_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_1_x0_U0.fifo_C_PE_0_1_x0106_blk_n);
    assign proc_29_data_PIPO_blk[4] = 1'b0;
    assign proc_29_start_FIFO_blk[4] = 1'b0;
    assign proc_29_TLF_FIFO_blk[4] = 1'b0;
    assign proc_29_input_sync_blk[4] = 1'b0;
    assign proc_29_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_29[4] = dl_detect_out ? proc_dep_vld_vec_29_reg[4] : (proc_29_data_FIFO_blk[4] | proc_29_data_PIPO_blk[4] | proc_29_start_FIFO_blk[4] | proc_29_TLF_FIFO_blk[4] | proc_29_input_sync_blk[4] | proc_29_output_sync_blk[4]);
    assign proc_29_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_1_x0_U0.fifo_D_drain_PE_0_1_x0145_blk_n);
    assign proc_29_data_PIPO_blk[5] = 1'b0;
    assign proc_29_start_FIFO_blk[5] = 1'b0;
    assign proc_29_TLF_FIFO_blk[5] = 1'b0;
    assign proc_29_input_sync_blk[5] = 1'b0;
    assign proc_29_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_29[5] = dl_detect_out ? proc_dep_vld_vec_29_reg[5] : (proc_29_data_FIFO_blk[5] | proc_29_data_PIPO_blk[5] | proc_29_start_FIFO_blk[5] | proc_29_TLF_FIFO_blk[5] | proc_29_input_sync_blk[5] | proc_29_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_29_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_29_reg <= proc_dep_vld_vec_29;
        end
    end
    assign in_chan_dep_vld_vec_29[0] = dep_chan_vld_11_29;
    assign in_chan_dep_data_vec_29[243 : 0] = dep_chan_data_11_29;
    assign token_in_vec_29[0] = token_11_29;
    assign in_chan_dep_vld_vec_29[1] = dep_chan_vld_21_29;
    assign in_chan_dep_data_vec_29[487 : 244] = dep_chan_data_21_29;
    assign token_in_vec_29[1] = token_21_29;
    assign in_chan_dep_vld_vec_29[2] = dep_chan_vld_28_29;
    assign in_chan_dep_data_vec_29[731 : 488] = dep_chan_data_28_29;
    assign token_in_vec_29[2] = token_28_29;
    assign in_chan_dep_vld_vec_29[3] = dep_chan_vld_30_29;
    assign in_chan_dep_data_vec_29[975 : 732] = dep_chan_data_30_29;
    assign token_in_vec_29[3] = token_30_29;
    assign in_chan_dep_vld_vec_29[4] = dep_chan_vld_37_29;
    assign in_chan_dep_data_vec_29[1219 : 976] = dep_chan_data_37_29;
    assign token_in_vec_29[4] = token_37_29;
    assign in_chan_dep_vld_vec_29[5] = dep_chan_vld_87_29;
    assign in_chan_dep_data_vec_29[1463 : 1220] = dep_chan_data_87_29;
    assign token_in_vec_29[5] = token_87_29;
    assign dep_chan_vld_29_28 = out_chan_dep_vld_vec_29[0];
    assign dep_chan_data_29_28 = out_chan_dep_data_29;
    assign token_29_28 = token_out_vec_29[0];
    assign dep_chan_vld_29_30 = out_chan_dep_vld_vec_29[1];
    assign dep_chan_data_29_30 = out_chan_dep_data_29;
    assign token_29_30 = token_out_vec_29[1];
    assign dep_chan_vld_29_11 = out_chan_dep_vld_vec_29[2];
    assign dep_chan_data_29_11 = out_chan_dep_data_29;
    assign token_29_11 = token_out_vec_29[2];
    assign dep_chan_vld_29_37 = out_chan_dep_vld_vec_29[3];
    assign dep_chan_data_29_37 = out_chan_dep_data_29;
    assign token_29_37 = token_out_vec_29[3];
    assign dep_chan_vld_29_21 = out_chan_dep_vld_vec_29[4];
    assign dep_chan_data_29_21 = out_chan_dep_data_29;
    assign token_29_21 = token_out_vec_29[4];
    assign dep_chan_vld_29_87 = out_chan_dep_vld_vec_29[5];
    assign dep_chan_data_29_87 = out_chan_dep_data_29;
    assign token_29_87 = token_out_vec_29[5];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_0_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 30, 6, 6) top_hls_deadlock_detect_unit_30 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_30),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_30),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_30),
        .token_in_vec(token_in_vec_30),
        .dl_detect_in(dl_detect_out),
        .origin(origin[30]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_30),
        .out_chan_dep_data(out_chan_dep_data_30),
        .token_out_vec(token_out_vec_30),
        .dl_detect_out(dl_in_vec[30]));

    assign proc_30_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_2_x0_U0.fifo_A_PE_0_2_x027_blk_n);
    assign proc_30_data_PIPO_blk[0] = 1'b0;
    assign proc_30_start_FIFO_blk[0] = 1'b0;
    assign proc_30_TLF_FIFO_blk[0] = 1'b0;
    assign proc_30_input_sync_blk[0] = 1'b0;
    assign proc_30_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_30[0] = dl_detect_out ? proc_dep_vld_vec_30_reg[0] : (proc_30_data_FIFO_blk[0] | proc_30_data_PIPO_blk[0] | proc_30_start_FIFO_blk[0] | proc_30_TLF_FIFO_blk[0] | proc_30_input_sync_blk[0] | proc_30_output_sync_blk[0]);
    assign proc_30_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_2_x0_U0.fifo_A_PE_0_3_x028_blk_n);
    assign proc_30_data_PIPO_blk[1] = 1'b0;
    assign proc_30_start_FIFO_blk[1] = 1'b0;
    assign proc_30_TLF_FIFO_blk[1] = 1'b0;
    assign proc_30_input_sync_blk[1] = 1'b0;
    assign proc_30_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_30[1] = dl_detect_out ? proc_dep_vld_vec_30_reg[1] : (proc_30_data_FIFO_blk[1] | proc_30_data_PIPO_blk[1] | proc_30_start_FIFO_blk[1] | proc_30_TLF_FIFO_blk[1] | proc_30_input_sync_blk[1] | proc_30_output_sync_blk[1]);
    assign proc_30_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_2_x0_U0.fifo_B_PE_0_2_x071_blk_n);
    assign proc_30_data_PIPO_blk[2] = 1'b0;
    assign proc_30_start_FIFO_blk[2] = 1'b0;
    assign proc_30_TLF_FIFO_blk[2] = 1'b0;
    assign proc_30_input_sync_blk[2] = 1'b0;
    assign proc_30_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_30[2] = dl_detect_out ? proc_dep_vld_vec_30_reg[2] : (proc_30_data_FIFO_blk[2] | proc_30_data_PIPO_blk[2] | proc_30_start_FIFO_blk[2] | proc_30_TLF_FIFO_blk[2] | proc_30_input_sync_blk[2] | proc_30_output_sync_blk[2]);
    assign proc_30_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_2_x0_U0.fifo_B_PE_1_2_x072_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_0_2_x0_U0.fifo_C_PE_1_2_x0112_blk_n);
    assign proc_30_data_PIPO_blk[3] = 1'b0;
    assign proc_30_start_FIFO_blk[3] = 1'b0;
    assign proc_30_TLF_FIFO_blk[3] = 1'b0;
    assign proc_30_input_sync_blk[3] = 1'b0;
    assign proc_30_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_30[3] = dl_detect_out ? proc_dep_vld_vec_30_reg[3] : (proc_30_data_FIFO_blk[3] | proc_30_data_PIPO_blk[3] | proc_30_start_FIFO_blk[3] | proc_30_TLF_FIFO_blk[3] | proc_30_input_sync_blk[3] | proc_30_output_sync_blk[3]);
    assign proc_30_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_2_x0_U0.fifo_C_PE_0_2_x0111_blk_n);
    assign proc_30_data_PIPO_blk[4] = 1'b0;
    assign proc_30_start_FIFO_blk[4] = 1'b0;
    assign proc_30_TLF_FIFO_blk[4] = 1'b0;
    assign proc_30_input_sync_blk[4] = 1'b0;
    assign proc_30_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_30[4] = dl_detect_out ? proc_dep_vld_vec_30_reg[4] : (proc_30_data_FIFO_blk[4] | proc_30_data_PIPO_blk[4] | proc_30_start_FIFO_blk[4] | proc_30_TLF_FIFO_blk[4] | proc_30_input_sync_blk[4] | proc_30_output_sync_blk[4]);
    assign proc_30_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_2_x0_U0.fifo_D_drain_PE_0_2_x0149_blk_n);
    assign proc_30_data_PIPO_blk[5] = 1'b0;
    assign proc_30_start_FIFO_blk[5] = 1'b0;
    assign proc_30_TLF_FIFO_blk[5] = 1'b0;
    assign proc_30_input_sync_blk[5] = 1'b0;
    assign proc_30_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_30[5] = dl_detect_out ? proc_dep_vld_vec_30_reg[5] : (proc_30_data_FIFO_blk[5] | proc_30_data_PIPO_blk[5] | proc_30_start_FIFO_blk[5] | proc_30_TLF_FIFO_blk[5] | proc_30_input_sync_blk[5] | proc_30_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_30_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_30_reg <= proc_dep_vld_vec_30;
        end
    end
    assign in_chan_dep_vld_vec_30[0] = dep_chan_vld_12_30;
    assign in_chan_dep_data_vec_30[243 : 0] = dep_chan_data_12_30;
    assign token_in_vec_30[0] = token_12_30;
    assign in_chan_dep_vld_vec_30[1] = dep_chan_vld_22_30;
    assign in_chan_dep_data_vec_30[487 : 244] = dep_chan_data_22_30;
    assign token_in_vec_30[1] = token_22_30;
    assign in_chan_dep_vld_vec_30[2] = dep_chan_vld_29_30;
    assign in_chan_dep_data_vec_30[731 : 488] = dep_chan_data_29_30;
    assign token_in_vec_30[2] = token_29_30;
    assign in_chan_dep_vld_vec_30[3] = dep_chan_vld_31_30;
    assign in_chan_dep_data_vec_30[975 : 732] = dep_chan_data_31_30;
    assign token_in_vec_30[3] = token_31_30;
    assign in_chan_dep_vld_vec_30[4] = dep_chan_vld_38_30;
    assign in_chan_dep_data_vec_30[1219 : 976] = dep_chan_data_38_30;
    assign token_in_vec_30[4] = token_38_30;
    assign in_chan_dep_vld_vec_30[5] = dep_chan_vld_91_30;
    assign in_chan_dep_data_vec_30[1463 : 1220] = dep_chan_data_91_30;
    assign token_in_vec_30[5] = token_91_30;
    assign dep_chan_vld_30_29 = out_chan_dep_vld_vec_30[0];
    assign dep_chan_data_30_29 = out_chan_dep_data_30;
    assign token_30_29 = token_out_vec_30[0];
    assign dep_chan_vld_30_31 = out_chan_dep_vld_vec_30[1];
    assign dep_chan_data_30_31 = out_chan_dep_data_30;
    assign token_30_31 = token_out_vec_30[1];
    assign dep_chan_vld_30_12 = out_chan_dep_vld_vec_30[2];
    assign dep_chan_data_30_12 = out_chan_dep_data_30;
    assign token_30_12 = token_out_vec_30[2];
    assign dep_chan_vld_30_38 = out_chan_dep_vld_vec_30[3];
    assign dep_chan_data_30_38 = out_chan_dep_data_30;
    assign token_30_38 = token_out_vec_30[3];
    assign dep_chan_vld_30_22 = out_chan_dep_vld_vec_30[4];
    assign dep_chan_data_30_22 = out_chan_dep_data_30;
    assign token_30_22 = token_out_vec_30[4];
    assign dep_chan_vld_30_91 = out_chan_dep_vld_vec_30[5];
    assign dep_chan_data_30_91 = out_chan_dep_data_30;
    assign token_30_91 = token_out_vec_30[5];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_0_3_x0_U0
    top_hls_deadlock_detect_unit #(244, 31, 6, 6) top_hls_deadlock_detect_unit_31 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_31),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_31),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_31),
        .token_in_vec(token_in_vec_31),
        .dl_detect_in(dl_detect_out),
        .origin(origin[31]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_31),
        .out_chan_dep_data(out_chan_dep_data_31),
        .token_out_vec(token_out_vec_31),
        .dl_detect_out(dl_in_vec[31]));

    assign proc_31_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_3_x0_U0.fifo_A_PE_0_3_x028_blk_n);
    assign proc_31_data_PIPO_blk[0] = 1'b0;
    assign proc_31_start_FIFO_blk[0] = 1'b0;
    assign proc_31_TLF_FIFO_blk[0] = 1'b0;
    assign proc_31_input_sync_blk[0] = 1'b0;
    assign proc_31_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_31[0] = dl_detect_out ? proc_dep_vld_vec_31_reg[0] : (proc_31_data_FIFO_blk[0] | proc_31_data_PIPO_blk[0] | proc_31_start_FIFO_blk[0] | proc_31_TLF_FIFO_blk[0] | proc_31_input_sync_blk[0] | proc_31_output_sync_blk[0]);
    assign proc_31_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_3_x0_U0.fifo_A_PE_0_4_x029_blk_n);
    assign proc_31_data_PIPO_blk[1] = 1'b0;
    assign proc_31_start_FIFO_blk[1] = 1'b0;
    assign proc_31_TLF_FIFO_blk[1] = 1'b0;
    assign proc_31_input_sync_blk[1] = 1'b0;
    assign proc_31_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_31[1] = dl_detect_out ? proc_dep_vld_vec_31_reg[1] : (proc_31_data_FIFO_blk[1] | proc_31_data_PIPO_blk[1] | proc_31_start_FIFO_blk[1] | proc_31_TLF_FIFO_blk[1] | proc_31_input_sync_blk[1] | proc_31_output_sync_blk[1]);
    assign proc_31_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_3_x0_U0.fifo_B_PE_0_3_x076_blk_n);
    assign proc_31_data_PIPO_blk[2] = 1'b0;
    assign proc_31_start_FIFO_blk[2] = 1'b0;
    assign proc_31_TLF_FIFO_blk[2] = 1'b0;
    assign proc_31_input_sync_blk[2] = 1'b0;
    assign proc_31_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_31[2] = dl_detect_out ? proc_dep_vld_vec_31_reg[2] : (proc_31_data_FIFO_blk[2] | proc_31_data_PIPO_blk[2] | proc_31_start_FIFO_blk[2] | proc_31_TLF_FIFO_blk[2] | proc_31_input_sync_blk[2] | proc_31_output_sync_blk[2]);
    assign proc_31_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_3_x0_U0.fifo_B_PE_1_3_x077_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_0_3_x0_U0.fifo_C_PE_1_3_x0117_blk_n);
    assign proc_31_data_PIPO_blk[3] = 1'b0;
    assign proc_31_start_FIFO_blk[3] = 1'b0;
    assign proc_31_TLF_FIFO_blk[3] = 1'b0;
    assign proc_31_input_sync_blk[3] = 1'b0;
    assign proc_31_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_31[3] = dl_detect_out ? proc_dep_vld_vec_31_reg[3] : (proc_31_data_FIFO_blk[3] | proc_31_data_PIPO_blk[3] | proc_31_start_FIFO_blk[3] | proc_31_TLF_FIFO_blk[3] | proc_31_input_sync_blk[3] | proc_31_output_sync_blk[3]);
    assign proc_31_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_3_x0_U0.fifo_C_PE_0_3_x0116_blk_n);
    assign proc_31_data_PIPO_blk[4] = 1'b0;
    assign proc_31_start_FIFO_blk[4] = 1'b0;
    assign proc_31_TLF_FIFO_blk[4] = 1'b0;
    assign proc_31_input_sync_blk[4] = 1'b0;
    assign proc_31_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_31[4] = dl_detect_out ? proc_dep_vld_vec_31_reg[4] : (proc_31_data_FIFO_blk[4] | proc_31_data_PIPO_blk[4] | proc_31_start_FIFO_blk[4] | proc_31_TLF_FIFO_blk[4] | proc_31_input_sync_blk[4] | proc_31_output_sync_blk[4]);
    assign proc_31_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_3_x0_U0.fifo_D_drain_PE_0_3_x0153_blk_n);
    assign proc_31_data_PIPO_blk[5] = 1'b0;
    assign proc_31_start_FIFO_blk[5] = 1'b0;
    assign proc_31_TLF_FIFO_blk[5] = 1'b0;
    assign proc_31_input_sync_blk[5] = 1'b0;
    assign proc_31_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_31[5] = dl_detect_out ? proc_dep_vld_vec_31_reg[5] : (proc_31_data_FIFO_blk[5] | proc_31_data_PIPO_blk[5] | proc_31_start_FIFO_blk[5] | proc_31_TLF_FIFO_blk[5] | proc_31_input_sync_blk[5] | proc_31_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_31_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_31_reg <= proc_dep_vld_vec_31;
        end
    end
    assign in_chan_dep_vld_vec_31[0] = dep_chan_vld_13_31;
    assign in_chan_dep_data_vec_31[243 : 0] = dep_chan_data_13_31;
    assign token_in_vec_31[0] = token_13_31;
    assign in_chan_dep_vld_vec_31[1] = dep_chan_vld_23_31;
    assign in_chan_dep_data_vec_31[487 : 244] = dep_chan_data_23_31;
    assign token_in_vec_31[1] = token_23_31;
    assign in_chan_dep_vld_vec_31[2] = dep_chan_vld_30_31;
    assign in_chan_dep_data_vec_31[731 : 488] = dep_chan_data_30_31;
    assign token_in_vec_31[2] = token_30_31;
    assign in_chan_dep_vld_vec_31[3] = dep_chan_vld_32_31;
    assign in_chan_dep_data_vec_31[975 : 732] = dep_chan_data_32_31;
    assign token_in_vec_31[3] = token_32_31;
    assign in_chan_dep_vld_vec_31[4] = dep_chan_vld_39_31;
    assign in_chan_dep_data_vec_31[1219 : 976] = dep_chan_data_39_31;
    assign token_in_vec_31[4] = token_39_31;
    assign in_chan_dep_vld_vec_31[5] = dep_chan_vld_95_31;
    assign in_chan_dep_data_vec_31[1463 : 1220] = dep_chan_data_95_31;
    assign token_in_vec_31[5] = token_95_31;
    assign dep_chan_vld_31_30 = out_chan_dep_vld_vec_31[0];
    assign dep_chan_data_31_30 = out_chan_dep_data_31;
    assign token_31_30 = token_out_vec_31[0];
    assign dep_chan_vld_31_32 = out_chan_dep_vld_vec_31[1];
    assign dep_chan_data_31_32 = out_chan_dep_data_31;
    assign token_31_32 = token_out_vec_31[1];
    assign dep_chan_vld_31_13 = out_chan_dep_vld_vec_31[2];
    assign dep_chan_data_31_13 = out_chan_dep_data_31;
    assign token_31_13 = token_out_vec_31[2];
    assign dep_chan_vld_31_39 = out_chan_dep_vld_vec_31[3];
    assign dep_chan_data_31_39 = out_chan_dep_data_31;
    assign token_31_39 = token_out_vec_31[3];
    assign dep_chan_vld_31_23 = out_chan_dep_vld_vec_31[4];
    assign dep_chan_data_31_23 = out_chan_dep_data_31;
    assign token_31_23 = token_out_vec_31[4];
    assign dep_chan_vld_31_95 = out_chan_dep_vld_vec_31[5];
    assign dep_chan_data_31_95 = out_chan_dep_data_31;
    assign token_31_95 = token_out_vec_31[5];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_0_4_x0_U0
    top_hls_deadlock_detect_unit #(244, 32, 6, 6) top_hls_deadlock_detect_unit_32 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_32),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_32),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_32),
        .token_in_vec(token_in_vec_32),
        .dl_detect_in(dl_detect_out),
        .origin(origin[32]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_32),
        .out_chan_dep_data(out_chan_dep_data_32),
        .token_out_vec(token_out_vec_32),
        .dl_detect_out(dl_in_vec[32]));

    assign proc_32_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_4_x0_U0.fifo_A_PE_0_4_x029_blk_n);
    assign proc_32_data_PIPO_blk[0] = 1'b0;
    assign proc_32_start_FIFO_blk[0] = 1'b0;
    assign proc_32_TLF_FIFO_blk[0] = 1'b0;
    assign proc_32_input_sync_blk[0] = 1'b0;
    assign proc_32_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_32[0] = dl_detect_out ? proc_dep_vld_vec_32_reg[0] : (proc_32_data_FIFO_blk[0] | proc_32_data_PIPO_blk[0] | proc_32_start_FIFO_blk[0] | proc_32_TLF_FIFO_blk[0] | proc_32_input_sync_blk[0] | proc_32_output_sync_blk[0]);
    assign proc_32_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_4_x0_U0.fifo_A_PE_0_5_x030_blk_n);
    assign proc_32_data_PIPO_blk[1] = 1'b0;
    assign proc_32_start_FIFO_blk[1] = 1'b0;
    assign proc_32_TLF_FIFO_blk[1] = 1'b0;
    assign proc_32_input_sync_blk[1] = 1'b0;
    assign proc_32_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_32[1] = dl_detect_out ? proc_dep_vld_vec_32_reg[1] : (proc_32_data_FIFO_blk[1] | proc_32_data_PIPO_blk[1] | proc_32_start_FIFO_blk[1] | proc_32_TLF_FIFO_blk[1] | proc_32_input_sync_blk[1] | proc_32_output_sync_blk[1]);
    assign proc_32_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_4_x0_U0.fifo_B_PE_0_4_x081_blk_n);
    assign proc_32_data_PIPO_blk[2] = 1'b0;
    assign proc_32_start_FIFO_blk[2] = 1'b0;
    assign proc_32_TLF_FIFO_blk[2] = 1'b0;
    assign proc_32_input_sync_blk[2] = 1'b0;
    assign proc_32_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_32[2] = dl_detect_out ? proc_dep_vld_vec_32_reg[2] : (proc_32_data_FIFO_blk[2] | proc_32_data_PIPO_blk[2] | proc_32_start_FIFO_blk[2] | proc_32_TLF_FIFO_blk[2] | proc_32_input_sync_blk[2] | proc_32_output_sync_blk[2]);
    assign proc_32_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_4_x0_U0.fifo_B_PE_1_4_x082_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_0_4_x0_U0.fifo_C_PE_1_4_x0122_blk_n);
    assign proc_32_data_PIPO_blk[3] = 1'b0;
    assign proc_32_start_FIFO_blk[3] = 1'b0;
    assign proc_32_TLF_FIFO_blk[3] = 1'b0;
    assign proc_32_input_sync_blk[3] = 1'b0;
    assign proc_32_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_32[3] = dl_detect_out ? proc_dep_vld_vec_32_reg[3] : (proc_32_data_FIFO_blk[3] | proc_32_data_PIPO_blk[3] | proc_32_start_FIFO_blk[3] | proc_32_TLF_FIFO_blk[3] | proc_32_input_sync_blk[3] | proc_32_output_sync_blk[3]);
    assign proc_32_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_4_x0_U0.fifo_C_PE_0_4_x0121_blk_n);
    assign proc_32_data_PIPO_blk[4] = 1'b0;
    assign proc_32_start_FIFO_blk[4] = 1'b0;
    assign proc_32_TLF_FIFO_blk[4] = 1'b0;
    assign proc_32_input_sync_blk[4] = 1'b0;
    assign proc_32_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_32[4] = dl_detect_out ? proc_dep_vld_vec_32_reg[4] : (proc_32_data_FIFO_blk[4] | proc_32_data_PIPO_blk[4] | proc_32_start_FIFO_blk[4] | proc_32_TLF_FIFO_blk[4] | proc_32_input_sync_blk[4] | proc_32_output_sync_blk[4]);
    assign proc_32_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_4_x0_U0.fifo_D_drain_PE_0_4_x0157_blk_n);
    assign proc_32_data_PIPO_blk[5] = 1'b0;
    assign proc_32_start_FIFO_blk[5] = 1'b0;
    assign proc_32_TLF_FIFO_blk[5] = 1'b0;
    assign proc_32_input_sync_blk[5] = 1'b0;
    assign proc_32_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_32[5] = dl_detect_out ? proc_dep_vld_vec_32_reg[5] : (proc_32_data_FIFO_blk[5] | proc_32_data_PIPO_blk[5] | proc_32_start_FIFO_blk[5] | proc_32_TLF_FIFO_blk[5] | proc_32_input_sync_blk[5] | proc_32_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_32_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_32_reg <= proc_dep_vld_vec_32;
        end
    end
    assign in_chan_dep_vld_vec_32[0] = dep_chan_vld_14_32;
    assign in_chan_dep_data_vec_32[243 : 0] = dep_chan_data_14_32;
    assign token_in_vec_32[0] = token_14_32;
    assign in_chan_dep_vld_vec_32[1] = dep_chan_vld_24_32;
    assign in_chan_dep_data_vec_32[487 : 244] = dep_chan_data_24_32;
    assign token_in_vec_32[1] = token_24_32;
    assign in_chan_dep_vld_vec_32[2] = dep_chan_vld_31_32;
    assign in_chan_dep_data_vec_32[731 : 488] = dep_chan_data_31_32;
    assign token_in_vec_32[2] = token_31_32;
    assign in_chan_dep_vld_vec_32[3] = dep_chan_vld_33_32;
    assign in_chan_dep_data_vec_32[975 : 732] = dep_chan_data_33_32;
    assign token_in_vec_32[3] = token_33_32;
    assign in_chan_dep_vld_vec_32[4] = dep_chan_vld_40_32;
    assign in_chan_dep_data_vec_32[1219 : 976] = dep_chan_data_40_32;
    assign token_in_vec_32[4] = token_40_32;
    assign in_chan_dep_vld_vec_32[5] = dep_chan_vld_99_32;
    assign in_chan_dep_data_vec_32[1463 : 1220] = dep_chan_data_99_32;
    assign token_in_vec_32[5] = token_99_32;
    assign dep_chan_vld_32_31 = out_chan_dep_vld_vec_32[0];
    assign dep_chan_data_32_31 = out_chan_dep_data_32;
    assign token_32_31 = token_out_vec_32[0];
    assign dep_chan_vld_32_33 = out_chan_dep_vld_vec_32[1];
    assign dep_chan_data_32_33 = out_chan_dep_data_32;
    assign token_32_33 = token_out_vec_32[1];
    assign dep_chan_vld_32_14 = out_chan_dep_vld_vec_32[2];
    assign dep_chan_data_32_14 = out_chan_dep_data_32;
    assign token_32_14 = token_out_vec_32[2];
    assign dep_chan_vld_32_40 = out_chan_dep_vld_vec_32[3];
    assign dep_chan_data_32_40 = out_chan_dep_data_32;
    assign token_32_40 = token_out_vec_32[3];
    assign dep_chan_vld_32_24 = out_chan_dep_vld_vec_32[4];
    assign dep_chan_data_32_24 = out_chan_dep_data_32;
    assign token_32_24 = token_out_vec_32[4];
    assign dep_chan_vld_32_99 = out_chan_dep_vld_vec_32[5];
    assign dep_chan_data_32_99 = out_chan_dep_data_32;
    assign token_32_99 = token_out_vec_32[5];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_0_5_x0_U0
    top_hls_deadlock_detect_unit #(244, 33, 6, 6) top_hls_deadlock_detect_unit_33 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_33),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_33),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_33),
        .token_in_vec(token_in_vec_33),
        .dl_detect_in(dl_detect_out),
        .origin(origin[33]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_33),
        .out_chan_dep_data(out_chan_dep_data_33),
        .token_out_vec(token_out_vec_33),
        .dl_detect_out(dl_in_vec[33]));

    assign proc_33_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_5_x0_U0.fifo_A_PE_0_5_x030_blk_n);
    assign proc_33_data_PIPO_blk[0] = 1'b0;
    assign proc_33_start_FIFO_blk[0] = 1'b0;
    assign proc_33_TLF_FIFO_blk[0] = 1'b0;
    assign proc_33_input_sync_blk[0] = 1'b0;
    assign proc_33_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_33[0] = dl_detect_out ? proc_dep_vld_vec_33_reg[0] : (proc_33_data_FIFO_blk[0] | proc_33_data_PIPO_blk[0] | proc_33_start_FIFO_blk[0] | proc_33_TLF_FIFO_blk[0] | proc_33_input_sync_blk[0] | proc_33_output_sync_blk[0]);
    assign proc_33_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_5_x0_U0.fifo_A_PE_0_6_x031_blk_n);
    assign proc_33_data_PIPO_blk[1] = 1'b0;
    assign proc_33_start_FIFO_blk[1] = 1'b0;
    assign proc_33_TLF_FIFO_blk[1] = 1'b0;
    assign proc_33_input_sync_blk[1] = 1'b0;
    assign proc_33_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_33[1] = dl_detect_out ? proc_dep_vld_vec_33_reg[1] : (proc_33_data_FIFO_blk[1] | proc_33_data_PIPO_blk[1] | proc_33_start_FIFO_blk[1] | proc_33_TLF_FIFO_blk[1] | proc_33_input_sync_blk[1] | proc_33_output_sync_blk[1]);
    assign proc_33_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_5_x0_U0.fifo_B_PE_0_5_x086_blk_n);
    assign proc_33_data_PIPO_blk[2] = 1'b0;
    assign proc_33_start_FIFO_blk[2] = 1'b0;
    assign proc_33_TLF_FIFO_blk[2] = 1'b0;
    assign proc_33_input_sync_blk[2] = 1'b0;
    assign proc_33_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_33[2] = dl_detect_out ? proc_dep_vld_vec_33_reg[2] : (proc_33_data_FIFO_blk[2] | proc_33_data_PIPO_blk[2] | proc_33_start_FIFO_blk[2] | proc_33_TLF_FIFO_blk[2] | proc_33_input_sync_blk[2] | proc_33_output_sync_blk[2]);
    assign proc_33_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_5_x0_U0.fifo_B_PE_1_5_x087_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_0_5_x0_U0.fifo_C_PE_1_5_x0127_blk_n);
    assign proc_33_data_PIPO_blk[3] = 1'b0;
    assign proc_33_start_FIFO_blk[3] = 1'b0;
    assign proc_33_TLF_FIFO_blk[3] = 1'b0;
    assign proc_33_input_sync_blk[3] = 1'b0;
    assign proc_33_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_33[3] = dl_detect_out ? proc_dep_vld_vec_33_reg[3] : (proc_33_data_FIFO_blk[3] | proc_33_data_PIPO_blk[3] | proc_33_start_FIFO_blk[3] | proc_33_TLF_FIFO_blk[3] | proc_33_input_sync_blk[3] | proc_33_output_sync_blk[3]);
    assign proc_33_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_5_x0_U0.fifo_C_PE_0_5_x0126_blk_n);
    assign proc_33_data_PIPO_blk[4] = 1'b0;
    assign proc_33_start_FIFO_blk[4] = 1'b0;
    assign proc_33_TLF_FIFO_blk[4] = 1'b0;
    assign proc_33_input_sync_blk[4] = 1'b0;
    assign proc_33_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_33[4] = dl_detect_out ? proc_dep_vld_vec_33_reg[4] : (proc_33_data_FIFO_blk[4] | proc_33_data_PIPO_blk[4] | proc_33_start_FIFO_blk[4] | proc_33_TLF_FIFO_blk[4] | proc_33_input_sync_blk[4] | proc_33_output_sync_blk[4]);
    assign proc_33_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_5_x0_U0.fifo_D_drain_PE_0_5_x0161_blk_n);
    assign proc_33_data_PIPO_blk[5] = 1'b0;
    assign proc_33_start_FIFO_blk[5] = 1'b0;
    assign proc_33_TLF_FIFO_blk[5] = 1'b0;
    assign proc_33_input_sync_blk[5] = 1'b0;
    assign proc_33_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_33[5] = dl_detect_out ? proc_dep_vld_vec_33_reg[5] : (proc_33_data_FIFO_blk[5] | proc_33_data_PIPO_blk[5] | proc_33_start_FIFO_blk[5] | proc_33_TLF_FIFO_blk[5] | proc_33_input_sync_blk[5] | proc_33_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_33_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_33_reg <= proc_dep_vld_vec_33;
        end
    end
    assign in_chan_dep_vld_vec_33[0] = dep_chan_vld_15_33;
    assign in_chan_dep_data_vec_33[243 : 0] = dep_chan_data_15_33;
    assign token_in_vec_33[0] = token_15_33;
    assign in_chan_dep_vld_vec_33[1] = dep_chan_vld_25_33;
    assign in_chan_dep_data_vec_33[487 : 244] = dep_chan_data_25_33;
    assign token_in_vec_33[1] = token_25_33;
    assign in_chan_dep_vld_vec_33[2] = dep_chan_vld_32_33;
    assign in_chan_dep_data_vec_33[731 : 488] = dep_chan_data_32_33;
    assign token_in_vec_33[2] = token_32_33;
    assign in_chan_dep_vld_vec_33[3] = dep_chan_vld_34_33;
    assign in_chan_dep_data_vec_33[975 : 732] = dep_chan_data_34_33;
    assign token_in_vec_33[3] = token_34_33;
    assign in_chan_dep_vld_vec_33[4] = dep_chan_vld_41_33;
    assign in_chan_dep_data_vec_33[1219 : 976] = dep_chan_data_41_33;
    assign token_in_vec_33[4] = token_41_33;
    assign in_chan_dep_vld_vec_33[5] = dep_chan_vld_103_33;
    assign in_chan_dep_data_vec_33[1463 : 1220] = dep_chan_data_103_33;
    assign token_in_vec_33[5] = token_103_33;
    assign dep_chan_vld_33_32 = out_chan_dep_vld_vec_33[0];
    assign dep_chan_data_33_32 = out_chan_dep_data_33;
    assign token_33_32 = token_out_vec_33[0];
    assign dep_chan_vld_33_34 = out_chan_dep_vld_vec_33[1];
    assign dep_chan_data_33_34 = out_chan_dep_data_33;
    assign token_33_34 = token_out_vec_33[1];
    assign dep_chan_vld_33_15 = out_chan_dep_vld_vec_33[2];
    assign dep_chan_data_33_15 = out_chan_dep_data_33;
    assign token_33_15 = token_out_vec_33[2];
    assign dep_chan_vld_33_41 = out_chan_dep_vld_vec_33[3];
    assign dep_chan_data_33_41 = out_chan_dep_data_33;
    assign token_33_41 = token_out_vec_33[3];
    assign dep_chan_vld_33_25 = out_chan_dep_vld_vec_33[4];
    assign dep_chan_data_33_25 = out_chan_dep_data_33;
    assign token_33_25 = token_out_vec_33[4];
    assign dep_chan_vld_33_103 = out_chan_dep_vld_vec_33[5];
    assign dep_chan_data_33_103 = out_chan_dep_data_33;
    assign token_33_103 = token_out_vec_33[5];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_0_6_x0_U0
    top_hls_deadlock_detect_unit #(244, 34, 6, 6) top_hls_deadlock_detect_unit_34 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_34),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_34),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_34),
        .token_in_vec(token_in_vec_34),
        .dl_detect_in(dl_detect_out),
        .origin(origin[34]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_34),
        .out_chan_dep_data(out_chan_dep_data_34),
        .token_out_vec(token_out_vec_34),
        .dl_detect_out(dl_in_vec[34]));

    assign proc_34_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_6_x0_U0.fifo_A_PE_0_6_x031_blk_n);
    assign proc_34_data_PIPO_blk[0] = 1'b0;
    assign proc_34_start_FIFO_blk[0] = 1'b0;
    assign proc_34_TLF_FIFO_blk[0] = 1'b0;
    assign proc_34_input_sync_blk[0] = 1'b0;
    assign proc_34_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_34[0] = dl_detect_out ? proc_dep_vld_vec_34_reg[0] : (proc_34_data_FIFO_blk[0] | proc_34_data_PIPO_blk[0] | proc_34_start_FIFO_blk[0] | proc_34_TLF_FIFO_blk[0] | proc_34_input_sync_blk[0] | proc_34_output_sync_blk[0]);
    assign proc_34_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_6_x0_U0.fifo_A_PE_0_7_x032_blk_n);
    assign proc_34_data_PIPO_blk[1] = 1'b0;
    assign proc_34_start_FIFO_blk[1] = 1'b0;
    assign proc_34_TLF_FIFO_blk[1] = 1'b0;
    assign proc_34_input_sync_blk[1] = 1'b0;
    assign proc_34_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_34[1] = dl_detect_out ? proc_dep_vld_vec_34_reg[1] : (proc_34_data_FIFO_blk[1] | proc_34_data_PIPO_blk[1] | proc_34_start_FIFO_blk[1] | proc_34_TLF_FIFO_blk[1] | proc_34_input_sync_blk[1] | proc_34_output_sync_blk[1]);
    assign proc_34_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_6_x0_U0.fifo_B_PE_0_6_x091_blk_n);
    assign proc_34_data_PIPO_blk[2] = 1'b0;
    assign proc_34_start_FIFO_blk[2] = 1'b0;
    assign proc_34_TLF_FIFO_blk[2] = 1'b0;
    assign proc_34_input_sync_blk[2] = 1'b0;
    assign proc_34_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_34[2] = dl_detect_out ? proc_dep_vld_vec_34_reg[2] : (proc_34_data_FIFO_blk[2] | proc_34_data_PIPO_blk[2] | proc_34_start_FIFO_blk[2] | proc_34_TLF_FIFO_blk[2] | proc_34_input_sync_blk[2] | proc_34_output_sync_blk[2]);
    assign proc_34_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_6_x0_U0.fifo_B_PE_1_6_x092_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_0_6_x0_U0.fifo_C_PE_1_6_x0132_blk_n);
    assign proc_34_data_PIPO_blk[3] = 1'b0;
    assign proc_34_start_FIFO_blk[3] = 1'b0;
    assign proc_34_TLF_FIFO_blk[3] = 1'b0;
    assign proc_34_input_sync_blk[3] = 1'b0;
    assign proc_34_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_34[3] = dl_detect_out ? proc_dep_vld_vec_34_reg[3] : (proc_34_data_FIFO_blk[3] | proc_34_data_PIPO_blk[3] | proc_34_start_FIFO_blk[3] | proc_34_TLF_FIFO_blk[3] | proc_34_input_sync_blk[3] | proc_34_output_sync_blk[3]);
    assign proc_34_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_6_x0_U0.fifo_C_PE_0_6_x0131_blk_n);
    assign proc_34_data_PIPO_blk[4] = 1'b0;
    assign proc_34_start_FIFO_blk[4] = 1'b0;
    assign proc_34_TLF_FIFO_blk[4] = 1'b0;
    assign proc_34_input_sync_blk[4] = 1'b0;
    assign proc_34_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_34[4] = dl_detect_out ? proc_dep_vld_vec_34_reg[4] : (proc_34_data_FIFO_blk[4] | proc_34_data_PIPO_blk[4] | proc_34_start_FIFO_blk[4] | proc_34_TLF_FIFO_blk[4] | proc_34_input_sync_blk[4] | proc_34_output_sync_blk[4]);
    assign proc_34_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_6_x0_U0.fifo_D_drain_PE_0_6_x0165_blk_n);
    assign proc_34_data_PIPO_blk[5] = 1'b0;
    assign proc_34_start_FIFO_blk[5] = 1'b0;
    assign proc_34_TLF_FIFO_blk[5] = 1'b0;
    assign proc_34_input_sync_blk[5] = 1'b0;
    assign proc_34_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_34[5] = dl_detect_out ? proc_dep_vld_vec_34_reg[5] : (proc_34_data_FIFO_blk[5] | proc_34_data_PIPO_blk[5] | proc_34_start_FIFO_blk[5] | proc_34_TLF_FIFO_blk[5] | proc_34_input_sync_blk[5] | proc_34_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_34_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_34_reg <= proc_dep_vld_vec_34;
        end
    end
    assign in_chan_dep_vld_vec_34[0] = dep_chan_vld_16_34;
    assign in_chan_dep_data_vec_34[243 : 0] = dep_chan_data_16_34;
    assign token_in_vec_34[0] = token_16_34;
    assign in_chan_dep_vld_vec_34[1] = dep_chan_vld_26_34;
    assign in_chan_dep_data_vec_34[487 : 244] = dep_chan_data_26_34;
    assign token_in_vec_34[1] = token_26_34;
    assign in_chan_dep_vld_vec_34[2] = dep_chan_vld_33_34;
    assign in_chan_dep_data_vec_34[731 : 488] = dep_chan_data_33_34;
    assign token_in_vec_34[2] = token_33_34;
    assign in_chan_dep_vld_vec_34[3] = dep_chan_vld_35_34;
    assign in_chan_dep_data_vec_34[975 : 732] = dep_chan_data_35_34;
    assign token_in_vec_34[3] = token_35_34;
    assign in_chan_dep_vld_vec_34[4] = dep_chan_vld_42_34;
    assign in_chan_dep_data_vec_34[1219 : 976] = dep_chan_data_42_34;
    assign token_in_vec_34[4] = token_42_34;
    assign in_chan_dep_vld_vec_34[5] = dep_chan_vld_107_34;
    assign in_chan_dep_data_vec_34[1463 : 1220] = dep_chan_data_107_34;
    assign token_in_vec_34[5] = token_107_34;
    assign dep_chan_vld_34_33 = out_chan_dep_vld_vec_34[0];
    assign dep_chan_data_34_33 = out_chan_dep_data_34;
    assign token_34_33 = token_out_vec_34[0];
    assign dep_chan_vld_34_35 = out_chan_dep_vld_vec_34[1];
    assign dep_chan_data_34_35 = out_chan_dep_data_34;
    assign token_34_35 = token_out_vec_34[1];
    assign dep_chan_vld_34_16 = out_chan_dep_vld_vec_34[2];
    assign dep_chan_data_34_16 = out_chan_dep_data_34;
    assign token_34_16 = token_out_vec_34[2];
    assign dep_chan_vld_34_42 = out_chan_dep_vld_vec_34[3];
    assign dep_chan_data_34_42 = out_chan_dep_data_34;
    assign token_34_42 = token_out_vec_34[3];
    assign dep_chan_vld_34_26 = out_chan_dep_vld_vec_34[4];
    assign dep_chan_data_34_26 = out_chan_dep_data_34;
    assign token_34_26 = token_out_vec_34[4];
    assign dep_chan_vld_34_107 = out_chan_dep_vld_vec_34[5];
    assign dep_chan_data_34_107 = out_chan_dep_data_34;
    assign token_34_107 = token_out_vec_34[5];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_0_7_x0_U0
    top_hls_deadlock_detect_unit #(244, 35, 6, 6) top_hls_deadlock_detect_unit_35 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_35),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_35),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_35),
        .token_in_vec(token_in_vec_35),
        .dl_detect_in(dl_detect_out),
        .origin(origin[35]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_35),
        .out_chan_dep_data(out_chan_dep_data_35),
        .token_out_vec(token_out_vec_35),
        .dl_detect_out(dl_in_vec[35]));

    assign proc_35_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_7_x0_U0.fifo_A_PE_0_7_x032_blk_n);
    assign proc_35_data_PIPO_blk[0] = 1'b0;
    assign proc_35_start_FIFO_blk[0] = 1'b0;
    assign proc_35_TLF_FIFO_blk[0] = 1'b0;
    assign proc_35_input_sync_blk[0] = 1'b0;
    assign proc_35_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_35[0] = dl_detect_out ? proc_dep_vld_vec_35_reg[0] : (proc_35_data_FIFO_blk[0] | proc_35_data_PIPO_blk[0] | proc_35_start_FIFO_blk[0] | proc_35_TLF_FIFO_blk[0] | proc_35_input_sync_blk[0] | proc_35_output_sync_blk[0]);
    assign proc_35_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_7_x0_U0.fifo_A_PE_0_8_x033_blk_n);
    assign proc_35_data_PIPO_blk[1] = 1'b0;
    assign proc_35_start_FIFO_blk[1] = 1'b0;
    assign proc_35_TLF_FIFO_blk[1] = 1'b0;
    assign proc_35_input_sync_blk[1] = 1'b0;
    assign proc_35_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_35[1] = dl_detect_out ? proc_dep_vld_vec_35_reg[1] : (proc_35_data_FIFO_blk[1] | proc_35_data_PIPO_blk[1] | proc_35_start_FIFO_blk[1] | proc_35_TLF_FIFO_blk[1] | proc_35_input_sync_blk[1] | proc_35_output_sync_blk[1]);
    assign proc_35_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_7_x0_U0.fifo_B_PE_0_7_x096_blk_n);
    assign proc_35_data_PIPO_blk[2] = 1'b0;
    assign proc_35_start_FIFO_blk[2] = 1'b0;
    assign proc_35_TLF_FIFO_blk[2] = 1'b0;
    assign proc_35_input_sync_blk[2] = 1'b0;
    assign proc_35_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_35[2] = dl_detect_out ? proc_dep_vld_vec_35_reg[2] : (proc_35_data_FIFO_blk[2] | proc_35_data_PIPO_blk[2] | proc_35_start_FIFO_blk[2] | proc_35_TLF_FIFO_blk[2] | proc_35_input_sync_blk[2] | proc_35_output_sync_blk[2]);
    assign proc_35_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_7_x0_U0.fifo_B_PE_1_7_x097_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_0_7_x0_U0.fifo_C_PE_1_7_x0137_blk_n);
    assign proc_35_data_PIPO_blk[3] = 1'b0;
    assign proc_35_start_FIFO_blk[3] = 1'b0;
    assign proc_35_TLF_FIFO_blk[3] = 1'b0;
    assign proc_35_input_sync_blk[3] = 1'b0;
    assign proc_35_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_35[3] = dl_detect_out ? proc_dep_vld_vec_35_reg[3] : (proc_35_data_FIFO_blk[3] | proc_35_data_PIPO_blk[3] | proc_35_start_FIFO_blk[3] | proc_35_TLF_FIFO_blk[3] | proc_35_input_sync_blk[3] | proc_35_output_sync_blk[3]);
    assign proc_35_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_7_x0_U0.fifo_C_PE_0_7_x0136_blk_n);
    assign proc_35_data_PIPO_blk[4] = 1'b0;
    assign proc_35_start_FIFO_blk[4] = 1'b0;
    assign proc_35_TLF_FIFO_blk[4] = 1'b0;
    assign proc_35_input_sync_blk[4] = 1'b0;
    assign proc_35_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_35[4] = dl_detect_out ? proc_dep_vld_vec_35_reg[4] : (proc_35_data_FIFO_blk[4] | proc_35_data_PIPO_blk[4] | proc_35_start_FIFO_blk[4] | proc_35_TLF_FIFO_blk[4] | proc_35_input_sync_blk[4] | proc_35_output_sync_blk[4]);
    assign proc_35_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_0_7_x0_U0.fifo_D_drain_PE_0_7_x0169_blk_n);
    assign proc_35_data_PIPO_blk[5] = 1'b0;
    assign proc_35_start_FIFO_blk[5] = 1'b0;
    assign proc_35_TLF_FIFO_blk[5] = 1'b0;
    assign proc_35_input_sync_blk[5] = 1'b0;
    assign proc_35_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_35[5] = dl_detect_out ? proc_dep_vld_vec_35_reg[5] : (proc_35_data_FIFO_blk[5] | proc_35_data_PIPO_blk[5] | proc_35_start_FIFO_blk[5] | proc_35_TLF_FIFO_blk[5] | proc_35_input_sync_blk[5] | proc_35_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_35_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_35_reg <= proc_dep_vld_vec_35;
        end
    end
    assign in_chan_dep_vld_vec_35[0] = dep_chan_vld_17_35;
    assign in_chan_dep_data_vec_35[243 : 0] = dep_chan_data_17_35;
    assign token_in_vec_35[0] = token_17_35;
    assign in_chan_dep_vld_vec_35[1] = dep_chan_vld_27_35;
    assign in_chan_dep_data_vec_35[487 : 244] = dep_chan_data_27_35;
    assign token_in_vec_35[1] = token_27_35;
    assign in_chan_dep_vld_vec_35[2] = dep_chan_vld_34_35;
    assign in_chan_dep_data_vec_35[731 : 488] = dep_chan_data_34_35;
    assign token_in_vec_35[2] = token_34_35;
    assign in_chan_dep_vld_vec_35[3] = dep_chan_vld_43_35;
    assign in_chan_dep_data_vec_35[975 : 732] = dep_chan_data_43_35;
    assign token_in_vec_35[3] = token_43_35;
    assign in_chan_dep_vld_vec_35[4] = dep_chan_vld_60_35;
    assign in_chan_dep_data_vec_35[1219 : 976] = dep_chan_data_60_35;
    assign token_in_vec_35[4] = token_60_35;
    assign in_chan_dep_vld_vec_35[5] = dep_chan_vld_111_35;
    assign in_chan_dep_data_vec_35[1463 : 1220] = dep_chan_data_111_35;
    assign token_in_vec_35[5] = token_111_35;
    assign dep_chan_vld_35_34 = out_chan_dep_vld_vec_35[0];
    assign dep_chan_data_35_34 = out_chan_dep_data_35;
    assign token_35_34 = token_out_vec_35[0];
    assign dep_chan_vld_35_60 = out_chan_dep_vld_vec_35[1];
    assign dep_chan_data_35_60 = out_chan_dep_data_35;
    assign token_35_60 = token_out_vec_35[1];
    assign dep_chan_vld_35_17 = out_chan_dep_vld_vec_35[2];
    assign dep_chan_data_35_17 = out_chan_dep_data_35;
    assign token_35_17 = token_out_vec_35[2];
    assign dep_chan_vld_35_43 = out_chan_dep_vld_vec_35[3];
    assign dep_chan_data_35_43 = out_chan_dep_data_35;
    assign token_35_43 = token_out_vec_35[3];
    assign dep_chan_vld_35_27 = out_chan_dep_vld_vec_35[4];
    assign dep_chan_data_35_27 = out_chan_dep_data_35;
    assign token_35_27 = token_out_vec_35[4];
    assign dep_chan_vld_35_111 = out_chan_dep_vld_vec_35[5];
    assign dep_chan_data_35_111 = out_chan_dep_data_35;
    assign token_35_111 = token_out_vec_35[5];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_1_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 36, 5, 5) top_hls_deadlock_detect_unit_36 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_36),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_36),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_36),
        .token_in_vec(token_in_vec_36),
        .dl_detect_in(dl_detect_out),
        .origin(origin[36]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_36),
        .out_chan_dep_data(out_chan_dep_data_36),
        .token_out_vec(token_out_vec_36),
        .dl_detect_out(dl_in_vec[36]));

    assign proc_36_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_0_x0_U0.fifo_A_PE_1_0_x034_blk_n);
    assign proc_36_data_PIPO_blk[0] = 1'b0;
    assign proc_36_start_FIFO_blk[0] = 1'b0;
    assign proc_36_TLF_FIFO_blk[0] = 1'b0;
    assign proc_36_input_sync_blk[0] = 1'b0;
    assign proc_36_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_36[0] = dl_detect_out ? proc_dep_vld_vec_36_reg[0] : (proc_36_data_FIFO_blk[0] | proc_36_data_PIPO_blk[0] | proc_36_start_FIFO_blk[0] | proc_36_TLF_FIFO_blk[0] | proc_36_input_sync_blk[0] | proc_36_output_sync_blk[0]);
    assign proc_36_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_0_x0_U0.fifo_A_PE_1_1_x035_blk_n);
    assign proc_36_data_PIPO_blk[1] = 1'b0;
    assign proc_36_start_FIFO_blk[1] = 1'b0;
    assign proc_36_TLF_FIFO_blk[1] = 1'b0;
    assign proc_36_input_sync_blk[1] = 1'b0;
    assign proc_36_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_36[1] = dl_detect_out ? proc_dep_vld_vec_36_reg[1] : (proc_36_data_FIFO_blk[1] | proc_36_data_PIPO_blk[1] | proc_36_start_FIFO_blk[1] | proc_36_TLF_FIFO_blk[1] | proc_36_input_sync_blk[1] | proc_36_output_sync_blk[1]);
    assign proc_36_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_0_x0_U0.fifo_B_PE_1_0_x062_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_1_0_x0_U0.fifo_C_PE_1_0_x0102_blk_n);
    assign proc_36_data_PIPO_blk[2] = 1'b0;
    assign proc_36_start_FIFO_blk[2] = 1'b0;
    assign proc_36_TLF_FIFO_blk[2] = 1'b0;
    assign proc_36_input_sync_blk[2] = 1'b0;
    assign proc_36_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_36[2] = dl_detect_out ? proc_dep_vld_vec_36_reg[2] : (proc_36_data_FIFO_blk[2] | proc_36_data_PIPO_blk[2] | proc_36_start_FIFO_blk[2] | proc_36_TLF_FIFO_blk[2] | proc_36_input_sync_blk[2] | proc_36_output_sync_blk[2]);
    assign proc_36_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_0_x0_U0.fifo_B_PE_2_0_x063_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_1_0_x0_U0.fifo_C_PE_2_0_x0103_blk_n);
    assign proc_36_data_PIPO_blk[3] = 1'b0;
    assign proc_36_start_FIFO_blk[3] = 1'b0;
    assign proc_36_TLF_FIFO_blk[3] = 1'b0;
    assign proc_36_input_sync_blk[3] = 1'b0;
    assign proc_36_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_36[3] = dl_detect_out ? proc_dep_vld_vec_36_reg[3] : (proc_36_data_FIFO_blk[3] | proc_36_data_PIPO_blk[3] | proc_36_start_FIFO_blk[3] | proc_36_TLF_FIFO_blk[3] | proc_36_input_sync_blk[3] | proc_36_output_sync_blk[3]);
    assign proc_36_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_0_x0_U0.fifo_D_drain_PE_1_0_x0142_blk_n);
    assign proc_36_data_PIPO_blk[4] = 1'b0;
    assign proc_36_start_FIFO_blk[4] = 1'b0;
    assign proc_36_TLF_FIFO_blk[4] = 1'b0;
    assign proc_36_input_sync_blk[4] = 1'b0;
    assign proc_36_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_36[4] = dl_detect_out ? proc_dep_vld_vec_36_reg[4] : (proc_36_data_FIFO_blk[4] | proc_36_data_PIPO_blk[4] | proc_36_start_FIFO_blk[4] | proc_36_TLF_FIFO_blk[4] | proc_36_input_sync_blk[4] | proc_36_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_36_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_36_reg <= proc_dep_vld_vec_36;
        end
    end
    assign in_chan_dep_vld_vec_36[0] = dep_chan_vld_5_36;
    assign in_chan_dep_data_vec_36[243 : 0] = dep_chan_data_5_36;
    assign token_in_vec_36[0] = token_5_36;
    assign in_chan_dep_vld_vec_36[1] = dep_chan_vld_28_36;
    assign in_chan_dep_data_vec_36[487 : 244] = dep_chan_data_28_36;
    assign token_in_vec_36[1] = token_28_36;
    assign in_chan_dep_vld_vec_36[2] = dep_chan_vld_37_36;
    assign in_chan_dep_data_vec_36[731 : 488] = dep_chan_data_37_36;
    assign token_in_vec_36[2] = token_37_36;
    assign in_chan_dep_vld_vec_36[3] = dep_chan_vld_44_36;
    assign in_chan_dep_data_vec_36[975 : 732] = dep_chan_data_44_36;
    assign token_in_vec_36[3] = token_44_36;
    assign in_chan_dep_vld_vec_36[4] = dep_chan_vld_82_36;
    assign in_chan_dep_data_vec_36[1219 : 976] = dep_chan_data_82_36;
    assign token_in_vec_36[4] = token_82_36;
    assign dep_chan_vld_36_5 = out_chan_dep_vld_vec_36[0];
    assign dep_chan_data_36_5 = out_chan_dep_data_36;
    assign token_36_5 = token_out_vec_36[0];
    assign dep_chan_vld_36_37 = out_chan_dep_vld_vec_36[1];
    assign dep_chan_data_36_37 = out_chan_dep_data_36;
    assign token_36_37 = token_out_vec_36[1];
    assign dep_chan_vld_36_28 = out_chan_dep_vld_vec_36[2];
    assign dep_chan_data_36_28 = out_chan_dep_data_36;
    assign token_36_28 = token_out_vec_36[2];
    assign dep_chan_vld_36_44 = out_chan_dep_vld_vec_36[3];
    assign dep_chan_data_36_44 = out_chan_dep_data_36;
    assign token_36_44 = token_out_vec_36[3];
    assign dep_chan_vld_36_82 = out_chan_dep_vld_vec_36[4];
    assign dep_chan_data_36_82 = out_chan_dep_data_36;
    assign token_36_82 = token_out_vec_36[4];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_1_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 37, 5, 5) top_hls_deadlock_detect_unit_37 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_37),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_37),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_37),
        .token_in_vec(token_in_vec_37),
        .dl_detect_in(dl_detect_out),
        .origin(origin[37]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_37),
        .out_chan_dep_data(out_chan_dep_data_37),
        .token_out_vec(token_out_vec_37),
        .dl_detect_out(dl_in_vec[37]));

    assign proc_37_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_1_x0_U0.fifo_A_PE_1_1_x035_blk_n);
    assign proc_37_data_PIPO_blk[0] = 1'b0;
    assign proc_37_start_FIFO_blk[0] = 1'b0;
    assign proc_37_TLF_FIFO_blk[0] = 1'b0;
    assign proc_37_input_sync_blk[0] = 1'b0;
    assign proc_37_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_37[0] = dl_detect_out ? proc_dep_vld_vec_37_reg[0] : (proc_37_data_FIFO_blk[0] | proc_37_data_PIPO_blk[0] | proc_37_start_FIFO_blk[0] | proc_37_TLF_FIFO_blk[0] | proc_37_input_sync_blk[0] | proc_37_output_sync_blk[0]);
    assign proc_37_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_1_x0_U0.fifo_A_PE_1_2_x036_blk_n);
    assign proc_37_data_PIPO_blk[1] = 1'b0;
    assign proc_37_start_FIFO_blk[1] = 1'b0;
    assign proc_37_TLF_FIFO_blk[1] = 1'b0;
    assign proc_37_input_sync_blk[1] = 1'b0;
    assign proc_37_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_37[1] = dl_detect_out ? proc_dep_vld_vec_37_reg[1] : (proc_37_data_FIFO_blk[1] | proc_37_data_PIPO_blk[1] | proc_37_start_FIFO_blk[1] | proc_37_TLF_FIFO_blk[1] | proc_37_input_sync_blk[1] | proc_37_output_sync_blk[1]);
    assign proc_37_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_1_x0_U0.fifo_B_PE_1_1_x067_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_1_1_x0_U0.fifo_C_PE_1_1_x0107_blk_n);
    assign proc_37_data_PIPO_blk[2] = 1'b0;
    assign proc_37_start_FIFO_blk[2] = 1'b0;
    assign proc_37_TLF_FIFO_blk[2] = 1'b0;
    assign proc_37_input_sync_blk[2] = 1'b0;
    assign proc_37_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_37[2] = dl_detect_out ? proc_dep_vld_vec_37_reg[2] : (proc_37_data_FIFO_blk[2] | proc_37_data_PIPO_blk[2] | proc_37_start_FIFO_blk[2] | proc_37_TLF_FIFO_blk[2] | proc_37_input_sync_blk[2] | proc_37_output_sync_blk[2]);
    assign proc_37_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_1_x0_U0.fifo_B_PE_2_1_x068_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_1_1_x0_U0.fifo_C_PE_2_1_x0108_blk_n);
    assign proc_37_data_PIPO_blk[3] = 1'b0;
    assign proc_37_start_FIFO_blk[3] = 1'b0;
    assign proc_37_TLF_FIFO_blk[3] = 1'b0;
    assign proc_37_input_sync_blk[3] = 1'b0;
    assign proc_37_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_37[3] = dl_detect_out ? proc_dep_vld_vec_37_reg[3] : (proc_37_data_FIFO_blk[3] | proc_37_data_PIPO_blk[3] | proc_37_start_FIFO_blk[3] | proc_37_TLF_FIFO_blk[3] | proc_37_input_sync_blk[3] | proc_37_output_sync_blk[3]);
    assign proc_37_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_1_x0_U0.fifo_D_drain_PE_1_1_x0146_blk_n);
    assign proc_37_data_PIPO_blk[4] = 1'b0;
    assign proc_37_start_FIFO_blk[4] = 1'b0;
    assign proc_37_TLF_FIFO_blk[4] = 1'b0;
    assign proc_37_input_sync_blk[4] = 1'b0;
    assign proc_37_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_37[4] = dl_detect_out ? proc_dep_vld_vec_37_reg[4] : (proc_37_data_FIFO_blk[4] | proc_37_data_PIPO_blk[4] | proc_37_start_FIFO_blk[4] | proc_37_TLF_FIFO_blk[4] | proc_37_input_sync_blk[4] | proc_37_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_37_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_37_reg <= proc_dep_vld_vec_37;
        end
    end
    assign in_chan_dep_vld_vec_37[0] = dep_chan_vld_29_37;
    assign in_chan_dep_data_vec_37[243 : 0] = dep_chan_data_29_37;
    assign token_in_vec_37[0] = token_29_37;
    assign in_chan_dep_vld_vec_37[1] = dep_chan_vld_36_37;
    assign in_chan_dep_data_vec_37[487 : 244] = dep_chan_data_36_37;
    assign token_in_vec_37[1] = token_36_37;
    assign in_chan_dep_vld_vec_37[2] = dep_chan_vld_38_37;
    assign in_chan_dep_data_vec_37[731 : 488] = dep_chan_data_38_37;
    assign token_in_vec_37[2] = token_38_37;
    assign in_chan_dep_vld_vec_37[3] = dep_chan_vld_45_37;
    assign in_chan_dep_data_vec_37[975 : 732] = dep_chan_data_45_37;
    assign token_in_vec_37[3] = token_45_37;
    assign in_chan_dep_vld_vec_37[4] = dep_chan_vld_86_37;
    assign in_chan_dep_data_vec_37[1219 : 976] = dep_chan_data_86_37;
    assign token_in_vec_37[4] = token_86_37;
    assign dep_chan_vld_37_36 = out_chan_dep_vld_vec_37[0];
    assign dep_chan_data_37_36 = out_chan_dep_data_37;
    assign token_37_36 = token_out_vec_37[0];
    assign dep_chan_vld_37_38 = out_chan_dep_vld_vec_37[1];
    assign dep_chan_data_37_38 = out_chan_dep_data_37;
    assign token_37_38 = token_out_vec_37[1];
    assign dep_chan_vld_37_29 = out_chan_dep_vld_vec_37[2];
    assign dep_chan_data_37_29 = out_chan_dep_data_37;
    assign token_37_29 = token_out_vec_37[2];
    assign dep_chan_vld_37_45 = out_chan_dep_vld_vec_37[3];
    assign dep_chan_data_37_45 = out_chan_dep_data_37;
    assign token_37_45 = token_out_vec_37[3];
    assign dep_chan_vld_37_86 = out_chan_dep_vld_vec_37[4];
    assign dep_chan_data_37_86 = out_chan_dep_data_37;
    assign token_37_86 = token_out_vec_37[4];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_1_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 38, 5, 5) top_hls_deadlock_detect_unit_38 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_38),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_38),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_38),
        .token_in_vec(token_in_vec_38),
        .dl_detect_in(dl_detect_out),
        .origin(origin[38]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_38),
        .out_chan_dep_data(out_chan_dep_data_38),
        .token_out_vec(token_out_vec_38),
        .dl_detect_out(dl_in_vec[38]));

    assign proc_38_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_2_x0_U0.fifo_A_PE_1_2_x036_blk_n);
    assign proc_38_data_PIPO_blk[0] = 1'b0;
    assign proc_38_start_FIFO_blk[0] = 1'b0;
    assign proc_38_TLF_FIFO_blk[0] = 1'b0;
    assign proc_38_input_sync_blk[0] = 1'b0;
    assign proc_38_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_38[0] = dl_detect_out ? proc_dep_vld_vec_38_reg[0] : (proc_38_data_FIFO_blk[0] | proc_38_data_PIPO_blk[0] | proc_38_start_FIFO_blk[0] | proc_38_TLF_FIFO_blk[0] | proc_38_input_sync_blk[0] | proc_38_output_sync_blk[0]);
    assign proc_38_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_2_x0_U0.fifo_A_PE_1_3_x037_blk_n);
    assign proc_38_data_PIPO_blk[1] = 1'b0;
    assign proc_38_start_FIFO_blk[1] = 1'b0;
    assign proc_38_TLF_FIFO_blk[1] = 1'b0;
    assign proc_38_input_sync_blk[1] = 1'b0;
    assign proc_38_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_38[1] = dl_detect_out ? proc_dep_vld_vec_38_reg[1] : (proc_38_data_FIFO_blk[1] | proc_38_data_PIPO_blk[1] | proc_38_start_FIFO_blk[1] | proc_38_TLF_FIFO_blk[1] | proc_38_input_sync_blk[1] | proc_38_output_sync_blk[1]);
    assign proc_38_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_2_x0_U0.fifo_B_PE_1_2_x072_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_1_2_x0_U0.fifo_C_PE_1_2_x0112_blk_n);
    assign proc_38_data_PIPO_blk[2] = 1'b0;
    assign proc_38_start_FIFO_blk[2] = 1'b0;
    assign proc_38_TLF_FIFO_blk[2] = 1'b0;
    assign proc_38_input_sync_blk[2] = 1'b0;
    assign proc_38_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_38[2] = dl_detect_out ? proc_dep_vld_vec_38_reg[2] : (proc_38_data_FIFO_blk[2] | proc_38_data_PIPO_blk[2] | proc_38_start_FIFO_blk[2] | proc_38_TLF_FIFO_blk[2] | proc_38_input_sync_blk[2] | proc_38_output_sync_blk[2]);
    assign proc_38_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_2_x0_U0.fifo_B_PE_2_2_x073_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_1_2_x0_U0.fifo_C_PE_2_2_x0113_blk_n);
    assign proc_38_data_PIPO_blk[3] = 1'b0;
    assign proc_38_start_FIFO_blk[3] = 1'b0;
    assign proc_38_TLF_FIFO_blk[3] = 1'b0;
    assign proc_38_input_sync_blk[3] = 1'b0;
    assign proc_38_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_38[3] = dl_detect_out ? proc_dep_vld_vec_38_reg[3] : (proc_38_data_FIFO_blk[3] | proc_38_data_PIPO_blk[3] | proc_38_start_FIFO_blk[3] | proc_38_TLF_FIFO_blk[3] | proc_38_input_sync_blk[3] | proc_38_output_sync_blk[3]);
    assign proc_38_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_2_x0_U0.fifo_D_drain_PE_1_2_x0150_blk_n);
    assign proc_38_data_PIPO_blk[4] = 1'b0;
    assign proc_38_start_FIFO_blk[4] = 1'b0;
    assign proc_38_TLF_FIFO_blk[4] = 1'b0;
    assign proc_38_input_sync_blk[4] = 1'b0;
    assign proc_38_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_38[4] = dl_detect_out ? proc_dep_vld_vec_38_reg[4] : (proc_38_data_FIFO_blk[4] | proc_38_data_PIPO_blk[4] | proc_38_start_FIFO_blk[4] | proc_38_TLF_FIFO_blk[4] | proc_38_input_sync_blk[4] | proc_38_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_38_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_38_reg <= proc_dep_vld_vec_38;
        end
    end
    assign in_chan_dep_vld_vec_38[0] = dep_chan_vld_30_38;
    assign in_chan_dep_data_vec_38[243 : 0] = dep_chan_data_30_38;
    assign token_in_vec_38[0] = token_30_38;
    assign in_chan_dep_vld_vec_38[1] = dep_chan_vld_37_38;
    assign in_chan_dep_data_vec_38[487 : 244] = dep_chan_data_37_38;
    assign token_in_vec_38[1] = token_37_38;
    assign in_chan_dep_vld_vec_38[2] = dep_chan_vld_39_38;
    assign in_chan_dep_data_vec_38[731 : 488] = dep_chan_data_39_38;
    assign token_in_vec_38[2] = token_39_38;
    assign in_chan_dep_vld_vec_38[3] = dep_chan_vld_46_38;
    assign in_chan_dep_data_vec_38[975 : 732] = dep_chan_data_46_38;
    assign token_in_vec_38[3] = token_46_38;
    assign in_chan_dep_vld_vec_38[4] = dep_chan_vld_90_38;
    assign in_chan_dep_data_vec_38[1219 : 976] = dep_chan_data_90_38;
    assign token_in_vec_38[4] = token_90_38;
    assign dep_chan_vld_38_37 = out_chan_dep_vld_vec_38[0];
    assign dep_chan_data_38_37 = out_chan_dep_data_38;
    assign token_38_37 = token_out_vec_38[0];
    assign dep_chan_vld_38_39 = out_chan_dep_vld_vec_38[1];
    assign dep_chan_data_38_39 = out_chan_dep_data_38;
    assign token_38_39 = token_out_vec_38[1];
    assign dep_chan_vld_38_30 = out_chan_dep_vld_vec_38[2];
    assign dep_chan_data_38_30 = out_chan_dep_data_38;
    assign token_38_30 = token_out_vec_38[2];
    assign dep_chan_vld_38_46 = out_chan_dep_vld_vec_38[3];
    assign dep_chan_data_38_46 = out_chan_dep_data_38;
    assign token_38_46 = token_out_vec_38[3];
    assign dep_chan_vld_38_90 = out_chan_dep_vld_vec_38[4];
    assign dep_chan_data_38_90 = out_chan_dep_data_38;
    assign token_38_90 = token_out_vec_38[4];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_1_3_x0_U0
    top_hls_deadlock_detect_unit #(244, 39, 5, 5) top_hls_deadlock_detect_unit_39 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_39),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_39),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_39),
        .token_in_vec(token_in_vec_39),
        .dl_detect_in(dl_detect_out),
        .origin(origin[39]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_39),
        .out_chan_dep_data(out_chan_dep_data_39),
        .token_out_vec(token_out_vec_39),
        .dl_detect_out(dl_in_vec[39]));

    assign proc_39_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_3_x0_U0.fifo_A_PE_1_3_x037_blk_n);
    assign proc_39_data_PIPO_blk[0] = 1'b0;
    assign proc_39_start_FIFO_blk[0] = 1'b0;
    assign proc_39_TLF_FIFO_blk[0] = 1'b0;
    assign proc_39_input_sync_blk[0] = 1'b0;
    assign proc_39_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_39[0] = dl_detect_out ? proc_dep_vld_vec_39_reg[0] : (proc_39_data_FIFO_blk[0] | proc_39_data_PIPO_blk[0] | proc_39_start_FIFO_blk[0] | proc_39_TLF_FIFO_blk[0] | proc_39_input_sync_blk[0] | proc_39_output_sync_blk[0]);
    assign proc_39_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_3_x0_U0.fifo_A_PE_1_4_x038_blk_n);
    assign proc_39_data_PIPO_blk[1] = 1'b0;
    assign proc_39_start_FIFO_blk[1] = 1'b0;
    assign proc_39_TLF_FIFO_blk[1] = 1'b0;
    assign proc_39_input_sync_blk[1] = 1'b0;
    assign proc_39_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_39[1] = dl_detect_out ? proc_dep_vld_vec_39_reg[1] : (proc_39_data_FIFO_blk[1] | proc_39_data_PIPO_blk[1] | proc_39_start_FIFO_blk[1] | proc_39_TLF_FIFO_blk[1] | proc_39_input_sync_blk[1] | proc_39_output_sync_blk[1]);
    assign proc_39_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_3_x0_U0.fifo_B_PE_1_3_x077_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_1_3_x0_U0.fifo_C_PE_1_3_x0117_blk_n);
    assign proc_39_data_PIPO_blk[2] = 1'b0;
    assign proc_39_start_FIFO_blk[2] = 1'b0;
    assign proc_39_TLF_FIFO_blk[2] = 1'b0;
    assign proc_39_input_sync_blk[2] = 1'b0;
    assign proc_39_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_39[2] = dl_detect_out ? proc_dep_vld_vec_39_reg[2] : (proc_39_data_FIFO_blk[2] | proc_39_data_PIPO_blk[2] | proc_39_start_FIFO_blk[2] | proc_39_TLF_FIFO_blk[2] | proc_39_input_sync_blk[2] | proc_39_output_sync_blk[2]);
    assign proc_39_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_3_x0_U0.fifo_B_PE_2_3_x078_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_1_3_x0_U0.fifo_C_PE_2_3_x0118_blk_n);
    assign proc_39_data_PIPO_blk[3] = 1'b0;
    assign proc_39_start_FIFO_blk[3] = 1'b0;
    assign proc_39_TLF_FIFO_blk[3] = 1'b0;
    assign proc_39_input_sync_blk[3] = 1'b0;
    assign proc_39_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_39[3] = dl_detect_out ? proc_dep_vld_vec_39_reg[3] : (proc_39_data_FIFO_blk[3] | proc_39_data_PIPO_blk[3] | proc_39_start_FIFO_blk[3] | proc_39_TLF_FIFO_blk[3] | proc_39_input_sync_blk[3] | proc_39_output_sync_blk[3]);
    assign proc_39_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_3_x0_U0.fifo_D_drain_PE_1_3_x0154_blk_n);
    assign proc_39_data_PIPO_blk[4] = 1'b0;
    assign proc_39_start_FIFO_blk[4] = 1'b0;
    assign proc_39_TLF_FIFO_blk[4] = 1'b0;
    assign proc_39_input_sync_blk[4] = 1'b0;
    assign proc_39_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_39[4] = dl_detect_out ? proc_dep_vld_vec_39_reg[4] : (proc_39_data_FIFO_blk[4] | proc_39_data_PIPO_blk[4] | proc_39_start_FIFO_blk[4] | proc_39_TLF_FIFO_blk[4] | proc_39_input_sync_blk[4] | proc_39_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_39_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_39_reg <= proc_dep_vld_vec_39;
        end
    end
    assign in_chan_dep_vld_vec_39[0] = dep_chan_vld_31_39;
    assign in_chan_dep_data_vec_39[243 : 0] = dep_chan_data_31_39;
    assign token_in_vec_39[0] = token_31_39;
    assign in_chan_dep_vld_vec_39[1] = dep_chan_vld_38_39;
    assign in_chan_dep_data_vec_39[487 : 244] = dep_chan_data_38_39;
    assign token_in_vec_39[1] = token_38_39;
    assign in_chan_dep_vld_vec_39[2] = dep_chan_vld_40_39;
    assign in_chan_dep_data_vec_39[731 : 488] = dep_chan_data_40_39;
    assign token_in_vec_39[2] = token_40_39;
    assign in_chan_dep_vld_vec_39[3] = dep_chan_vld_47_39;
    assign in_chan_dep_data_vec_39[975 : 732] = dep_chan_data_47_39;
    assign token_in_vec_39[3] = token_47_39;
    assign in_chan_dep_vld_vec_39[4] = dep_chan_vld_94_39;
    assign in_chan_dep_data_vec_39[1219 : 976] = dep_chan_data_94_39;
    assign token_in_vec_39[4] = token_94_39;
    assign dep_chan_vld_39_38 = out_chan_dep_vld_vec_39[0];
    assign dep_chan_data_39_38 = out_chan_dep_data_39;
    assign token_39_38 = token_out_vec_39[0];
    assign dep_chan_vld_39_40 = out_chan_dep_vld_vec_39[1];
    assign dep_chan_data_39_40 = out_chan_dep_data_39;
    assign token_39_40 = token_out_vec_39[1];
    assign dep_chan_vld_39_31 = out_chan_dep_vld_vec_39[2];
    assign dep_chan_data_39_31 = out_chan_dep_data_39;
    assign token_39_31 = token_out_vec_39[2];
    assign dep_chan_vld_39_47 = out_chan_dep_vld_vec_39[3];
    assign dep_chan_data_39_47 = out_chan_dep_data_39;
    assign token_39_47 = token_out_vec_39[3];
    assign dep_chan_vld_39_94 = out_chan_dep_vld_vec_39[4];
    assign dep_chan_data_39_94 = out_chan_dep_data_39;
    assign token_39_94 = token_out_vec_39[4];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_1_4_x0_U0
    top_hls_deadlock_detect_unit #(244, 40, 5, 5) top_hls_deadlock_detect_unit_40 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_40),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_40),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_40),
        .token_in_vec(token_in_vec_40),
        .dl_detect_in(dl_detect_out),
        .origin(origin[40]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_40),
        .out_chan_dep_data(out_chan_dep_data_40),
        .token_out_vec(token_out_vec_40),
        .dl_detect_out(dl_in_vec[40]));

    assign proc_40_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_4_x0_U0.fifo_A_PE_1_4_x038_blk_n);
    assign proc_40_data_PIPO_blk[0] = 1'b0;
    assign proc_40_start_FIFO_blk[0] = 1'b0;
    assign proc_40_TLF_FIFO_blk[0] = 1'b0;
    assign proc_40_input_sync_blk[0] = 1'b0;
    assign proc_40_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_40[0] = dl_detect_out ? proc_dep_vld_vec_40_reg[0] : (proc_40_data_FIFO_blk[0] | proc_40_data_PIPO_blk[0] | proc_40_start_FIFO_blk[0] | proc_40_TLF_FIFO_blk[0] | proc_40_input_sync_blk[0] | proc_40_output_sync_blk[0]);
    assign proc_40_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_4_x0_U0.fifo_A_PE_1_5_x039_blk_n);
    assign proc_40_data_PIPO_blk[1] = 1'b0;
    assign proc_40_start_FIFO_blk[1] = 1'b0;
    assign proc_40_TLF_FIFO_blk[1] = 1'b0;
    assign proc_40_input_sync_blk[1] = 1'b0;
    assign proc_40_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_40[1] = dl_detect_out ? proc_dep_vld_vec_40_reg[1] : (proc_40_data_FIFO_blk[1] | proc_40_data_PIPO_blk[1] | proc_40_start_FIFO_blk[1] | proc_40_TLF_FIFO_blk[1] | proc_40_input_sync_blk[1] | proc_40_output_sync_blk[1]);
    assign proc_40_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_4_x0_U0.fifo_B_PE_1_4_x082_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_1_4_x0_U0.fifo_C_PE_1_4_x0122_blk_n);
    assign proc_40_data_PIPO_blk[2] = 1'b0;
    assign proc_40_start_FIFO_blk[2] = 1'b0;
    assign proc_40_TLF_FIFO_blk[2] = 1'b0;
    assign proc_40_input_sync_blk[2] = 1'b0;
    assign proc_40_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_40[2] = dl_detect_out ? proc_dep_vld_vec_40_reg[2] : (proc_40_data_FIFO_blk[2] | proc_40_data_PIPO_blk[2] | proc_40_start_FIFO_blk[2] | proc_40_TLF_FIFO_blk[2] | proc_40_input_sync_blk[2] | proc_40_output_sync_blk[2]);
    assign proc_40_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_4_x0_U0.fifo_B_PE_2_4_x083_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_1_4_x0_U0.fifo_C_PE_2_4_x0123_blk_n);
    assign proc_40_data_PIPO_blk[3] = 1'b0;
    assign proc_40_start_FIFO_blk[3] = 1'b0;
    assign proc_40_TLF_FIFO_blk[3] = 1'b0;
    assign proc_40_input_sync_blk[3] = 1'b0;
    assign proc_40_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_40[3] = dl_detect_out ? proc_dep_vld_vec_40_reg[3] : (proc_40_data_FIFO_blk[3] | proc_40_data_PIPO_blk[3] | proc_40_start_FIFO_blk[3] | proc_40_TLF_FIFO_blk[3] | proc_40_input_sync_blk[3] | proc_40_output_sync_blk[3]);
    assign proc_40_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_4_x0_U0.fifo_D_drain_PE_1_4_x0158_blk_n);
    assign proc_40_data_PIPO_blk[4] = 1'b0;
    assign proc_40_start_FIFO_blk[4] = 1'b0;
    assign proc_40_TLF_FIFO_blk[4] = 1'b0;
    assign proc_40_input_sync_blk[4] = 1'b0;
    assign proc_40_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_40[4] = dl_detect_out ? proc_dep_vld_vec_40_reg[4] : (proc_40_data_FIFO_blk[4] | proc_40_data_PIPO_blk[4] | proc_40_start_FIFO_blk[4] | proc_40_TLF_FIFO_blk[4] | proc_40_input_sync_blk[4] | proc_40_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_40_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_40_reg <= proc_dep_vld_vec_40;
        end
    end
    assign in_chan_dep_vld_vec_40[0] = dep_chan_vld_32_40;
    assign in_chan_dep_data_vec_40[243 : 0] = dep_chan_data_32_40;
    assign token_in_vec_40[0] = token_32_40;
    assign in_chan_dep_vld_vec_40[1] = dep_chan_vld_39_40;
    assign in_chan_dep_data_vec_40[487 : 244] = dep_chan_data_39_40;
    assign token_in_vec_40[1] = token_39_40;
    assign in_chan_dep_vld_vec_40[2] = dep_chan_vld_41_40;
    assign in_chan_dep_data_vec_40[731 : 488] = dep_chan_data_41_40;
    assign token_in_vec_40[2] = token_41_40;
    assign in_chan_dep_vld_vec_40[3] = dep_chan_vld_48_40;
    assign in_chan_dep_data_vec_40[975 : 732] = dep_chan_data_48_40;
    assign token_in_vec_40[3] = token_48_40;
    assign in_chan_dep_vld_vec_40[4] = dep_chan_vld_98_40;
    assign in_chan_dep_data_vec_40[1219 : 976] = dep_chan_data_98_40;
    assign token_in_vec_40[4] = token_98_40;
    assign dep_chan_vld_40_39 = out_chan_dep_vld_vec_40[0];
    assign dep_chan_data_40_39 = out_chan_dep_data_40;
    assign token_40_39 = token_out_vec_40[0];
    assign dep_chan_vld_40_41 = out_chan_dep_vld_vec_40[1];
    assign dep_chan_data_40_41 = out_chan_dep_data_40;
    assign token_40_41 = token_out_vec_40[1];
    assign dep_chan_vld_40_32 = out_chan_dep_vld_vec_40[2];
    assign dep_chan_data_40_32 = out_chan_dep_data_40;
    assign token_40_32 = token_out_vec_40[2];
    assign dep_chan_vld_40_48 = out_chan_dep_vld_vec_40[3];
    assign dep_chan_data_40_48 = out_chan_dep_data_40;
    assign token_40_48 = token_out_vec_40[3];
    assign dep_chan_vld_40_98 = out_chan_dep_vld_vec_40[4];
    assign dep_chan_data_40_98 = out_chan_dep_data_40;
    assign token_40_98 = token_out_vec_40[4];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_1_5_x0_U0
    top_hls_deadlock_detect_unit #(244, 41, 5, 5) top_hls_deadlock_detect_unit_41 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_41),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_41),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_41),
        .token_in_vec(token_in_vec_41),
        .dl_detect_in(dl_detect_out),
        .origin(origin[41]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_41),
        .out_chan_dep_data(out_chan_dep_data_41),
        .token_out_vec(token_out_vec_41),
        .dl_detect_out(dl_in_vec[41]));

    assign proc_41_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_5_x0_U0.fifo_A_PE_1_5_x039_blk_n);
    assign proc_41_data_PIPO_blk[0] = 1'b0;
    assign proc_41_start_FIFO_blk[0] = 1'b0;
    assign proc_41_TLF_FIFO_blk[0] = 1'b0;
    assign proc_41_input_sync_blk[0] = 1'b0;
    assign proc_41_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_41[0] = dl_detect_out ? proc_dep_vld_vec_41_reg[0] : (proc_41_data_FIFO_blk[0] | proc_41_data_PIPO_blk[0] | proc_41_start_FIFO_blk[0] | proc_41_TLF_FIFO_blk[0] | proc_41_input_sync_blk[0] | proc_41_output_sync_blk[0]);
    assign proc_41_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_5_x0_U0.fifo_A_PE_1_6_x040_blk_n);
    assign proc_41_data_PIPO_blk[1] = 1'b0;
    assign proc_41_start_FIFO_blk[1] = 1'b0;
    assign proc_41_TLF_FIFO_blk[1] = 1'b0;
    assign proc_41_input_sync_blk[1] = 1'b0;
    assign proc_41_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_41[1] = dl_detect_out ? proc_dep_vld_vec_41_reg[1] : (proc_41_data_FIFO_blk[1] | proc_41_data_PIPO_blk[1] | proc_41_start_FIFO_blk[1] | proc_41_TLF_FIFO_blk[1] | proc_41_input_sync_blk[1] | proc_41_output_sync_blk[1]);
    assign proc_41_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_5_x0_U0.fifo_B_PE_1_5_x087_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_1_5_x0_U0.fifo_C_PE_1_5_x0127_blk_n);
    assign proc_41_data_PIPO_blk[2] = 1'b0;
    assign proc_41_start_FIFO_blk[2] = 1'b0;
    assign proc_41_TLF_FIFO_blk[2] = 1'b0;
    assign proc_41_input_sync_blk[2] = 1'b0;
    assign proc_41_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_41[2] = dl_detect_out ? proc_dep_vld_vec_41_reg[2] : (proc_41_data_FIFO_blk[2] | proc_41_data_PIPO_blk[2] | proc_41_start_FIFO_blk[2] | proc_41_TLF_FIFO_blk[2] | proc_41_input_sync_blk[2] | proc_41_output_sync_blk[2]);
    assign proc_41_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_5_x0_U0.fifo_B_PE_2_5_x088_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_1_5_x0_U0.fifo_C_PE_2_5_x0128_blk_n);
    assign proc_41_data_PIPO_blk[3] = 1'b0;
    assign proc_41_start_FIFO_blk[3] = 1'b0;
    assign proc_41_TLF_FIFO_blk[3] = 1'b0;
    assign proc_41_input_sync_blk[3] = 1'b0;
    assign proc_41_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_41[3] = dl_detect_out ? proc_dep_vld_vec_41_reg[3] : (proc_41_data_FIFO_blk[3] | proc_41_data_PIPO_blk[3] | proc_41_start_FIFO_blk[3] | proc_41_TLF_FIFO_blk[3] | proc_41_input_sync_blk[3] | proc_41_output_sync_blk[3]);
    assign proc_41_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_5_x0_U0.fifo_D_drain_PE_1_5_x0162_blk_n);
    assign proc_41_data_PIPO_blk[4] = 1'b0;
    assign proc_41_start_FIFO_blk[4] = 1'b0;
    assign proc_41_TLF_FIFO_blk[4] = 1'b0;
    assign proc_41_input_sync_blk[4] = 1'b0;
    assign proc_41_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_41[4] = dl_detect_out ? proc_dep_vld_vec_41_reg[4] : (proc_41_data_FIFO_blk[4] | proc_41_data_PIPO_blk[4] | proc_41_start_FIFO_blk[4] | proc_41_TLF_FIFO_blk[4] | proc_41_input_sync_blk[4] | proc_41_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_41_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_41_reg <= proc_dep_vld_vec_41;
        end
    end
    assign in_chan_dep_vld_vec_41[0] = dep_chan_vld_33_41;
    assign in_chan_dep_data_vec_41[243 : 0] = dep_chan_data_33_41;
    assign token_in_vec_41[0] = token_33_41;
    assign in_chan_dep_vld_vec_41[1] = dep_chan_vld_40_41;
    assign in_chan_dep_data_vec_41[487 : 244] = dep_chan_data_40_41;
    assign token_in_vec_41[1] = token_40_41;
    assign in_chan_dep_vld_vec_41[2] = dep_chan_vld_42_41;
    assign in_chan_dep_data_vec_41[731 : 488] = dep_chan_data_42_41;
    assign token_in_vec_41[2] = token_42_41;
    assign in_chan_dep_vld_vec_41[3] = dep_chan_vld_49_41;
    assign in_chan_dep_data_vec_41[975 : 732] = dep_chan_data_49_41;
    assign token_in_vec_41[3] = token_49_41;
    assign in_chan_dep_vld_vec_41[4] = dep_chan_vld_102_41;
    assign in_chan_dep_data_vec_41[1219 : 976] = dep_chan_data_102_41;
    assign token_in_vec_41[4] = token_102_41;
    assign dep_chan_vld_41_40 = out_chan_dep_vld_vec_41[0];
    assign dep_chan_data_41_40 = out_chan_dep_data_41;
    assign token_41_40 = token_out_vec_41[0];
    assign dep_chan_vld_41_42 = out_chan_dep_vld_vec_41[1];
    assign dep_chan_data_41_42 = out_chan_dep_data_41;
    assign token_41_42 = token_out_vec_41[1];
    assign dep_chan_vld_41_33 = out_chan_dep_vld_vec_41[2];
    assign dep_chan_data_41_33 = out_chan_dep_data_41;
    assign token_41_33 = token_out_vec_41[2];
    assign dep_chan_vld_41_49 = out_chan_dep_vld_vec_41[3];
    assign dep_chan_data_41_49 = out_chan_dep_data_41;
    assign token_41_49 = token_out_vec_41[3];
    assign dep_chan_vld_41_102 = out_chan_dep_vld_vec_41[4];
    assign dep_chan_data_41_102 = out_chan_dep_data_41;
    assign token_41_102 = token_out_vec_41[4];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_1_6_x0_U0
    top_hls_deadlock_detect_unit #(244, 42, 5, 5) top_hls_deadlock_detect_unit_42 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_42),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_42),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_42),
        .token_in_vec(token_in_vec_42),
        .dl_detect_in(dl_detect_out),
        .origin(origin[42]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_42),
        .out_chan_dep_data(out_chan_dep_data_42),
        .token_out_vec(token_out_vec_42),
        .dl_detect_out(dl_in_vec[42]));

    assign proc_42_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_6_x0_U0.fifo_A_PE_1_6_x040_blk_n);
    assign proc_42_data_PIPO_blk[0] = 1'b0;
    assign proc_42_start_FIFO_blk[0] = 1'b0;
    assign proc_42_TLF_FIFO_blk[0] = 1'b0;
    assign proc_42_input_sync_blk[0] = 1'b0;
    assign proc_42_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_42[0] = dl_detect_out ? proc_dep_vld_vec_42_reg[0] : (proc_42_data_FIFO_blk[0] | proc_42_data_PIPO_blk[0] | proc_42_start_FIFO_blk[0] | proc_42_TLF_FIFO_blk[0] | proc_42_input_sync_blk[0] | proc_42_output_sync_blk[0]);
    assign proc_42_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_6_x0_U0.fifo_A_PE_1_7_x041_blk_n);
    assign proc_42_data_PIPO_blk[1] = 1'b0;
    assign proc_42_start_FIFO_blk[1] = 1'b0;
    assign proc_42_TLF_FIFO_blk[1] = 1'b0;
    assign proc_42_input_sync_blk[1] = 1'b0;
    assign proc_42_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_42[1] = dl_detect_out ? proc_dep_vld_vec_42_reg[1] : (proc_42_data_FIFO_blk[1] | proc_42_data_PIPO_blk[1] | proc_42_start_FIFO_blk[1] | proc_42_TLF_FIFO_blk[1] | proc_42_input_sync_blk[1] | proc_42_output_sync_blk[1]);
    assign proc_42_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_6_x0_U0.fifo_B_PE_1_6_x092_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_1_6_x0_U0.fifo_C_PE_1_6_x0132_blk_n);
    assign proc_42_data_PIPO_blk[2] = 1'b0;
    assign proc_42_start_FIFO_blk[2] = 1'b0;
    assign proc_42_TLF_FIFO_blk[2] = 1'b0;
    assign proc_42_input_sync_blk[2] = 1'b0;
    assign proc_42_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_42[2] = dl_detect_out ? proc_dep_vld_vec_42_reg[2] : (proc_42_data_FIFO_blk[2] | proc_42_data_PIPO_blk[2] | proc_42_start_FIFO_blk[2] | proc_42_TLF_FIFO_blk[2] | proc_42_input_sync_blk[2] | proc_42_output_sync_blk[2]);
    assign proc_42_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_6_x0_U0.fifo_B_PE_2_6_x093_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_1_6_x0_U0.fifo_C_PE_2_6_x0133_blk_n);
    assign proc_42_data_PIPO_blk[3] = 1'b0;
    assign proc_42_start_FIFO_blk[3] = 1'b0;
    assign proc_42_TLF_FIFO_blk[3] = 1'b0;
    assign proc_42_input_sync_blk[3] = 1'b0;
    assign proc_42_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_42[3] = dl_detect_out ? proc_dep_vld_vec_42_reg[3] : (proc_42_data_FIFO_blk[3] | proc_42_data_PIPO_blk[3] | proc_42_start_FIFO_blk[3] | proc_42_TLF_FIFO_blk[3] | proc_42_input_sync_blk[3] | proc_42_output_sync_blk[3]);
    assign proc_42_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_6_x0_U0.fifo_D_drain_PE_1_6_x0166_blk_n);
    assign proc_42_data_PIPO_blk[4] = 1'b0;
    assign proc_42_start_FIFO_blk[4] = 1'b0;
    assign proc_42_TLF_FIFO_blk[4] = 1'b0;
    assign proc_42_input_sync_blk[4] = 1'b0;
    assign proc_42_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_42[4] = dl_detect_out ? proc_dep_vld_vec_42_reg[4] : (proc_42_data_FIFO_blk[4] | proc_42_data_PIPO_blk[4] | proc_42_start_FIFO_blk[4] | proc_42_TLF_FIFO_blk[4] | proc_42_input_sync_blk[4] | proc_42_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_42_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_42_reg <= proc_dep_vld_vec_42;
        end
    end
    assign in_chan_dep_vld_vec_42[0] = dep_chan_vld_34_42;
    assign in_chan_dep_data_vec_42[243 : 0] = dep_chan_data_34_42;
    assign token_in_vec_42[0] = token_34_42;
    assign in_chan_dep_vld_vec_42[1] = dep_chan_vld_41_42;
    assign in_chan_dep_data_vec_42[487 : 244] = dep_chan_data_41_42;
    assign token_in_vec_42[1] = token_41_42;
    assign in_chan_dep_vld_vec_42[2] = dep_chan_vld_43_42;
    assign in_chan_dep_data_vec_42[731 : 488] = dep_chan_data_43_42;
    assign token_in_vec_42[2] = token_43_42;
    assign in_chan_dep_vld_vec_42[3] = dep_chan_vld_50_42;
    assign in_chan_dep_data_vec_42[975 : 732] = dep_chan_data_50_42;
    assign token_in_vec_42[3] = token_50_42;
    assign in_chan_dep_vld_vec_42[4] = dep_chan_vld_106_42;
    assign in_chan_dep_data_vec_42[1219 : 976] = dep_chan_data_106_42;
    assign token_in_vec_42[4] = token_106_42;
    assign dep_chan_vld_42_41 = out_chan_dep_vld_vec_42[0];
    assign dep_chan_data_42_41 = out_chan_dep_data_42;
    assign token_42_41 = token_out_vec_42[0];
    assign dep_chan_vld_42_43 = out_chan_dep_vld_vec_42[1];
    assign dep_chan_data_42_43 = out_chan_dep_data_42;
    assign token_42_43 = token_out_vec_42[1];
    assign dep_chan_vld_42_34 = out_chan_dep_vld_vec_42[2];
    assign dep_chan_data_42_34 = out_chan_dep_data_42;
    assign token_42_34 = token_out_vec_42[2];
    assign dep_chan_vld_42_50 = out_chan_dep_vld_vec_42[3];
    assign dep_chan_data_42_50 = out_chan_dep_data_42;
    assign token_42_50 = token_out_vec_42[3];
    assign dep_chan_vld_42_106 = out_chan_dep_vld_vec_42[4];
    assign dep_chan_data_42_106 = out_chan_dep_data_42;
    assign token_42_106 = token_out_vec_42[4];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_1_7_x0_U0
    top_hls_deadlock_detect_unit #(244, 43, 5, 5) top_hls_deadlock_detect_unit_43 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_43),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_43),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_43),
        .token_in_vec(token_in_vec_43),
        .dl_detect_in(dl_detect_out),
        .origin(origin[43]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_43),
        .out_chan_dep_data(out_chan_dep_data_43),
        .token_out_vec(token_out_vec_43),
        .dl_detect_out(dl_in_vec[43]));

    assign proc_43_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_7_x0_U0.fifo_A_PE_1_7_x041_blk_n);
    assign proc_43_data_PIPO_blk[0] = 1'b0;
    assign proc_43_start_FIFO_blk[0] = 1'b0;
    assign proc_43_TLF_FIFO_blk[0] = 1'b0;
    assign proc_43_input_sync_blk[0] = 1'b0;
    assign proc_43_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_43[0] = dl_detect_out ? proc_dep_vld_vec_43_reg[0] : (proc_43_data_FIFO_blk[0] | proc_43_data_PIPO_blk[0] | proc_43_start_FIFO_blk[0] | proc_43_TLF_FIFO_blk[0] | proc_43_input_sync_blk[0] | proc_43_output_sync_blk[0]);
    assign proc_43_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_7_x0_U0.fifo_A_PE_1_8_x042_blk_n);
    assign proc_43_data_PIPO_blk[1] = 1'b0;
    assign proc_43_start_FIFO_blk[1] = 1'b0;
    assign proc_43_TLF_FIFO_blk[1] = 1'b0;
    assign proc_43_input_sync_blk[1] = 1'b0;
    assign proc_43_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_43[1] = dl_detect_out ? proc_dep_vld_vec_43_reg[1] : (proc_43_data_FIFO_blk[1] | proc_43_data_PIPO_blk[1] | proc_43_start_FIFO_blk[1] | proc_43_TLF_FIFO_blk[1] | proc_43_input_sync_blk[1] | proc_43_output_sync_blk[1]);
    assign proc_43_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_7_x0_U0.fifo_B_PE_1_7_x097_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_1_7_x0_U0.fifo_C_PE_1_7_x0137_blk_n);
    assign proc_43_data_PIPO_blk[2] = 1'b0;
    assign proc_43_start_FIFO_blk[2] = 1'b0;
    assign proc_43_TLF_FIFO_blk[2] = 1'b0;
    assign proc_43_input_sync_blk[2] = 1'b0;
    assign proc_43_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_43[2] = dl_detect_out ? proc_dep_vld_vec_43_reg[2] : (proc_43_data_FIFO_blk[2] | proc_43_data_PIPO_blk[2] | proc_43_start_FIFO_blk[2] | proc_43_TLF_FIFO_blk[2] | proc_43_input_sync_blk[2] | proc_43_output_sync_blk[2]);
    assign proc_43_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_7_x0_U0.fifo_B_PE_2_7_x098_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_1_7_x0_U0.fifo_C_PE_2_7_x0138_blk_n);
    assign proc_43_data_PIPO_blk[3] = 1'b0;
    assign proc_43_start_FIFO_blk[3] = 1'b0;
    assign proc_43_TLF_FIFO_blk[3] = 1'b0;
    assign proc_43_input_sync_blk[3] = 1'b0;
    assign proc_43_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_43[3] = dl_detect_out ? proc_dep_vld_vec_43_reg[3] : (proc_43_data_FIFO_blk[3] | proc_43_data_PIPO_blk[3] | proc_43_start_FIFO_blk[3] | proc_43_TLF_FIFO_blk[3] | proc_43_input_sync_blk[3] | proc_43_output_sync_blk[3]);
    assign proc_43_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_1_7_x0_U0.fifo_D_drain_PE_1_7_x0170_blk_n);
    assign proc_43_data_PIPO_blk[4] = 1'b0;
    assign proc_43_start_FIFO_blk[4] = 1'b0;
    assign proc_43_TLF_FIFO_blk[4] = 1'b0;
    assign proc_43_input_sync_blk[4] = 1'b0;
    assign proc_43_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_43[4] = dl_detect_out ? proc_dep_vld_vec_43_reg[4] : (proc_43_data_FIFO_blk[4] | proc_43_data_PIPO_blk[4] | proc_43_start_FIFO_blk[4] | proc_43_TLF_FIFO_blk[4] | proc_43_input_sync_blk[4] | proc_43_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_43_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_43_reg <= proc_dep_vld_vec_43;
        end
    end
    assign in_chan_dep_vld_vec_43[0] = dep_chan_vld_35_43;
    assign in_chan_dep_data_vec_43[243 : 0] = dep_chan_data_35_43;
    assign token_in_vec_43[0] = token_35_43;
    assign in_chan_dep_vld_vec_43[1] = dep_chan_vld_42_43;
    assign in_chan_dep_data_vec_43[487 : 244] = dep_chan_data_42_43;
    assign token_in_vec_43[1] = token_42_43;
    assign in_chan_dep_vld_vec_43[2] = dep_chan_vld_51_43;
    assign in_chan_dep_data_vec_43[731 : 488] = dep_chan_data_51_43;
    assign token_in_vec_43[2] = token_51_43;
    assign in_chan_dep_vld_vec_43[3] = dep_chan_vld_61_43;
    assign in_chan_dep_data_vec_43[975 : 732] = dep_chan_data_61_43;
    assign token_in_vec_43[3] = token_61_43;
    assign in_chan_dep_vld_vec_43[4] = dep_chan_vld_110_43;
    assign in_chan_dep_data_vec_43[1219 : 976] = dep_chan_data_110_43;
    assign token_in_vec_43[4] = token_110_43;
    assign dep_chan_vld_43_42 = out_chan_dep_vld_vec_43[0];
    assign dep_chan_data_43_42 = out_chan_dep_data_43;
    assign token_43_42 = token_out_vec_43[0];
    assign dep_chan_vld_43_61 = out_chan_dep_vld_vec_43[1];
    assign dep_chan_data_43_61 = out_chan_dep_data_43;
    assign token_43_61 = token_out_vec_43[1];
    assign dep_chan_vld_43_35 = out_chan_dep_vld_vec_43[2];
    assign dep_chan_data_43_35 = out_chan_dep_data_43;
    assign token_43_35 = token_out_vec_43[2];
    assign dep_chan_vld_43_51 = out_chan_dep_vld_vec_43[3];
    assign dep_chan_data_43_51 = out_chan_dep_data_43;
    assign token_43_51 = token_out_vec_43[3];
    assign dep_chan_vld_43_110 = out_chan_dep_vld_vec_43[4];
    assign dep_chan_data_43_110 = out_chan_dep_data_43;
    assign token_43_110 = token_out_vec_43[4];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_2_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 44, 5, 5) top_hls_deadlock_detect_unit_44 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_44),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_44),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_44),
        .token_in_vec(token_in_vec_44),
        .dl_detect_in(dl_detect_out),
        .origin(origin[44]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_44),
        .out_chan_dep_data(out_chan_dep_data_44),
        .token_out_vec(token_out_vec_44),
        .dl_detect_out(dl_in_vec[44]));

    assign proc_44_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_0_x0_U0.fifo_A_PE_2_0_x043_blk_n);
    assign proc_44_data_PIPO_blk[0] = 1'b0;
    assign proc_44_start_FIFO_blk[0] = 1'b0;
    assign proc_44_TLF_FIFO_blk[0] = 1'b0;
    assign proc_44_input_sync_blk[0] = 1'b0;
    assign proc_44_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_44[0] = dl_detect_out ? proc_dep_vld_vec_44_reg[0] : (proc_44_data_FIFO_blk[0] | proc_44_data_PIPO_blk[0] | proc_44_start_FIFO_blk[0] | proc_44_TLF_FIFO_blk[0] | proc_44_input_sync_blk[0] | proc_44_output_sync_blk[0]);
    assign proc_44_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_0_x0_U0.fifo_A_PE_2_1_x044_blk_n);
    assign proc_44_data_PIPO_blk[1] = 1'b0;
    assign proc_44_start_FIFO_blk[1] = 1'b0;
    assign proc_44_TLF_FIFO_blk[1] = 1'b0;
    assign proc_44_input_sync_blk[1] = 1'b0;
    assign proc_44_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_44[1] = dl_detect_out ? proc_dep_vld_vec_44_reg[1] : (proc_44_data_FIFO_blk[1] | proc_44_data_PIPO_blk[1] | proc_44_start_FIFO_blk[1] | proc_44_TLF_FIFO_blk[1] | proc_44_input_sync_blk[1] | proc_44_output_sync_blk[1]);
    assign proc_44_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_0_x0_U0.fifo_B_PE_2_0_x063_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_2_0_x0_U0.fifo_C_PE_2_0_x0103_blk_n);
    assign proc_44_data_PIPO_blk[2] = 1'b0;
    assign proc_44_start_FIFO_blk[2] = 1'b0;
    assign proc_44_TLF_FIFO_blk[2] = 1'b0;
    assign proc_44_input_sync_blk[2] = 1'b0;
    assign proc_44_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_44[2] = dl_detect_out ? proc_dep_vld_vec_44_reg[2] : (proc_44_data_FIFO_blk[2] | proc_44_data_PIPO_blk[2] | proc_44_start_FIFO_blk[2] | proc_44_TLF_FIFO_blk[2] | proc_44_input_sync_blk[2] | proc_44_output_sync_blk[2]);
    assign proc_44_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_0_x0_U0.fifo_B_PE_3_0_x064_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_2_0_x0_U0.fifo_C_PE_3_0_x0104_blk_n);
    assign proc_44_data_PIPO_blk[3] = 1'b0;
    assign proc_44_start_FIFO_blk[3] = 1'b0;
    assign proc_44_TLF_FIFO_blk[3] = 1'b0;
    assign proc_44_input_sync_blk[3] = 1'b0;
    assign proc_44_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_44[3] = dl_detect_out ? proc_dep_vld_vec_44_reg[3] : (proc_44_data_FIFO_blk[3] | proc_44_data_PIPO_blk[3] | proc_44_start_FIFO_blk[3] | proc_44_TLF_FIFO_blk[3] | proc_44_input_sync_blk[3] | proc_44_output_sync_blk[3]);
    assign proc_44_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_0_x0_U0.fifo_D_drain_PE_2_0_x0143_blk_n);
    assign proc_44_data_PIPO_blk[4] = 1'b0;
    assign proc_44_start_FIFO_blk[4] = 1'b0;
    assign proc_44_TLF_FIFO_blk[4] = 1'b0;
    assign proc_44_input_sync_blk[4] = 1'b0;
    assign proc_44_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_44[4] = dl_detect_out ? proc_dep_vld_vec_44_reg[4] : (proc_44_data_FIFO_blk[4] | proc_44_data_PIPO_blk[4] | proc_44_start_FIFO_blk[4] | proc_44_TLF_FIFO_blk[4] | proc_44_input_sync_blk[4] | proc_44_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_44_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_44_reg <= proc_dep_vld_vec_44;
        end
    end
    assign in_chan_dep_vld_vec_44[0] = dep_chan_vld_6_44;
    assign in_chan_dep_data_vec_44[243 : 0] = dep_chan_data_6_44;
    assign token_in_vec_44[0] = token_6_44;
    assign in_chan_dep_vld_vec_44[1] = dep_chan_vld_36_44;
    assign in_chan_dep_data_vec_44[487 : 244] = dep_chan_data_36_44;
    assign token_in_vec_44[1] = token_36_44;
    assign in_chan_dep_vld_vec_44[2] = dep_chan_vld_45_44;
    assign in_chan_dep_data_vec_44[731 : 488] = dep_chan_data_45_44;
    assign token_in_vec_44[2] = token_45_44;
    assign in_chan_dep_vld_vec_44[3] = dep_chan_vld_52_44;
    assign in_chan_dep_data_vec_44[975 : 732] = dep_chan_data_52_44;
    assign token_in_vec_44[3] = token_52_44;
    assign in_chan_dep_vld_vec_44[4] = dep_chan_vld_81_44;
    assign in_chan_dep_data_vec_44[1219 : 976] = dep_chan_data_81_44;
    assign token_in_vec_44[4] = token_81_44;
    assign dep_chan_vld_44_6 = out_chan_dep_vld_vec_44[0];
    assign dep_chan_data_44_6 = out_chan_dep_data_44;
    assign token_44_6 = token_out_vec_44[0];
    assign dep_chan_vld_44_45 = out_chan_dep_vld_vec_44[1];
    assign dep_chan_data_44_45 = out_chan_dep_data_44;
    assign token_44_45 = token_out_vec_44[1];
    assign dep_chan_vld_44_36 = out_chan_dep_vld_vec_44[2];
    assign dep_chan_data_44_36 = out_chan_dep_data_44;
    assign token_44_36 = token_out_vec_44[2];
    assign dep_chan_vld_44_52 = out_chan_dep_vld_vec_44[3];
    assign dep_chan_data_44_52 = out_chan_dep_data_44;
    assign token_44_52 = token_out_vec_44[3];
    assign dep_chan_vld_44_81 = out_chan_dep_vld_vec_44[4];
    assign dep_chan_data_44_81 = out_chan_dep_data_44;
    assign token_44_81 = token_out_vec_44[4];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_2_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 45, 5, 5) top_hls_deadlock_detect_unit_45 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_45),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_45),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_45),
        .token_in_vec(token_in_vec_45),
        .dl_detect_in(dl_detect_out),
        .origin(origin[45]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_45),
        .out_chan_dep_data(out_chan_dep_data_45),
        .token_out_vec(token_out_vec_45),
        .dl_detect_out(dl_in_vec[45]));

    assign proc_45_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_1_x0_U0.fifo_A_PE_2_1_x044_blk_n);
    assign proc_45_data_PIPO_blk[0] = 1'b0;
    assign proc_45_start_FIFO_blk[0] = 1'b0;
    assign proc_45_TLF_FIFO_blk[0] = 1'b0;
    assign proc_45_input_sync_blk[0] = 1'b0;
    assign proc_45_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_45[0] = dl_detect_out ? proc_dep_vld_vec_45_reg[0] : (proc_45_data_FIFO_blk[0] | proc_45_data_PIPO_blk[0] | proc_45_start_FIFO_blk[0] | proc_45_TLF_FIFO_blk[0] | proc_45_input_sync_blk[0] | proc_45_output_sync_blk[0]);
    assign proc_45_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_1_x0_U0.fifo_A_PE_2_2_x045_blk_n);
    assign proc_45_data_PIPO_blk[1] = 1'b0;
    assign proc_45_start_FIFO_blk[1] = 1'b0;
    assign proc_45_TLF_FIFO_blk[1] = 1'b0;
    assign proc_45_input_sync_blk[1] = 1'b0;
    assign proc_45_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_45[1] = dl_detect_out ? proc_dep_vld_vec_45_reg[1] : (proc_45_data_FIFO_blk[1] | proc_45_data_PIPO_blk[1] | proc_45_start_FIFO_blk[1] | proc_45_TLF_FIFO_blk[1] | proc_45_input_sync_blk[1] | proc_45_output_sync_blk[1]);
    assign proc_45_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_1_x0_U0.fifo_B_PE_2_1_x068_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_2_1_x0_U0.fifo_C_PE_2_1_x0108_blk_n);
    assign proc_45_data_PIPO_blk[2] = 1'b0;
    assign proc_45_start_FIFO_blk[2] = 1'b0;
    assign proc_45_TLF_FIFO_blk[2] = 1'b0;
    assign proc_45_input_sync_blk[2] = 1'b0;
    assign proc_45_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_45[2] = dl_detect_out ? proc_dep_vld_vec_45_reg[2] : (proc_45_data_FIFO_blk[2] | proc_45_data_PIPO_blk[2] | proc_45_start_FIFO_blk[2] | proc_45_TLF_FIFO_blk[2] | proc_45_input_sync_blk[2] | proc_45_output_sync_blk[2]);
    assign proc_45_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_1_x0_U0.fifo_B_PE_3_1_x069_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_2_1_x0_U0.fifo_C_PE_3_1_x0109_blk_n);
    assign proc_45_data_PIPO_blk[3] = 1'b0;
    assign proc_45_start_FIFO_blk[3] = 1'b0;
    assign proc_45_TLF_FIFO_blk[3] = 1'b0;
    assign proc_45_input_sync_blk[3] = 1'b0;
    assign proc_45_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_45[3] = dl_detect_out ? proc_dep_vld_vec_45_reg[3] : (proc_45_data_FIFO_blk[3] | proc_45_data_PIPO_blk[3] | proc_45_start_FIFO_blk[3] | proc_45_TLF_FIFO_blk[3] | proc_45_input_sync_blk[3] | proc_45_output_sync_blk[3]);
    assign proc_45_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_1_x0_U0.fifo_D_drain_PE_2_1_x0147_blk_n);
    assign proc_45_data_PIPO_blk[4] = 1'b0;
    assign proc_45_start_FIFO_blk[4] = 1'b0;
    assign proc_45_TLF_FIFO_blk[4] = 1'b0;
    assign proc_45_input_sync_blk[4] = 1'b0;
    assign proc_45_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_45[4] = dl_detect_out ? proc_dep_vld_vec_45_reg[4] : (proc_45_data_FIFO_blk[4] | proc_45_data_PIPO_blk[4] | proc_45_start_FIFO_blk[4] | proc_45_TLF_FIFO_blk[4] | proc_45_input_sync_blk[4] | proc_45_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_45_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_45_reg <= proc_dep_vld_vec_45;
        end
    end
    assign in_chan_dep_vld_vec_45[0] = dep_chan_vld_37_45;
    assign in_chan_dep_data_vec_45[243 : 0] = dep_chan_data_37_45;
    assign token_in_vec_45[0] = token_37_45;
    assign in_chan_dep_vld_vec_45[1] = dep_chan_vld_44_45;
    assign in_chan_dep_data_vec_45[487 : 244] = dep_chan_data_44_45;
    assign token_in_vec_45[1] = token_44_45;
    assign in_chan_dep_vld_vec_45[2] = dep_chan_vld_46_45;
    assign in_chan_dep_data_vec_45[731 : 488] = dep_chan_data_46_45;
    assign token_in_vec_45[2] = token_46_45;
    assign in_chan_dep_vld_vec_45[3] = dep_chan_vld_53_45;
    assign in_chan_dep_data_vec_45[975 : 732] = dep_chan_data_53_45;
    assign token_in_vec_45[3] = token_53_45;
    assign in_chan_dep_vld_vec_45[4] = dep_chan_vld_85_45;
    assign in_chan_dep_data_vec_45[1219 : 976] = dep_chan_data_85_45;
    assign token_in_vec_45[4] = token_85_45;
    assign dep_chan_vld_45_44 = out_chan_dep_vld_vec_45[0];
    assign dep_chan_data_45_44 = out_chan_dep_data_45;
    assign token_45_44 = token_out_vec_45[0];
    assign dep_chan_vld_45_46 = out_chan_dep_vld_vec_45[1];
    assign dep_chan_data_45_46 = out_chan_dep_data_45;
    assign token_45_46 = token_out_vec_45[1];
    assign dep_chan_vld_45_37 = out_chan_dep_vld_vec_45[2];
    assign dep_chan_data_45_37 = out_chan_dep_data_45;
    assign token_45_37 = token_out_vec_45[2];
    assign dep_chan_vld_45_53 = out_chan_dep_vld_vec_45[3];
    assign dep_chan_data_45_53 = out_chan_dep_data_45;
    assign token_45_53 = token_out_vec_45[3];
    assign dep_chan_vld_45_85 = out_chan_dep_vld_vec_45[4];
    assign dep_chan_data_45_85 = out_chan_dep_data_45;
    assign token_45_85 = token_out_vec_45[4];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_2_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 46, 5, 5) top_hls_deadlock_detect_unit_46 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_46),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_46),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_46),
        .token_in_vec(token_in_vec_46),
        .dl_detect_in(dl_detect_out),
        .origin(origin[46]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_46),
        .out_chan_dep_data(out_chan_dep_data_46),
        .token_out_vec(token_out_vec_46),
        .dl_detect_out(dl_in_vec[46]));

    assign proc_46_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_2_x0_U0.fifo_A_PE_2_2_x045_blk_n);
    assign proc_46_data_PIPO_blk[0] = 1'b0;
    assign proc_46_start_FIFO_blk[0] = 1'b0;
    assign proc_46_TLF_FIFO_blk[0] = 1'b0;
    assign proc_46_input_sync_blk[0] = 1'b0;
    assign proc_46_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_46[0] = dl_detect_out ? proc_dep_vld_vec_46_reg[0] : (proc_46_data_FIFO_blk[0] | proc_46_data_PIPO_blk[0] | proc_46_start_FIFO_blk[0] | proc_46_TLF_FIFO_blk[0] | proc_46_input_sync_blk[0] | proc_46_output_sync_blk[0]);
    assign proc_46_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_2_x0_U0.fifo_A_PE_2_3_x046_blk_n);
    assign proc_46_data_PIPO_blk[1] = 1'b0;
    assign proc_46_start_FIFO_blk[1] = 1'b0;
    assign proc_46_TLF_FIFO_blk[1] = 1'b0;
    assign proc_46_input_sync_blk[1] = 1'b0;
    assign proc_46_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_46[1] = dl_detect_out ? proc_dep_vld_vec_46_reg[1] : (proc_46_data_FIFO_blk[1] | proc_46_data_PIPO_blk[1] | proc_46_start_FIFO_blk[1] | proc_46_TLF_FIFO_blk[1] | proc_46_input_sync_blk[1] | proc_46_output_sync_blk[1]);
    assign proc_46_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_2_x0_U0.fifo_B_PE_2_2_x073_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_2_2_x0_U0.fifo_C_PE_2_2_x0113_blk_n);
    assign proc_46_data_PIPO_blk[2] = 1'b0;
    assign proc_46_start_FIFO_blk[2] = 1'b0;
    assign proc_46_TLF_FIFO_blk[2] = 1'b0;
    assign proc_46_input_sync_blk[2] = 1'b0;
    assign proc_46_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_46[2] = dl_detect_out ? proc_dep_vld_vec_46_reg[2] : (proc_46_data_FIFO_blk[2] | proc_46_data_PIPO_blk[2] | proc_46_start_FIFO_blk[2] | proc_46_TLF_FIFO_blk[2] | proc_46_input_sync_blk[2] | proc_46_output_sync_blk[2]);
    assign proc_46_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_2_x0_U0.fifo_B_PE_3_2_x074_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_2_2_x0_U0.fifo_C_PE_3_2_x0114_blk_n);
    assign proc_46_data_PIPO_blk[3] = 1'b0;
    assign proc_46_start_FIFO_blk[3] = 1'b0;
    assign proc_46_TLF_FIFO_blk[3] = 1'b0;
    assign proc_46_input_sync_blk[3] = 1'b0;
    assign proc_46_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_46[3] = dl_detect_out ? proc_dep_vld_vec_46_reg[3] : (proc_46_data_FIFO_blk[3] | proc_46_data_PIPO_blk[3] | proc_46_start_FIFO_blk[3] | proc_46_TLF_FIFO_blk[3] | proc_46_input_sync_blk[3] | proc_46_output_sync_blk[3]);
    assign proc_46_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_2_x0_U0.fifo_D_drain_PE_2_2_x0151_blk_n);
    assign proc_46_data_PIPO_blk[4] = 1'b0;
    assign proc_46_start_FIFO_blk[4] = 1'b0;
    assign proc_46_TLF_FIFO_blk[4] = 1'b0;
    assign proc_46_input_sync_blk[4] = 1'b0;
    assign proc_46_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_46[4] = dl_detect_out ? proc_dep_vld_vec_46_reg[4] : (proc_46_data_FIFO_blk[4] | proc_46_data_PIPO_blk[4] | proc_46_start_FIFO_blk[4] | proc_46_TLF_FIFO_blk[4] | proc_46_input_sync_blk[4] | proc_46_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_46_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_46_reg <= proc_dep_vld_vec_46;
        end
    end
    assign in_chan_dep_vld_vec_46[0] = dep_chan_vld_38_46;
    assign in_chan_dep_data_vec_46[243 : 0] = dep_chan_data_38_46;
    assign token_in_vec_46[0] = token_38_46;
    assign in_chan_dep_vld_vec_46[1] = dep_chan_vld_45_46;
    assign in_chan_dep_data_vec_46[487 : 244] = dep_chan_data_45_46;
    assign token_in_vec_46[1] = token_45_46;
    assign in_chan_dep_vld_vec_46[2] = dep_chan_vld_47_46;
    assign in_chan_dep_data_vec_46[731 : 488] = dep_chan_data_47_46;
    assign token_in_vec_46[2] = token_47_46;
    assign in_chan_dep_vld_vec_46[3] = dep_chan_vld_54_46;
    assign in_chan_dep_data_vec_46[975 : 732] = dep_chan_data_54_46;
    assign token_in_vec_46[3] = token_54_46;
    assign in_chan_dep_vld_vec_46[4] = dep_chan_vld_89_46;
    assign in_chan_dep_data_vec_46[1219 : 976] = dep_chan_data_89_46;
    assign token_in_vec_46[4] = token_89_46;
    assign dep_chan_vld_46_45 = out_chan_dep_vld_vec_46[0];
    assign dep_chan_data_46_45 = out_chan_dep_data_46;
    assign token_46_45 = token_out_vec_46[0];
    assign dep_chan_vld_46_47 = out_chan_dep_vld_vec_46[1];
    assign dep_chan_data_46_47 = out_chan_dep_data_46;
    assign token_46_47 = token_out_vec_46[1];
    assign dep_chan_vld_46_38 = out_chan_dep_vld_vec_46[2];
    assign dep_chan_data_46_38 = out_chan_dep_data_46;
    assign token_46_38 = token_out_vec_46[2];
    assign dep_chan_vld_46_54 = out_chan_dep_vld_vec_46[3];
    assign dep_chan_data_46_54 = out_chan_dep_data_46;
    assign token_46_54 = token_out_vec_46[3];
    assign dep_chan_vld_46_89 = out_chan_dep_vld_vec_46[4];
    assign dep_chan_data_46_89 = out_chan_dep_data_46;
    assign token_46_89 = token_out_vec_46[4];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_2_3_x0_U0
    top_hls_deadlock_detect_unit #(244, 47, 5, 5) top_hls_deadlock_detect_unit_47 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_47),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_47),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_47),
        .token_in_vec(token_in_vec_47),
        .dl_detect_in(dl_detect_out),
        .origin(origin[47]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_47),
        .out_chan_dep_data(out_chan_dep_data_47),
        .token_out_vec(token_out_vec_47),
        .dl_detect_out(dl_in_vec[47]));

    assign proc_47_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_3_x0_U0.fifo_A_PE_2_3_x046_blk_n);
    assign proc_47_data_PIPO_blk[0] = 1'b0;
    assign proc_47_start_FIFO_blk[0] = 1'b0;
    assign proc_47_TLF_FIFO_blk[0] = 1'b0;
    assign proc_47_input_sync_blk[0] = 1'b0;
    assign proc_47_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_47[0] = dl_detect_out ? proc_dep_vld_vec_47_reg[0] : (proc_47_data_FIFO_blk[0] | proc_47_data_PIPO_blk[0] | proc_47_start_FIFO_blk[0] | proc_47_TLF_FIFO_blk[0] | proc_47_input_sync_blk[0] | proc_47_output_sync_blk[0]);
    assign proc_47_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_3_x0_U0.fifo_A_PE_2_4_x047_blk_n);
    assign proc_47_data_PIPO_blk[1] = 1'b0;
    assign proc_47_start_FIFO_blk[1] = 1'b0;
    assign proc_47_TLF_FIFO_blk[1] = 1'b0;
    assign proc_47_input_sync_blk[1] = 1'b0;
    assign proc_47_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_47[1] = dl_detect_out ? proc_dep_vld_vec_47_reg[1] : (proc_47_data_FIFO_blk[1] | proc_47_data_PIPO_blk[1] | proc_47_start_FIFO_blk[1] | proc_47_TLF_FIFO_blk[1] | proc_47_input_sync_blk[1] | proc_47_output_sync_blk[1]);
    assign proc_47_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_3_x0_U0.fifo_B_PE_2_3_x078_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_2_3_x0_U0.fifo_C_PE_2_3_x0118_blk_n);
    assign proc_47_data_PIPO_blk[2] = 1'b0;
    assign proc_47_start_FIFO_blk[2] = 1'b0;
    assign proc_47_TLF_FIFO_blk[2] = 1'b0;
    assign proc_47_input_sync_blk[2] = 1'b0;
    assign proc_47_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_47[2] = dl_detect_out ? proc_dep_vld_vec_47_reg[2] : (proc_47_data_FIFO_blk[2] | proc_47_data_PIPO_blk[2] | proc_47_start_FIFO_blk[2] | proc_47_TLF_FIFO_blk[2] | proc_47_input_sync_blk[2] | proc_47_output_sync_blk[2]);
    assign proc_47_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_3_x0_U0.fifo_B_PE_3_3_x079_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_2_3_x0_U0.fifo_C_PE_3_3_x0119_blk_n);
    assign proc_47_data_PIPO_blk[3] = 1'b0;
    assign proc_47_start_FIFO_blk[3] = 1'b0;
    assign proc_47_TLF_FIFO_blk[3] = 1'b0;
    assign proc_47_input_sync_blk[3] = 1'b0;
    assign proc_47_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_47[3] = dl_detect_out ? proc_dep_vld_vec_47_reg[3] : (proc_47_data_FIFO_blk[3] | proc_47_data_PIPO_blk[3] | proc_47_start_FIFO_blk[3] | proc_47_TLF_FIFO_blk[3] | proc_47_input_sync_blk[3] | proc_47_output_sync_blk[3]);
    assign proc_47_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_3_x0_U0.fifo_D_drain_PE_2_3_x0155_blk_n);
    assign proc_47_data_PIPO_blk[4] = 1'b0;
    assign proc_47_start_FIFO_blk[4] = 1'b0;
    assign proc_47_TLF_FIFO_blk[4] = 1'b0;
    assign proc_47_input_sync_blk[4] = 1'b0;
    assign proc_47_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_47[4] = dl_detect_out ? proc_dep_vld_vec_47_reg[4] : (proc_47_data_FIFO_blk[4] | proc_47_data_PIPO_blk[4] | proc_47_start_FIFO_blk[4] | proc_47_TLF_FIFO_blk[4] | proc_47_input_sync_blk[4] | proc_47_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_47_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_47_reg <= proc_dep_vld_vec_47;
        end
    end
    assign in_chan_dep_vld_vec_47[0] = dep_chan_vld_39_47;
    assign in_chan_dep_data_vec_47[243 : 0] = dep_chan_data_39_47;
    assign token_in_vec_47[0] = token_39_47;
    assign in_chan_dep_vld_vec_47[1] = dep_chan_vld_46_47;
    assign in_chan_dep_data_vec_47[487 : 244] = dep_chan_data_46_47;
    assign token_in_vec_47[1] = token_46_47;
    assign in_chan_dep_vld_vec_47[2] = dep_chan_vld_48_47;
    assign in_chan_dep_data_vec_47[731 : 488] = dep_chan_data_48_47;
    assign token_in_vec_47[2] = token_48_47;
    assign in_chan_dep_vld_vec_47[3] = dep_chan_vld_55_47;
    assign in_chan_dep_data_vec_47[975 : 732] = dep_chan_data_55_47;
    assign token_in_vec_47[3] = token_55_47;
    assign in_chan_dep_vld_vec_47[4] = dep_chan_vld_93_47;
    assign in_chan_dep_data_vec_47[1219 : 976] = dep_chan_data_93_47;
    assign token_in_vec_47[4] = token_93_47;
    assign dep_chan_vld_47_46 = out_chan_dep_vld_vec_47[0];
    assign dep_chan_data_47_46 = out_chan_dep_data_47;
    assign token_47_46 = token_out_vec_47[0];
    assign dep_chan_vld_47_48 = out_chan_dep_vld_vec_47[1];
    assign dep_chan_data_47_48 = out_chan_dep_data_47;
    assign token_47_48 = token_out_vec_47[1];
    assign dep_chan_vld_47_39 = out_chan_dep_vld_vec_47[2];
    assign dep_chan_data_47_39 = out_chan_dep_data_47;
    assign token_47_39 = token_out_vec_47[2];
    assign dep_chan_vld_47_55 = out_chan_dep_vld_vec_47[3];
    assign dep_chan_data_47_55 = out_chan_dep_data_47;
    assign token_47_55 = token_out_vec_47[3];
    assign dep_chan_vld_47_93 = out_chan_dep_vld_vec_47[4];
    assign dep_chan_data_47_93 = out_chan_dep_data_47;
    assign token_47_93 = token_out_vec_47[4];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_2_4_x0_U0
    top_hls_deadlock_detect_unit #(244, 48, 5, 5) top_hls_deadlock_detect_unit_48 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_48),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_48),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_48),
        .token_in_vec(token_in_vec_48),
        .dl_detect_in(dl_detect_out),
        .origin(origin[48]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_48),
        .out_chan_dep_data(out_chan_dep_data_48),
        .token_out_vec(token_out_vec_48),
        .dl_detect_out(dl_in_vec[48]));

    assign proc_48_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_4_x0_U0.fifo_A_PE_2_4_x047_blk_n);
    assign proc_48_data_PIPO_blk[0] = 1'b0;
    assign proc_48_start_FIFO_blk[0] = 1'b0;
    assign proc_48_TLF_FIFO_blk[0] = 1'b0;
    assign proc_48_input_sync_blk[0] = 1'b0;
    assign proc_48_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_48[0] = dl_detect_out ? proc_dep_vld_vec_48_reg[0] : (proc_48_data_FIFO_blk[0] | proc_48_data_PIPO_blk[0] | proc_48_start_FIFO_blk[0] | proc_48_TLF_FIFO_blk[0] | proc_48_input_sync_blk[0] | proc_48_output_sync_blk[0]);
    assign proc_48_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_4_x0_U0.fifo_A_PE_2_5_x048_blk_n);
    assign proc_48_data_PIPO_blk[1] = 1'b0;
    assign proc_48_start_FIFO_blk[1] = 1'b0;
    assign proc_48_TLF_FIFO_blk[1] = 1'b0;
    assign proc_48_input_sync_blk[1] = 1'b0;
    assign proc_48_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_48[1] = dl_detect_out ? proc_dep_vld_vec_48_reg[1] : (proc_48_data_FIFO_blk[1] | proc_48_data_PIPO_blk[1] | proc_48_start_FIFO_blk[1] | proc_48_TLF_FIFO_blk[1] | proc_48_input_sync_blk[1] | proc_48_output_sync_blk[1]);
    assign proc_48_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_4_x0_U0.fifo_B_PE_2_4_x083_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_2_4_x0_U0.fifo_C_PE_2_4_x0123_blk_n);
    assign proc_48_data_PIPO_blk[2] = 1'b0;
    assign proc_48_start_FIFO_blk[2] = 1'b0;
    assign proc_48_TLF_FIFO_blk[2] = 1'b0;
    assign proc_48_input_sync_blk[2] = 1'b0;
    assign proc_48_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_48[2] = dl_detect_out ? proc_dep_vld_vec_48_reg[2] : (proc_48_data_FIFO_blk[2] | proc_48_data_PIPO_blk[2] | proc_48_start_FIFO_blk[2] | proc_48_TLF_FIFO_blk[2] | proc_48_input_sync_blk[2] | proc_48_output_sync_blk[2]);
    assign proc_48_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_4_x0_U0.fifo_B_PE_3_4_x084_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_2_4_x0_U0.fifo_C_PE_3_4_x0124_blk_n);
    assign proc_48_data_PIPO_blk[3] = 1'b0;
    assign proc_48_start_FIFO_blk[3] = 1'b0;
    assign proc_48_TLF_FIFO_blk[3] = 1'b0;
    assign proc_48_input_sync_blk[3] = 1'b0;
    assign proc_48_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_48[3] = dl_detect_out ? proc_dep_vld_vec_48_reg[3] : (proc_48_data_FIFO_blk[3] | proc_48_data_PIPO_blk[3] | proc_48_start_FIFO_blk[3] | proc_48_TLF_FIFO_blk[3] | proc_48_input_sync_blk[3] | proc_48_output_sync_blk[3]);
    assign proc_48_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_4_x0_U0.fifo_D_drain_PE_2_4_x0159_blk_n);
    assign proc_48_data_PIPO_blk[4] = 1'b0;
    assign proc_48_start_FIFO_blk[4] = 1'b0;
    assign proc_48_TLF_FIFO_blk[4] = 1'b0;
    assign proc_48_input_sync_blk[4] = 1'b0;
    assign proc_48_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_48[4] = dl_detect_out ? proc_dep_vld_vec_48_reg[4] : (proc_48_data_FIFO_blk[4] | proc_48_data_PIPO_blk[4] | proc_48_start_FIFO_blk[4] | proc_48_TLF_FIFO_blk[4] | proc_48_input_sync_blk[4] | proc_48_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_48_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_48_reg <= proc_dep_vld_vec_48;
        end
    end
    assign in_chan_dep_vld_vec_48[0] = dep_chan_vld_40_48;
    assign in_chan_dep_data_vec_48[243 : 0] = dep_chan_data_40_48;
    assign token_in_vec_48[0] = token_40_48;
    assign in_chan_dep_vld_vec_48[1] = dep_chan_vld_47_48;
    assign in_chan_dep_data_vec_48[487 : 244] = dep_chan_data_47_48;
    assign token_in_vec_48[1] = token_47_48;
    assign in_chan_dep_vld_vec_48[2] = dep_chan_vld_49_48;
    assign in_chan_dep_data_vec_48[731 : 488] = dep_chan_data_49_48;
    assign token_in_vec_48[2] = token_49_48;
    assign in_chan_dep_vld_vec_48[3] = dep_chan_vld_56_48;
    assign in_chan_dep_data_vec_48[975 : 732] = dep_chan_data_56_48;
    assign token_in_vec_48[3] = token_56_48;
    assign in_chan_dep_vld_vec_48[4] = dep_chan_vld_97_48;
    assign in_chan_dep_data_vec_48[1219 : 976] = dep_chan_data_97_48;
    assign token_in_vec_48[4] = token_97_48;
    assign dep_chan_vld_48_47 = out_chan_dep_vld_vec_48[0];
    assign dep_chan_data_48_47 = out_chan_dep_data_48;
    assign token_48_47 = token_out_vec_48[0];
    assign dep_chan_vld_48_49 = out_chan_dep_vld_vec_48[1];
    assign dep_chan_data_48_49 = out_chan_dep_data_48;
    assign token_48_49 = token_out_vec_48[1];
    assign dep_chan_vld_48_40 = out_chan_dep_vld_vec_48[2];
    assign dep_chan_data_48_40 = out_chan_dep_data_48;
    assign token_48_40 = token_out_vec_48[2];
    assign dep_chan_vld_48_56 = out_chan_dep_vld_vec_48[3];
    assign dep_chan_data_48_56 = out_chan_dep_data_48;
    assign token_48_56 = token_out_vec_48[3];
    assign dep_chan_vld_48_97 = out_chan_dep_vld_vec_48[4];
    assign dep_chan_data_48_97 = out_chan_dep_data_48;
    assign token_48_97 = token_out_vec_48[4];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_2_5_x0_U0
    top_hls_deadlock_detect_unit #(244, 49, 5, 5) top_hls_deadlock_detect_unit_49 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_49),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_49),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_49),
        .token_in_vec(token_in_vec_49),
        .dl_detect_in(dl_detect_out),
        .origin(origin[49]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_49),
        .out_chan_dep_data(out_chan_dep_data_49),
        .token_out_vec(token_out_vec_49),
        .dl_detect_out(dl_in_vec[49]));

    assign proc_49_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_5_x0_U0.fifo_A_PE_2_5_x048_blk_n);
    assign proc_49_data_PIPO_blk[0] = 1'b0;
    assign proc_49_start_FIFO_blk[0] = 1'b0;
    assign proc_49_TLF_FIFO_blk[0] = 1'b0;
    assign proc_49_input_sync_blk[0] = 1'b0;
    assign proc_49_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_49[0] = dl_detect_out ? proc_dep_vld_vec_49_reg[0] : (proc_49_data_FIFO_blk[0] | proc_49_data_PIPO_blk[0] | proc_49_start_FIFO_blk[0] | proc_49_TLF_FIFO_blk[0] | proc_49_input_sync_blk[0] | proc_49_output_sync_blk[0]);
    assign proc_49_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_5_x0_U0.fifo_A_PE_2_6_x049_blk_n);
    assign proc_49_data_PIPO_blk[1] = 1'b0;
    assign proc_49_start_FIFO_blk[1] = 1'b0;
    assign proc_49_TLF_FIFO_blk[1] = 1'b0;
    assign proc_49_input_sync_blk[1] = 1'b0;
    assign proc_49_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_49[1] = dl_detect_out ? proc_dep_vld_vec_49_reg[1] : (proc_49_data_FIFO_blk[1] | proc_49_data_PIPO_blk[1] | proc_49_start_FIFO_blk[1] | proc_49_TLF_FIFO_blk[1] | proc_49_input_sync_blk[1] | proc_49_output_sync_blk[1]);
    assign proc_49_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_5_x0_U0.fifo_B_PE_2_5_x088_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_2_5_x0_U0.fifo_C_PE_2_5_x0128_blk_n);
    assign proc_49_data_PIPO_blk[2] = 1'b0;
    assign proc_49_start_FIFO_blk[2] = 1'b0;
    assign proc_49_TLF_FIFO_blk[2] = 1'b0;
    assign proc_49_input_sync_blk[2] = 1'b0;
    assign proc_49_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_49[2] = dl_detect_out ? proc_dep_vld_vec_49_reg[2] : (proc_49_data_FIFO_blk[2] | proc_49_data_PIPO_blk[2] | proc_49_start_FIFO_blk[2] | proc_49_TLF_FIFO_blk[2] | proc_49_input_sync_blk[2] | proc_49_output_sync_blk[2]);
    assign proc_49_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_5_x0_U0.fifo_B_PE_3_5_x089_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_2_5_x0_U0.fifo_C_PE_3_5_x0129_blk_n);
    assign proc_49_data_PIPO_blk[3] = 1'b0;
    assign proc_49_start_FIFO_blk[3] = 1'b0;
    assign proc_49_TLF_FIFO_blk[3] = 1'b0;
    assign proc_49_input_sync_blk[3] = 1'b0;
    assign proc_49_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_49[3] = dl_detect_out ? proc_dep_vld_vec_49_reg[3] : (proc_49_data_FIFO_blk[3] | proc_49_data_PIPO_blk[3] | proc_49_start_FIFO_blk[3] | proc_49_TLF_FIFO_blk[3] | proc_49_input_sync_blk[3] | proc_49_output_sync_blk[3]);
    assign proc_49_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_5_x0_U0.fifo_D_drain_PE_2_5_x0163_blk_n);
    assign proc_49_data_PIPO_blk[4] = 1'b0;
    assign proc_49_start_FIFO_blk[4] = 1'b0;
    assign proc_49_TLF_FIFO_blk[4] = 1'b0;
    assign proc_49_input_sync_blk[4] = 1'b0;
    assign proc_49_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_49[4] = dl_detect_out ? proc_dep_vld_vec_49_reg[4] : (proc_49_data_FIFO_blk[4] | proc_49_data_PIPO_blk[4] | proc_49_start_FIFO_blk[4] | proc_49_TLF_FIFO_blk[4] | proc_49_input_sync_blk[4] | proc_49_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_49_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_49_reg <= proc_dep_vld_vec_49;
        end
    end
    assign in_chan_dep_vld_vec_49[0] = dep_chan_vld_41_49;
    assign in_chan_dep_data_vec_49[243 : 0] = dep_chan_data_41_49;
    assign token_in_vec_49[0] = token_41_49;
    assign in_chan_dep_vld_vec_49[1] = dep_chan_vld_48_49;
    assign in_chan_dep_data_vec_49[487 : 244] = dep_chan_data_48_49;
    assign token_in_vec_49[1] = token_48_49;
    assign in_chan_dep_vld_vec_49[2] = dep_chan_vld_50_49;
    assign in_chan_dep_data_vec_49[731 : 488] = dep_chan_data_50_49;
    assign token_in_vec_49[2] = token_50_49;
    assign in_chan_dep_vld_vec_49[3] = dep_chan_vld_57_49;
    assign in_chan_dep_data_vec_49[975 : 732] = dep_chan_data_57_49;
    assign token_in_vec_49[3] = token_57_49;
    assign in_chan_dep_vld_vec_49[4] = dep_chan_vld_101_49;
    assign in_chan_dep_data_vec_49[1219 : 976] = dep_chan_data_101_49;
    assign token_in_vec_49[4] = token_101_49;
    assign dep_chan_vld_49_48 = out_chan_dep_vld_vec_49[0];
    assign dep_chan_data_49_48 = out_chan_dep_data_49;
    assign token_49_48 = token_out_vec_49[0];
    assign dep_chan_vld_49_50 = out_chan_dep_vld_vec_49[1];
    assign dep_chan_data_49_50 = out_chan_dep_data_49;
    assign token_49_50 = token_out_vec_49[1];
    assign dep_chan_vld_49_41 = out_chan_dep_vld_vec_49[2];
    assign dep_chan_data_49_41 = out_chan_dep_data_49;
    assign token_49_41 = token_out_vec_49[2];
    assign dep_chan_vld_49_57 = out_chan_dep_vld_vec_49[3];
    assign dep_chan_data_49_57 = out_chan_dep_data_49;
    assign token_49_57 = token_out_vec_49[3];
    assign dep_chan_vld_49_101 = out_chan_dep_vld_vec_49[4];
    assign dep_chan_data_49_101 = out_chan_dep_data_49;
    assign token_49_101 = token_out_vec_49[4];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_2_6_x0_U0
    top_hls_deadlock_detect_unit #(244, 50, 5, 5) top_hls_deadlock_detect_unit_50 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_50),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_50),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_50),
        .token_in_vec(token_in_vec_50),
        .dl_detect_in(dl_detect_out),
        .origin(origin[50]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_50),
        .out_chan_dep_data(out_chan_dep_data_50),
        .token_out_vec(token_out_vec_50),
        .dl_detect_out(dl_in_vec[50]));

    assign proc_50_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_6_x0_U0.fifo_A_PE_2_6_x049_blk_n);
    assign proc_50_data_PIPO_blk[0] = 1'b0;
    assign proc_50_start_FIFO_blk[0] = 1'b0;
    assign proc_50_TLF_FIFO_blk[0] = 1'b0;
    assign proc_50_input_sync_blk[0] = 1'b0;
    assign proc_50_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_50[0] = dl_detect_out ? proc_dep_vld_vec_50_reg[0] : (proc_50_data_FIFO_blk[0] | proc_50_data_PIPO_blk[0] | proc_50_start_FIFO_blk[0] | proc_50_TLF_FIFO_blk[0] | proc_50_input_sync_blk[0] | proc_50_output_sync_blk[0]);
    assign proc_50_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_6_x0_U0.fifo_A_PE_2_7_x050_blk_n);
    assign proc_50_data_PIPO_blk[1] = 1'b0;
    assign proc_50_start_FIFO_blk[1] = 1'b0;
    assign proc_50_TLF_FIFO_blk[1] = 1'b0;
    assign proc_50_input_sync_blk[1] = 1'b0;
    assign proc_50_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_50[1] = dl_detect_out ? proc_dep_vld_vec_50_reg[1] : (proc_50_data_FIFO_blk[1] | proc_50_data_PIPO_blk[1] | proc_50_start_FIFO_blk[1] | proc_50_TLF_FIFO_blk[1] | proc_50_input_sync_blk[1] | proc_50_output_sync_blk[1]);
    assign proc_50_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_6_x0_U0.fifo_B_PE_2_6_x093_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_2_6_x0_U0.fifo_C_PE_2_6_x0133_blk_n);
    assign proc_50_data_PIPO_blk[2] = 1'b0;
    assign proc_50_start_FIFO_blk[2] = 1'b0;
    assign proc_50_TLF_FIFO_blk[2] = 1'b0;
    assign proc_50_input_sync_blk[2] = 1'b0;
    assign proc_50_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_50[2] = dl_detect_out ? proc_dep_vld_vec_50_reg[2] : (proc_50_data_FIFO_blk[2] | proc_50_data_PIPO_blk[2] | proc_50_start_FIFO_blk[2] | proc_50_TLF_FIFO_blk[2] | proc_50_input_sync_blk[2] | proc_50_output_sync_blk[2]);
    assign proc_50_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_6_x0_U0.fifo_B_PE_3_6_x094_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_2_6_x0_U0.fifo_C_PE_3_6_x0134_blk_n);
    assign proc_50_data_PIPO_blk[3] = 1'b0;
    assign proc_50_start_FIFO_blk[3] = 1'b0;
    assign proc_50_TLF_FIFO_blk[3] = 1'b0;
    assign proc_50_input_sync_blk[3] = 1'b0;
    assign proc_50_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_50[3] = dl_detect_out ? proc_dep_vld_vec_50_reg[3] : (proc_50_data_FIFO_blk[3] | proc_50_data_PIPO_blk[3] | proc_50_start_FIFO_blk[3] | proc_50_TLF_FIFO_blk[3] | proc_50_input_sync_blk[3] | proc_50_output_sync_blk[3]);
    assign proc_50_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_6_x0_U0.fifo_D_drain_PE_2_6_x0167_blk_n);
    assign proc_50_data_PIPO_blk[4] = 1'b0;
    assign proc_50_start_FIFO_blk[4] = 1'b0;
    assign proc_50_TLF_FIFO_blk[4] = 1'b0;
    assign proc_50_input_sync_blk[4] = 1'b0;
    assign proc_50_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_50[4] = dl_detect_out ? proc_dep_vld_vec_50_reg[4] : (proc_50_data_FIFO_blk[4] | proc_50_data_PIPO_blk[4] | proc_50_start_FIFO_blk[4] | proc_50_TLF_FIFO_blk[4] | proc_50_input_sync_blk[4] | proc_50_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_50_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_50_reg <= proc_dep_vld_vec_50;
        end
    end
    assign in_chan_dep_vld_vec_50[0] = dep_chan_vld_42_50;
    assign in_chan_dep_data_vec_50[243 : 0] = dep_chan_data_42_50;
    assign token_in_vec_50[0] = token_42_50;
    assign in_chan_dep_vld_vec_50[1] = dep_chan_vld_49_50;
    assign in_chan_dep_data_vec_50[487 : 244] = dep_chan_data_49_50;
    assign token_in_vec_50[1] = token_49_50;
    assign in_chan_dep_vld_vec_50[2] = dep_chan_vld_51_50;
    assign in_chan_dep_data_vec_50[731 : 488] = dep_chan_data_51_50;
    assign token_in_vec_50[2] = token_51_50;
    assign in_chan_dep_vld_vec_50[3] = dep_chan_vld_58_50;
    assign in_chan_dep_data_vec_50[975 : 732] = dep_chan_data_58_50;
    assign token_in_vec_50[3] = token_58_50;
    assign in_chan_dep_vld_vec_50[4] = dep_chan_vld_105_50;
    assign in_chan_dep_data_vec_50[1219 : 976] = dep_chan_data_105_50;
    assign token_in_vec_50[4] = token_105_50;
    assign dep_chan_vld_50_49 = out_chan_dep_vld_vec_50[0];
    assign dep_chan_data_50_49 = out_chan_dep_data_50;
    assign token_50_49 = token_out_vec_50[0];
    assign dep_chan_vld_50_51 = out_chan_dep_vld_vec_50[1];
    assign dep_chan_data_50_51 = out_chan_dep_data_50;
    assign token_50_51 = token_out_vec_50[1];
    assign dep_chan_vld_50_42 = out_chan_dep_vld_vec_50[2];
    assign dep_chan_data_50_42 = out_chan_dep_data_50;
    assign token_50_42 = token_out_vec_50[2];
    assign dep_chan_vld_50_58 = out_chan_dep_vld_vec_50[3];
    assign dep_chan_data_50_58 = out_chan_dep_data_50;
    assign token_50_58 = token_out_vec_50[3];
    assign dep_chan_vld_50_105 = out_chan_dep_vld_vec_50[4];
    assign dep_chan_data_50_105 = out_chan_dep_data_50;
    assign token_50_105 = token_out_vec_50[4];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_2_7_x0_U0
    top_hls_deadlock_detect_unit #(244, 51, 5, 5) top_hls_deadlock_detect_unit_51 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_51),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_51),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_51),
        .token_in_vec(token_in_vec_51),
        .dl_detect_in(dl_detect_out),
        .origin(origin[51]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_51),
        .out_chan_dep_data(out_chan_dep_data_51),
        .token_out_vec(token_out_vec_51),
        .dl_detect_out(dl_in_vec[51]));

    assign proc_51_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_7_x0_U0.fifo_A_PE_2_7_x050_blk_n);
    assign proc_51_data_PIPO_blk[0] = 1'b0;
    assign proc_51_start_FIFO_blk[0] = 1'b0;
    assign proc_51_TLF_FIFO_blk[0] = 1'b0;
    assign proc_51_input_sync_blk[0] = 1'b0;
    assign proc_51_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_51[0] = dl_detect_out ? proc_dep_vld_vec_51_reg[0] : (proc_51_data_FIFO_blk[0] | proc_51_data_PIPO_blk[0] | proc_51_start_FIFO_blk[0] | proc_51_TLF_FIFO_blk[0] | proc_51_input_sync_blk[0] | proc_51_output_sync_blk[0]);
    assign proc_51_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_7_x0_U0.fifo_A_PE_2_8_x051_blk_n);
    assign proc_51_data_PIPO_blk[1] = 1'b0;
    assign proc_51_start_FIFO_blk[1] = 1'b0;
    assign proc_51_TLF_FIFO_blk[1] = 1'b0;
    assign proc_51_input_sync_blk[1] = 1'b0;
    assign proc_51_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_51[1] = dl_detect_out ? proc_dep_vld_vec_51_reg[1] : (proc_51_data_FIFO_blk[1] | proc_51_data_PIPO_blk[1] | proc_51_start_FIFO_blk[1] | proc_51_TLF_FIFO_blk[1] | proc_51_input_sync_blk[1] | proc_51_output_sync_blk[1]);
    assign proc_51_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_7_x0_U0.fifo_B_PE_2_7_x098_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_2_7_x0_U0.fifo_C_PE_2_7_x0138_blk_n);
    assign proc_51_data_PIPO_blk[2] = 1'b0;
    assign proc_51_start_FIFO_blk[2] = 1'b0;
    assign proc_51_TLF_FIFO_blk[2] = 1'b0;
    assign proc_51_input_sync_blk[2] = 1'b0;
    assign proc_51_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_51[2] = dl_detect_out ? proc_dep_vld_vec_51_reg[2] : (proc_51_data_FIFO_blk[2] | proc_51_data_PIPO_blk[2] | proc_51_start_FIFO_blk[2] | proc_51_TLF_FIFO_blk[2] | proc_51_input_sync_blk[2] | proc_51_output_sync_blk[2]);
    assign proc_51_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_7_x0_U0.fifo_B_PE_3_7_x099_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_2_7_x0_U0.fifo_C_PE_3_7_x0139_blk_n);
    assign proc_51_data_PIPO_blk[3] = 1'b0;
    assign proc_51_start_FIFO_blk[3] = 1'b0;
    assign proc_51_TLF_FIFO_blk[3] = 1'b0;
    assign proc_51_input_sync_blk[3] = 1'b0;
    assign proc_51_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_51[3] = dl_detect_out ? proc_dep_vld_vec_51_reg[3] : (proc_51_data_FIFO_blk[3] | proc_51_data_PIPO_blk[3] | proc_51_start_FIFO_blk[3] | proc_51_TLF_FIFO_blk[3] | proc_51_input_sync_blk[3] | proc_51_output_sync_blk[3]);
    assign proc_51_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_2_7_x0_U0.fifo_D_drain_PE_2_7_x0171_blk_n);
    assign proc_51_data_PIPO_blk[4] = 1'b0;
    assign proc_51_start_FIFO_blk[4] = 1'b0;
    assign proc_51_TLF_FIFO_blk[4] = 1'b0;
    assign proc_51_input_sync_blk[4] = 1'b0;
    assign proc_51_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_51[4] = dl_detect_out ? proc_dep_vld_vec_51_reg[4] : (proc_51_data_FIFO_blk[4] | proc_51_data_PIPO_blk[4] | proc_51_start_FIFO_blk[4] | proc_51_TLF_FIFO_blk[4] | proc_51_input_sync_blk[4] | proc_51_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_51_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_51_reg <= proc_dep_vld_vec_51;
        end
    end
    assign in_chan_dep_vld_vec_51[0] = dep_chan_vld_43_51;
    assign in_chan_dep_data_vec_51[243 : 0] = dep_chan_data_43_51;
    assign token_in_vec_51[0] = token_43_51;
    assign in_chan_dep_vld_vec_51[1] = dep_chan_vld_50_51;
    assign in_chan_dep_data_vec_51[487 : 244] = dep_chan_data_50_51;
    assign token_in_vec_51[1] = token_50_51;
    assign in_chan_dep_vld_vec_51[2] = dep_chan_vld_59_51;
    assign in_chan_dep_data_vec_51[731 : 488] = dep_chan_data_59_51;
    assign token_in_vec_51[2] = token_59_51;
    assign in_chan_dep_vld_vec_51[3] = dep_chan_vld_62_51;
    assign in_chan_dep_data_vec_51[975 : 732] = dep_chan_data_62_51;
    assign token_in_vec_51[3] = token_62_51;
    assign in_chan_dep_vld_vec_51[4] = dep_chan_vld_109_51;
    assign in_chan_dep_data_vec_51[1219 : 976] = dep_chan_data_109_51;
    assign token_in_vec_51[4] = token_109_51;
    assign dep_chan_vld_51_50 = out_chan_dep_vld_vec_51[0];
    assign dep_chan_data_51_50 = out_chan_dep_data_51;
    assign token_51_50 = token_out_vec_51[0];
    assign dep_chan_vld_51_62 = out_chan_dep_vld_vec_51[1];
    assign dep_chan_data_51_62 = out_chan_dep_data_51;
    assign token_51_62 = token_out_vec_51[1];
    assign dep_chan_vld_51_43 = out_chan_dep_vld_vec_51[2];
    assign dep_chan_data_51_43 = out_chan_dep_data_51;
    assign token_51_43 = token_out_vec_51[2];
    assign dep_chan_vld_51_59 = out_chan_dep_vld_vec_51[3];
    assign dep_chan_data_51_59 = out_chan_dep_data_51;
    assign token_51_59 = token_out_vec_51[3];
    assign dep_chan_vld_51_109 = out_chan_dep_vld_vec_51[4];
    assign dep_chan_data_51_109 = out_chan_dep_data_51;
    assign token_51_109 = token_out_vec_51[4];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_3_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 52, 6, 6) top_hls_deadlock_detect_unit_52 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_52),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_52),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_52),
        .token_in_vec(token_in_vec_52),
        .dl_detect_in(dl_detect_out),
        .origin(origin[52]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_52),
        .out_chan_dep_data(out_chan_dep_data_52),
        .token_out_vec(token_out_vec_52),
        .dl_detect_out(dl_in_vec[52]));

    assign proc_52_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_0_x0_U0.fifo_A_PE_3_0_x052_blk_n);
    assign proc_52_data_PIPO_blk[0] = 1'b0;
    assign proc_52_start_FIFO_blk[0] = 1'b0;
    assign proc_52_TLF_FIFO_blk[0] = 1'b0;
    assign proc_52_input_sync_blk[0] = 1'b0;
    assign proc_52_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_52[0] = dl_detect_out ? proc_dep_vld_vec_52_reg[0] : (proc_52_data_FIFO_blk[0] | proc_52_data_PIPO_blk[0] | proc_52_start_FIFO_blk[0] | proc_52_TLF_FIFO_blk[0] | proc_52_input_sync_blk[0] | proc_52_output_sync_blk[0]);
    assign proc_52_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_0_x0_U0.fifo_A_PE_3_1_x053_blk_n);
    assign proc_52_data_PIPO_blk[1] = 1'b0;
    assign proc_52_start_FIFO_blk[1] = 1'b0;
    assign proc_52_TLF_FIFO_blk[1] = 1'b0;
    assign proc_52_input_sync_blk[1] = 1'b0;
    assign proc_52_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_52[1] = dl_detect_out ? proc_dep_vld_vec_52_reg[1] : (proc_52_data_FIFO_blk[1] | proc_52_data_PIPO_blk[1] | proc_52_start_FIFO_blk[1] | proc_52_TLF_FIFO_blk[1] | proc_52_input_sync_blk[1] | proc_52_output_sync_blk[1]);
    assign proc_52_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_0_x0_U0.fifo_B_PE_3_0_x064_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_3_0_x0_U0.fifo_C_PE_3_0_x0104_blk_n);
    assign proc_52_data_PIPO_blk[2] = 1'b0;
    assign proc_52_start_FIFO_blk[2] = 1'b0;
    assign proc_52_TLF_FIFO_blk[2] = 1'b0;
    assign proc_52_input_sync_blk[2] = 1'b0;
    assign proc_52_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_52[2] = dl_detect_out ? proc_dep_vld_vec_52_reg[2] : (proc_52_data_FIFO_blk[2] | proc_52_data_PIPO_blk[2] | proc_52_start_FIFO_blk[2] | proc_52_TLF_FIFO_blk[2] | proc_52_input_sync_blk[2] | proc_52_output_sync_blk[2]);
    assign proc_52_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_0_x0_U0.fifo_B_PE_4_0_x065_blk_n);
    assign proc_52_data_PIPO_blk[3] = 1'b0;
    assign proc_52_start_FIFO_blk[3] = 1'b0;
    assign proc_52_TLF_FIFO_blk[3] = 1'b0;
    assign proc_52_input_sync_blk[3] = 1'b0;
    assign proc_52_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_52[3] = dl_detect_out ? proc_dep_vld_vec_52_reg[3] : (proc_52_data_FIFO_blk[3] | proc_52_data_PIPO_blk[3] | proc_52_start_FIFO_blk[3] | proc_52_TLF_FIFO_blk[3] | proc_52_input_sync_blk[3] | proc_52_output_sync_blk[3]);
    assign proc_52_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_0_x0_U0.fifo_C_PE_4_0_x0105_blk_n);
    assign proc_52_data_PIPO_blk[4] = 1'b0;
    assign proc_52_start_FIFO_blk[4] = 1'b0;
    assign proc_52_TLF_FIFO_blk[4] = 1'b0;
    assign proc_52_input_sync_blk[4] = 1'b0;
    assign proc_52_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_52[4] = dl_detect_out ? proc_dep_vld_vec_52_reg[4] : (proc_52_data_FIFO_blk[4] | proc_52_data_PIPO_blk[4] | proc_52_start_FIFO_blk[4] | proc_52_TLF_FIFO_blk[4] | proc_52_input_sync_blk[4] | proc_52_output_sync_blk[4]);
    assign proc_52_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_0_x0_U0.fifo_D_drain_PE_3_0_x0144_blk_n);
    assign proc_52_data_PIPO_blk[5] = 1'b0;
    assign proc_52_start_FIFO_blk[5] = 1'b0;
    assign proc_52_TLF_FIFO_blk[5] = 1'b0;
    assign proc_52_input_sync_blk[5] = 1'b0;
    assign proc_52_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_52[5] = dl_detect_out ? proc_dep_vld_vec_52_reg[5] : (proc_52_data_FIFO_blk[5] | proc_52_data_PIPO_blk[5] | proc_52_start_FIFO_blk[5] | proc_52_TLF_FIFO_blk[5] | proc_52_input_sync_blk[5] | proc_52_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_52_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_52_reg <= proc_dep_vld_vec_52;
        end
    end
    assign in_chan_dep_vld_vec_52[0] = dep_chan_vld_7_52;
    assign in_chan_dep_data_vec_52[243 : 0] = dep_chan_data_7_52;
    assign token_in_vec_52[0] = token_7_52;
    assign in_chan_dep_vld_vec_52[1] = dep_chan_vld_44_52;
    assign in_chan_dep_data_vec_52[487 : 244] = dep_chan_data_44_52;
    assign token_in_vec_52[1] = token_44_52;
    assign in_chan_dep_vld_vec_52[2] = dep_chan_vld_53_52;
    assign in_chan_dep_data_vec_52[731 : 488] = dep_chan_data_53_52;
    assign token_in_vec_52[2] = token_53_52;
    assign in_chan_dep_vld_vec_52[3] = dep_chan_vld_64_52;
    assign in_chan_dep_data_vec_52[975 : 732] = dep_chan_data_64_52;
    assign token_in_vec_52[3] = token_64_52;
    assign in_chan_dep_vld_vec_52[4] = dep_chan_vld_72_52;
    assign in_chan_dep_data_vec_52[1219 : 976] = dep_chan_data_72_52;
    assign token_in_vec_52[4] = token_72_52;
    assign in_chan_dep_vld_vec_52[5] = dep_chan_vld_80_52;
    assign in_chan_dep_data_vec_52[1463 : 1220] = dep_chan_data_80_52;
    assign token_in_vec_52[5] = token_80_52;
    assign dep_chan_vld_52_7 = out_chan_dep_vld_vec_52[0];
    assign dep_chan_data_52_7 = out_chan_dep_data_52;
    assign token_52_7 = token_out_vec_52[0];
    assign dep_chan_vld_52_53 = out_chan_dep_vld_vec_52[1];
    assign dep_chan_data_52_53 = out_chan_dep_data_52;
    assign token_52_53 = token_out_vec_52[1];
    assign dep_chan_vld_52_44 = out_chan_dep_vld_vec_52[2];
    assign dep_chan_data_52_44 = out_chan_dep_data_52;
    assign token_52_44 = token_out_vec_52[2];
    assign dep_chan_vld_52_64 = out_chan_dep_vld_vec_52[3];
    assign dep_chan_data_52_64 = out_chan_dep_data_52;
    assign token_52_64 = token_out_vec_52[3];
    assign dep_chan_vld_52_72 = out_chan_dep_vld_vec_52[4];
    assign dep_chan_data_52_72 = out_chan_dep_data_52;
    assign token_52_72 = token_out_vec_52[4];
    assign dep_chan_vld_52_80 = out_chan_dep_vld_vec_52[5];
    assign dep_chan_data_52_80 = out_chan_dep_data_52;
    assign token_52_80 = token_out_vec_52[5];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_3_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 53, 6, 6) top_hls_deadlock_detect_unit_53 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_53),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_53),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_53),
        .token_in_vec(token_in_vec_53),
        .dl_detect_in(dl_detect_out),
        .origin(origin[53]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_53),
        .out_chan_dep_data(out_chan_dep_data_53),
        .token_out_vec(token_out_vec_53),
        .dl_detect_out(dl_in_vec[53]));

    assign proc_53_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_1_x0_U0.fifo_A_PE_3_1_x053_blk_n);
    assign proc_53_data_PIPO_blk[0] = 1'b0;
    assign proc_53_start_FIFO_blk[0] = 1'b0;
    assign proc_53_TLF_FIFO_blk[0] = 1'b0;
    assign proc_53_input_sync_blk[0] = 1'b0;
    assign proc_53_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_53[0] = dl_detect_out ? proc_dep_vld_vec_53_reg[0] : (proc_53_data_FIFO_blk[0] | proc_53_data_PIPO_blk[0] | proc_53_start_FIFO_blk[0] | proc_53_TLF_FIFO_blk[0] | proc_53_input_sync_blk[0] | proc_53_output_sync_blk[0]);
    assign proc_53_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_1_x0_U0.fifo_A_PE_3_2_x054_blk_n);
    assign proc_53_data_PIPO_blk[1] = 1'b0;
    assign proc_53_start_FIFO_blk[1] = 1'b0;
    assign proc_53_TLF_FIFO_blk[1] = 1'b0;
    assign proc_53_input_sync_blk[1] = 1'b0;
    assign proc_53_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_53[1] = dl_detect_out ? proc_dep_vld_vec_53_reg[1] : (proc_53_data_FIFO_blk[1] | proc_53_data_PIPO_blk[1] | proc_53_start_FIFO_blk[1] | proc_53_TLF_FIFO_blk[1] | proc_53_input_sync_blk[1] | proc_53_output_sync_blk[1]);
    assign proc_53_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_1_x0_U0.fifo_B_PE_3_1_x069_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_3_1_x0_U0.fifo_C_PE_3_1_x0109_blk_n);
    assign proc_53_data_PIPO_blk[2] = 1'b0;
    assign proc_53_start_FIFO_blk[2] = 1'b0;
    assign proc_53_TLF_FIFO_blk[2] = 1'b0;
    assign proc_53_input_sync_blk[2] = 1'b0;
    assign proc_53_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_53[2] = dl_detect_out ? proc_dep_vld_vec_53_reg[2] : (proc_53_data_FIFO_blk[2] | proc_53_data_PIPO_blk[2] | proc_53_start_FIFO_blk[2] | proc_53_TLF_FIFO_blk[2] | proc_53_input_sync_blk[2] | proc_53_output_sync_blk[2]);
    assign proc_53_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_1_x0_U0.fifo_B_PE_4_1_x070_blk_n);
    assign proc_53_data_PIPO_blk[3] = 1'b0;
    assign proc_53_start_FIFO_blk[3] = 1'b0;
    assign proc_53_TLF_FIFO_blk[3] = 1'b0;
    assign proc_53_input_sync_blk[3] = 1'b0;
    assign proc_53_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_53[3] = dl_detect_out ? proc_dep_vld_vec_53_reg[3] : (proc_53_data_FIFO_blk[3] | proc_53_data_PIPO_blk[3] | proc_53_start_FIFO_blk[3] | proc_53_TLF_FIFO_blk[3] | proc_53_input_sync_blk[3] | proc_53_output_sync_blk[3]);
    assign proc_53_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_1_x0_U0.fifo_C_PE_4_1_x0110_blk_n);
    assign proc_53_data_PIPO_blk[4] = 1'b0;
    assign proc_53_start_FIFO_blk[4] = 1'b0;
    assign proc_53_TLF_FIFO_blk[4] = 1'b0;
    assign proc_53_input_sync_blk[4] = 1'b0;
    assign proc_53_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_53[4] = dl_detect_out ? proc_dep_vld_vec_53_reg[4] : (proc_53_data_FIFO_blk[4] | proc_53_data_PIPO_blk[4] | proc_53_start_FIFO_blk[4] | proc_53_TLF_FIFO_blk[4] | proc_53_input_sync_blk[4] | proc_53_output_sync_blk[4]);
    assign proc_53_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_1_x0_U0.fifo_D_drain_PE_3_1_x0148_blk_n);
    assign proc_53_data_PIPO_blk[5] = 1'b0;
    assign proc_53_start_FIFO_blk[5] = 1'b0;
    assign proc_53_TLF_FIFO_blk[5] = 1'b0;
    assign proc_53_input_sync_blk[5] = 1'b0;
    assign proc_53_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_53[5] = dl_detect_out ? proc_dep_vld_vec_53_reg[5] : (proc_53_data_FIFO_blk[5] | proc_53_data_PIPO_blk[5] | proc_53_start_FIFO_blk[5] | proc_53_TLF_FIFO_blk[5] | proc_53_input_sync_blk[5] | proc_53_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_53_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_53_reg <= proc_dep_vld_vec_53;
        end
    end
    assign in_chan_dep_vld_vec_53[0] = dep_chan_vld_45_53;
    assign in_chan_dep_data_vec_53[243 : 0] = dep_chan_data_45_53;
    assign token_in_vec_53[0] = token_45_53;
    assign in_chan_dep_vld_vec_53[1] = dep_chan_vld_52_53;
    assign in_chan_dep_data_vec_53[487 : 244] = dep_chan_data_52_53;
    assign token_in_vec_53[1] = token_52_53;
    assign in_chan_dep_vld_vec_53[2] = dep_chan_vld_54_53;
    assign in_chan_dep_data_vec_53[731 : 488] = dep_chan_data_54_53;
    assign token_in_vec_53[2] = token_54_53;
    assign in_chan_dep_vld_vec_53[3] = dep_chan_vld_65_53;
    assign in_chan_dep_data_vec_53[975 : 732] = dep_chan_data_65_53;
    assign token_in_vec_53[3] = token_65_53;
    assign in_chan_dep_vld_vec_53[4] = dep_chan_vld_73_53;
    assign in_chan_dep_data_vec_53[1219 : 976] = dep_chan_data_73_53;
    assign token_in_vec_53[4] = token_73_53;
    assign in_chan_dep_vld_vec_53[5] = dep_chan_vld_84_53;
    assign in_chan_dep_data_vec_53[1463 : 1220] = dep_chan_data_84_53;
    assign token_in_vec_53[5] = token_84_53;
    assign dep_chan_vld_53_52 = out_chan_dep_vld_vec_53[0];
    assign dep_chan_data_53_52 = out_chan_dep_data_53;
    assign token_53_52 = token_out_vec_53[0];
    assign dep_chan_vld_53_54 = out_chan_dep_vld_vec_53[1];
    assign dep_chan_data_53_54 = out_chan_dep_data_53;
    assign token_53_54 = token_out_vec_53[1];
    assign dep_chan_vld_53_45 = out_chan_dep_vld_vec_53[2];
    assign dep_chan_data_53_45 = out_chan_dep_data_53;
    assign token_53_45 = token_out_vec_53[2];
    assign dep_chan_vld_53_65 = out_chan_dep_vld_vec_53[3];
    assign dep_chan_data_53_65 = out_chan_dep_data_53;
    assign token_53_65 = token_out_vec_53[3];
    assign dep_chan_vld_53_73 = out_chan_dep_vld_vec_53[4];
    assign dep_chan_data_53_73 = out_chan_dep_data_53;
    assign token_53_73 = token_out_vec_53[4];
    assign dep_chan_vld_53_84 = out_chan_dep_vld_vec_53[5];
    assign dep_chan_data_53_84 = out_chan_dep_data_53;
    assign token_53_84 = token_out_vec_53[5];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_3_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 54, 6, 6) top_hls_deadlock_detect_unit_54 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_54),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_54),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_54),
        .token_in_vec(token_in_vec_54),
        .dl_detect_in(dl_detect_out),
        .origin(origin[54]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_54),
        .out_chan_dep_data(out_chan_dep_data_54),
        .token_out_vec(token_out_vec_54),
        .dl_detect_out(dl_in_vec[54]));

    assign proc_54_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_2_x0_U0.fifo_A_PE_3_2_x054_blk_n);
    assign proc_54_data_PIPO_blk[0] = 1'b0;
    assign proc_54_start_FIFO_blk[0] = 1'b0;
    assign proc_54_TLF_FIFO_blk[0] = 1'b0;
    assign proc_54_input_sync_blk[0] = 1'b0;
    assign proc_54_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_54[0] = dl_detect_out ? proc_dep_vld_vec_54_reg[0] : (proc_54_data_FIFO_blk[0] | proc_54_data_PIPO_blk[0] | proc_54_start_FIFO_blk[0] | proc_54_TLF_FIFO_blk[0] | proc_54_input_sync_blk[0] | proc_54_output_sync_blk[0]);
    assign proc_54_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_2_x0_U0.fifo_A_PE_3_3_x055_blk_n);
    assign proc_54_data_PIPO_blk[1] = 1'b0;
    assign proc_54_start_FIFO_blk[1] = 1'b0;
    assign proc_54_TLF_FIFO_blk[1] = 1'b0;
    assign proc_54_input_sync_blk[1] = 1'b0;
    assign proc_54_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_54[1] = dl_detect_out ? proc_dep_vld_vec_54_reg[1] : (proc_54_data_FIFO_blk[1] | proc_54_data_PIPO_blk[1] | proc_54_start_FIFO_blk[1] | proc_54_TLF_FIFO_blk[1] | proc_54_input_sync_blk[1] | proc_54_output_sync_blk[1]);
    assign proc_54_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_2_x0_U0.fifo_B_PE_3_2_x074_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_3_2_x0_U0.fifo_C_PE_3_2_x0114_blk_n);
    assign proc_54_data_PIPO_blk[2] = 1'b0;
    assign proc_54_start_FIFO_blk[2] = 1'b0;
    assign proc_54_TLF_FIFO_blk[2] = 1'b0;
    assign proc_54_input_sync_blk[2] = 1'b0;
    assign proc_54_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_54[2] = dl_detect_out ? proc_dep_vld_vec_54_reg[2] : (proc_54_data_FIFO_blk[2] | proc_54_data_PIPO_blk[2] | proc_54_start_FIFO_blk[2] | proc_54_TLF_FIFO_blk[2] | proc_54_input_sync_blk[2] | proc_54_output_sync_blk[2]);
    assign proc_54_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_2_x0_U0.fifo_B_PE_4_2_x075_blk_n);
    assign proc_54_data_PIPO_blk[3] = 1'b0;
    assign proc_54_start_FIFO_blk[3] = 1'b0;
    assign proc_54_TLF_FIFO_blk[3] = 1'b0;
    assign proc_54_input_sync_blk[3] = 1'b0;
    assign proc_54_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_54[3] = dl_detect_out ? proc_dep_vld_vec_54_reg[3] : (proc_54_data_FIFO_blk[3] | proc_54_data_PIPO_blk[3] | proc_54_start_FIFO_blk[3] | proc_54_TLF_FIFO_blk[3] | proc_54_input_sync_blk[3] | proc_54_output_sync_blk[3]);
    assign proc_54_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_2_x0_U0.fifo_C_PE_4_2_x0115_blk_n);
    assign proc_54_data_PIPO_blk[4] = 1'b0;
    assign proc_54_start_FIFO_blk[4] = 1'b0;
    assign proc_54_TLF_FIFO_blk[4] = 1'b0;
    assign proc_54_input_sync_blk[4] = 1'b0;
    assign proc_54_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_54[4] = dl_detect_out ? proc_dep_vld_vec_54_reg[4] : (proc_54_data_FIFO_blk[4] | proc_54_data_PIPO_blk[4] | proc_54_start_FIFO_blk[4] | proc_54_TLF_FIFO_blk[4] | proc_54_input_sync_blk[4] | proc_54_output_sync_blk[4]);
    assign proc_54_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_2_x0_U0.fifo_D_drain_PE_3_2_x0152_blk_n);
    assign proc_54_data_PIPO_blk[5] = 1'b0;
    assign proc_54_start_FIFO_blk[5] = 1'b0;
    assign proc_54_TLF_FIFO_blk[5] = 1'b0;
    assign proc_54_input_sync_blk[5] = 1'b0;
    assign proc_54_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_54[5] = dl_detect_out ? proc_dep_vld_vec_54_reg[5] : (proc_54_data_FIFO_blk[5] | proc_54_data_PIPO_blk[5] | proc_54_start_FIFO_blk[5] | proc_54_TLF_FIFO_blk[5] | proc_54_input_sync_blk[5] | proc_54_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_54_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_54_reg <= proc_dep_vld_vec_54;
        end
    end
    assign in_chan_dep_vld_vec_54[0] = dep_chan_vld_46_54;
    assign in_chan_dep_data_vec_54[243 : 0] = dep_chan_data_46_54;
    assign token_in_vec_54[0] = token_46_54;
    assign in_chan_dep_vld_vec_54[1] = dep_chan_vld_53_54;
    assign in_chan_dep_data_vec_54[487 : 244] = dep_chan_data_53_54;
    assign token_in_vec_54[1] = token_53_54;
    assign in_chan_dep_vld_vec_54[2] = dep_chan_vld_55_54;
    assign in_chan_dep_data_vec_54[731 : 488] = dep_chan_data_55_54;
    assign token_in_vec_54[2] = token_55_54;
    assign in_chan_dep_vld_vec_54[3] = dep_chan_vld_66_54;
    assign in_chan_dep_data_vec_54[975 : 732] = dep_chan_data_66_54;
    assign token_in_vec_54[3] = token_66_54;
    assign in_chan_dep_vld_vec_54[4] = dep_chan_vld_74_54;
    assign in_chan_dep_data_vec_54[1219 : 976] = dep_chan_data_74_54;
    assign token_in_vec_54[4] = token_74_54;
    assign in_chan_dep_vld_vec_54[5] = dep_chan_vld_88_54;
    assign in_chan_dep_data_vec_54[1463 : 1220] = dep_chan_data_88_54;
    assign token_in_vec_54[5] = token_88_54;
    assign dep_chan_vld_54_53 = out_chan_dep_vld_vec_54[0];
    assign dep_chan_data_54_53 = out_chan_dep_data_54;
    assign token_54_53 = token_out_vec_54[0];
    assign dep_chan_vld_54_55 = out_chan_dep_vld_vec_54[1];
    assign dep_chan_data_54_55 = out_chan_dep_data_54;
    assign token_54_55 = token_out_vec_54[1];
    assign dep_chan_vld_54_46 = out_chan_dep_vld_vec_54[2];
    assign dep_chan_data_54_46 = out_chan_dep_data_54;
    assign token_54_46 = token_out_vec_54[2];
    assign dep_chan_vld_54_66 = out_chan_dep_vld_vec_54[3];
    assign dep_chan_data_54_66 = out_chan_dep_data_54;
    assign token_54_66 = token_out_vec_54[3];
    assign dep_chan_vld_54_74 = out_chan_dep_vld_vec_54[4];
    assign dep_chan_data_54_74 = out_chan_dep_data_54;
    assign token_54_74 = token_out_vec_54[4];
    assign dep_chan_vld_54_88 = out_chan_dep_vld_vec_54[5];
    assign dep_chan_data_54_88 = out_chan_dep_data_54;
    assign token_54_88 = token_out_vec_54[5];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_3_3_x0_U0
    top_hls_deadlock_detect_unit #(244, 55, 6, 6) top_hls_deadlock_detect_unit_55 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_55),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_55),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_55),
        .token_in_vec(token_in_vec_55),
        .dl_detect_in(dl_detect_out),
        .origin(origin[55]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_55),
        .out_chan_dep_data(out_chan_dep_data_55),
        .token_out_vec(token_out_vec_55),
        .dl_detect_out(dl_in_vec[55]));

    assign proc_55_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_3_x0_U0.fifo_A_PE_3_3_x055_blk_n);
    assign proc_55_data_PIPO_blk[0] = 1'b0;
    assign proc_55_start_FIFO_blk[0] = 1'b0;
    assign proc_55_TLF_FIFO_blk[0] = 1'b0;
    assign proc_55_input_sync_blk[0] = 1'b0;
    assign proc_55_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_55[0] = dl_detect_out ? proc_dep_vld_vec_55_reg[0] : (proc_55_data_FIFO_blk[0] | proc_55_data_PIPO_blk[0] | proc_55_start_FIFO_blk[0] | proc_55_TLF_FIFO_blk[0] | proc_55_input_sync_blk[0] | proc_55_output_sync_blk[0]);
    assign proc_55_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_3_x0_U0.fifo_A_PE_3_4_x056_blk_n);
    assign proc_55_data_PIPO_blk[1] = 1'b0;
    assign proc_55_start_FIFO_blk[1] = 1'b0;
    assign proc_55_TLF_FIFO_blk[1] = 1'b0;
    assign proc_55_input_sync_blk[1] = 1'b0;
    assign proc_55_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_55[1] = dl_detect_out ? proc_dep_vld_vec_55_reg[1] : (proc_55_data_FIFO_blk[1] | proc_55_data_PIPO_blk[1] | proc_55_start_FIFO_blk[1] | proc_55_TLF_FIFO_blk[1] | proc_55_input_sync_blk[1] | proc_55_output_sync_blk[1]);
    assign proc_55_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_3_x0_U0.fifo_B_PE_3_3_x079_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_3_3_x0_U0.fifo_C_PE_3_3_x0119_blk_n);
    assign proc_55_data_PIPO_blk[2] = 1'b0;
    assign proc_55_start_FIFO_blk[2] = 1'b0;
    assign proc_55_TLF_FIFO_blk[2] = 1'b0;
    assign proc_55_input_sync_blk[2] = 1'b0;
    assign proc_55_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_55[2] = dl_detect_out ? proc_dep_vld_vec_55_reg[2] : (proc_55_data_FIFO_blk[2] | proc_55_data_PIPO_blk[2] | proc_55_start_FIFO_blk[2] | proc_55_TLF_FIFO_blk[2] | proc_55_input_sync_blk[2] | proc_55_output_sync_blk[2]);
    assign proc_55_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_3_x0_U0.fifo_B_PE_4_3_x080_blk_n);
    assign proc_55_data_PIPO_blk[3] = 1'b0;
    assign proc_55_start_FIFO_blk[3] = 1'b0;
    assign proc_55_TLF_FIFO_blk[3] = 1'b0;
    assign proc_55_input_sync_blk[3] = 1'b0;
    assign proc_55_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_55[3] = dl_detect_out ? proc_dep_vld_vec_55_reg[3] : (proc_55_data_FIFO_blk[3] | proc_55_data_PIPO_blk[3] | proc_55_start_FIFO_blk[3] | proc_55_TLF_FIFO_blk[3] | proc_55_input_sync_blk[3] | proc_55_output_sync_blk[3]);
    assign proc_55_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_3_x0_U0.fifo_C_PE_4_3_x0120_blk_n);
    assign proc_55_data_PIPO_blk[4] = 1'b0;
    assign proc_55_start_FIFO_blk[4] = 1'b0;
    assign proc_55_TLF_FIFO_blk[4] = 1'b0;
    assign proc_55_input_sync_blk[4] = 1'b0;
    assign proc_55_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_55[4] = dl_detect_out ? proc_dep_vld_vec_55_reg[4] : (proc_55_data_FIFO_blk[4] | proc_55_data_PIPO_blk[4] | proc_55_start_FIFO_blk[4] | proc_55_TLF_FIFO_blk[4] | proc_55_input_sync_blk[4] | proc_55_output_sync_blk[4]);
    assign proc_55_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_3_x0_U0.fifo_D_drain_PE_3_3_x0156_blk_n);
    assign proc_55_data_PIPO_blk[5] = 1'b0;
    assign proc_55_start_FIFO_blk[5] = 1'b0;
    assign proc_55_TLF_FIFO_blk[5] = 1'b0;
    assign proc_55_input_sync_blk[5] = 1'b0;
    assign proc_55_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_55[5] = dl_detect_out ? proc_dep_vld_vec_55_reg[5] : (proc_55_data_FIFO_blk[5] | proc_55_data_PIPO_blk[5] | proc_55_start_FIFO_blk[5] | proc_55_TLF_FIFO_blk[5] | proc_55_input_sync_blk[5] | proc_55_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_55_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_55_reg <= proc_dep_vld_vec_55;
        end
    end
    assign in_chan_dep_vld_vec_55[0] = dep_chan_vld_47_55;
    assign in_chan_dep_data_vec_55[243 : 0] = dep_chan_data_47_55;
    assign token_in_vec_55[0] = token_47_55;
    assign in_chan_dep_vld_vec_55[1] = dep_chan_vld_54_55;
    assign in_chan_dep_data_vec_55[487 : 244] = dep_chan_data_54_55;
    assign token_in_vec_55[1] = token_54_55;
    assign in_chan_dep_vld_vec_55[2] = dep_chan_vld_56_55;
    assign in_chan_dep_data_vec_55[731 : 488] = dep_chan_data_56_55;
    assign token_in_vec_55[2] = token_56_55;
    assign in_chan_dep_vld_vec_55[3] = dep_chan_vld_67_55;
    assign in_chan_dep_data_vec_55[975 : 732] = dep_chan_data_67_55;
    assign token_in_vec_55[3] = token_67_55;
    assign in_chan_dep_vld_vec_55[4] = dep_chan_vld_75_55;
    assign in_chan_dep_data_vec_55[1219 : 976] = dep_chan_data_75_55;
    assign token_in_vec_55[4] = token_75_55;
    assign in_chan_dep_vld_vec_55[5] = dep_chan_vld_92_55;
    assign in_chan_dep_data_vec_55[1463 : 1220] = dep_chan_data_92_55;
    assign token_in_vec_55[5] = token_92_55;
    assign dep_chan_vld_55_54 = out_chan_dep_vld_vec_55[0];
    assign dep_chan_data_55_54 = out_chan_dep_data_55;
    assign token_55_54 = token_out_vec_55[0];
    assign dep_chan_vld_55_56 = out_chan_dep_vld_vec_55[1];
    assign dep_chan_data_55_56 = out_chan_dep_data_55;
    assign token_55_56 = token_out_vec_55[1];
    assign dep_chan_vld_55_47 = out_chan_dep_vld_vec_55[2];
    assign dep_chan_data_55_47 = out_chan_dep_data_55;
    assign token_55_47 = token_out_vec_55[2];
    assign dep_chan_vld_55_67 = out_chan_dep_vld_vec_55[3];
    assign dep_chan_data_55_67 = out_chan_dep_data_55;
    assign token_55_67 = token_out_vec_55[3];
    assign dep_chan_vld_55_75 = out_chan_dep_vld_vec_55[4];
    assign dep_chan_data_55_75 = out_chan_dep_data_55;
    assign token_55_75 = token_out_vec_55[4];
    assign dep_chan_vld_55_92 = out_chan_dep_vld_vec_55[5];
    assign dep_chan_data_55_92 = out_chan_dep_data_55;
    assign token_55_92 = token_out_vec_55[5];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_3_4_x0_U0
    top_hls_deadlock_detect_unit #(244, 56, 6, 6) top_hls_deadlock_detect_unit_56 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_56),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_56),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_56),
        .token_in_vec(token_in_vec_56),
        .dl_detect_in(dl_detect_out),
        .origin(origin[56]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_56),
        .out_chan_dep_data(out_chan_dep_data_56),
        .token_out_vec(token_out_vec_56),
        .dl_detect_out(dl_in_vec[56]));

    assign proc_56_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_4_x0_U0.fifo_A_PE_3_4_x056_blk_n);
    assign proc_56_data_PIPO_blk[0] = 1'b0;
    assign proc_56_start_FIFO_blk[0] = 1'b0;
    assign proc_56_TLF_FIFO_blk[0] = 1'b0;
    assign proc_56_input_sync_blk[0] = 1'b0;
    assign proc_56_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_56[0] = dl_detect_out ? proc_dep_vld_vec_56_reg[0] : (proc_56_data_FIFO_blk[0] | proc_56_data_PIPO_blk[0] | proc_56_start_FIFO_blk[0] | proc_56_TLF_FIFO_blk[0] | proc_56_input_sync_blk[0] | proc_56_output_sync_blk[0]);
    assign proc_56_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_4_x0_U0.fifo_A_PE_3_5_x057_blk_n);
    assign proc_56_data_PIPO_blk[1] = 1'b0;
    assign proc_56_start_FIFO_blk[1] = 1'b0;
    assign proc_56_TLF_FIFO_blk[1] = 1'b0;
    assign proc_56_input_sync_blk[1] = 1'b0;
    assign proc_56_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_56[1] = dl_detect_out ? proc_dep_vld_vec_56_reg[1] : (proc_56_data_FIFO_blk[1] | proc_56_data_PIPO_blk[1] | proc_56_start_FIFO_blk[1] | proc_56_TLF_FIFO_blk[1] | proc_56_input_sync_blk[1] | proc_56_output_sync_blk[1]);
    assign proc_56_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_4_x0_U0.fifo_B_PE_3_4_x084_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_3_4_x0_U0.fifo_C_PE_3_4_x0124_blk_n);
    assign proc_56_data_PIPO_blk[2] = 1'b0;
    assign proc_56_start_FIFO_blk[2] = 1'b0;
    assign proc_56_TLF_FIFO_blk[2] = 1'b0;
    assign proc_56_input_sync_blk[2] = 1'b0;
    assign proc_56_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_56[2] = dl_detect_out ? proc_dep_vld_vec_56_reg[2] : (proc_56_data_FIFO_blk[2] | proc_56_data_PIPO_blk[2] | proc_56_start_FIFO_blk[2] | proc_56_TLF_FIFO_blk[2] | proc_56_input_sync_blk[2] | proc_56_output_sync_blk[2]);
    assign proc_56_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_4_x0_U0.fifo_B_PE_4_4_x085_blk_n);
    assign proc_56_data_PIPO_blk[3] = 1'b0;
    assign proc_56_start_FIFO_blk[3] = 1'b0;
    assign proc_56_TLF_FIFO_blk[3] = 1'b0;
    assign proc_56_input_sync_blk[3] = 1'b0;
    assign proc_56_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_56[3] = dl_detect_out ? proc_dep_vld_vec_56_reg[3] : (proc_56_data_FIFO_blk[3] | proc_56_data_PIPO_blk[3] | proc_56_start_FIFO_blk[3] | proc_56_TLF_FIFO_blk[3] | proc_56_input_sync_blk[3] | proc_56_output_sync_blk[3]);
    assign proc_56_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_4_x0_U0.fifo_C_PE_4_4_x0125_blk_n);
    assign proc_56_data_PIPO_blk[4] = 1'b0;
    assign proc_56_start_FIFO_blk[4] = 1'b0;
    assign proc_56_TLF_FIFO_blk[4] = 1'b0;
    assign proc_56_input_sync_blk[4] = 1'b0;
    assign proc_56_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_56[4] = dl_detect_out ? proc_dep_vld_vec_56_reg[4] : (proc_56_data_FIFO_blk[4] | proc_56_data_PIPO_blk[4] | proc_56_start_FIFO_blk[4] | proc_56_TLF_FIFO_blk[4] | proc_56_input_sync_blk[4] | proc_56_output_sync_blk[4]);
    assign proc_56_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_4_x0_U0.fifo_D_drain_PE_3_4_x0160_blk_n);
    assign proc_56_data_PIPO_blk[5] = 1'b0;
    assign proc_56_start_FIFO_blk[5] = 1'b0;
    assign proc_56_TLF_FIFO_blk[5] = 1'b0;
    assign proc_56_input_sync_blk[5] = 1'b0;
    assign proc_56_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_56[5] = dl_detect_out ? proc_dep_vld_vec_56_reg[5] : (proc_56_data_FIFO_blk[5] | proc_56_data_PIPO_blk[5] | proc_56_start_FIFO_blk[5] | proc_56_TLF_FIFO_blk[5] | proc_56_input_sync_blk[5] | proc_56_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_56_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_56_reg <= proc_dep_vld_vec_56;
        end
    end
    assign in_chan_dep_vld_vec_56[0] = dep_chan_vld_48_56;
    assign in_chan_dep_data_vec_56[243 : 0] = dep_chan_data_48_56;
    assign token_in_vec_56[0] = token_48_56;
    assign in_chan_dep_vld_vec_56[1] = dep_chan_vld_55_56;
    assign in_chan_dep_data_vec_56[487 : 244] = dep_chan_data_55_56;
    assign token_in_vec_56[1] = token_55_56;
    assign in_chan_dep_vld_vec_56[2] = dep_chan_vld_57_56;
    assign in_chan_dep_data_vec_56[731 : 488] = dep_chan_data_57_56;
    assign token_in_vec_56[2] = token_57_56;
    assign in_chan_dep_vld_vec_56[3] = dep_chan_vld_68_56;
    assign in_chan_dep_data_vec_56[975 : 732] = dep_chan_data_68_56;
    assign token_in_vec_56[3] = token_68_56;
    assign in_chan_dep_vld_vec_56[4] = dep_chan_vld_76_56;
    assign in_chan_dep_data_vec_56[1219 : 976] = dep_chan_data_76_56;
    assign token_in_vec_56[4] = token_76_56;
    assign in_chan_dep_vld_vec_56[5] = dep_chan_vld_96_56;
    assign in_chan_dep_data_vec_56[1463 : 1220] = dep_chan_data_96_56;
    assign token_in_vec_56[5] = token_96_56;
    assign dep_chan_vld_56_55 = out_chan_dep_vld_vec_56[0];
    assign dep_chan_data_56_55 = out_chan_dep_data_56;
    assign token_56_55 = token_out_vec_56[0];
    assign dep_chan_vld_56_57 = out_chan_dep_vld_vec_56[1];
    assign dep_chan_data_56_57 = out_chan_dep_data_56;
    assign token_56_57 = token_out_vec_56[1];
    assign dep_chan_vld_56_48 = out_chan_dep_vld_vec_56[2];
    assign dep_chan_data_56_48 = out_chan_dep_data_56;
    assign token_56_48 = token_out_vec_56[2];
    assign dep_chan_vld_56_68 = out_chan_dep_vld_vec_56[3];
    assign dep_chan_data_56_68 = out_chan_dep_data_56;
    assign token_56_68 = token_out_vec_56[3];
    assign dep_chan_vld_56_76 = out_chan_dep_vld_vec_56[4];
    assign dep_chan_data_56_76 = out_chan_dep_data_56;
    assign token_56_76 = token_out_vec_56[4];
    assign dep_chan_vld_56_96 = out_chan_dep_vld_vec_56[5];
    assign dep_chan_data_56_96 = out_chan_dep_data_56;
    assign token_56_96 = token_out_vec_56[5];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_3_5_x0_U0
    top_hls_deadlock_detect_unit #(244, 57, 6, 6) top_hls_deadlock_detect_unit_57 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_57),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_57),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_57),
        .token_in_vec(token_in_vec_57),
        .dl_detect_in(dl_detect_out),
        .origin(origin[57]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_57),
        .out_chan_dep_data(out_chan_dep_data_57),
        .token_out_vec(token_out_vec_57),
        .dl_detect_out(dl_in_vec[57]));

    assign proc_57_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_5_x0_U0.fifo_A_PE_3_5_x057_blk_n);
    assign proc_57_data_PIPO_blk[0] = 1'b0;
    assign proc_57_start_FIFO_blk[0] = 1'b0;
    assign proc_57_TLF_FIFO_blk[0] = 1'b0;
    assign proc_57_input_sync_blk[0] = 1'b0;
    assign proc_57_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_57[0] = dl_detect_out ? proc_dep_vld_vec_57_reg[0] : (proc_57_data_FIFO_blk[0] | proc_57_data_PIPO_blk[0] | proc_57_start_FIFO_blk[0] | proc_57_TLF_FIFO_blk[0] | proc_57_input_sync_blk[0] | proc_57_output_sync_blk[0]);
    assign proc_57_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_5_x0_U0.fifo_A_PE_3_6_x058_blk_n);
    assign proc_57_data_PIPO_blk[1] = 1'b0;
    assign proc_57_start_FIFO_blk[1] = 1'b0;
    assign proc_57_TLF_FIFO_blk[1] = 1'b0;
    assign proc_57_input_sync_blk[1] = 1'b0;
    assign proc_57_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_57[1] = dl_detect_out ? proc_dep_vld_vec_57_reg[1] : (proc_57_data_FIFO_blk[1] | proc_57_data_PIPO_blk[1] | proc_57_start_FIFO_blk[1] | proc_57_TLF_FIFO_blk[1] | proc_57_input_sync_blk[1] | proc_57_output_sync_blk[1]);
    assign proc_57_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_5_x0_U0.fifo_B_PE_3_5_x089_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_3_5_x0_U0.fifo_C_PE_3_5_x0129_blk_n);
    assign proc_57_data_PIPO_blk[2] = 1'b0;
    assign proc_57_start_FIFO_blk[2] = 1'b0;
    assign proc_57_TLF_FIFO_blk[2] = 1'b0;
    assign proc_57_input_sync_blk[2] = 1'b0;
    assign proc_57_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_57[2] = dl_detect_out ? proc_dep_vld_vec_57_reg[2] : (proc_57_data_FIFO_blk[2] | proc_57_data_PIPO_blk[2] | proc_57_start_FIFO_blk[2] | proc_57_TLF_FIFO_blk[2] | proc_57_input_sync_blk[2] | proc_57_output_sync_blk[2]);
    assign proc_57_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_5_x0_U0.fifo_B_PE_4_5_x090_blk_n);
    assign proc_57_data_PIPO_blk[3] = 1'b0;
    assign proc_57_start_FIFO_blk[3] = 1'b0;
    assign proc_57_TLF_FIFO_blk[3] = 1'b0;
    assign proc_57_input_sync_blk[3] = 1'b0;
    assign proc_57_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_57[3] = dl_detect_out ? proc_dep_vld_vec_57_reg[3] : (proc_57_data_FIFO_blk[3] | proc_57_data_PIPO_blk[3] | proc_57_start_FIFO_blk[3] | proc_57_TLF_FIFO_blk[3] | proc_57_input_sync_blk[3] | proc_57_output_sync_blk[3]);
    assign proc_57_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_5_x0_U0.fifo_C_PE_4_5_x0130_blk_n);
    assign proc_57_data_PIPO_blk[4] = 1'b0;
    assign proc_57_start_FIFO_blk[4] = 1'b0;
    assign proc_57_TLF_FIFO_blk[4] = 1'b0;
    assign proc_57_input_sync_blk[4] = 1'b0;
    assign proc_57_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_57[4] = dl_detect_out ? proc_dep_vld_vec_57_reg[4] : (proc_57_data_FIFO_blk[4] | proc_57_data_PIPO_blk[4] | proc_57_start_FIFO_blk[4] | proc_57_TLF_FIFO_blk[4] | proc_57_input_sync_blk[4] | proc_57_output_sync_blk[4]);
    assign proc_57_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_5_x0_U0.fifo_D_drain_PE_3_5_x0164_blk_n);
    assign proc_57_data_PIPO_blk[5] = 1'b0;
    assign proc_57_start_FIFO_blk[5] = 1'b0;
    assign proc_57_TLF_FIFO_blk[5] = 1'b0;
    assign proc_57_input_sync_blk[5] = 1'b0;
    assign proc_57_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_57[5] = dl_detect_out ? proc_dep_vld_vec_57_reg[5] : (proc_57_data_FIFO_blk[5] | proc_57_data_PIPO_blk[5] | proc_57_start_FIFO_blk[5] | proc_57_TLF_FIFO_blk[5] | proc_57_input_sync_blk[5] | proc_57_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_57_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_57_reg <= proc_dep_vld_vec_57;
        end
    end
    assign in_chan_dep_vld_vec_57[0] = dep_chan_vld_49_57;
    assign in_chan_dep_data_vec_57[243 : 0] = dep_chan_data_49_57;
    assign token_in_vec_57[0] = token_49_57;
    assign in_chan_dep_vld_vec_57[1] = dep_chan_vld_56_57;
    assign in_chan_dep_data_vec_57[487 : 244] = dep_chan_data_56_57;
    assign token_in_vec_57[1] = token_56_57;
    assign in_chan_dep_vld_vec_57[2] = dep_chan_vld_58_57;
    assign in_chan_dep_data_vec_57[731 : 488] = dep_chan_data_58_57;
    assign token_in_vec_57[2] = token_58_57;
    assign in_chan_dep_vld_vec_57[3] = dep_chan_vld_69_57;
    assign in_chan_dep_data_vec_57[975 : 732] = dep_chan_data_69_57;
    assign token_in_vec_57[3] = token_69_57;
    assign in_chan_dep_vld_vec_57[4] = dep_chan_vld_77_57;
    assign in_chan_dep_data_vec_57[1219 : 976] = dep_chan_data_77_57;
    assign token_in_vec_57[4] = token_77_57;
    assign in_chan_dep_vld_vec_57[5] = dep_chan_vld_100_57;
    assign in_chan_dep_data_vec_57[1463 : 1220] = dep_chan_data_100_57;
    assign token_in_vec_57[5] = token_100_57;
    assign dep_chan_vld_57_56 = out_chan_dep_vld_vec_57[0];
    assign dep_chan_data_57_56 = out_chan_dep_data_57;
    assign token_57_56 = token_out_vec_57[0];
    assign dep_chan_vld_57_58 = out_chan_dep_vld_vec_57[1];
    assign dep_chan_data_57_58 = out_chan_dep_data_57;
    assign token_57_58 = token_out_vec_57[1];
    assign dep_chan_vld_57_49 = out_chan_dep_vld_vec_57[2];
    assign dep_chan_data_57_49 = out_chan_dep_data_57;
    assign token_57_49 = token_out_vec_57[2];
    assign dep_chan_vld_57_69 = out_chan_dep_vld_vec_57[3];
    assign dep_chan_data_57_69 = out_chan_dep_data_57;
    assign token_57_69 = token_out_vec_57[3];
    assign dep_chan_vld_57_77 = out_chan_dep_vld_vec_57[4];
    assign dep_chan_data_57_77 = out_chan_dep_data_57;
    assign token_57_77 = token_out_vec_57[4];
    assign dep_chan_vld_57_100 = out_chan_dep_vld_vec_57[5];
    assign dep_chan_data_57_100 = out_chan_dep_data_57;
    assign token_57_100 = token_out_vec_57[5];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_3_6_x0_U0
    top_hls_deadlock_detect_unit #(244, 58, 6, 6) top_hls_deadlock_detect_unit_58 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_58),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_58),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_58),
        .token_in_vec(token_in_vec_58),
        .dl_detect_in(dl_detect_out),
        .origin(origin[58]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_58),
        .out_chan_dep_data(out_chan_dep_data_58),
        .token_out_vec(token_out_vec_58),
        .dl_detect_out(dl_in_vec[58]));

    assign proc_58_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_6_x0_U0.fifo_A_PE_3_6_x058_blk_n);
    assign proc_58_data_PIPO_blk[0] = 1'b0;
    assign proc_58_start_FIFO_blk[0] = 1'b0;
    assign proc_58_TLF_FIFO_blk[0] = 1'b0;
    assign proc_58_input_sync_blk[0] = 1'b0;
    assign proc_58_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_58[0] = dl_detect_out ? proc_dep_vld_vec_58_reg[0] : (proc_58_data_FIFO_blk[0] | proc_58_data_PIPO_blk[0] | proc_58_start_FIFO_blk[0] | proc_58_TLF_FIFO_blk[0] | proc_58_input_sync_blk[0] | proc_58_output_sync_blk[0]);
    assign proc_58_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_6_x0_U0.fifo_A_PE_3_7_x059_blk_n);
    assign proc_58_data_PIPO_blk[1] = 1'b0;
    assign proc_58_start_FIFO_blk[1] = 1'b0;
    assign proc_58_TLF_FIFO_blk[1] = 1'b0;
    assign proc_58_input_sync_blk[1] = 1'b0;
    assign proc_58_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_58[1] = dl_detect_out ? proc_dep_vld_vec_58_reg[1] : (proc_58_data_FIFO_blk[1] | proc_58_data_PIPO_blk[1] | proc_58_start_FIFO_blk[1] | proc_58_TLF_FIFO_blk[1] | proc_58_input_sync_blk[1] | proc_58_output_sync_blk[1]);
    assign proc_58_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_6_x0_U0.fifo_B_PE_3_6_x094_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_3_6_x0_U0.fifo_C_PE_3_6_x0134_blk_n);
    assign proc_58_data_PIPO_blk[2] = 1'b0;
    assign proc_58_start_FIFO_blk[2] = 1'b0;
    assign proc_58_TLF_FIFO_blk[2] = 1'b0;
    assign proc_58_input_sync_blk[2] = 1'b0;
    assign proc_58_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_58[2] = dl_detect_out ? proc_dep_vld_vec_58_reg[2] : (proc_58_data_FIFO_blk[2] | proc_58_data_PIPO_blk[2] | proc_58_start_FIFO_blk[2] | proc_58_TLF_FIFO_blk[2] | proc_58_input_sync_blk[2] | proc_58_output_sync_blk[2]);
    assign proc_58_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_6_x0_U0.fifo_B_PE_4_6_x095_blk_n);
    assign proc_58_data_PIPO_blk[3] = 1'b0;
    assign proc_58_start_FIFO_blk[3] = 1'b0;
    assign proc_58_TLF_FIFO_blk[3] = 1'b0;
    assign proc_58_input_sync_blk[3] = 1'b0;
    assign proc_58_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_58[3] = dl_detect_out ? proc_dep_vld_vec_58_reg[3] : (proc_58_data_FIFO_blk[3] | proc_58_data_PIPO_blk[3] | proc_58_start_FIFO_blk[3] | proc_58_TLF_FIFO_blk[3] | proc_58_input_sync_blk[3] | proc_58_output_sync_blk[3]);
    assign proc_58_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_6_x0_U0.fifo_C_PE_4_6_x0135_blk_n);
    assign proc_58_data_PIPO_blk[4] = 1'b0;
    assign proc_58_start_FIFO_blk[4] = 1'b0;
    assign proc_58_TLF_FIFO_blk[4] = 1'b0;
    assign proc_58_input_sync_blk[4] = 1'b0;
    assign proc_58_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_58[4] = dl_detect_out ? proc_dep_vld_vec_58_reg[4] : (proc_58_data_FIFO_blk[4] | proc_58_data_PIPO_blk[4] | proc_58_start_FIFO_blk[4] | proc_58_TLF_FIFO_blk[4] | proc_58_input_sync_blk[4] | proc_58_output_sync_blk[4]);
    assign proc_58_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_6_x0_U0.fifo_D_drain_PE_3_6_x0168_blk_n);
    assign proc_58_data_PIPO_blk[5] = 1'b0;
    assign proc_58_start_FIFO_blk[5] = 1'b0;
    assign proc_58_TLF_FIFO_blk[5] = 1'b0;
    assign proc_58_input_sync_blk[5] = 1'b0;
    assign proc_58_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_58[5] = dl_detect_out ? proc_dep_vld_vec_58_reg[5] : (proc_58_data_FIFO_blk[5] | proc_58_data_PIPO_blk[5] | proc_58_start_FIFO_blk[5] | proc_58_TLF_FIFO_blk[5] | proc_58_input_sync_blk[5] | proc_58_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_58_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_58_reg <= proc_dep_vld_vec_58;
        end
    end
    assign in_chan_dep_vld_vec_58[0] = dep_chan_vld_50_58;
    assign in_chan_dep_data_vec_58[243 : 0] = dep_chan_data_50_58;
    assign token_in_vec_58[0] = token_50_58;
    assign in_chan_dep_vld_vec_58[1] = dep_chan_vld_57_58;
    assign in_chan_dep_data_vec_58[487 : 244] = dep_chan_data_57_58;
    assign token_in_vec_58[1] = token_57_58;
    assign in_chan_dep_vld_vec_58[2] = dep_chan_vld_59_58;
    assign in_chan_dep_data_vec_58[731 : 488] = dep_chan_data_59_58;
    assign token_in_vec_58[2] = token_59_58;
    assign in_chan_dep_vld_vec_58[3] = dep_chan_vld_70_58;
    assign in_chan_dep_data_vec_58[975 : 732] = dep_chan_data_70_58;
    assign token_in_vec_58[3] = token_70_58;
    assign in_chan_dep_vld_vec_58[4] = dep_chan_vld_78_58;
    assign in_chan_dep_data_vec_58[1219 : 976] = dep_chan_data_78_58;
    assign token_in_vec_58[4] = token_78_58;
    assign in_chan_dep_vld_vec_58[5] = dep_chan_vld_104_58;
    assign in_chan_dep_data_vec_58[1463 : 1220] = dep_chan_data_104_58;
    assign token_in_vec_58[5] = token_104_58;
    assign dep_chan_vld_58_57 = out_chan_dep_vld_vec_58[0];
    assign dep_chan_data_58_57 = out_chan_dep_data_58;
    assign token_58_57 = token_out_vec_58[0];
    assign dep_chan_vld_58_59 = out_chan_dep_vld_vec_58[1];
    assign dep_chan_data_58_59 = out_chan_dep_data_58;
    assign token_58_59 = token_out_vec_58[1];
    assign dep_chan_vld_58_50 = out_chan_dep_vld_vec_58[2];
    assign dep_chan_data_58_50 = out_chan_dep_data_58;
    assign token_58_50 = token_out_vec_58[2];
    assign dep_chan_vld_58_70 = out_chan_dep_vld_vec_58[3];
    assign dep_chan_data_58_70 = out_chan_dep_data_58;
    assign token_58_70 = token_out_vec_58[3];
    assign dep_chan_vld_58_78 = out_chan_dep_vld_vec_58[4];
    assign dep_chan_data_58_78 = out_chan_dep_data_58;
    assign token_58_78 = token_out_vec_58[4];
    assign dep_chan_vld_58_104 = out_chan_dep_vld_vec_58[5];
    assign dep_chan_data_58_104 = out_chan_dep_data_58;
    assign token_58_104 = token_out_vec_58[5];

    // Process: grp_kernel0_x0_fu_114.PE_wrapper_3_7_x0_U0
    top_hls_deadlock_detect_unit #(244, 59, 6, 6) top_hls_deadlock_detect_unit_59 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_59),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_59),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_59),
        .token_in_vec(token_in_vec_59),
        .dl_detect_in(dl_detect_out),
        .origin(origin[59]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_59),
        .out_chan_dep_data(out_chan_dep_data_59),
        .token_out_vec(token_out_vec_59),
        .dl_detect_out(dl_in_vec[59]));

    assign proc_59_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_7_x0_U0.fifo_A_PE_3_7_x059_blk_n);
    assign proc_59_data_PIPO_blk[0] = 1'b0;
    assign proc_59_start_FIFO_blk[0] = 1'b0;
    assign proc_59_TLF_FIFO_blk[0] = 1'b0;
    assign proc_59_input_sync_blk[0] = 1'b0;
    assign proc_59_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_59[0] = dl_detect_out ? proc_dep_vld_vec_59_reg[0] : (proc_59_data_FIFO_blk[0] | proc_59_data_PIPO_blk[0] | proc_59_start_FIFO_blk[0] | proc_59_TLF_FIFO_blk[0] | proc_59_input_sync_blk[0] | proc_59_output_sync_blk[0]);
    assign proc_59_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_7_x0_U0.fifo_A_PE_3_8_x060_blk_n);
    assign proc_59_data_PIPO_blk[1] = 1'b0;
    assign proc_59_start_FIFO_blk[1] = 1'b0;
    assign proc_59_TLF_FIFO_blk[1] = 1'b0;
    assign proc_59_input_sync_blk[1] = 1'b0;
    assign proc_59_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_59[1] = dl_detect_out ? proc_dep_vld_vec_59_reg[1] : (proc_59_data_FIFO_blk[1] | proc_59_data_PIPO_blk[1] | proc_59_start_FIFO_blk[1] | proc_59_TLF_FIFO_blk[1] | proc_59_input_sync_blk[1] | proc_59_output_sync_blk[1]);
    assign proc_59_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_7_x0_U0.fifo_B_PE_3_7_x099_blk_n) | (~grp_kernel0_x0_fu_114.PE_wrapper_3_7_x0_U0.fifo_C_PE_3_7_x0139_blk_n);
    assign proc_59_data_PIPO_blk[2] = 1'b0;
    assign proc_59_start_FIFO_blk[2] = 1'b0;
    assign proc_59_TLF_FIFO_blk[2] = 1'b0;
    assign proc_59_input_sync_blk[2] = 1'b0;
    assign proc_59_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_59[2] = dl_detect_out ? proc_dep_vld_vec_59_reg[2] : (proc_59_data_FIFO_blk[2] | proc_59_data_PIPO_blk[2] | proc_59_start_FIFO_blk[2] | proc_59_TLF_FIFO_blk[2] | proc_59_input_sync_blk[2] | proc_59_output_sync_blk[2]);
    assign proc_59_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_7_x0_U0.fifo_B_PE_4_7_x0100_blk_n);
    assign proc_59_data_PIPO_blk[3] = 1'b0;
    assign proc_59_start_FIFO_blk[3] = 1'b0;
    assign proc_59_TLF_FIFO_blk[3] = 1'b0;
    assign proc_59_input_sync_blk[3] = 1'b0;
    assign proc_59_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_59[3] = dl_detect_out ? proc_dep_vld_vec_59_reg[3] : (proc_59_data_FIFO_blk[3] | proc_59_data_PIPO_blk[3] | proc_59_start_FIFO_blk[3] | proc_59_TLF_FIFO_blk[3] | proc_59_input_sync_blk[3] | proc_59_output_sync_blk[3]);
    assign proc_59_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_7_x0_U0.fifo_C_PE_4_7_x0140_blk_n);
    assign proc_59_data_PIPO_blk[4] = 1'b0;
    assign proc_59_start_FIFO_blk[4] = 1'b0;
    assign proc_59_TLF_FIFO_blk[4] = 1'b0;
    assign proc_59_input_sync_blk[4] = 1'b0;
    assign proc_59_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_59[4] = dl_detect_out ? proc_dep_vld_vec_59_reg[4] : (proc_59_data_FIFO_blk[4] | proc_59_data_PIPO_blk[4] | proc_59_start_FIFO_blk[4] | proc_59_TLF_FIFO_blk[4] | proc_59_input_sync_blk[4] | proc_59_output_sync_blk[4]);
    assign proc_59_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x0_fu_114.PE_wrapper_3_7_x0_U0.fifo_D_drain_PE_3_7_x0172_blk_n);
    assign proc_59_data_PIPO_blk[5] = 1'b0;
    assign proc_59_start_FIFO_blk[5] = 1'b0;
    assign proc_59_TLF_FIFO_blk[5] = 1'b0;
    assign proc_59_input_sync_blk[5] = 1'b0;
    assign proc_59_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_59[5] = dl_detect_out ? proc_dep_vld_vec_59_reg[5] : (proc_59_data_FIFO_blk[5] | proc_59_data_PIPO_blk[5] | proc_59_start_FIFO_blk[5] | proc_59_TLF_FIFO_blk[5] | proc_59_input_sync_blk[5] | proc_59_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_59_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_59_reg <= proc_dep_vld_vec_59;
        end
    end
    assign in_chan_dep_vld_vec_59[0] = dep_chan_vld_51_59;
    assign in_chan_dep_data_vec_59[243 : 0] = dep_chan_data_51_59;
    assign token_in_vec_59[0] = token_51_59;
    assign in_chan_dep_vld_vec_59[1] = dep_chan_vld_58_59;
    assign in_chan_dep_data_vec_59[487 : 244] = dep_chan_data_58_59;
    assign token_in_vec_59[1] = token_58_59;
    assign in_chan_dep_vld_vec_59[2] = dep_chan_vld_63_59;
    assign in_chan_dep_data_vec_59[731 : 488] = dep_chan_data_63_59;
    assign token_in_vec_59[2] = token_63_59;
    assign in_chan_dep_vld_vec_59[3] = dep_chan_vld_71_59;
    assign in_chan_dep_data_vec_59[975 : 732] = dep_chan_data_71_59;
    assign token_in_vec_59[3] = token_71_59;
    assign in_chan_dep_vld_vec_59[4] = dep_chan_vld_79_59;
    assign in_chan_dep_data_vec_59[1219 : 976] = dep_chan_data_79_59;
    assign token_in_vec_59[4] = token_79_59;
    assign in_chan_dep_vld_vec_59[5] = dep_chan_vld_108_59;
    assign in_chan_dep_data_vec_59[1463 : 1220] = dep_chan_data_108_59;
    assign token_in_vec_59[5] = token_108_59;
    assign dep_chan_vld_59_58 = out_chan_dep_vld_vec_59[0];
    assign dep_chan_data_59_58 = out_chan_dep_data_59;
    assign token_59_58 = token_out_vec_59[0];
    assign dep_chan_vld_59_63 = out_chan_dep_vld_vec_59[1];
    assign dep_chan_data_59_63 = out_chan_dep_data_59;
    assign token_59_63 = token_out_vec_59[1];
    assign dep_chan_vld_59_51 = out_chan_dep_vld_vec_59[2];
    assign dep_chan_data_59_51 = out_chan_dep_data_59;
    assign token_59_51 = token_out_vec_59[2];
    assign dep_chan_vld_59_71 = out_chan_dep_vld_vec_59[3];
    assign dep_chan_data_59_71 = out_chan_dep_data_59;
    assign token_59_71 = token_out_vec_59[3];
    assign dep_chan_vld_59_79 = out_chan_dep_vld_vec_59[4];
    assign dep_chan_data_59_79 = out_chan_dep_data_59;
    assign token_59_79 = token_out_vec_59[4];
    assign dep_chan_vld_59_108 = out_chan_dep_vld_vec_59[5];
    assign dep_chan_data_59_108 = out_chan_dep_data_59;
    assign token_59_108 = token_out_vec_59[5];

    // Process: grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 60, 21, 21) top_hls_deadlock_detect_unit_60 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_60),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_60),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_60),
        .token_in_vec(token_in_vec_60),
        .dl_detect_in(dl_detect_out),
        .origin(origin[60]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_60),
        .out_chan_dep_data(out_chan_dep_data_60),
        .token_out_vec(token_out_vec_60),
        .dl_detect_out(dl_in_vec[60]));

    assign proc_60_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.fifo_A_PE_0_8_x033_blk_n);
    assign proc_60_data_PIPO_blk[0] = 1'b0;
    assign proc_60_start_FIFO_blk[0] = 1'b0;
    assign proc_60_TLF_FIFO_blk[0] = 1'b0;
    assign proc_60_input_sync_blk[0] = 1'b0;
    assign proc_60_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_60[0] = dl_detect_out ? proc_dep_vld_vec_60_reg[0] : (proc_60_data_FIFO_blk[0] | proc_60_data_PIPO_blk[0] | proc_60_start_FIFO_blk[0] | proc_60_TLF_FIFO_blk[0] | proc_60_input_sync_blk[0] | proc_60_output_sync_blk[0]);
    assign proc_60_data_FIFO_blk[1] = 1'b0;
    assign proc_60_data_PIPO_blk[1] = 1'b0;
    assign proc_60_start_FIFO_blk[1] = 1'b0;
    assign proc_60_TLF_FIFO_blk[1] = 1'b0;
    assign proc_60_input_sync_blk[1] = 1'b0;
    assign proc_60_output_sync_blk[1] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[1] = dl_detect_out ? proc_dep_vld_vec_60_reg[1] : (proc_60_data_FIFO_blk[1] | proc_60_data_PIPO_blk[1] | proc_60_start_FIFO_blk[1] | proc_60_TLF_FIFO_blk[1] | proc_60_input_sync_blk[1] | proc_60_output_sync_blk[1]);
    assign proc_60_data_FIFO_blk[2] = 1'b0;
    assign proc_60_data_PIPO_blk[2] = 1'b0;
    assign proc_60_start_FIFO_blk[2] = 1'b0;
    assign proc_60_TLF_FIFO_blk[2] = 1'b0;
    assign proc_60_input_sync_blk[2] = 1'b0;
    assign proc_60_output_sync_blk[2] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[2] = dl_detect_out ? proc_dep_vld_vec_60_reg[2] : (proc_60_data_FIFO_blk[2] | proc_60_data_PIPO_blk[2] | proc_60_start_FIFO_blk[2] | proc_60_TLF_FIFO_blk[2] | proc_60_input_sync_blk[2] | proc_60_output_sync_blk[2]);
    assign proc_60_data_FIFO_blk[3] = 1'b0;
    assign proc_60_data_PIPO_blk[3] = 1'b0;
    assign proc_60_start_FIFO_blk[3] = 1'b0;
    assign proc_60_TLF_FIFO_blk[3] = 1'b0;
    assign proc_60_input_sync_blk[3] = 1'b0;
    assign proc_60_output_sync_blk[3] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[3] = dl_detect_out ? proc_dep_vld_vec_60_reg[3] : (proc_60_data_FIFO_blk[3] | proc_60_data_PIPO_blk[3] | proc_60_start_FIFO_blk[3] | proc_60_TLF_FIFO_blk[3] | proc_60_input_sync_blk[3] | proc_60_output_sync_blk[3]);
    assign proc_60_data_FIFO_blk[4] = 1'b0;
    assign proc_60_data_PIPO_blk[4] = 1'b0;
    assign proc_60_start_FIFO_blk[4] = 1'b0;
    assign proc_60_TLF_FIFO_blk[4] = 1'b0;
    assign proc_60_input_sync_blk[4] = 1'b0;
    assign proc_60_output_sync_blk[4] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[4] = dl_detect_out ? proc_dep_vld_vec_60_reg[4] : (proc_60_data_FIFO_blk[4] | proc_60_data_PIPO_blk[4] | proc_60_start_FIFO_blk[4] | proc_60_TLF_FIFO_blk[4] | proc_60_input_sync_blk[4] | proc_60_output_sync_blk[4]);
    assign proc_60_data_FIFO_blk[5] = 1'b0;
    assign proc_60_data_PIPO_blk[5] = 1'b0;
    assign proc_60_start_FIFO_blk[5] = 1'b0;
    assign proc_60_TLF_FIFO_blk[5] = 1'b0;
    assign proc_60_input_sync_blk[5] = 1'b0;
    assign proc_60_output_sync_blk[5] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[5] = dl_detect_out ? proc_dep_vld_vec_60_reg[5] : (proc_60_data_FIFO_blk[5] | proc_60_data_PIPO_blk[5] | proc_60_start_FIFO_blk[5] | proc_60_TLF_FIFO_blk[5] | proc_60_input_sync_blk[5] | proc_60_output_sync_blk[5]);
    assign proc_60_data_FIFO_blk[6] = 1'b0;
    assign proc_60_data_PIPO_blk[6] = 1'b0;
    assign proc_60_start_FIFO_blk[6] = 1'b0;
    assign proc_60_TLF_FIFO_blk[6] = 1'b0;
    assign proc_60_input_sync_blk[6] = 1'b0;
    assign proc_60_output_sync_blk[6] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[6] = dl_detect_out ? proc_dep_vld_vec_60_reg[6] : (proc_60_data_FIFO_blk[6] | proc_60_data_PIPO_blk[6] | proc_60_start_FIFO_blk[6] | proc_60_TLF_FIFO_blk[6] | proc_60_input_sync_blk[6] | proc_60_output_sync_blk[6]);
    assign proc_60_data_FIFO_blk[7] = 1'b0;
    assign proc_60_data_PIPO_blk[7] = 1'b0;
    assign proc_60_start_FIFO_blk[7] = 1'b0;
    assign proc_60_TLF_FIFO_blk[7] = 1'b0;
    assign proc_60_input_sync_blk[7] = 1'b0;
    assign proc_60_output_sync_blk[7] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[7] = dl_detect_out ? proc_dep_vld_vec_60_reg[7] : (proc_60_data_FIFO_blk[7] | proc_60_data_PIPO_blk[7] | proc_60_start_FIFO_blk[7] | proc_60_TLF_FIFO_blk[7] | proc_60_input_sync_blk[7] | proc_60_output_sync_blk[7]);
    assign proc_60_data_FIFO_blk[8] = 1'b0;
    assign proc_60_data_PIPO_blk[8] = 1'b0;
    assign proc_60_start_FIFO_blk[8] = 1'b0;
    assign proc_60_TLF_FIFO_blk[8] = 1'b0;
    assign proc_60_input_sync_blk[8] = 1'b0;
    assign proc_60_output_sync_blk[8] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[8] = dl_detect_out ? proc_dep_vld_vec_60_reg[8] : (proc_60_data_FIFO_blk[8] | proc_60_data_PIPO_blk[8] | proc_60_start_FIFO_blk[8] | proc_60_TLF_FIFO_blk[8] | proc_60_input_sync_blk[8] | proc_60_output_sync_blk[8]);
    assign proc_60_data_FIFO_blk[9] = 1'b0;
    assign proc_60_data_PIPO_blk[9] = 1'b0;
    assign proc_60_start_FIFO_blk[9] = 1'b0;
    assign proc_60_TLF_FIFO_blk[9] = 1'b0;
    assign proc_60_input_sync_blk[9] = 1'b0;
    assign proc_60_output_sync_blk[9] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[9] = dl_detect_out ? proc_dep_vld_vec_60_reg[9] : (proc_60_data_FIFO_blk[9] | proc_60_data_PIPO_blk[9] | proc_60_start_FIFO_blk[9] | proc_60_TLF_FIFO_blk[9] | proc_60_input_sync_blk[9] | proc_60_output_sync_blk[9]);
    assign proc_60_data_FIFO_blk[10] = 1'b0;
    assign proc_60_data_PIPO_blk[10] = 1'b0;
    assign proc_60_start_FIFO_blk[10] = 1'b0;
    assign proc_60_TLF_FIFO_blk[10] = 1'b0;
    assign proc_60_input_sync_blk[10] = 1'b0;
    assign proc_60_output_sync_blk[10] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[10] = dl_detect_out ? proc_dep_vld_vec_60_reg[10] : (proc_60_data_FIFO_blk[10] | proc_60_data_PIPO_blk[10] | proc_60_start_FIFO_blk[10] | proc_60_TLF_FIFO_blk[10] | proc_60_input_sync_blk[10] | proc_60_output_sync_blk[10]);
    assign proc_60_data_FIFO_blk[11] = 1'b0;
    assign proc_60_data_PIPO_blk[11] = 1'b0;
    assign proc_60_start_FIFO_blk[11] = 1'b0;
    assign proc_60_TLF_FIFO_blk[11] = 1'b0;
    assign proc_60_input_sync_blk[11] = 1'b0;
    assign proc_60_output_sync_blk[11] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[11] = dl_detect_out ? proc_dep_vld_vec_60_reg[11] : (proc_60_data_FIFO_blk[11] | proc_60_data_PIPO_blk[11] | proc_60_start_FIFO_blk[11] | proc_60_TLF_FIFO_blk[11] | proc_60_input_sync_blk[11] | proc_60_output_sync_blk[11]);
    assign proc_60_data_FIFO_blk[12] = 1'b0;
    assign proc_60_data_PIPO_blk[12] = 1'b0;
    assign proc_60_start_FIFO_blk[12] = 1'b0;
    assign proc_60_TLF_FIFO_blk[12] = 1'b0;
    assign proc_60_input_sync_blk[12] = 1'b0;
    assign proc_60_output_sync_blk[12] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[12] = dl_detect_out ? proc_dep_vld_vec_60_reg[12] : (proc_60_data_FIFO_blk[12] | proc_60_data_PIPO_blk[12] | proc_60_start_FIFO_blk[12] | proc_60_TLF_FIFO_blk[12] | proc_60_input_sync_blk[12] | proc_60_output_sync_blk[12]);
    assign proc_60_data_FIFO_blk[13] = 1'b0;
    assign proc_60_data_PIPO_blk[13] = 1'b0;
    assign proc_60_start_FIFO_blk[13] = 1'b0;
    assign proc_60_TLF_FIFO_blk[13] = 1'b0;
    assign proc_60_input_sync_blk[13] = 1'b0;
    assign proc_60_output_sync_blk[13] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[13] = dl_detect_out ? proc_dep_vld_vec_60_reg[13] : (proc_60_data_FIFO_blk[13] | proc_60_data_PIPO_blk[13] | proc_60_start_FIFO_blk[13] | proc_60_TLF_FIFO_blk[13] | proc_60_input_sync_blk[13] | proc_60_output_sync_blk[13]);
    assign proc_60_data_FIFO_blk[14] = 1'b0;
    assign proc_60_data_PIPO_blk[14] = 1'b0;
    assign proc_60_start_FIFO_blk[14] = 1'b0;
    assign proc_60_TLF_FIFO_blk[14] = 1'b0;
    assign proc_60_input_sync_blk[14] = 1'b0;
    assign proc_60_output_sync_blk[14] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[14] = dl_detect_out ? proc_dep_vld_vec_60_reg[14] : (proc_60_data_FIFO_blk[14] | proc_60_data_PIPO_blk[14] | proc_60_start_FIFO_blk[14] | proc_60_TLF_FIFO_blk[14] | proc_60_input_sync_blk[14] | proc_60_output_sync_blk[14]);
    assign proc_60_data_FIFO_blk[15] = 1'b0;
    assign proc_60_data_PIPO_blk[15] = 1'b0;
    assign proc_60_start_FIFO_blk[15] = 1'b0;
    assign proc_60_TLF_FIFO_blk[15] = 1'b0;
    assign proc_60_input_sync_blk[15] = 1'b0;
    assign proc_60_output_sync_blk[15] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[15] = dl_detect_out ? proc_dep_vld_vec_60_reg[15] : (proc_60_data_FIFO_blk[15] | proc_60_data_PIPO_blk[15] | proc_60_start_FIFO_blk[15] | proc_60_TLF_FIFO_blk[15] | proc_60_input_sync_blk[15] | proc_60_output_sync_blk[15]);
    assign proc_60_data_FIFO_blk[16] = 1'b0;
    assign proc_60_data_PIPO_blk[16] = 1'b0;
    assign proc_60_start_FIFO_blk[16] = 1'b0;
    assign proc_60_TLF_FIFO_blk[16] = 1'b0;
    assign proc_60_input_sync_blk[16] = 1'b0;
    assign proc_60_output_sync_blk[16] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[16] = dl_detect_out ? proc_dep_vld_vec_60_reg[16] : (proc_60_data_FIFO_blk[16] | proc_60_data_PIPO_blk[16] | proc_60_start_FIFO_blk[16] | proc_60_TLF_FIFO_blk[16] | proc_60_input_sync_blk[16] | proc_60_output_sync_blk[16]);
    assign proc_60_data_FIFO_blk[17] = 1'b0;
    assign proc_60_data_PIPO_blk[17] = 1'b0;
    assign proc_60_start_FIFO_blk[17] = 1'b0;
    assign proc_60_TLF_FIFO_blk[17] = 1'b0;
    assign proc_60_input_sync_blk[17] = 1'b0;
    assign proc_60_output_sync_blk[17] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[17] = dl_detect_out ? proc_dep_vld_vec_60_reg[17] : (proc_60_data_FIFO_blk[17] | proc_60_data_PIPO_blk[17] | proc_60_start_FIFO_blk[17] | proc_60_TLF_FIFO_blk[17] | proc_60_input_sync_blk[17] | proc_60_output_sync_blk[17]);
    assign proc_60_data_FIFO_blk[18] = 1'b0;
    assign proc_60_data_PIPO_blk[18] = 1'b0;
    assign proc_60_start_FIFO_blk[18] = 1'b0;
    assign proc_60_TLF_FIFO_blk[18] = 1'b0;
    assign proc_60_input_sync_blk[18] = 1'b0;
    assign proc_60_output_sync_blk[18] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[18] = dl_detect_out ? proc_dep_vld_vec_60_reg[18] : (proc_60_data_FIFO_blk[18] | proc_60_data_PIPO_blk[18] | proc_60_start_FIFO_blk[18] | proc_60_TLF_FIFO_blk[18] | proc_60_input_sync_blk[18] | proc_60_output_sync_blk[18]);
    assign proc_60_data_FIFO_blk[19] = 1'b0;
    assign proc_60_data_PIPO_blk[19] = 1'b0;
    assign proc_60_start_FIFO_blk[19] = 1'b0;
    assign proc_60_TLF_FIFO_blk[19] = 1'b0;
    assign proc_60_input_sync_blk[19] = 1'b0;
    assign proc_60_output_sync_blk[19] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[19] = dl_detect_out ? proc_dep_vld_vec_60_reg[19] : (proc_60_data_FIFO_blk[19] | proc_60_data_PIPO_blk[19] | proc_60_start_FIFO_blk[19] | proc_60_TLF_FIFO_blk[19] | proc_60_input_sync_blk[19] | proc_60_output_sync_blk[19]);
    assign proc_60_data_FIFO_blk[20] = 1'b0;
    assign proc_60_data_PIPO_blk[20] = 1'b0;
    assign proc_60_start_FIFO_blk[20] = 1'b0;
    assign proc_60_TLF_FIFO_blk[20] = 1'b0;
    assign proc_60_input_sync_blk[20] = 1'b0;
    assign proc_60_output_sync_blk[20] = 1'b0 | (ap_done_reg_0 & grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_60[20] = dl_detect_out ? proc_dep_vld_vec_60_reg[20] : (proc_60_data_FIFO_blk[20] | proc_60_data_PIPO_blk[20] | proc_60_start_FIFO_blk[20] | proc_60_TLF_FIFO_blk[20] | proc_60_input_sync_blk[20] | proc_60_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_60_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_60_reg <= proc_dep_vld_vec_60;
        end
    end
    assign in_chan_dep_vld_vec_60[0] = dep_chan_vld_35_60;
    assign in_chan_dep_data_vec_60[243 : 0] = dep_chan_data_35_60;
    assign token_in_vec_60[0] = token_35_60;
    assign in_chan_dep_vld_vec_60[1] = dep_chan_vld_61_60;
    assign in_chan_dep_data_vec_60[487 : 244] = dep_chan_data_61_60;
    assign token_in_vec_60[1] = token_61_60;
    assign in_chan_dep_vld_vec_60[2] = dep_chan_vld_62_60;
    assign in_chan_dep_data_vec_60[731 : 488] = dep_chan_data_62_60;
    assign token_in_vec_60[2] = token_62_60;
    assign in_chan_dep_vld_vec_60[3] = dep_chan_vld_63_60;
    assign in_chan_dep_data_vec_60[975 : 732] = dep_chan_data_63_60;
    assign token_in_vec_60[3] = token_63_60;
    assign in_chan_dep_vld_vec_60[4] = dep_chan_vld_64_60;
    assign in_chan_dep_data_vec_60[1219 : 976] = dep_chan_data_64_60;
    assign token_in_vec_60[4] = token_64_60;
    assign in_chan_dep_vld_vec_60[5] = dep_chan_vld_65_60;
    assign in_chan_dep_data_vec_60[1463 : 1220] = dep_chan_data_65_60;
    assign token_in_vec_60[5] = token_65_60;
    assign in_chan_dep_vld_vec_60[6] = dep_chan_vld_66_60;
    assign in_chan_dep_data_vec_60[1707 : 1464] = dep_chan_data_66_60;
    assign token_in_vec_60[6] = token_66_60;
    assign in_chan_dep_vld_vec_60[7] = dep_chan_vld_67_60;
    assign in_chan_dep_data_vec_60[1951 : 1708] = dep_chan_data_67_60;
    assign token_in_vec_60[7] = token_67_60;
    assign in_chan_dep_vld_vec_60[8] = dep_chan_vld_68_60;
    assign in_chan_dep_data_vec_60[2195 : 1952] = dep_chan_data_68_60;
    assign token_in_vec_60[8] = token_68_60;
    assign in_chan_dep_vld_vec_60[9] = dep_chan_vld_69_60;
    assign in_chan_dep_data_vec_60[2439 : 2196] = dep_chan_data_69_60;
    assign token_in_vec_60[9] = token_69_60;
    assign in_chan_dep_vld_vec_60[10] = dep_chan_vld_70_60;
    assign in_chan_dep_data_vec_60[2683 : 2440] = dep_chan_data_70_60;
    assign token_in_vec_60[10] = token_70_60;
    assign in_chan_dep_vld_vec_60[11] = dep_chan_vld_71_60;
    assign in_chan_dep_data_vec_60[2927 : 2684] = dep_chan_data_71_60;
    assign token_in_vec_60[11] = token_71_60;
    assign in_chan_dep_vld_vec_60[12] = dep_chan_vld_72_60;
    assign in_chan_dep_data_vec_60[3171 : 2928] = dep_chan_data_72_60;
    assign token_in_vec_60[12] = token_72_60;
    assign in_chan_dep_vld_vec_60[13] = dep_chan_vld_73_60;
    assign in_chan_dep_data_vec_60[3415 : 3172] = dep_chan_data_73_60;
    assign token_in_vec_60[13] = token_73_60;
    assign in_chan_dep_vld_vec_60[14] = dep_chan_vld_74_60;
    assign in_chan_dep_data_vec_60[3659 : 3416] = dep_chan_data_74_60;
    assign token_in_vec_60[14] = token_74_60;
    assign in_chan_dep_vld_vec_60[15] = dep_chan_vld_75_60;
    assign in_chan_dep_data_vec_60[3903 : 3660] = dep_chan_data_75_60;
    assign token_in_vec_60[15] = token_75_60;
    assign in_chan_dep_vld_vec_60[16] = dep_chan_vld_76_60;
    assign in_chan_dep_data_vec_60[4147 : 3904] = dep_chan_data_76_60;
    assign token_in_vec_60[16] = token_76_60;
    assign in_chan_dep_vld_vec_60[17] = dep_chan_vld_77_60;
    assign in_chan_dep_data_vec_60[4391 : 4148] = dep_chan_data_77_60;
    assign token_in_vec_60[17] = token_77_60;
    assign in_chan_dep_vld_vec_60[18] = dep_chan_vld_78_60;
    assign in_chan_dep_data_vec_60[4635 : 4392] = dep_chan_data_78_60;
    assign token_in_vec_60[18] = token_78_60;
    assign in_chan_dep_vld_vec_60[19] = dep_chan_vld_79_60;
    assign in_chan_dep_data_vec_60[4879 : 4636] = dep_chan_data_79_60;
    assign token_in_vec_60[19] = token_79_60;
    assign in_chan_dep_vld_vec_60[20] = dep_chan_vld_121_60;
    assign in_chan_dep_data_vec_60[5123 : 4880] = dep_chan_data_121_60;
    assign token_in_vec_60[20] = token_121_60;
    assign dep_chan_vld_60_35 = out_chan_dep_vld_vec_60[0];
    assign dep_chan_data_60_35 = out_chan_dep_data_60;
    assign token_60_35 = token_out_vec_60[0];
    assign dep_chan_vld_60_61 = out_chan_dep_vld_vec_60[1];
    assign dep_chan_data_60_61 = out_chan_dep_data_60;
    assign token_60_61 = token_out_vec_60[1];
    assign dep_chan_vld_60_62 = out_chan_dep_vld_vec_60[2];
    assign dep_chan_data_60_62 = out_chan_dep_data_60;
    assign token_60_62 = token_out_vec_60[2];
    assign dep_chan_vld_60_63 = out_chan_dep_vld_vec_60[3];
    assign dep_chan_data_60_63 = out_chan_dep_data_60;
    assign token_60_63 = token_out_vec_60[3];
    assign dep_chan_vld_60_64 = out_chan_dep_vld_vec_60[4];
    assign dep_chan_data_60_64 = out_chan_dep_data_60;
    assign token_60_64 = token_out_vec_60[4];
    assign dep_chan_vld_60_65 = out_chan_dep_vld_vec_60[5];
    assign dep_chan_data_60_65 = out_chan_dep_data_60;
    assign token_60_65 = token_out_vec_60[5];
    assign dep_chan_vld_60_66 = out_chan_dep_vld_vec_60[6];
    assign dep_chan_data_60_66 = out_chan_dep_data_60;
    assign token_60_66 = token_out_vec_60[6];
    assign dep_chan_vld_60_67 = out_chan_dep_vld_vec_60[7];
    assign dep_chan_data_60_67 = out_chan_dep_data_60;
    assign token_60_67 = token_out_vec_60[7];
    assign dep_chan_vld_60_68 = out_chan_dep_vld_vec_60[8];
    assign dep_chan_data_60_68 = out_chan_dep_data_60;
    assign token_60_68 = token_out_vec_60[8];
    assign dep_chan_vld_60_69 = out_chan_dep_vld_vec_60[9];
    assign dep_chan_data_60_69 = out_chan_dep_data_60;
    assign token_60_69 = token_out_vec_60[9];
    assign dep_chan_vld_60_70 = out_chan_dep_vld_vec_60[10];
    assign dep_chan_data_60_70 = out_chan_dep_data_60;
    assign token_60_70 = token_out_vec_60[10];
    assign dep_chan_vld_60_71 = out_chan_dep_vld_vec_60[11];
    assign dep_chan_data_60_71 = out_chan_dep_data_60;
    assign token_60_71 = token_out_vec_60[11];
    assign dep_chan_vld_60_72 = out_chan_dep_vld_vec_60[12];
    assign dep_chan_data_60_72 = out_chan_dep_data_60;
    assign token_60_72 = token_out_vec_60[12];
    assign dep_chan_vld_60_73 = out_chan_dep_vld_vec_60[13];
    assign dep_chan_data_60_73 = out_chan_dep_data_60;
    assign token_60_73 = token_out_vec_60[13];
    assign dep_chan_vld_60_74 = out_chan_dep_vld_vec_60[14];
    assign dep_chan_data_60_74 = out_chan_dep_data_60;
    assign token_60_74 = token_out_vec_60[14];
    assign dep_chan_vld_60_75 = out_chan_dep_vld_vec_60[15];
    assign dep_chan_data_60_75 = out_chan_dep_data_60;
    assign token_60_75 = token_out_vec_60[15];
    assign dep_chan_vld_60_76 = out_chan_dep_vld_vec_60[16];
    assign dep_chan_data_60_76 = out_chan_dep_data_60;
    assign token_60_76 = token_out_vec_60[16];
    assign dep_chan_vld_60_77 = out_chan_dep_vld_vec_60[17];
    assign dep_chan_data_60_77 = out_chan_dep_data_60;
    assign token_60_77 = token_out_vec_60[17];
    assign dep_chan_vld_60_78 = out_chan_dep_vld_vec_60[18];
    assign dep_chan_data_60_78 = out_chan_dep_data_60;
    assign token_60_78 = token_out_vec_60[18];
    assign dep_chan_vld_60_79 = out_chan_dep_vld_vec_60[19];
    assign dep_chan_data_60_79 = out_chan_dep_data_60;
    assign token_60_79 = token_out_vec_60[19];
    assign dep_chan_vld_60_121 = out_chan_dep_vld_vec_60[20];
    assign dep_chan_data_60_121 = out_chan_dep_data_60;
    assign token_60_121 = token_out_vec_60[20];

    // Process: grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 61, 21, 21) top_hls_deadlock_detect_unit_61 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_61),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_61),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_61),
        .token_in_vec(token_in_vec_61),
        .dl_detect_in(dl_detect_out),
        .origin(origin[61]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_61),
        .out_chan_dep_data(out_chan_dep_data_61),
        .token_out_vec(token_out_vec_61),
        .dl_detect_out(dl_in_vec[61]));

    assign proc_61_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.fifo_A_PE_1_8_x042_blk_n);
    assign proc_61_data_PIPO_blk[0] = 1'b0;
    assign proc_61_start_FIFO_blk[0] = 1'b0;
    assign proc_61_TLF_FIFO_blk[0] = 1'b0;
    assign proc_61_input_sync_blk[0] = 1'b0;
    assign proc_61_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_61[0] = dl_detect_out ? proc_dep_vld_vec_61_reg[0] : (proc_61_data_FIFO_blk[0] | proc_61_data_PIPO_blk[0] | proc_61_start_FIFO_blk[0] | proc_61_TLF_FIFO_blk[0] | proc_61_input_sync_blk[0] | proc_61_output_sync_blk[0]);
    assign proc_61_data_FIFO_blk[1] = 1'b0;
    assign proc_61_data_PIPO_blk[1] = 1'b0;
    assign proc_61_start_FIFO_blk[1] = 1'b0;
    assign proc_61_TLF_FIFO_blk[1] = 1'b0;
    assign proc_61_input_sync_blk[1] = 1'b0;
    assign proc_61_output_sync_blk[1] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[1] = dl_detect_out ? proc_dep_vld_vec_61_reg[1] : (proc_61_data_FIFO_blk[1] | proc_61_data_PIPO_blk[1] | proc_61_start_FIFO_blk[1] | proc_61_TLF_FIFO_blk[1] | proc_61_input_sync_blk[1] | proc_61_output_sync_blk[1]);
    assign proc_61_data_FIFO_blk[2] = 1'b0;
    assign proc_61_data_PIPO_blk[2] = 1'b0;
    assign proc_61_start_FIFO_blk[2] = 1'b0;
    assign proc_61_TLF_FIFO_blk[2] = 1'b0;
    assign proc_61_input_sync_blk[2] = 1'b0;
    assign proc_61_output_sync_blk[2] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[2] = dl_detect_out ? proc_dep_vld_vec_61_reg[2] : (proc_61_data_FIFO_blk[2] | proc_61_data_PIPO_blk[2] | proc_61_start_FIFO_blk[2] | proc_61_TLF_FIFO_blk[2] | proc_61_input_sync_blk[2] | proc_61_output_sync_blk[2]);
    assign proc_61_data_FIFO_blk[3] = 1'b0;
    assign proc_61_data_PIPO_blk[3] = 1'b0;
    assign proc_61_start_FIFO_blk[3] = 1'b0;
    assign proc_61_TLF_FIFO_blk[3] = 1'b0;
    assign proc_61_input_sync_blk[3] = 1'b0;
    assign proc_61_output_sync_blk[3] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[3] = dl_detect_out ? proc_dep_vld_vec_61_reg[3] : (proc_61_data_FIFO_blk[3] | proc_61_data_PIPO_blk[3] | proc_61_start_FIFO_blk[3] | proc_61_TLF_FIFO_blk[3] | proc_61_input_sync_blk[3] | proc_61_output_sync_blk[3]);
    assign proc_61_data_FIFO_blk[4] = 1'b0;
    assign proc_61_data_PIPO_blk[4] = 1'b0;
    assign proc_61_start_FIFO_blk[4] = 1'b0;
    assign proc_61_TLF_FIFO_blk[4] = 1'b0;
    assign proc_61_input_sync_blk[4] = 1'b0;
    assign proc_61_output_sync_blk[4] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[4] = dl_detect_out ? proc_dep_vld_vec_61_reg[4] : (proc_61_data_FIFO_blk[4] | proc_61_data_PIPO_blk[4] | proc_61_start_FIFO_blk[4] | proc_61_TLF_FIFO_blk[4] | proc_61_input_sync_blk[4] | proc_61_output_sync_blk[4]);
    assign proc_61_data_FIFO_blk[5] = 1'b0;
    assign proc_61_data_PIPO_blk[5] = 1'b0;
    assign proc_61_start_FIFO_blk[5] = 1'b0;
    assign proc_61_TLF_FIFO_blk[5] = 1'b0;
    assign proc_61_input_sync_blk[5] = 1'b0;
    assign proc_61_output_sync_blk[5] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[5] = dl_detect_out ? proc_dep_vld_vec_61_reg[5] : (proc_61_data_FIFO_blk[5] | proc_61_data_PIPO_blk[5] | proc_61_start_FIFO_blk[5] | proc_61_TLF_FIFO_blk[5] | proc_61_input_sync_blk[5] | proc_61_output_sync_blk[5]);
    assign proc_61_data_FIFO_blk[6] = 1'b0;
    assign proc_61_data_PIPO_blk[6] = 1'b0;
    assign proc_61_start_FIFO_blk[6] = 1'b0;
    assign proc_61_TLF_FIFO_blk[6] = 1'b0;
    assign proc_61_input_sync_blk[6] = 1'b0;
    assign proc_61_output_sync_blk[6] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[6] = dl_detect_out ? proc_dep_vld_vec_61_reg[6] : (proc_61_data_FIFO_blk[6] | proc_61_data_PIPO_blk[6] | proc_61_start_FIFO_blk[6] | proc_61_TLF_FIFO_blk[6] | proc_61_input_sync_blk[6] | proc_61_output_sync_blk[6]);
    assign proc_61_data_FIFO_blk[7] = 1'b0;
    assign proc_61_data_PIPO_blk[7] = 1'b0;
    assign proc_61_start_FIFO_blk[7] = 1'b0;
    assign proc_61_TLF_FIFO_blk[7] = 1'b0;
    assign proc_61_input_sync_blk[7] = 1'b0;
    assign proc_61_output_sync_blk[7] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[7] = dl_detect_out ? proc_dep_vld_vec_61_reg[7] : (proc_61_data_FIFO_blk[7] | proc_61_data_PIPO_blk[7] | proc_61_start_FIFO_blk[7] | proc_61_TLF_FIFO_blk[7] | proc_61_input_sync_blk[7] | proc_61_output_sync_blk[7]);
    assign proc_61_data_FIFO_blk[8] = 1'b0;
    assign proc_61_data_PIPO_blk[8] = 1'b0;
    assign proc_61_start_FIFO_blk[8] = 1'b0;
    assign proc_61_TLF_FIFO_blk[8] = 1'b0;
    assign proc_61_input_sync_blk[8] = 1'b0;
    assign proc_61_output_sync_blk[8] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[8] = dl_detect_out ? proc_dep_vld_vec_61_reg[8] : (proc_61_data_FIFO_blk[8] | proc_61_data_PIPO_blk[8] | proc_61_start_FIFO_blk[8] | proc_61_TLF_FIFO_blk[8] | proc_61_input_sync_blk[8] | proc_61_output_sync_blk[8]);
    assign proc_61_data_FIFO_blk[9] = 1'b0;
    assign proc_61_data_PIPO_blk[9] = 1'b0;
    assign proc_61_start_FIFO_blk[9] = 1'b0;
    assign proc_61_TLF_FIFO_blk[9] = 1'b0;
    assign proc_61_input_sync_blk[9] = 1'b0;
    assign proc_61_output_sync_blk[9] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[9] = dl_detect_out ? proc_dep_vld_vec_61_reg[9] : (proc_61_data_FIFO_blk[9] | proc_61_data_PIPO_blk[9] | proc_61_start_FIFO_blk[9] | proc_61_TLF_FIFO_blk[9] | proc_61_input_sync_blk[9] | proc_61_output_sync_blk[9]);
    assign proc_61_data_FIFO_blk[10] = 1'b0;
    assign proc_61_data_PIPO_blk[10] = 1'b0;
    assign proc_61_start_FIFO_blk[10] = 1'b0;
    assign proc_61_TLF_FIFO_blk[10] = 1'b0;
    assign proc_61_input_sync_blk[10] = 1'b0;
    assign proc_61_output_sync_blk[10] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[10] = dl_detect_out ? proc_dep_vld_vec_61_reg[10] : (proc_61_data_FIFO_blk[10] | proc_61_data_PIPO_blk[10] | proc_61_start_FIFO_blk[10] | proc_61_TLF_FIFO_blk[10] | proc_61_input_sync_blk[10] | proc_61_output_sync_blk[10]);
    assign proc_61_data_FIFO_blk[11] = 1'b0;
    assign proc_61_data_PIPO_blk[11] = 1'b0;
    assign proc_61_start_FIFO_blk[11] = 1'b0;
    assign proc_61_TLF_FIFO_blk[11] = 1'b0;
    assign proc_61_input_sync_blk[11] = 1'b0;
    assign proc_61_output_sync_blk[11] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[11] = dl_detect_out ? proc_dep_vld_vec_61_reg[11] : (proc_61_data_FIFO_blk[11] | proc_61_data_PIPO_blk[11] | proc_61_start_FIFO_blk[11] | proc_61_TLF_FIFO_blk[11] | proc_61_input_sync_blk[11] | proc_61_output_sync_blk[11]);
    assign proc_61_data_FIFO_blk[12] = 1'b0;
    assign proc_61_data_PIPO_blk[12] = 1'b0;
    assign proc_61_start_FIFO_blk[12] = 1'b0;
    assign proc_61_TLF_FIFO_blk[12] = 1'b0;
    assign proc_61_input_sync_blk[12] = 1'b0;
    assign proc_61_output_sync_blk[12] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[12] = dl_detect_out ? proc_dep_vld_vec_61_reg[12] : (proc_61_data_FIFO_blk[12] | proc_61_data_PIPO_blk[12] | proc_61_start_FIFO_blk[12] | proc_61_TLF_FIFO_blk[12] | proc_61_input_sync_blk[12] | proc_61_output_sync_blk[12]);
    assign proc_61_data_FIFO_blk[13] = 1'b0;
    assign proc_61_data_PIPO_blk[13] = 1'b0;
    assign proc_61_start_FIFO_blk[13] = 1'b0;
    assign proc_61_TLF_FIFO_blk[13] = 1'b0;
    assign proc_61_input_sync_blk[13] = 1'b0;
    assign proc_61_output_sync_blk[13] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[13] = dl_detect_out ? proc_dep_vld_vec_61_reg[13] : (proc_61_data_FIFO_blk[13] | proc_61_data_PIPO_blk[13] | proc_61_start_FIFO_blk[13] | proc_61_TLF_FIFO_blk[13] | proc_61_input_sync_blk[13] | proc_61_output_sync_blk[13]);
    assign proc_61_data_FIFO_blk[14] = 1'b0;
    assign proc_61_data_PIPO_blk[14] = 1'b0;
    assign proc_61_start_FIFO_blk[14] = 1'b0;
    assign proc_61_TLF_FIFO_blk[14] = 1'b0;
    assign proc_61_input_sync_blk[14] = 1'b0;
    assign proc_61_output_sync_blk[14] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[14] = dl_detect_out ? proc_dep_vld_vec_61_reg[14] : (proc_61_data_FIFO_blk[14] | proc_61_data_PIPO_blk[14] | proc_61_start_FIFO_blk[14] | proc_61_TLF_FIFO_blk[14] | proc_61_input_sync_blk[14] | proc_61_output_sync_blk[14]);
    assign proc_61_data_FIFO_blk[15] = 1'b0;
    assign proc_61_data_PIPO_blk[15] = 1'b0;
    assign proc_61_start_FIFO_blk[15] = 1'b0;
    assign proc_61_TLF_FIFO_blk[15] = 1'b0;
    assign proc_61_input_sync_blk[15] = 1'b0;
    assign proc_61_output_sync_blk[15] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[15] = dl_detect_out ? proc_dep_vld_vec_61_reg[15] : (proc_61_data_FIFO_blk[15] | proc_61_data_PIPO_blk[15] | proc_61_start_FIFO_blk[15] | proc_61_TLF_FIFO_blk[15] | proc_61_input_sync_blk[15] | proc_61_output_sync_blk[15]);
    assign proc_61_data_FIFO_blk[16] = 1'b0;
    assign proc_61_data_PIPO_blk[16] = 1'b0;
    assign proc_61_start_FIFO_blk[16] = 1'b0;
    assign proc_61_TLF_FIFO_blk[16] = 1'b0;
    assign proc_61_input_sync_blk[16] = 1'b0;
    assign proc_61_output_sync_blk[16] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[16] = dl_detect_out ? proc_dep_vld_vec_61_reg[16] : (proc_61_data_FIFO_blk[16] | proc_61_data_PIPO_blk[16] | proc_61_start_FIFO_blk[16] | proc_61_TLF_FIFO_blk[16] | proc_61_input_sync_blk[16] | proc_61_output_sync_blk[16]);
    assign proc_61_data_FIFO_blk[17] = 1'b0;
    assign proc_61_data_PIPO_blk[17] = 1'b0;
    assign proc_61_start_FIFO_blk[17] = 1'b0;
    assign proc_61_TLF_FIFO_blk[17] = 1'b0;
    assign proc_61_input_sync_blk[17] = 1'b0;
    assign proc_61_output_sync_blk[17] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[17] = dl_detect_out ? proc_dep_vld_vec_61_reg[17] : (proc_61_data_FIFO_blk[17] | proc_61_data_PIPO_blk[17] | proc_61_start_FIFO_blk[17] | proc_61_TLF_FIFO_blk[17] | proc_61_input_sync_blk[17] | proc_61_output_sync_blk[17]);
    assign proc_61_data_FIFO_blk[18] = 1'b0;
    assign proc_61_data_PIPO_blk[18] = 1'b0;
    assign proc_61_start_FIFO_blk[18] = 1'b0;
    assign proc_61_TLF_FIFO_blk[18] = 1'b0;
    assign proc_61_input_sync_blk[18] = 1'b0;
    assign proc_61_output_sync_blk[18] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[18] = dl_detect_out ? proc_dep_vld_vec_61_reg[18] : (proc_61_data_FIFO_blk[18] | proc_61_data_PIPO_blk[18] | proc_61_start_FIFO_blk[18] | proc_61_TLF_FIFO_blk[18] | proc_61_input_sync_blk[18] | proc_61_output_sync_blk[18]);
    assign proc_61_data_FIFO_blk[19] = 1'b0;
    assign proc_61_data_PIPO_blk[19] = 1'b0;
    assign proc_61_start_FIFO_blk[19] = 1'b0;
    assign proc_61_TLF_FIFO_blk[19] = 1'b0;
    assign proc_61_input_sync_blk[19] = 1'b0;
    assign proc_61_output_sync_blk[19] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[19] = dl_detect_out ? proc_dep_vld_vec_61_reg[19] : (proc_61_data_FIFO_blk[19] | proc_61_data_PIPO_blk[19] | proc_61_start_FIFO_blk[19] | proc_61_TLF_FIFO_blk[19] | proc_61_input_sync_blk[19] | proc_61_output_sync_blk[19]);
    assign proc_61_data_FIFO_blk[20] = 1'b0;
    assign proc_61_data_PIPO_blk[20] = 1'b0;
    assign proc_61_start_FIFO_blk[20] = 1'b0;
    assign proc_61_TLF_FIFO_blk[20] = 1'b0;
    assign proc_61_input_sync_blk[20] = 1'b0;
    assign proc_61_output_sync_blk[20] = 1'b0 | (ap_done_reg_1 & grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_61[20] = dl_detect_out ? proc_dep_vld_vec_61_reg[20] : (proc_61_data_FIFO_blk[20] | proc_61_data_PIPO_blk[20] | proc_61_start_FIFO_blk[20] | proc_61_TLF_FIFO_blk[20] | proc_61_input_sync_blk[20] | proc_61_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_61_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_61_reg <= proc_dep_vld_vec_61;
        end
    end
    assign in_chan_dep_vld_vec_61[0] = dep_chan_vld_43_61;
    assign in_chan_dep_data_vec_61[243 : 0] = dep_chan_data_43_61;
    assign token_in_vec_61[0] = token_43_61;
    assign in_chan_dep_vld_vec_61[1] = dep_chan_vld_60_61;
    assign in_chan_dep_data_vec_61[487 : 244] = dep_chan_data_60_61;
    assign token_in_vec_61[1] = token_60_61;
    assign in_chan_dep_vld_vec_61[2] = dep_chan_vld_62_61;
    assign in_chan_dep_data_vec_61[731 : 488] = dep_chan_data_62_61;
    assign token_in_vec_61[2] = token_62_61;
    assign in_chan_dep_vld_vec_61[3] = dep_chan_vld_63_61;
    assign in_chan_dep_data_vec_61[975 : 732] = dep_chan_data_63_61;
    assign token_in_vec_61[3] = token_63_61;
    assign in_chan_dep_vld_vec_61[4] = dep_chan_vld_64_61;
    assign in_chan_dep_data_vec_61[1219 : 976] = dep_chan_data_64_61;
    assign token_in_vec_61[4] = token_64_61;
    assign in_chan_dep_vld_vec_61[5] = dep_chan_vld_65_61;
    assign in_chan_dep_data_vec_61[1463 : 1220] = dep_chan_data_65_61;
    assign token_in_vec_61[5] = token_65_61;
    assign in_chan_dep_vld_vec_61[6] = dep_chan_vld_66_61;
    assign in_chan_dep_data_vec_61[1707 : 1464] = dep_chan_data_66_61;
    assign token_in_vec_61[6] = token_66_61;
    assign in_chan_dep_vld_vec_61[7] = dep_chan_vld_67_61;
    assign in_chan_dep_data_vec_61[1951 : 1708] = dep_chan_data_67_61;
    assign token_in_vec_61[7] = token_67_61;
    assign in_chan_dep_vld_vec_61[8] = dep_chan_vld_68_61;
    assign in_chan_dep_data_vec_61[2195 : 1952] = dep_chan_data_68_61;
    assign token_in_vec_61[8] = token_68_61;
    assign in_chan_dep_vld_vec_61[9] = dep_chan_vld_69_61;
    assign in_chan_dep_data_vec_61[2439 : 2196] = dep_chan_data_69_61;
    assign token_in_vec_61[9] = token_69_61;
    assign in_chan_dep_vld_vec_61[10] = dep_chan_vld_70_61;
    assign in_chan_dep_data_vec_61[2683 : 2440] = dep_chan_data_70_61;
    assign token_in_vec_61[10] = token_70_61;
    assign in_chan_dep_vld_vec_61[11] = dep_chan_vld_71_61;
    assign in_chan_dep_data_vec_61[2927 : 2684] = dep_chan_data_71_61;
    assign token_in_vec_61[11] = token_71_61;
    assign in_chan_dep_vld_vec_61[12] = dep_chan_vld_72_61;
    assign in_chan_dep_data_vec_61[3171 : 2928] = dep_chan_data_72_61;
    assign token_in_vec_61[12] = token_72_61;
    assign in_chan_dep_vld_vec_61[13] = dep_chan_vld_73_61;
    assign in_chan_dep_data_vec_61[3415 : 3172] = dep_chan_data_73_61;
    assign token_in_vec_61[13] = token_73_61;
    assign in_chan_dep_vld_vec_61[14] = dep_chan_vld_74_61;
    assign in_chan_dep_data_vec_61[3659 : 3416] = dep_chan_data_74_61;
    assign token_in_vec_61[14] = token_74_61;
    assign in_chan_dep_vld_vec_61[15] = dep_chan_vld_75_61;
    assign in_chan_dep_data_vec_61[3903 : 3660] = dep_chan_data_75_61;
    assign token_in_vec_61[15] = token_75_61;
    assign in_chan_dep_vld_vec_61[16] = dep_chan_vld_76_61;
    assign in_chan_dep_data_vec_61[4147 : 3904] = dep_chan_data_76_61;
    assign token_in_vec_61[16] = token_76_61;
    assign in_chan_dep_vld_vec_61[17] = dep_chan_vld_77_61;
    assign in_chan_dep_data_vec_61[4391 : 4148] = dep_chan_data_77_61;
    assign token_in_vec_61[17] = token_77_61;
    assign in_chan_dep_vld_vec_61[18] = dep_chan_vld_78_61;
    assign in_chan_dep_data_vec_61[4635 : 4392] = dep_chan_data_78_61;
    assign token_in_vec_61[18] = token_78_61;
    assign in_chan_dep_vld_vec_61[19] = dep_chan_vld_79_61;
    assign in_chan_dep_data_vec_61[4879 : 4636] = dep_chan_data_79_61;
    assign token_in_vec_61[19] = token_79_61;
    assign in_chan_dep_vld_vec_61[20] = dep_chan_vld_121_61;
    assign in_chan_dep_data_vec_61[5123 : 4880] = dep_chan_data_121_61;
    assign token_in_vec_61[20] = token_121_61;
    assign dep_chan_vld_61_43 = out_chan_dep_vld_vec_61[0];
    assign dep_chan_data_61_43 = out_chan_dep_data_61;
    assign token_61_43 = token_out_vec_61[0];
    assign dep_chan_vld_61_60 = out_chan_dep_vld_vec_61[1];
    assign dep_chan_data_61_60 = out_chan_dep_data_61;
    assign token_61_60 = token_out_vec_61[1];
    assign dep_chan_vld_61_62 = out_chan_dep_vld_vec_61[2];
    assign dep_chan_data_61_62 = out_chan_dep_data_61;
    assign token_61_62 = token_out_vec_61[2];
    assign dep_chan_vld_61_63 = out_chan_dep_vld_vec_61[3];
    assign dep_chan_data_61_63 = out_chan_dep_data_61;
    assign token_61_63 = token_out_vec_61[3];
    assign dep_chan_vld_61_64 = out_chan_dep_vld_vec_61[4];
    assign dep_chan_data_61_64 = out_chan_dep_data_61;
    assign token_61_64 = token_out_vec_61[4];
    assign dep_chan_vld_61_65 = out_chan_dep_vld_vec_61[5];
    assign dep_chan_data_61_65 = out_chan_dep_data_61;
    assign token_61_65 = token_out_vec_61[5];
    assign dep_chan_vld_61_66 = out_chan_dep_vld_vec_61[6];
    assign dep_chan_data_61_66 = out_chan_dep_data_61;
    assign token_61_66 = token_out_vec_61[6];
    assign dep_chan_vld_61_67 = out_chan_dep_vld_vec_61[7];
    assign dep_chan_data_61_67 = out_chan_dep_data_61;
    assign token_61_67 = token_out_vec_61[7];
    assign dep_chan_vld_61_68 = out_chan_dep_vld_vec_61[8];
    assign dep_chan_data_61_68 = out_chan_dep_data_61;
    assign token_61_68 = token_out_vec_61[8];
    assign dep_chan_vld_61_69 = out_chan_dep_vld_vec_61[9];
    assign dep_chan_data_61_69 = out_chan_dep_data_61;
    assign token_61_69 = token_out_vec_61[9];
    assign dep_chan_vld_61_70 = out_chan_dep_vld_vec_61[10];
    assign dep_chan_data_61_70 = out_chan_dep_data_61;
    assign token_61_70 = token_out_vec_61[10];
    assign dep_chan_vld_61_71 = out_chan_dep_vld_vec_61[11];
    assign dep_chan_data_61_71 = out_chan_dep_data_61;
    assign token_61_71 = token_out_vec_61[11];
    assign dep_chan_vld_61_72 = out_chan_dep_vld_vec_61[12];
    assign dep_chan_data_61_72 = out_chan_dep_data_61;
    assign token_61_72 = token_out_vec_61[12];
    assign dep_chan_vld_61_73 = out_chan_dep_vld_vec_61[13];
    assign dep_chan_data_61_73 = out_chan_dep_data_61;
    assign token_61_73 = token_out_vec_61[13];
    assign dep_chan_vld_61_74 = out_chan_dep_vld_vec_61[14];
    assign dep_chan_data_61_74 = out_chan_dep_data_61;
    assign token_61_74 = token_out_vec_61[14];
    assign dep_chan_vld_61_75 = out_chan_dep_vld_vec_61[15];
    assign dep_chan_data_61_75 = out_chan_dep_data_61;
    assign token_61_75 = token_out_vec_61[15];
    assign dep_chan_vld_61_76 = out_chan_dep_vld_vec_61[16];
    assign dep_chan_data_61_76 = out_chan_dep_data_61;
    assign token_61_76 = token_out_vec_61[16];
    assign dep_chan_vld_61_77 = out_chan_dep_vld_vec_61[17];
    assign dep_chan_data_61_77 = out_chan_dep_data_61;
    assign token_61_77 = token_out_vec_61[17];
    assign dep_chan_vld_61_78 = out_chan_dep_vld_vec_61[18];
    assign dep_chan_data_61_78 = out_chan_dep_data_61;
    assign token_61_78 = token_out_vec_61[18];
    assign dep_chan_vld_61_79 = out_chan_dep_vld_vec_61[19];
    assign dep_chan_data_61_79 = out_chan_dep_data_61;
    assign token_61_79 = token_out_vec_61[19];
    assign dep_chan_vld_61_121 = out_chan_dep_vld_vec_61[20];
    assign dep_chan_data_61_121 = out_chan_dep_data_61;
    assign token_61_121 = token_out_vec_61[20];

    // Process: grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 62, 21, 21) top_hls_deadlock_detect_unit_62 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_62),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_62),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_62),
        .token_in_vec(token_in_vec_62),
        .dl_detect_in(dl_detect_out),
        .origin(origin[62]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_62),
        .out_chan_dep_data(out_chan_dep_data_62),
        .token_out_vec(token_out_vec_62),
        .dl_detect_out(dl_in_vec[62]));

    assign proc_62_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.fifo_A_PE_2_8_x051_blk_n);
    assign proc_62_data_PIPO_blk[0] = 1'b0;
    assign proc_62_start_FIFO_blk[0] = 1'b0;
    assign proc_62_TLF_FIFO_blk[0] = 1'b0;
    assign proc_62_input_sync_blk[0] = 1'b0;
    assign proc_62_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_62[0] = dl_detect_out ? proc_dep_vld_vec_62_reg[0] : (proc_62_data_FIFO_blk[0] | proc_62_data_PIPO_blk[0] | proc_62_start_FIFO_blk[0] | proc_62_TLF_FIFO_blk[0] | proc_62_input_sync_blk[0] | proc_62_output_sync_blk[0]);
    assign proc_62_data_FIFO_blk[1] = 1'b0;
    assign proc_62_data_PIPO_blk[1] = 1'b0;
    assign proc_62_start_FIFO_blk[1] = 1'b0;
    assign proc_62_TLF_FIFO_blk[1] = 1'b0;
    assign proc_62_input_sync_blk[1] = 1'b0;
    assign proc_62_output_sync_blk[1] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[1] = dl_detect_out ? proc_dep_vld_vec_62_reg[1] : (proc_62_data_FIFO_blk[1] | proc_62_data_PIPO_blk[1] | proc_62_start_FIFO_blk[1] | proc_62_TLF_FIFO_blk[1] | proc_62_input_sync_blk[1] | proc_62_output_sync_blk[1]);
    assign proc_62_data_FIFO_blk[2] = 1'b0;
    assign proc_62_data_PIPO_blk[2] = 1'b0;
    assign proc_62_start_FIFO_blk[2] = 1'b0;
    assign proc_62_TLF_FIFO_blk[2] = 1'b0;
    assign proc_62_input_sync_blk[2] = 1'b0;
    assign proc_62_output_sync_blk[2] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[2] = dl_detect_out ? proc_dep_vld_vec_62_reg[2] : (proc_62_data_FIFO_blk[2] | proc_62_data_PIPO_blk[2] | proc_62_start_FIFO_blk[2] | proc_62_TLF_FIFO_blk[2] | proc_62_input_sync_blk[2] | proc_62_output_sync_blk[2]);
    assign proc_62_data_FIFO_blk[3] = 1'b0;
    assign proc_62_data_PIPO_blk[3] = 1'b0;
    assign proc_62_start_FIFO_blk[3] = 1'b0;
    assign proc_62_TLF_FIFO_blk[3] = 1'b0;
    assign proc_62_input_sync_blk[3] = 1'b0;
    assign proc_62_output_sync_blk[3] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[3] = dl_detect_out ? proc_dep_vld_vec_62_reg[3] : (proc_62_data_FIFO_blk[3] | proc_62_data_PIPO_blk[3] | proc_62_start_FIFO_blk[3] | proc_62_TLF_FIFO_blk[3] | proc_62_input_sync_blk[3] | proc_62_output_sync_blk[3]);
    assign proc_62_data_FIFO_blk[4] = 1'b0;
    assign proc_62_data_PIPO_blk[4] = 1'b0;
    assign proc_62_start_FIFO_blk[4] = 1'b0;
    assign proc_62_TLF_FIFO_blk[4] = 1'b0;
    assign proc_62_input_sync_blk[4] = 1'b0;
    assign proc_62_output_sync_blk[4] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[4] = dl_detect_out ? proc_dep_vld_vec_62_reg[4] : (proc_62_data_FIFO_blk[4] | proc_62_data_PIPO_blk[4] | proc_62_start_FIFO_blk[4] | proc_62_TLF_FIFO_blk[4] | proc_62_input_sync_blk[4] | proc_62_output_sync_blk[4]);
    assign proc_62_data_FIFO_blk[5] = 1'b0;
    assign proc_62_data_PIPO_blk[5] = 1'b0;
    assign proc_62_start_FIFO_blk[5] = 1'b0;
    assign proc_62_TLF_FIFO_blk[5] = 1'b0;
    assign proc_62_input_sync_blk[5] = 1'b0;
    assign proc_62_output_sync_blk[5] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[5] = dl_detect_out ? proc_dep_vld_vec_62_reg[5] : (proc_62_data_FIFO_blk[5] | proc_62_data_PIPO_blk[5] | proc_62_start_FIFO_blk[5] | proc_62_TLF_FIFO_blk[5] | proc_62_input_sync_blk[5] | proc_62_output_sync_blk[5]);
    assign proc_62_data_FIFO_blk[6] = 1'b0;
    assign proc_62_data_PIPO_blk[6] = 1'b0;
    assign proc_62_start_FIFO_blk[6] = 1'b0;
    assign proc_62_TLF_FIFO_blk[6] = 1'b0;
    assign proc_62_input_sync_blk[6] = 1'b0;
    assign proc_62_output_sync_blk[6] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[6] = dl_detect_out ? proc_dep_vld_vec_62_reg[6] : (proc_62_data_FIFO_blk[6] | proc_62_data_PIPO_blk[6] | proc_62_start_FIFO_blk[6] | proc_62_TLF_FIFO_blk[6] | proc_62_input_sync_blk[6] | proc_62_output_sync_blk[6]);
    assign proc_62_data_FIFO_blk[7] = 1'b0;
    assign proc_62_data_PIPO_blk[7] = 1'b0;
    assign proc_62_start_FIFO_blk[7] = 1'b0;
    assign proc_62_TLF_FIFO_blk[7] = 1'b0;
    assign proc_62_input_sync_blk[7] = 1'b0;
    assign proc_62_output_sync_blk[7] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[7] = dl_detect_out ? proc_dep_vld_vec_62_reg[7] : (proc_62_data_FIFO_blk[7] | proc_62_data_PIPO_blk[7] | proc_62_start_FIFO_blk[7] | proc_62_TLF_FIFO_blk[7] | proc_62_input_sync_blk[7] | proc_62_output_sync_blk[7]);
    assign proc_62_data_FIFO_blk[8] = 1'b0;
    assign proc_62_data_PIPO_blk[8] = 1'b0;
    assign proc_62_start_FIFO_blk[8] = 1'b0;
    assign proc_62_TLF_FIFO_blk[8] = 1'b0;
    assign proc_62_input_sync_blk[8] = 1'b0;
    assign proc_62_output_sync_blk[8] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[8] = dl_detect_out ? proc_dep_vld_vec_62_reg[8] : (proc_62_data_FIFO_blk[8] | proc_62_data_PIPO_blk[8] | proc_62_start_FIFO_blk[8] | proc_62_TLF_FIFO_blk[8] | proc_62_input_sync_blk[8] | proc_62_output_sync_blk[8]);
    assign proc_62_data_FIFO_blk[9] = 1'b0;
    assign proc_62_data_PIPO_blk[9] = 1'b0;
    assign proc_62_start_FIFO_blk[9] = 1'b0;
    assign proc_62_TLF_FIFO_blk[9] = 1'b0;
    assign proc_62_input_sync_blk[9] = 1'b0;
    assign proc_62_output_sync_blk[9] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[9] = dl_detect_out ? proc_dep_vld_vec_62_reg[9] : (proc_62_data_FIFO_blk[9] | proc_62_data_PIPO_blk[9] | proc_62_start_FIFO_blk[9] | proc_62_TLF_FIFO_blk[9] | proc_62_input_sync_blk[9] | proc_62_output_sync_blk[9]);
    assign proc_62_data_FIFO_blk[10] = 1'b0;
    assign proc_62_data_PIPO_blk[10] = 1'b0;
    assign proc_62_start_FIFO_blk[10] = 1'b0;
    assign proc_62_TLF_FIFO_blk[10] = 1'b0;
    assign proc_62_input_sync_blk[10] = 1'b0;
    assign proc_62_output_sync_blk[10] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[10] = dl_detect_out ? proc_dep_vld_vec_62_reg[10] : (proc_62_data_FIFO_blk[10] | proc_62_data_PIPO_blk[10] | proc_62_start_FIFO_blk[10] | proc_62_TLF_FIFO_blk[10] | proc_62_input_sync_blk[10] | proc_62_output_sync_blk[10]);
    assign proc_62_data_FIFO_blk[11] = 1'b0;
    assign proc_62_data_PIPO_blk[11] = 1'b0;
    assign proc_62_start_FIFO_blk[11] = 1'b0;
    assign proc_62_TLF_FIFO_blk[11] = 1'b0;
    assign proc_62_input_sync_blk[11] = 1'b0;
    assign proc_62_output_sync_blk[11] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[11] = dl_detect_out ? proc_dep_vld_vec_62_reg[11] : (proc_62_data_FIFO_blk[11] | proc_62_data_PIPO_blk[11] | proc_62_start_FIFO_blk[11] | proc_62_TLF_FIFO_blk[11] | proc_62_input_sync_blk[11] | proc_62_output_sync_blk[11]);
    assign proc_62_data_FIFO_blk[12] = 1'b0;
    assign proc_62_data_PIPO_blk[12] = 1'b0;
    assign proc_62_start_FIFO_blk[12] = 1'b0;
    assign proc_62_TLF_FIFO_blk[12] = 1'b0;
    assign proc_62_input_sync_blk[12] = 1'b0;
    assign proc_62_output_sync_blk[12] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[12] = dl_detect_out ? proc_dep_vld_vec_62_reg[12] : (proc_62_data_FIFO_blk[12] | proc_62_data_PIPO_blk[12] | proc_62_start_FIFO_blk[12] | proc_62_TLF_FIFO_blk[12] | proc_62_input_sync_blk[12] | proc_62_output_sync_blk[12]);
    assign proc_62_data_FIFO_blk[13] = 1'b0;
    assign proc_62_data_PIPO_blk[13] = 1'b0;
    assign proc_62_start_FIFO_blk[13] = 1'b0;
    assign proc_62_TLF_FIFO_blk[13] = 1'b0;
    assign proc_62_input_sync_blk[13] = 1'b0;
    assign proc_62_output_sync_blk[13] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[13] = dl_detect_out ? proc_dep_vld_vec_62_reg[13] : (proc_62_data_FIFO_blk[13] | proc_62_data_PIPO_blk[13] | proc_62_start_FIFO_blk[13] | proc_62_TLF_FIFO_blk[13] | proc_62_input_sync_blk[13] | proc_62_output_sync_blk[13]);
    assign proc_62_data_FIFO_blk[14] = 1'b0;
    assign proc_62_data_PIPO_blk[14] = 1'b0;
    assign proc_62_start_FIFO_blk[14] = 1'b0;
    assign proc_62_TLF_FIFO_blk[14] = 1'b0;
    assign proc_62_input_sync_blk[14] = 1'b0;
    assign proc_62_output_sync_blk[14] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[14] = dl_detect_out ? proc_dep_vld_vec_62_reg[14] : (proc_62_data_FIFO_blk[14] | proc_62_data_PIPO_blk[14] | proc_62_start_FIFO_blk[14] | proc_62_TLF_FIFO_blk[14] | proc_62_input_sync_blk[14] | proc_62_output_sync_blk[14]);
    assign proc_62_data_FIFO_blk[15] = 1'b0;
    assign proc_62_data_PIPO_blk[15] = 1'b0;
    assign proc_62_start_FIFO_blk[15] = 1'b0;
    assign proc_62_TLF_FIFO_blk[15] = 1'b0;
    assign proc_62_input_sync_blk[15] = 1'b0;
    assign proc_62_output_sync_blk[15] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[15] = dl_detect_out ? proc_dep_vld_vec_62_reg[15] : (proc_62_data_FIFO_blk[15] | proc_62_data_PIPO_blk[15] | proc_62_start_FIFO_blk[15] | proc_62_TLF_FIFO_blk[15] | proc_62_input_sync_blk[15] | proc_62_output_sync_blk[15]);
    assign proc_62_data_FIFO_blk[16] = 1'b0;
    assign proc_62_data_PIPO_blk[16] = 1'b0;
    assign proc_62_start_FIFO_blk[16] = 1'b0;
    assign proc_62_TLF_FIFO_blk[16] = 1'b0;
    assign proc_62_input_sync_blk[16] = 1'b0;
    assign proc_62_output_sync_blk[16] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[16] = dl_detect_out ? proc_dep_vld_vec_62_reg[16] : (proc_62_data_FIFO_blk[16] | proc_62_data_PIPO_blk[16] | proc_62_start_FIFO_blk[16] | proc_62_TLF_FIFO_blk[16] | proc_62_input_sync_blk[16] | proc_62_output_sync_blk[16]);
    assign proc_62_data_FIFO_blk[17] = 1'b0;
    assign proc_62_data_PIPO_blk[17] = 1'b0;
    assign proc_62_start_FIFO_blk[17] = 1'b0;
    assign proc_62_TLF_FIFO_blk[17] = 1'b0;
    assign proc_62_input_sync_blk[17] = 1'b0;
    assign proc_62_output_sync_blk[17] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[17] = dl_detect_out ? proc_dep_vld_vec_62_reg[17] : (proc_62_data_FIFO_blk[17] | proc_62_data_PIPO_blk[17] | proc_62_start_FIFO_blk[17] | proc_62_TLF_FIFO_blk[17] | proc_62_input_sync_blk[17] | proc_62_output_sync_blk[17]);
    assign proc_62_data_FIFO_blk[18] = 1'b0;
    assign proc_62_data_PIPO_blk[18] = 1'b0;
    assign proc_62_start_FIFO_blk[18] = 1'b0;
    assign proc_62_TLF_FIFO_blk[18] = 1'b0;
    assign proc_62_input_sync_blk[18] = 1'b0;
    assign proc_62_output_sync_blk[18] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[18] = dl_detect_out ? proc_dep_vld_vec_62_reg[18] : (proc_62_data_FIFO_blk[18] | proc_62_data_PIPO_blk[18] | proc_62_start_FIFO_blk[18] | proc_62_TLF_FIFO_blk[18] | proc_62_input_sync_blk[18] | proc_62_output_sync_blk[18]);
    assign proc_62_data_FIFO_blk[19] = 1'b0;
    assign proc_62_data_PIPO_blk[19] = 1'b0;
    assign proc_62_start_FIFO_blk[19] = 1'b0;
    assign proc_62_TLF_FIFO_blk[19] = 1'b0;
    assign proc_62_input_sync_blk[19] = 1'b0;
    assign proc_62_output_sync_blk[19] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[19] = dl_detect_out ? proc_dep_vld_vec_62_reg[19] : (proc_62_data_FIFO_blk[19] | proc_62_data_PIPO_blk[19] | proc_62_start_FIFO_blk[19] | proc_62_TLF_FIFO_blk[19] | proc_62_input_sync_blk[19] | proc_62_output_sync_blk[19]);
    assign proc_62_data_FIFO_blk[20] = 1'b0;
    assign proc_62_data_PIPO_blk[20] = 1'b0;
    assign proc_62_start_FIFO_blk[20] = 1'b0;
    assign proc_62_TLF_FIFO_blk[20] = 1'b0;
    assign proc_62_input_sync_blk[20] = 1'b0;
    assign proc_62_output_sync_blk[20] = 1'b0 | (ap_done_reg_2 & grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_62[20] = dl_detect_out ? proc_dep_vld_vec_62_reg[20] : (proc_62_data_FIFO_blk[20] | proc_62_data_PIPO_blk[20] | proc_62_start_FIFO_blk[20] | proc_62_TLF_FIFO_blk[20] | proc_62_input_sync_blk[20] | proc_62_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_62_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_62_reg <= proc_dep_vld_vec_62;
        end
    end
    assign in_chan_dep_vld_vec_62[0] = dep_chan_vld_51_62;
    assign in_chan_dep_data_vec_62[243 : 0] = dep_chan_data_51_62;
    assign token_in_vec_62[0] = token_51_62;
    assign in_chan_dep_vld_vec_62[1] = dep_chan_vld_60_62;
    assign in_chan_dep_data_vec_62[487 : 244] = dep_chan_data_60_62;
    assign token_in_vec_62[1] = token_60_62;
    assign in_chan_dep_vld_vec_62[2] = dep_chan_vld_61_62;
    assign in_chan_dep_data_vec_62[731 : 488] = dep_chan_data_61_62;
    assign token_in_vec_62[2] = token_61_62;
    assign in_chan_dep_vld_vec_62[3] = dep_chan_vld_63_62;
    assign in_chan_dep_data_vec_62[975 : 732] = dep_chan_data_63_62;
    assign token_in_vec_62[3] = token_63_62;
    assign in_chan_dep_vld_vec_62[4] = dep_chan_vld_64_62;
    assign in_chan_dep_data_vec_62[1219 : 976] = dep_chan_data_64_62;
    assign token_in_vec_62[4] = token_64_62;
    assign in_chan_dep_vld_vec_62[5] = dep_chan_vld_65_62;
    assign in_chan_dep_data_vec_62[1463 : 1220] = dep_chan_data_65_62;
    assign token_in_vec_62[5] = token_65_62;
    assign in_chan_dep_vld_vec_62[6] = dep_chan_vld_66_62;
    assign in_chan_dep_data_vec_62[1707 : 1464] = dep_chan_data_66_62;
    assign token_in_vec_62[6] = token_66_62;
    assign in_chan_dep_vld_vec_62[7] = dep_chan_vld_67_62;
    assign in_chan_dep_data_vec_62[1951 : 1708] = dep_chan_data_67_62;
    assign token_in_vec_62[7] = token_67_62;
    assign in_chan_dep_vld_vec_62[8] = dep_chan_vld_68_62;
    assign in_chan_dep_data_vec_62[2195 : 1952] = dep_chan_data_68_62;
    assign token_in_vec_62[8] = token_68_62;
    assign in_chan_dep_vld_vec_62[9] = dep_chan_vld_69_62;
    assign in_chan_dep_data_vec_62[2439 : 2196] = dep_chan_data_69_62;
    assign token_in_vec_62[9] = token_69_62;
    assign in_chan_dep_vld_vec_62[10] = dep_chan_vld_70_62;
    assign in_chan_dep_data_vec_62[2683 : 2440] = dep_chan_data_70_62;
    assign token_in_vec_62[10] = token_70_62;
    assign in_chan_dep_vld_vec_62[11] = dep_chan_vld_71_62;
    assign in_chan_dep_data_vec_62[2927 : 2684] = dep_chan_data_71_62;
    assign token_in_vec_62[11] = token_71_62;
    assign in_chan_dep_vld_vec_62[12] = dep_chan_vld_72_62;
    assign in_chan_dep_data_vec_62[3171 : 2928] = dep_chan_data_72_62;
    assign token_in_vec_62[12] = token_72_62;
    assign in_chan_dep_vld_vec_62[13] = dep_chan_vld_73_62;
    assign in_chan_dep_data_vec_62[3415 : 3172] = dep_chan_data_73_62;
    assign token_in_vec_62[13] = token_73_62;
    assign in_chan_dep_vld_vec_62[14] = dep_chan_vld_74_62;
    assign in_chan_dep_data_vec_62[3659 : 3416] = dep_chan_data_74_62;
    assign token_in_vec_62[14] = token_74_62;
    assign in_chan_dep_vld_vec_62[15] = dep_chan_vld_75_62;
    assign in_chan_dep_data_vec_62[3903 : 3660] = dep_chan_data_75_62;
    assign token_in_vec_62[15] = token_75_62;
    assign in_chan_dep_vld_vec_62[16] = dep_chan_vld_76_62;
    assign in_chan_dep_data_vec_62[4147 : 3904] = dep_chan_data_76_62;
    assign token_in_vec_62[16] = token_76_62;
    assign in_chan_dep_vld_vec_62[17] = dep_chan_vld_77_62;
    assign in_chan_dep_data_vec_62[4391 : 4148] = dep_chan_data_77_62;
    assign token_in_vec_62[17] = token_77_62;
    assign in_chan_dep_vld_vec_62[18] = dep_chan_vld_78_62;
    assign in_chan_dep_data_vec_62[4635 : 4392] = dep_chan_data_78_62;
    assign token_in_vec_62[18] = token_78_62;
    assign in_chan_dep_vld_vec_62[19] = dep_chan_vld_79_62;
    assign in_chan_dep_data_vec_62[4879 : 4636] = dep_chan_data_79_62;
    assign token_in_vec_62[19] = token_79_62;
    assign in_chan_dep_vld_vec_62[20] = dep_chan_vld_121_62;
    assign in_chan_dep_data_vec_62[5123 : 4880] = dep_chan_data_121_62;
    assign token_in_vec_62[20] = token_121_62;
    assign dep_chan_vld_62_51 = out_chan_dep_vld_vec_62[0];
    assign dep_chan_data_62_51 = out_chan_dep_data_62;
    assign token_62_51 = token_out_vec_62[0];
    assign dep_chan_vld_62_60 = out_chan_dep_vld_vec_62[1];
    assign dep_chan_data_62_60 = out_chan_dep_data_62;
    assign token_62_60 = token_out_vec_62[1];
    assign dep_chan_vld_62_61 = out_chan_dep_vld_vec_62[2];
    assign dep_chan_data_62_61 = out_chan_dep_data_62;
    assign token_62_61 = token_out_vec_62[2];
    assign dep_chan_vld_62_63 = out_chan_dep_vld_vec_62[3];
    assign dep_chan_data_62_63 = out_chan_dep_data_62;
    assign token_62_63 = token_out_vec_62[3];
    assign dep_chan_vld_62_64 = out_chan_dep_vld_vec_62[4];
    assign dep_chan_data_62_64 = out_chan_dep_data_62;
    assign token_62_64 = token_out_vec_62[4];
    assign dep_chan_vld_62_65 = out_chan_dep_vld_vec_62[5];
    assign dep_chan_data_62_65 = out_chan_dep_data_62;
    assign token_62_65 = token_out_vec_62[5];
    assign dep_chan_vld_62_66 = out_chan_dep_vld_vec_62[6];
    assign dep_chan_data_62_66 = out_chan_dep_data_62;
    assign token_62_66 = token_out_vec_62[6];
    assign dep_chan_vld_62_67 = out_chan_dep_vld_vec_62[7];
    assign dep_chan_data_62_67 = out_chan_dep_data_62;
    assign token_62_67 = token_out_vec_62[7];
    assign dep_chan_vld_62_68 = out_chan_dep_vld_vec_62[8];
    assign dep_chan_data_62_68 = out_chan_dep_data_62;
    assign token_62_68 = token_out_vec_62[8];
    assign dep_chan_vld_62_69 = out_chan_dep_vld_vec_62[9];
    assign dep_chan_data_62_69 = out_chan_dep_data_62;
    assign token_62_69 = token_out_vec_62[9];
    assign dep_chan_vld_62_70 = out_chan_dep_vld_vec_62[10];
    assign dep_chan_data_62_70 = out_chan_dep_data_62;
    assign token_62_70 = token_out_vec_62[10];
    assign dep_chan_vld_62_71 = out_chan_dep_vld_vec_62[11];
    assign dep_chan_data_62_71 = out_chan_dep_data_62;
    assign token_62_71 = token_out_vec_62[11];
    assign dep_chan_vld_62_72 = out_chan_dep_vld_vec_62[12];
    assign dep_chan_data_62_72 = out_chan_dep_data_62;
    assign token_62_72 = token_out_vec_62[12];
    assign dep_chan_vld_62_73 = out_chan_dep_vld_vec_62[13];
    assign dep_chan_data_62_73 = out_chan_dep_data_62;
    assign token_62_73 = token_out_vec_62[13];
    assign dep_chan_vld_62_74 = out_chan_dep_vld_vec_62[14];
    assign dep_chan_data_62_74 = out_chan_dep_data_62;
    assign token_62_74 = token_out_vec_62[14];
    assign dep_chan_vld_62_75 = out_chan_dep_vld_vec_62[15];
    assign dep_chan_data_62_75 = out_chan_dep_data_62;
    assign token_62_75 = token_out_vec_62[15];
    assign dep_chan_vld_62_76 = out_chan_dep_vld_vec_62[16];
    assign dep_chan_data_62_76 = out_chan_dep_data_62;
    assign token_62_76 = token_out_vec_62[16];
    assign dep_chan_vld_62_77 = out_chan_dep_vld_vec_62[17];
    assign dep_chan_data_62_77 = out_chan_dep_data_62;
    assign token_62_77 = token_out_vec_62[17];
    assign dep_chan_vld_62_78 = out_chan_dep_vld_vec_62[18];
    assign dep_chan_data_62_78 = out_chan_dep_data_62;
    assign token_62_78 = token_out_vec_62[18];
    assign dep_chan_vld_62_79 = out_chan_dep_vld_vec_62[19];
    assign dep_chan_data_62_79 = out_chan_dep_data_62;
    assign token_62_79 = token_out_vec_62[19];
    assign dep_chan_vld_62_121 = out_chan_dep_vld_vec_62[20];
    assign dep_chan_data_62_121 = out_chan_dep_data_62;
    assign token_62_121 = token_out_vec_62[20];

    // Process: grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0
    top_hls_deadlock_detect_unit #(244, 63, 21, 21) top_hls_deadlock_detect_unit_63 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_63),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_63),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_63),
        .token_in_vec(token_in_vec_63),
        .dl_detect_in(dl_detect_out),
        .origin(origin[63]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_63),
        .out_chan_dep_data(out_chan_dep_data_63),
        .token_out_vec(token_out_vec_63),
        .dl_detect_out(dl_in_vec[63]));

    assign proc_63_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.fifo_A_PE_3_8_x060_blk_n);
    assign proc_63_data_PIPO_blk[0] = 1'b0;
    assign proc_63_start_FIFO_blk[0] = 1'b0;
    assign proc_63_TLF_FIFO_blk[0] = 1'b0;
    assign proc_63_input_sync_blk[0] = 1'b0;
    assign proc_63_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_63[0] = dl_detect_out ? proc_dep_vld_vec_63_reg[0] : (proc_63_data_FIFO_blk[0] | proc_63_data_PIPO_blk[0] | proc_63_start_FIFO_blk[0] | proc_63_TLF_FIFO_blk[0] | proc_63_input_sync_blk[0] | proc_63_output_sync_blk[0]);
    assign proc_63_data_FIFO_blk[1] = 1'b0;
    assign proc_63_data_PIPO_blk[1] = 1'b0;
    assign proc_63_start_FIFO_blk[1] = 1'b0;
    assign proc_63_TLF_FIFO_blk[1] = 1'b0;
    assign proc_63_input_sync_blk[1] = 1'b0;
    assign proc_63_output_sync_blk[1] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[1] = dl_detect_out ? proc_dep_vld_vec_63_reg[1] : (proc_63_data_FIFO_blk[1] | proc_63_data_PIPO_blk[1] | proc_63_start_FIFO_blk[1] | proc_63_TLF_FIFO_blk[1] | proc_63_input_sync_blk[1] | proc_63_output_sync_blk[1]);
    assign proc_63_data_FIFO_blk[2] = 1'b0;
    assign proc_63_data_PIPO_blk[2] = 1'b0;
    assign proc_63_start_FIFO_blk[2] = 1'b0;
    assign proc_63_TLF_FIFO_blk[2] = 1'b0;
    assign proc_63_input_sync_blk[2] = 1'b0;
    assign proc_63_output_sync_blk[2] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[2] = dl_detect_out ? proc_dep_vld_vec_63_reg[2] : (proc_63_data_FIFO_blk[2] | proc_63_data_PIPO_blk[2] | proc_63_start_FIFO_blk[2] | proc_63_TLF_FIFO_blk[2] | proc_63_input_sync_blk[2] | proc_63_output_sync_blk[2]);
    assign proc_63_data_FIFO_blk[3] = 1'b0;
    assign proc_63_data_PIPO_blk[3] = 1'b0;
    assign proc_63_start_FIFO_blk[3] = 1'b0;
    assign proc_63_TLF_FIFO_blk[3] = 1'b0;
    assign proc_63_input_sync_blk[3] = 1'b0;
    assign proc_63_output_sync_blk[3] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[3] = dl_detect_out ? proc_dep_vld_vec_63_reg[3] : (proc_63_data_FIFO_blk[3] | proc_63_data_PIPO_blk[3] | proc_63_start_FIFO_blk[3] | proc_63_TLF_FIFO_blk[3] | proc_63_input_sync_blk[3] | proc_63_output_sync_blk[3]);
    assign proc_63_data_FIFO_blk[4] = 1'b0;
    assign proc_63_data_PIPO_blk[4] = 1'b0;
    assign proc_63_start_FIFO_blk[4] = 1'b0;
    assign proc_63_TLF_FIFO_blk[4] = 1'b0;
    assign proc_63_input_sync_blk[4] = 1'b0;
    assign proc_63_output_sync_blk[4] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[4] = dl_detect_out ? proc_dep_vld_vec_63_reg[4] : (proc_63_data_FIFO_blk[4] | proc_63_data_PIPO_blk[4] | proc_63_start_FIFO_blk[4] | proc_63_TLF_FIFO_blk[4] | proc_63_input_sync_blk[4] | proc_63_output_sync_blk[4]);
    assign proc_63_data_FIFO_blk[5] = 1'b0;
    assign proc_63_data_PIPO_blk[5] = 1'b0;
    assign proc_63_start_FIFO_blk[5] = 1'b0;
    assign proc_63_TLF_FIFO_blk[5] = 1'b0;
    assign proc_63_input_sync_blk[5] = 1'b0;
    assign proc_63_output_sync_blk[5] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[5] = dl_detect_out ? proc_dep_vld_vec_63_reg[5] : (proc_63_data_FIFO_blk[5] | proc_63_data_PIPO_blk[5] | proc_63_start_FIFO_blk[5] | proc_63_TLF_FIFO_blk[5] | proc_63_input_sync_blk[5] | proc_63_output_sync_blk[5]);
    assign proc_63_data_FIFO_blk[6] = 1'b0;
    assign proc_63_data_PIPO_blk[6] = 1'b0;
    assign proc_63_start_FIFO_blk[6] = 1'b0;
    assign proc_63_TLF_FIFO_blk[6] = 1'b0;
    assign proc_63_input_sync_blk[6] = 1'b0;
    assign proc_63_output_sync_blk[6] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[6] = dl_detect_out ? proc_dep_vld_vec_63_reg[6] : (proc_63_data_FIFO_blk[6] | proc_63_data_PIPO_blk[6] | proc_63_start_FIFO_blk[6] | proc_63_TLF_FIFO_blk[6] | proc_63_input_sync_blk[6] | proc_63_output_sync_blk[6]);
    assign proc_63_data_FIFO_blk[7] = 1'b0;
    assign proc_63_data_PIPO_blk[7] = 1'b0;
    assign proc_63_start_FIFO_blk[7] = 1'b0;
    assign proc_63_TLF_FIFO_blk[7] = 1'b0;
    assign proc_63_input_sync_blk[7] = 1'b0;
    assign proc_63_output_sync_blk[7] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[7] = dl_detect_out ? proc_dep_vld_vec_63_reg[7] : (proc_63_data_FIFO_blk[7] | proc_63_data_PIPO_blk[7] | proc_63_start_FIFO_blk[7] | proc_63_TLF_FIFO_blk[7] | proc_63_input_sync_blk[7] | proc_63_output_sync_blk[7]);
    assign proc_63_data_FIFO_blk[8] = 1'b0;
    assign proc_63_data_PIPO_blk[8] = 1'b0;
    assign proc_63_start_FIFO_blk[8] = 1'b0;
    assign proc_63_TLF_FIFO_blk[8] = 1'b0;
    assign proc_63_input_sync_blk[8] = 1'b0;
    assign proc_63_output_sync_blk[8] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[8] = dl_detect_out ? proc_dep_vld_vec_63_reg[8] : (proc_63_data_FIFO_blk[8] | proc_63_data_PIPO_blk[8] | proc_63_start_FIFO_blk[8] | proc_63_TLF_FIFO_blk[8] | proc_63_input_sync_blk[8] | proc_63_output_sync_blk[8]);
    assign proc_63_data_FIFO_blk[9] = 1'b0;
    assign proc_63_data_PIPO_blk[9] = 1'b0;
    assign proc_63_start_FIFO_blk[9] = 1'b0;
    assign proc_63_TLF_FIFO_blk[9] = 1'b0;
    assign proc_63_input_sync_blk[9] = 1'b0;
    assign proc_63_output_sync_blk[9] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[9] = dl_detect_out ? proc_dep_vld_vec_63_reg[9] : (proc_63_data_FIFO_blk[9] | proc_63_data_PIPO_blk[9] | proc_63_start_FIFO_blk[9] | proc_63_TLF_FIFO_blk[9] | proc_63_input_sync_blk[9] | proc_63_output_sync_blk[9]);
    assign proc_63_data_FIFO_blk[10] = 1'b0;
    assign proc_63_data_PIPO_blk[10] = 1'b0;
    assign proc_63_start_FIFO_blk[10] = 1'b0;
    assign proc_63_TLF_FIFO_blk[10] = 1'b0;
    assign proc_63_input_sync_blk[10] = 1'b0;
    assign proc_63_output_sync_blk[10] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[10] = dl_detect_out ? proc_dep_vld_vec_63_reg[10] : (proc_63_data_FIFO_blk[10] | proc_63_data_PIPO_blk[10] | proc_63_start_FIFO_blk[10] | proc_63_TLF_FIFO_blk[10] | proc_63_input_sync_blk[10] | proc_63_output_sync_blk[10]);
    assign proc_63_data_FIFO_blk[11] = 1'b0;
    assign proc_63_data_PIPO_blk[11] = 1'b0;
    assign proc_63_start_FIFO_blk[11] = 1'b0;
    assign proc_63_TLF_FIFO_blk[11] = 1'b0;
    assign proc_63_input_sync_blk[11] = 1'b0;
    assign proc_63_output_sync_blk[11] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[11] = dl_detect_out ? proc_dep_vld_vec_63_reg[11] : (proc_63_data_FIFO_blk[11] | proc_63_data_PIPO_blk[11] | proc_63_start_FIFO_blk[11] | proc_63_TLF_FIFO_blk[11] | proc_63_input_sync_blk[11] | proc_63_output_sync_blk[11]);
    assign proc_63_data_FIFO_blk[12] = 1'b0;
    assign proc_63_data_PIPO_blk[12] = 1'b0;
    assign proc_63_start_FIFO_blk[12] = 1'b0;
    assign proc_63_TLF_FIFO_blk[12] = 1'b0;
    assign proc_63_input_sync_blk[12] = 1'b0;
    assign proc_63_output_sync_blk[12] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[12] = dl_detect_out ? proc_dep_vld_vec_63_reg[12] : (proc_63_data_FIFO_blk[12] | proc_63_data_PIPO_blk[12] | proc_63_start_FIFO_blk[12] | proc_63_TLF_FIFO_blk[12] | proc_63_input_sync_blk[12] | proc_63_output_sync_blk[12]);
    assign proc_63_data_FIFO_blk[13] = 1'b0;
    assign proc_63_data_PIPO_blk[13] = 1'b0;
    assign proc_63_start_FIFO_blk[13] = 1'b0;
    assign proc_63_TLF_FIFO_blk[13] = 1'b0;
    assign proc_63_input_sync_blk[13] = 1'b0;
    assign proc_63_output_sync_blk[13] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[13] = dl_detect_out ? proc_dep_vld_vec_63_reg[13] : (proc_63_data_FIFO_blk[13] | proc_63_data_PIPO_blk[13] | proc_63_start_FIFO_blk[13] | proc_63_TLF_FIFO_blk[13] | proc_63_input_sync_blk[13] | proc_63_output_sync_blk[13]);
    assign proc_63_data_FIFO_blk[14] = 1'b0;
    assign proc_63_data_PIPO_blk[14] = 1'b0;
    assign proc_63_start_FIFO_blk[14] = 1'b0;
    assign proc_63_TLF_FIFO_blk[14] = 1'b0;
    assign proc_63_input_sync_blk[14] = 1'b0;
    assign proc_63_output_sync_blk[14] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[14] = dl_detect_out ? proc_dep_vld_vec_63_reg[14] : (proc_63_data_FIFO_blk[14] | proc_63_data_PIPO_blk[14] | proc_63_start_FIFO_blk[14] | proc_63_TLF_FIFO_blk[14] | proc_63_input_sync_blk[14] | proc_63_output_sync_blk[14]);
    assign proc_63_data_FIFO_blk[15] = 1'b0;
    assign proc_63_data_PIPO_blk[15] = 1'b0;
    assign proc_63_start_FIFO_blk[15] = 1'b0;
    assign proc_63_TLF_FIFO_blk[15] = 1'b0;
    assign proc_63_input_sync_blk[15] = 1'b0;
    assign proc_63_output_sync_blk[15] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[15] = dl_detect_out ? proc_dep_vld_vec_63_reg[15] : (proc_63_data_FIFO_blk[15] | proc_63_data_PIPO_blk[15] | proc_63_start_FIFO_blk[15] | proc_63_TLF_FIFO_blk[15] | proc_63_input_sync_blk[15] | proc_63_output_sync_blk[15]);
    assign proc_63_data_FIFO_blk[16] = 1'b0;
    assign proc_63_data_PIPO_blk[16] = 1'b0;
    assign proc_63_start_FIFO_blk[16] = 1'b0;
    assign proc_63_TLF_FIFO_blk[16] = 1'b0;
    assign proc_63_input_sync_blk[16] = 1'b0;
    assign proc_63_output_sync_blk[16] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[16] = dl_detect_out ? proc_dep_vld_vec_63_reg[16] : (proc_63_data_FIFO_blk[16] | proc_63_data_PIPO_blk[16] | proc_63_start_FIFO_blk[16] | proc_63_TLF_FIFO_blk[16] | proc_63_input_sync_blk[16] | proc_63_output_sync_blk[16]);
    assign proc_63_data_FIFO_blk[17] = 1'b0;
    assign proc_63_data_PIPO_blk[17] = 1'b0;
    assign proc_63_start_FIFO_blk[17] = 1'b0;
    assign proc_63_TLF_FIFO_blk[17] = 1'b0;
    assign proc_63_input_sync_blk[17] = 1'b0;
    assign proc_63_output_sync_blk[17] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[17] = dl_detect_out ? proc_dep_vld_vec_63_reg[17] : (proc_63_data_FIFO_blk[17] | proc_63_data_PIPO_blk[17] | proc_63_start_FIFO_blk[17] | proc_63_TLF_FIFO_blk[17] | proc_63_input_sync_blk[17] | proc_63_output_sync_blk[17]);
    assign proc_63_data_FIFO_blk[18] = 1'b0;
    assign proc_63_data_PIPO_blk[18] = 1'b0;
    assign proc_63_start_FIFO_blk[18] = 1'b0;
    assign proc_63_TLF_FIFO_blk[18] = 1'b0;
    assign proc_63_input_sync_blk[18] = 1'b0;
    assign proc_63_output_sync_blk[18] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[18] = dl_detect_out ? proc_dep_vld_vec_63_reg[18] : (proc_63_data_FIFO_blk[18] | proc_63_data_PIPO_blk[18] | proc_63_start_FIFO_blk[18] | proc_63_TLF_FIFO_blk[18] | proc_63_input_sync_blk[18] | proc_63_output_sync_blk[18]);
    assign proc_63_data_FIFO_blk[19] = 1'b0;
    assign proc_63_data_PIPO_blk[19] = 1'b0;
    assign proc_63_start_FIFO_blk[19] = 1'b0;
    assign proc_63_TLF_FIFO_blk[19] = 1'b0;
    assign proc_63_input_sync_blk[19] = 1'b0;
    assign proc_63_output_sync_blk[19] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[19] = dl_detect_out ? proc_dep_vld_vec_63_reg[19] : (proc_63_data_FIFO_blk[19] | proc_63_data_PIPO_blk[19] | proc_63_start_FIFO_blk[19] | proc_63_TLF_FIFO_blk[19] | proc_63_input_sync_blk[19] | proc_63_output_sync_blk[19]);
    assign proc_63_data_FIFO_blk[20] = 1'b0;
    assign proc_63_data_PIPO_blk[20] = 1'b0;
    assign proc_63_start_FIFO_blk[20] = 1'b0;
    assign proc_63_TLF_FIFO_blk[20] = 1'b0;
    assign proc_63_input_sync_blk[20] = 1'b0;
    assign proc_63_output_sync_blk[20] = 1'b0 | (ap_done_reg_3 & grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_63[20] = dl_detect_out ? proc_dep_vld_vec_63_reg[20] : (proc_63_data_FIFO_blk[20] | proc_63_data_PIPO_blk[20] | proc_63_start_FIFO_blk[20] | proc_63_TLF_FIFO_blk[20] | proc_63_input_sync_blk[20] | proc_63_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_63_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_63_reg <= proc_dep_vld_vec_63;
        end
    end
    assign in_chan_dep_vld_vec_63[0] = dep_chan_vld_59_63;
    assign in_chan_dep_data_vec_63[243 : 0] = dep_chan_data_59_63;
    assign token_in_vec_63[0] = token_59_63;
    assign in_chan_dep_vld_vec_63[1] = dep_chan_vld_60_63;
    assign in_chan_dep_data_vec_63[487 : 244] = dep_chan_data_60_63;
    assign token_in_vec_63[1] = token_60_63;
    assign in_chan_dep_vld_vec_63[2] = dep_chan_vld_61_63;
    assign in_chan_dep_data_vec_63[731 : 488] = dep_chan_data_61_63;
    assign token_in_vec_63[2] = token_61_63;
    assign in_chan_dep_vld_vec_63[3] = dep_chan_vld_62_63;
    assign in_chan_dep_data_vec_63[975 : 732] = dep_chan_data_62_63;
    assign token_in_vec_63[3] = token_62_63;
    assign in_chan_dep_vld_vec_63[4] = dep_chan_vld_64_63;
    assign in_chan_dep_data_vec_63[1219 : 976] = dep_chan_data_64_63;
    assign token_in_vec_63[4] = token_64_63;
    assign in_chan_dep_vld_vec_63[5] = dep_chan_vld_65_63;
    assign in_chan_dep_data_vec_63[1463 : 1220] = dep_chan_data_65_63;
    assign token_in_vec_63[5] = token_65_63;
    assign in_chan_dep_vld_vec_63[6] = dep_chan_vld_66_63;
    assign in_chan_dep_data_vec_63[1707 : 1464] = dep_chan_data_66_63;
    assign token_in_vec_63[6] = token_66_63;
    assign in_chan_dep_vld_vec_63[7] = dep_chan_vld_67_63;
    assign in_chan_dep_data_vec_63[1951 : 1708] = dep_chan_data_67_63;
    assign token_in_vec_63[7] = token_67_63;
    assign in_chan_dep_vld_vec_63[8] = dep_chan_vld_68_63;
    assign in_chan_dep_data_vec_63[2195 : 1952] = dep_chan_data_68_63;
    assign token_in_vec_63[8] = token_68_63;
    assign in_chan_dep_vld_vec_63[9] = dep_chan_vld_69_63;
    assign in_chan_dep_data_vec_63[2439 : 2196] = dep_chan_data_69_63;
    assign token_in_vec_63[9] = token_69_63;
    assign in_chan_dep_vld_vec_63[10] = dep_chan_vld_70_63;
    assign in_chan_dep_data_vec_63[2683 : 2440] = dep_chan_data_70_63;
    assign token_in_vec_63[10] = token_70_63;
    assign in_chan_dep_vld_vec_63[11] = dep_chan_vld_71_63;
    assign in_chan_dep_data_vec_63[2927 : 2684] = dep_chan_data_71_63;
    assign token_in_vec_63[11] = token_71_63;
    assign in_chan_dep_vld_vec_63[12] = dep_chan_vld_72_63;
    assign in_chan_dep_data_vec_63[3171 : 2928] = dep_chan_data_72_63;
    assign token_in_vec_63[12] = token_72_63;
    assign in_chan_dep_vld_vec_63[13] = dep_chan_vld_73_63;
    assign in_chan_dep_data_vec_63[3415 : 3172] = dep_chan_data_73_63;
    assign token_in_vec_63[13] = token_73_63;
    assign in_chan_dep_vld_vec_63[14] = dep_chan_vld_74_63;
    assign in_chan_dep_data_vec_63[3659 : 3416] = dep_chan_data_74_63;
    assign token_in_vec_63[14] = token_74_63;
    assign in_chan_dep_vld_vec_63[15] = dep_chan_vld_75_63;
    assign in_chan_dep_data_vec_63[3903 : 3660] = dep_chan_data_75_63;
    assign token_in_vec_63[15] = token_75_63;
    assign in_chan_dep_vld_vec_63[16] = dep_chan_vld_76_63;
    assign in_chan_dep_data_vec_63[4147 : 3904] = dep_chan_data_76_63;
    assign token_in_vec_63[16] = token_76_63;
    assign in_chan_dep_vld_vec_63[17] = dep_chan_vld_77_63;
    assign in_chan_dep_data_vec_63[4391 : 4148] = dep_chan_data_77_63;
    assign token_in_vec_63[17] = token_77_63;
    assign in_chan_dep_vld_vec_63[18] = dep_chan_vld_78_63;
    assign in_chan_dep_data_vec_63[4635 : 4392] = dep_chan_data_78_63;
    assign token_in_vec_63[18] = token_78_63;
    assign in_chan_dep_vld_vec_63[19] = dep_chan_vld_79_63;
    assign in_chan_dep_data_vec_63[4879 : 4636] = dep_chan_data_79_63;
    assign token_in_vec_63[19] = token_79_63;
    assign in_chan_dep_vld_vec_63[20] = dep_chan_vld_121_63;
    assign in_chan_dep_data_vec_63[5123 : 4880] = dep_chan_data_121_63;
    assign token_in_vec_63[20] = token_121_63;
    assign dep_chan_vld_63_59 = out_chan_dep_vld_vec_63[0];
    assign dep_chan_data_63_59 = out_chan_dep_data_63;
    assign token_63_59 = token_out_vec_63[0];
    assign dep_chan_vld_63_60 = out_chan_dep_vld_vec_63[1];
    assign dep_chan_data_63_60 = out_chan_dep_data_63;
    assign token_63_60 = token_out_vec_63[1];
    assign dep_chan_vld_63_61 = out_chan_dep_vld_vec_63[2];
    assign dep_chan_data_63_61 = out_chan_dep_data_63;
    assign token_63_61 = token_out_vec_63[2];
    assign dep_chan_vld_63_62 = out_chan_dep_vld_vec_63[3];
    assign dep_chan_data_63_62 = out_chan_dep_data_63;
    assign token_63_62 = token_out_vec_63[3];
    assign dep_chan_vld_63_64 = out_chan_dep_vld_vec_63[4];
    assign dep_chan_data_63_64 = out_chan_dep_data_63;
    assign token_63_64 = token_out_vec_63[4];
    assign dep_chan_vld_63_65 = out_chan_dep_vld_vec_63[5];
    assign dep_chan_data_63_65 = out_chan_dep_data_63;
    assign token_63_65 = token_out_vec_63[5];
    assign dep_chan_vld_63_66 = out_chan_dep_vld_vec_63[6];
    assign dep_chan_data_63_66 = out_chan_dep_data_63;
    assign token_63_66 = token_out_vec_63[6];
    assign dep_chan_vld_63_67 = out_chan_dep_vld_vec_63[7];
    assign dep_chan_data_63_67 = out_chan_dep_data_63;
    assign token_63_67 = token_out_vec_63[7];
    assign dep_chan_vld_63_68 = out_chan_dep_vld_vec_63[8];
    assign dep_chan_data_63_68 = out_chan_dep_data_63;
    assign token_63_68 = token_out_vec_63[8];
    assign dep_chan_vld_63_69 = out_chan_dep_vld_vec_63[9];
    assign dep_chan_data_63_69 = out_chan_dep_data_63;
    assign token_63_69 = token_out_vec_63[9];
    assign dep_chan_vld_63_70 = out_chan_dep_vld_vec_63[10];
    assign dep_chan_data_63_70 = out_chan_dep_data_63;
    assign token_63_70 = token_out_vec_63[10];
    assign dep_chan_vld_63_71 = out_chan_dep_vld_vec_63[11];
    assign dep_chan_data_63_71 = out_chan_dep_data_63;
    assign token_63_71 = token_out_vec_63[11];
    assign dep_chan_vld_63_72 = out_chan_dep_vld_vec_63[12];
    assign dep_chan_data_63_72 = out_chan_dep_data_63;
    assign token_63_72 = token_out_vec_63[12];
    assign dep_chan_vld_63_73 = out_chan_dep_vld_vec_63[13];
    assign dep_chan_data_63_73 = out_chan_dep_data_63;
    assign token_63_73 = token_out_vec_63[13];
    assign dep_chan_vld_63_74 = out_chan_dep_vld_vec_63[14];
    assign dep_chan_data_63_74 = out_chan_dep_data_63;
    assign token_63_74 = token_out_vec_63[14];
    assign dep_chan_vld_63_75 = out_chan_dep_vld_vec_63[15];
    assign dep_chan_data_63_75 = out_chan_dep_data_63;
    assign token_63_75 = token_out_vec_63[15];
    assign dep_chan_vld_63_76 = out_chan_dep_vld_vec_63[16];
    assign dep_chan_data_63_76 = out_chan_dep_data_63;
    assign token_63_76 = token_out_vec_63[16];
    assign dep_chan_vld_63_77 = out_chan_dep_vld_vec_63[17];
    assign dep_chan_data_63_77 = out_chan_dep_data_63;
    assign token_63_77 = token_out_vec_63[17];
    assign dep_chan_vld_63_78 = out_chan_dep_vld_vec_63[18];
    assign dep_chan_data_63_78 = out_chan_dep_data_63;
    assign token_63_78 = token_out_vec_63[18];
    assign dep_chan_vld_63_79 = out_chan_dep_vld_vec_63[19];
    assign dep_chan_data_63_79 = out_chan_dep_data_63;
    assign token_63_79 = token_out_vec_63[19];
    assign dep_chan_vld_63_121 = out_chan_dep_vld_vec_63[20];
    assign dep_chan_data_63_121 = out_chan_dep_data_63;
    assign token_63_121 = token_out_vec_63[20];

    // Process: grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 64, 21, 21) top_hls_deadlock_detect_unit_64 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_64),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_64),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_64),
        .token_in_vec(token_in_vec_64),
        .dl_detect_in(dl_detect_out),
        .origin(origin[64]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_64),
        .out_chan_dep_data(out_chan_dep_data_64),
        .token_out_vec(token_out_vec_64),
        .dl_detect_out(dl_in_vec[64]));

    assign proc_64_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.fifo_B_PE_4_0_x065_blk_n);
    assign proc_64_data_PIPO_blk[0] = 1'b0;
    assign proc_64_start_FIFO_blk[0] = 1'b0;
    assign proc_64_TLF_FIFO_blk[0] = 1'b0;
    assign proc_64_input_sync_blk[0] = 1'b0;
    assign proc_64_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_64[0] = dl_detect_out ? proc_dep_vld_vec_64_reg[0] : (proc_64_data_FIFO_blk[0] | proc_64_data_PIPO_blk[0] | proc_64_start_FIFO_blk[0] | proc_64_TLF_FIFO_blk[0] | proc_64_input_sync_blk[0] | proc_64_output_sync_blk[0]);
    assign proc_64_data_FIFO_blk[1] = 1'b0;
    assign proc_64_data_PIPO_blk[1] = 1'b0;
    assign proc_64_start_FIFO_blk[1] = 1'b0;
    assign proc_64_TLF_FIFO_blk[1] = 1'b0;
    assign proc_64_input_sync_blk[1] = 1'b0;
    assign proc_64_output_sync_blk[1] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[1] = dl_detect_out ? proc_dep_vld_vec_64_reg[1] : (proc_64_data_FIFO_blk[1] | proc_64_data_PIPO_blk[1] | proc_64_start_FIFO_blk[1] | proc_64_TLF_FIFO_blk[1] | proc_64_input_sync_blk[1] | proc_64_output_sync_blk[1]);
    assign proc_64_data_FIFO_blk[2] = 1'b0;
    assign proc_64_data_PIPO_blk[2] = 1'b0;
    assign proc_64_start_FIFO_blk[2] = 1'b0;
    assign proc_64_TLF_FIFO_blk[2] = 1'b0;
    assign proc_64_input_sync_blk[2] = 1'b0;
    assign proc_64_output_sync_blk[2] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[2] = dl_detect_out ? proc_dep_vld_vec_64_reg[2] : (proc_64_data_FIFO_blk[2] | proc_64_data_PIPO_blk[2] | proc_64_start_FIFO_blk[2] | proc_64_TLF_FIFO_blk[2] | proc_64_input_sync_blk[2] | proc_64_output_sync_blk[2]);
    assign proc_64_data_FIFO_blk[3] = 1'b0;
    assign proc_64_data_PIPO_blk[3] = 1'b0;
    assign proc_64_start_FIFO_blk[3] = 1'b0;
    assign proc_64_TLF_FIFO_blk[3] = 1'b0;
    assign proc_64_input_sync_blk[3] = 1'b0;
    assign proc_64_output_sync_blk[3] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[3] = dl_detect_out ? proc_dep_vld_vec_64_reg[3] : (proc_64_data_FIFO_blk[3] | proc_64_data_PIPO_blk[3] | proc_64_start_FIFO_blk[3] | proc_64_TLF_FIFO_blk[3] | proc_64_input_sync_blk[3] | proc_64_output_sync_blk[3]);
    assign proc_64_data_FIFO_blk[4] = 1'b0;
    assign proc_64_data_PIPO_blk[4] = 1'b0;
    assign proc_64_start_FIFO_blk[4] = 1'b0;
    assign proc_64_TLF_FIFO_blk[4] = 1'b0;
    assign proc_64_input_sync_blk[4] = 1'b0;
    assign proc_64_output_sync_blk[4] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[4] = dl_detect_out ? proc_dep_vld_vec_64_reg[4] : (proc_64_data_FIFO_blk[4] | proc_64_data_PIPO_blk[4] | proc_64_start_FIFO_blk[4] | proc_64_TLF_FIFO_blk[4] | proc_64_input_sync_blk[4] | proc_64_output_sync_blk[4]);
    assign proc_64_data_FIFO_blk[5] = 1'b0;
    assign proc_64_data_PIPO_blk[5] = 1'b0;
    assign proc_64_start_FIFO_blk[5] = 1'b0;
    assign proc_64_TLF_FIFO_blk[5] = 1'b0;
    assign proc_64_input_sync_blk[5] = 1'b0;
    assign proc_64_output_sync_blk[5] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[5] = dl_detect_out ? proc_dep_vld_vec_64_reg[5] : (proc_64_data_FIFO_blk[5] | proc_64_data_PIPO_blk[5] | proc_64_start_FIFO_blk[5] | proc_64_TLF_FIFO_blk[5] | proc_64_input_sync_blk[5] | proc_64_output_sync_blk[5]);
    assign proc_64_data_FIFO_blk[6] = 1'b0;
    assign proc_64_data_PIPO_blk[6] = 1'b0;
    assign proc_64_start_FIFO_blk[6] = 1'b0;
    assign proc_64_TLF_FIFO_blk[6] = 1'b0;
    assign proc_64_input_sync_blk[6] = 1'b0;
    assign proc_64_output_sync_blk[6] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[6] = dl_detect_out ? proc_dep_vld_vec_64_reg[6] : (proc_64_data_FIFO_blk[6] | proc_64_data_PIPO_blk[6] | proc_64_start_FIFO_blk[6] | proc_64_TLF_FIFO_blk[6] | proc_64_input_sync_blk[6] | proc_64_output_sync_blk[6]);
    assign proc_64_data_FIFO_blk[7] = 1'b0;
    assign proc_64_data_PIPO_blk[7] = 1'b0;
    assign proc_64_start_FIFO_blk[7] = 1'b0;
    assign proc_64_TLF_FIFO_blk[7] = 1'b0;
    assign proc_64_input_sync_blk[7] = 1'b0;
    assign proc_64_output_sync_blk[7] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[7] = dl_detect_out ? proc_dep_vld_vec_64_reg[7] : (proc_64_data_FIFO_blk[7] | proc_64_data_PIPO_blk[7] | proc_64_start_FIFO_blk[7] | proc_64_TLF_FIFO_blk[7] | proc_64_input_sync_blk[7] | proc_64_output_sync_blk[7]);
    assign proc_64_data_FIFO_blk[8] = 1'b0;
    assign proc_64_data_PIPO_blk[8] = 1'b0;
    assign proc_64_start_FIFO_blk[8] = 1'b0;
    assign proc_64_TLF_FIFO_blk[8] = 1'b0;
    assign proc_64_input_sync_blk[8] = 1'b0;
    assign proc_64_output_sync_blk[8] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[8] = dl_detect_out ? proc_dep_vld_vec_64_reg[8] : (proc_64_data_FIFO_blk[8] | proc_64_data_PIPO_blk[8] | proc_64_start_FIFO_blk[8] | proc_64_TLF_FIFO_blk[8] | proc_64_input_sync_blk[8] | proc_64_output_sync_blk[8]);
    assign proc_64_data_FIFO_blk[9] = 1'b0;
    assign proc_64_data_PIPO_blk[9] = 1'b0;
    assign proc_64_start_FIFO_blk[9] = 1'b0;
    assign proc_64_TLF_FIFO_blk[9] = 1'b0;
    assign proc_64_input_sync_blk[9] = 1'b0;
    assign proc_64_output_sync_blk[9] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[9] = dl_detect_out ? proc_dep_vld_vec_64_reg[9] : (proc_64_data_FIFO_blk[9] | proc_64_data_PIPO_blk[9] | proc_64_start_FIFO_blk[9] | proc_64_TLF_FIFO_blk[9] | proc_64_input_sync_blk[9] | proc_64_output_sync_blk[9]);
    assign proc_64_data_FIFO_blk[10] = 1'b0;
    assign proc_64_data_PIPO_blk[10] = 1'b0;
    assign proc_64_start_FIFO_blk[10] = 1'b0;
    assign proc_64_TLF_FIFO_blk[10] = 1'b0;
    assign proc_64_input_sync_blk[10] = 1'b0;
    assign proc_64_output_sync_blk[10] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[10] = dl_detect_out ? proc_dep_vld_vec_64_reg[10] : (proc_64_data_FIFO_blk[10] | proc_64_data_PIPO_blk[10] | proc_64_start_FIFO_blk[10] | proc_64_TLF_FIFO_blk[10] | proc_64_input_sync_blk[10] | proc_64_output_sync_blk[10]);
    assign proc_64_data_FIFO_blk[11] = 1'b0;
    assign proc_64_data_PIPO_blk[11] = 1'b0;
    assign proc_64_start_FIFO_blk[11] = 1'b0;
    assign proc_64_TLF_FIFO_blk[11] = 1'b0;
    assign proc_64_input_sync_blk[11] = 1'b0;
    assign proc_64_output_sync_blk[11] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[11] = dl_detect_out ? proc_dep_vld_vec_64_reg[11] : (proc_64_data_FIFO_blk[11] | proc_64_data_PIPO_blk[11] | proc_64_start_FIFO_blk[11] | proc_64_TLF_FIFO_blk[11] | proc_64_input_sync_blk[11] | proc_64_output_sync_blk[11]);
    assign proc_64_data_FIFO_blk[12] = 1'b0;
    assign proc_64_data_PIPO_blk[12] = 1'b0;
    assign proc_64_start_FIFO_blk[12] = 1'b0;
    assign proc_64_TLF_FIFO_blk[12] = 1'b0;
    assign proc_64_input_sync_blk[12] = 1'b0;
    assign proc_64_output_sync_blk[12] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[12] = dl_detect_out ? proc_dep_vld_vec_64_reg[12] : (proc_64_data_FIFO_blk[12] | proc_64_data_PIPO_blk[12] | proc_64_start_FIFO_blk[12] | proc_64_TLF_FIFO_blk[12] | proc_64_input_sync_blk[12] | proc_64_output_sync_blk[12]);
    assign proc_64_data_FIFO_blk[13] = 1'b0;
    assign proc_64_data_PIPO_blk[13] = 1'b0;
    assign proc_64_start_FIFO_blk[13] = 1'b0;
    assign proc_64_TLF_FIFO_blk[13] = 1'b0;
    assign proc_64_input_sync_blk[13] = 1'b0;
    assign proc_64_output_sync_blk[13] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[13] = dl_detect_out ? proc_dep_vld_vec_64_reg[13] : (proc_64_data_FIFO_blk[13] | proc_64_data_PIPO_blk[13] | proc_64_start_FIFO_blk[13] | proc_64_TLF_FIFO_blk[13] | proc_64_input_sync_blk[13] | proc_64_output_sync_blk[13]);
    assign proc_64_data_FIFO_blk[14] = 1'b0;
    assign proc_64_data_PIPO_blk[14] = 1'b0;
    assign proc_64_start_FIFO_blk[14] = 1'b0;
    assign proc_64_TLF_FIFO_blk[14] = 1'b0;
    assign proc_64_input_sync_blk[14] = 1'b0;
    assign proc_64_output_sync_blk[14] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[14] = dl_detect_out ? proc_dep_vld_vec_64_reg[14] : (proc_64_data_FIFO_blk[14] | proc_64_data_PIPO_blk[14] | proc_64_start_FIFO_blk[14] | proc_64_TLF_FIFO_blk[14] | proc_64_input_sync_blk[14] | proc_64_output_sync_blk[14]);
    assign proc_64_data_FIFO_blk[15] = 1'b0;
    assign proc_64_data_PIPO_blk[15] = 1'b0;
    assign proc_64_start_FIFO_blk[15] = 1'b0;
    assign proc_64_TLF_FIFO_blk[15] = 1'b0;
    assign proc_64_input_sync_blk[15] = 1'b0;
    assign proc_64_output_sync_blk[15] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[15] = dl_detect_out ? proc_dep_vld_vec_64_reg[15] : (proc_64_data_FIFO_blk[15] | proc_64_data_PIPO_blk[15] | proc_64_start_FIFO_blk[15] | proc_64_TLF_FIFO_blk[15] | proc_64_input_sync_blk[15] | proc_64_output_sync_blk[15]);
    assign proc_64_data_FIFO_blk[16] = 1'b0;
    assign proc_64_data_PIPO_blk[16] = 1'b0;
    assign proc_64_start_FIFO_blk[16] = 1'b0;
    assign proc_64_TLF_FIFO_blk[16] = 1'b0;
    assign proc_64_input_sync_blk[16] = 1'b0;
    assign proc_64_output_sync_blk[16] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[16] = dl_detect_out ? proc_dep_vld_vec_64_reg[16] : (proc_64_data_FIFO_blk[16] | proc_64_data_PIPO_blk[16] | proc_64_start_FIFO_blk[16] | proc_64_TLF_FIFO_blk[16] | proc_64_input_sync_blk[16] | proc_64_output_sync_blk[16]);
    assign proc_64_data_FIFO_blk[17] = 1'b0;
    assign proc_64_data_PIPO_blk[17] = 1'b0;
    assign proc_64_start_FIFO_blk[17] = 1'b0;
    assign proc_64_TLF_FIFO_blk[17] = 1'b0;
    assign proc_64_input_sync_blk[17] = 1'b0;
    assign proc_64_output_sync_blk[17] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[17] = dl_detect_out ? proc_dep_vld_vec_64_reg[17] : (proc_64_data_FIFO_blk[17] | proc_64_data_PIPO_blk[17] | proc_64_start_FIFO_blk[17] | proc_64_TLF_FIFO_blk[17] | proc_64_input_sync_blk[17] | proc_64_output_sync_blk[17]);
    assign proc_64_data_FIFO_blk[18] = 1'b0;
    assign proc_64_data_PIPO_blk[18] = 1'b0;
    assign proc_64_start_FIFO_blk[18] = 1'b0;
    assign proc_64_TLF_FIFO_blk[18] = 1'b0;
    assign proc_64_input_sync_blk[18] = 1'b0;
    assign proc_64_output_sync_blk[18] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[18] = dl_detect_out ? proc_dep_vld_vec_64_reg[18] : (proc_64_data_FIFO_blk[18] | proc_64_data_PIPO_blk[18] | proc_64_start_FIFO_blk[18] | proc_64_TLF_FIFO_blk[18] | proc_64_input_sync_blk[18] | proc_64_output_sync_blk[18]);
    assign proc_64_data_FIFO_blk[19] = 1'b0;
    assign proc_64_data_PIPO_blk[19] = 1'b0;
    assign proc_64_start_FIFO_blk[19] = 1'b0;
    assign proc_64_TLF_FIFO_blk[19] = 1'b0;
    assign proc_64_input_sync_blk[19] = 1'b0;
    assign proc_64_output_sync_blk[19] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[19] = dl_detect_out ? proc_dep_vld_vec_64_reg[19] : (proc_64_data_FIFO_blk[19] | proc_64_data_PIPO_blk[19] | proc_64_start_FIFO_blk[19] | proc_64_TLF_FIFO_blk[19] | proc_64_input_sync_blk[19] | proc_64_output_sync_blk[19]);
    assign proc_64_data_FIFO_blk[20] = 1'b0;
    assign proc_64_data_PIPO_blk[20] = 1'b0;
    assign proc_64_start_FIFO_blk[20] = 1'b0;
    assign proc_64_TLF_FIFO_blk[20] = 1'b0;
    assign proc_64_input_sync_blk[20] = 1'b0;
    assign proc_64_output_sync_blk[20] = 1'b0 | (ap_done_reg_4 & grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_64[20] = dl_detect_out ? proc_dep_vld_vec_64_reg[20] : (proc_64_data_FIFO_blk[20] | proc_64_data_PIPO_blk[20] | proc_64_start_FIFO_blk[20] | proc_64_TLF_FIFO_blk[20] | proc_64_input_sync_blk[20] | proc_64_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_64_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_64_reg <= proc_dep_vld_vec_64;
        end
    end
    assign in_chan_dep_vld_vec_64[0] = dep_chan_vld_52_64;
    assign in_chan_dep_data_vec_64[243 : 0] = dep_chan_data_52_64;
    assign token_in_vec_64[0] = token_52_64;
    assign in_chan_dep_vld_vec_64[1] = dep_chan_vld_60_64;
    assign in_chan_dep_data_vec_64[487 : 244] = dep_chan_data_60_64;
    assign token_in_vec_64[1] = token_60_64;
    assign in_chan_dep_vld_vec_64[2] = dep_chan_vld_61_64;
    assign in_chan_dep_data_vec_64[731 : 488] = dep_chan_data_61_64;
    assign token_in_vec_64[2] = token_61_64;
    assign in_chan_dep_vld_vec_64[3] = dep_chan_vld_62_64;
    assign in_chan_dep_data_vec_64[975 : 732] = dep_chan_data_62_64;
    assign token_in_vec_64[3] = token_62_64;
    assign in_chan_dep_vld_vec_64[4] = dep_chan_vld_63_64;
    assign in_chan_dep_data_vec_64[1219 : 976] = dep_chan_data_63_64;
    assign token_in_vec_64[4] = token_63_64;
    assign in_chan_dep_vld_vec_64[5] = dep_chan_vld_65_64;
    assign in_chan_dep_data_vec_64[1463 : 1220] = dep_chan_data_65_64;
    assign token_in_vec_64[5] = token_65_64;
    assign in_chan_dep_vld_vec_64[6] = dep_chan_vld_66_64;
    assign in_chan_dep_data_vec_64[1707 : 1464] = dep_chan_data_66_64;
    assign token_in_vec_64[6] = token_66_64;
    assign in_chan_dep_vld_vec_64[7] = dep_chan_vld_67_64;
    assign in_chan_dep_data_vec_64[1951 : 1708] = dep_chan_data_67_64;
    assign token_in_vec_64[7] = token_67_64;
    assign in_chan_dep_vld_vec_64[8] = dep_chan_vld_68_64;
    assign in_chan_dep_data_vec_64[2195 : 1952] = dep_chan_data_68_64;
    assign token_in_vec_64[8] = token_68_64;
    assign in_chan_dep_vld_vec_64[9] = dep_chan_vld_69_64;
    assign in_chan_dep_data_vec_64[2439 : 2196] = dep_chan_data_69_64;
    assign token_in_vec_64[9] = token_69_64;
    assign in_chan_dep_vld_vec_64[10] = dep_chan_vld_70_64;
    assign in_chan_dep_data_vec_64[2683 : 2440] = dep_chan_data_70_64;
    assign token_in_vec_64[10] = token_70_64;
    assign in_chan_dep_vld_vec_64[11] = dep_chan_vld_71_64;
    assign in_chan_dep_data_vec_64[2927 : 2684] = dep_chan_data_71_64;
    assign token_in_vec_64[11] = token_71_64;
    assign in_chan_dep_vld_vec_64[12] = dep_chan_vld_72_64;
    assign in_chan_dep_data_vec_64[3171 : 2928] = dep_chan_data_72_64;
    assign token_in_vec_64[12] = token_72_64;
    assign in_chan_dep_vld_vec_64[13] = dep_chan_vld_73_64;
    assign in_chan_dep_data_vec_64[3415 : 3172] = dep_chan_data_73_64;
    assign token_in_vec_64[13] = token_73_64;
    assign in_chan_dep_vld_vec_64[14] = dep_chan_vld_74_64;
    assign in_chan_dep_data_vec_64[3659 : 3416] = dep_chan_data_74_64;
    assign token_in_vec_64[14] = token_74_64;
    assign in_chan_dep_vld_vec_64[15] = dep_chan_vld_75_64;
    assign in_chan_dep_data_vec_64[3903 : 3660] = dep_chan_data_75_64;
    assign token_in_vec_64[15] = token_75_64;
    assign in_chan_dep_vld_vec_64[16] = dep_chan_vld_76_64;
    assign in_chan_dep_data_vec_64[4147 : 3904] = dep_chan_data_76_64;
    assign token_in_vec_64[16] = token_76_64;
    assign in_chan_dep_vld_vec_64[17] = dep_chan_vld_77_64;
    assign in_chan_dep_data_vec_64[4391 : 4148] = dep_chan_data_77_64;
    assign token_in_vec_64[17] = token_77_64;
    assign in_chan_dep_vld_vec_64[18] = dep_chan_vld_78_64;
    assign in_chan_dep_data_vec_64[4635 : 4392] = dep_chan_data_78_64;
    assign token_in_vec_64[18] = token_78_64;
    assign in_chan_dep_vld_vec_64[19] = dep_chan_vld_79_64;
    assign in_chan_dep_data_vec_64[4879 : 4636] = dep_chan_data_79_64;
    assign token_in_vec_64[19] = token_79_64;
    assign in_chan_dep_vld_vec_64[20] = dep_chan_vld_121_64;
    assign in_chan_dep_data_vec_64[5123 : 4880] = dep_chan_data_121_64;
    assign token_in_vec_64[20] = token_121_64;
    assign dep_chan_vld_64_52 = out_chan_dep_vld_vec_64[0];
    assign dep_chan_data_64_52 = out_chan_dep_data_64;
    assign token_64_52 = token_out_vec_64[0];
    assign dep_chan_vld_64_60 = out_chan_dep_vld_vec_64[1];
    assign dep_chan_data_64_60 = out_chan_dep_data_64;
    assign token_64_60 = token_out_vec_64[1];
    assign dep_chan_vld_64_61 = out_chan_dep_vld_vec_64[2];
    assign dep_chan_data_64_61 = out_chan_dep_data_64;
    assign token_64_61 = token_out_vec_64[2];
    assign dep_chan_vld_64_62 = out_chan_dep_vld_vec_64[3];
    assign dep_chan_data_64_62 = out_chan_dep_data_64;
    assign token_64_62 = token_out_vec_64[3];
    assign dep_chan_vld_64_63 = out_chan_dep_vld_vec_64[4];
    assign dep_chan_data_64_63 = out_chan_dep_data_64;
    assign token_64_63 = token_out_vec_64[4];
    assign dep_chan_vld_64_65 = out_chan_dep_vld_vec_64[5];
    assign dep_chan_data_64_65 = out_chan_dep_data_64;
    assign token_64_65 = token_out_vec_64[5];
    assign dep_chan_vld_64_66 = out_chan_dep_vld_vec_64[6];
    assign dep_chan_data_64_66 = out_chan_dep_data_64;
    assign token_64_66 = token_out_vec_64[6];
    assign dep_chan_vld_64_67 = out_chan_dep_vld_vec_64[7];
    assign dep_chan_data_64_67 = out_chan_dep_data_64;
    assign token_64_67 = token_out_vec_64[7];
    assign dep_chan_vld_64_68 = out_chan_dep_vld_vec_64[8];
    assign dep_chan_data_64_68 = out_chan_dep_data_64;
    assign token_64_68 = token_out_vec_64[8];
    assign dep_chan_vld_64_69 = out_chan_dep_vld_vec_64[9];
    assign dep_chan_data_64_69 = out_chan_dep_data_64;
    assign token_64_69 = token_out_vec_64[9];
    assign dep_chan_vld_64_70 = out_chan_dep_vld_vec_64[10];
    assign dep_chan_data_64_70 = out_chan_dep_data_64;
    assign token_64_70 = token_out_vec_64[10];
    assign dep_chan_vld_64_71 = out_chan_dep_vld_vec_64[11];
    assign dep_chan_data_64_71 = out_chan_dep_data_64;
    assign token_64_71 = token_out_vec_64[11];
    assign dep_chan_vld_64_72 = out_chan_dep_vld_vec_64[12];
    assign dep_chan_data_64_72 = out_chan_dep_data_64;
    assign token_64_72 = token_out_vec_64[12];
    assign dep_chan_vld_64_73 = out_chan_dep_vld_vec_64[13];
    assign dep_chan_data_64_73 = out_chan_dep_data_64;
    assign token_64_73 = token_out_vec_64[13];
    assign dep_chan_vld_64_74 = out_chan_dep_vld_vec_64[14];
    assign dep_chan_data_64_74 = out_chan_dep_data_64;
    assign token_64_74 = token_out_vec_64[14];
    assign dep_chan_vld_64_75 = out_chan_dep_vld_vec_64[15];
    assign dep_chan_data_64_75 = out_chan_dep_data_64;
    assign token_64_75 = token_out_vec_64[15];
    assign dep_chan_vld_64_76 = out_chan_dep_vld_vec_64[16];
    assign dep_chan_data_64_76 = out_chan_dep_data_64;
    assign token_64_76 = token_out_vec_64[16];
    assign dep_chan_vld_64_77 = out_chan_dep_vld_vec_64[17];
    assign dep_chan_data_64_77 = out_chan_dep_data_64;
    assign token_64_77 = token_out_vec_64[17];
    assign dep_chan_vld_64_78 = out_chan_dep_vld_vec_64[18];
    assign dep_chan_data_64_78 = out_chan_dep_data_64;
    assign token_64_78 = token_out_vec_64[18];
    assign dep_chan_vld_64_79 = out_chan_dep_vld_vec_64[19];
    assign dep_chan_data_64_79 = out_chan_dep_data_64;
    assign token_64_79 = token_out_vec_64[19];
    assign dep_chan_vld_64_121 = out_chan_dep_vld_vec_64[20];
    assign dep_chan_data_64_121 = out_chan_dep_data_64;
    assign token_64_121 = token_out_vec_64[20];

    // Process: grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 65, 21, 21) top_hls_deadlock_detect_unit_65 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_65),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_65),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_65),
        .token_in_vec(token_in_vec_65),
        .dl_detect_in(dl_detect_out),
        .origin(origin[65]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_65),
        .out_chan_dep_data(out_chan_dep_data_65),
        .token_out_vec(token_out_vec_65),
        .dl_detect_out(dl_in_vec[65]));

    assign proc_65_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.fifo_B_PE_4_1_x070_blk_n);
    assign proc_65_data_PIPO_blk[0] = 1'b0;
    assign proc_65_start_FIFO_blk[0] = 1'b0;
    assign proc_65_TLF_FIFO_blk[0] = 1'b0;
    assign proc_65_input_sync_blk[0] = 1'b0;
    assign proc_65_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_65[0] = dl_detect_out ? proc_dep_vld_vec_65_reg[0] : (proc_65_data_FIFO_blk[0] | proc_65_data_PIPO_blk[0] | proc_65_start_FIFO_blk[0] | proc_65_TLF_FIFO_blk[0] | proc_65_input_sync_blk[0] | proc_65_output_sync_blk[0]);
    assign proc_65_data_FIFO_blk[1] = 1'b0;
    assign proc_65_data_PIPO_blk[1] = 1'b0;
    assign proc_65_start_FIFO_blk[1] = 1'b0;
    assign proc_65_TLF_FIFO_blk[1] = 1'b0;
    assign proc_65_input_sync_blk[1] = 1'b0;
    assign proc_65_output_sync_blk[1] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[1] = dl_detect_out ? proc_dep_vld_vec_65_reg[1] : (proc_65_data_FIFO_blk[1] | proc_65_data_PIPO_blk[1] | proc_65_start_FIFO_blk[1] | proc_65_TLF_FIFO_blk[1] | proc_65_input_sync_blk[1] | proc_65_output_sync_blk[1]);
    assign proc_65_data_FIFO_blk[2] = 1'b0;
    assign proc_65_data_PIPO_blk[2] = 1'b0;
    assign proc_65_start_FIFO_blk[2] = 1'b0;
    assign proc_65_TLF_FIFO_blk[2] = 1'b0;
    assign proc_65_input_sync_blk[2] = 1'b0;
    assign proc_65_output_sync_blk[2] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[2] = dl_detect_out ? proc_dep_vld_vec_65_reg[2] : (proc_65_data_FIFO_blk[2] | proc_65_data_PIPO_blk[2] | proc_65_start_FIFO_blk[2] | proc_65_TLF_FIFO_blk[2] | proc_65_input_sync_blk[2] | proc_65_output_sync_blk[2]);
    assign proc_65_data_FIFO_blk[3] = 1'b0;
    assign proc_65_data_PIPO_blk[3] = 1'b0;
    assign proc_65_start_FIFO_blk[3] = 1'b0;
    assign proc_65_TLF_FIFO_blk[3] = 1'b0;
    assign proc_65_input_sync_blk[3] = 1'b0;
    assign proc_65_output_sync_blk[3] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[3] = dl_detect_out ? proc_dep_vld_vec_65_reg[3] : (proc_65_data_FIFO_blk[3] | proc_65_data_PIPO_blk[3] | proc_65_start_FIFO_blk[3] | proc_65_TLF_FIFO_blk[3] | proc_65_input_sync_blk[3] | proc_65_output_sync_blk[3]);
    assign proc_65_data_FIFO_blk[4] = 1'b0;
    assign proc_65_data_PIPO_blk[4] = 1'b0;
    assign proc_65_start_FIFO_blk[4] = 1'b0;
    assign proc_65_TLF_FIFO_blk[4] = 1'b0;
    assign proc_65_input_sync_blk[4] = 1'b0;
    assign proc_65_output_sync_blk[4] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[4] = dl_detect_out ? proc_dep_vld_vec_65_reg[4] : (proc_65_data_FIFO_blk[4] | proc_65_data_PIPO_blk[4] | proc_65_start_FIFO_blk[4] | proc_65_TLF_FIFO_blk[4] | proc_65_input_sync_blk[4] | proc_65_output_sync_blk[4]);
    assign proc_65_data_FIFO_blk[5] = 1'b0;
    assign proc_65_data_PIPO_blk[5] = 1'b0;
    assign proc_65_start_FIFO_blk[5] = 1'b0;
    assign proc_65_TLF_FIFO_blk[5] = 1'b0;
    assign proc_65_input_sync_blk[5] = 1'b0;
    assign proc_65_output_sync_blk[5] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[5] = dl_detect_out ? proc_dep_vld_vec_65_reg[5] : (proc_65_data_FIFO_blk[5] | proc_65_data_PIPO_blk[5] | proc_65_start_FIFO_blk[5] | proc_65_TLF_FIFO_blk[5] | proc_65_input_sync_blk[5] | proc_65_output_sync_blk[5]);
    assign proc_65_data_FIFO_blk[6] = 1'b0;
    assign proc_65_data_PIPO_blk[6] = 1'b0;
    assign proc_65_start_FIFO_blk[6] = 1'b0;
    assign proc_65_TLF_FIFO_blk[6] = 1'b0;
    assign proc_65_input_sync_blk[6] = 1'b0;
    assign proc_65_output_sync_blk[6] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[6] = dl_detect_out ? proc_dep_vld_vec_65_reg[6] : (proc_65_data_FIFO_blk[6] | proc_65_data_PIPO_blk[6] | proc_65_start_FIFO_blk[6] | proc_65_TLF_FIFO_blk[6] | proc_65_input_sync_blk[6] | proc_65_output_sync_blk[6]);
    assign proc_65_data_FIFO_blk[7] = 1'b0;
    assign proc_65_data_PIPO_blk[7] = 1'b0;
    assign proc_65_start_FIFO_blk[7] = 1'b0;
    assign proc_65_TLF_FIFO_blk[7] = 1'b0;
    assign proc_65_input_sync_blk[7] = 1'b0;
    assign proc_65_output_sync_blk[7] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[7] = dl_detect_out ? proc_dep_vld_vec_65_reg[7] : (proc_65_data_FIFO_blk[7] | proc_65_data_PIPO_blk[7] | proc_65_start_FIFO_blk[7] | proc_65_TLF_FIFO_blk[7] | proc_65_input_sync_blk[7] | proc_65_output_sync_blk[7]);
    assign proc_65_data_FIFO_blk[8] = 1'b0;
    assign proc_65_data_PIPO_blk[8] = 1'b0;
    assign proc_65_start_FIFO_blk[8] = 1'b0;
    assign proc_65_TLF_FIFO_blk[8] = 1'b0;
    assign proc_65_input_sync_blk[8] = 1'b0;
    assign proc_65_output_sync_blk[8] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[8] = dl_detect_out ? proc_dep_vld_vec_65_reg[8] : (proc_65_data_FIFO_blk[8] | proc_65_data_PIPO_blk[8] | proc_65_start_FIFO_blk[8] | proc_65_TLF_FIFO_blk[8] | proc_65_input_sync_blk[8] | proc_65_output_sync_blk[8]);
    assign proc_65_data_FIFO_blk[9] = 1'b0;
    assign proc_65_data_PIPO_blk[9] = 1'b0;
    assign proc_65_start_FIFO_blk[9] = 1'b0;
    assign proc_65_TLF_FIFO_blk[9] = 1'b0;
    assign proc_65_input_sync_blk[9] = 1'b0;
    assign proc_65_output_sync_blk[9] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[9] = dl_detect_out ? proc_dep_vld_vec_65_reg[9] : (proc_65_data_FIFO_blk[9] | proc_65_data_PIPO_blk[9] | proc_65_start_FIFO_blk[9] | proc_65_TLF_FIFO_blk[9] | proc_65_input_sync_blk[9] | proc_65_output_sync_blk[9]);
    assign proc_65_data_FIFO_blk[10] = 1'b0;
    assign proc_65_data_PIPO_blk[10] = 1'b0;
    assign proc_65_start_FIFO_blk[10] = 1'b0;
    assign proc_65_TLF_FIFO_blk[10] = 1'b0;
    assign proc_65_input_sync_blk[10] = 1'b0;
    assign proc_65_output_sync_blk[10] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[10] = dl_detect_out ? proc_dep_vld_vec_65_reg[10] : (proc_65_data_FIFO_blk[10] | proc_65_data_PIPO_blk[10] | proc_65_start_FIFO_blk[10] | proc_65_TLF_FIFO_blk[10] | proc_65_input_sync_blk[10] | proc_65_output_sync_blk[10]);
    assign proc_65_data_FIFO_blk[11] = 1'b0;
    assign proc_65_data_PIPO_blk[11] = 1'b0;
    assign proc_65_start_FIFO_blk[11] = 1'b0;
    assign proc_65_TLF_FIFO_blk[11] = 1'b0;
    assign proc_65_input_sync_blk[11] = 1'b0;
    assign proc_65_output_sync_blk[11] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[11] = dl_detect_out ? proc_dep_vld_vec_65_reg[11] : (proc_65_data_FIFO_blk[11] | proc_65_data_PIPO_blk[11] | proc_65_start_FIFO_blk[11] | proc_65_TLF_FIFO_blk[11] | proc_65_input_sync_blk[11] | proc_65_output_sync_blk[11]);
    assign proc_65_data_FIFO_blk[12] = 1'b0;
    assign proc_65_data_PIPO_blk[12] = 1'b0;
    assign proc_65_start_FIFO_blk[12] = 1'b0;
    assign proc_65_TLF_FIFO_blk[12] = 1'b0;
    assign proc_65_input_sync_blk[12] = 1'b0;
    assign proc_65_output_sync_blk[12] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[12] = dl_detect_out ? proc_dep_vld_vec_65_reg[12] : (proc_65_data_FIFO_blk[12] | proc_65_data_PIPO_blk[12] | proc_65_start_FIFO_blk[12] | proc_65_TLF_FIFO_blk[12] | proc_65_input_sync_blk[12] | proc_65_output_sync_blk[12]);
    assign proc_65_data_FIFO_blk[13] = 1'b0;
    assign proc_65_data_PIPO_blk[13] = 1'b0;
    assign proc_65_start_FIFO_blk[13] = 1'b0;
    assign proc_65_TLF_FIFO_blk[13] = 1'b0;
    assign proc_65_input_sync_blk[13] = 1'b0;
    assign proc_65_output_sync_blk[13] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[13] = dl_detect_out ? proc_dep_vld_vec_65_reg[13] : (proc_65_data_FIFO_blk[13] | proc_65_data_PIPO_blk[13] | proc_65_start_FIFO_blk[13] | proc_65_TLF_FIFO_blk[13] | proc_65_input_sync_blk[13] | proc_65_output_sync_blk[13]);
    assign proc_65_data_FIFO_blk[14] = 1'b0;
    assign proc_65_data_PIPO_blk[14] = 1'b0;
    assign proc_65_start_FIFO_blk[14] = 1'b0;
    assign proc_65_TLF_FIFO_blk[14] = 1'b0;
    assign proc_65_input_sync_blk[14] = 1'b0;
    assign proc_65_output_sync_blk[14] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[14] = dl_detect_out ? proc_dep_vld_vec_65_reg[14] : (proc_65_data_FIFO_blk[14] | proc_65_data_PIPO_blk[14] | proc_65_start_FIFO_blk[14] | proc_65_TLF_FIFO_blk[14] | proc_65_input_sync_blk[14] | proc_65_output_sync_blk[14]);
    assign proc_65_data_FIFO_blk[15] = 1'b0;
    assign proc_65_data_PIPO_blk[15] = 1'b0;
    assign proc_65_start_FIFO_blk[15] = 1'b0;
    assign proc_65_TLF_FIFO_blk[15] = 1'b0;
    assign proc_65_input_sync_blk[15] = 1'b0;
    assign proc_65_output_sync_blk[15] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[15] = dl_detect_out ? proc_dep_vld_vec_65_reg[15] : (proc_65_data_FIFO_blk[15] | proc_65_data_PIPO_blk[15] | proc_65_start_FIFO_blk[15] | proc_65_TLF_FIFO_blk[15] | proc_65_input_sync_blk[15] | proc_65_output_sync_blk[15]);
    assign proc_65_data_FIFO_blk[16] = 1'b0;
    assign proc_65_data_PIPO_blk[16] = 1'b0;
    assign proc_65_start_FIFO_blk[16] = 1'b0;
    assign proc_65_TLF_FIFO_blk[16] = 1'b0;
    assign proc_65_input_sync_blk[16] = 1'b0;
    assign proc_65_output_sync_blk[16] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[16] = dl_detect_out ? proc_dep_vld_vec_65_reg[16] : (proc_65_data_FIFO_blk[16] | proc_65_data_PIPO_blk[16] | proc_65_start_FIFO_blk[16] | proc_65_TLF_FIFO_blk[16] | proc_65_input_sync_blk[16] | proc_65_output_sync_blk[16]);
    assign proc_65_data_FIFO_blk[17] = 1'b0;
    assign proc_65_data_PIPO_blk[17] = 1'b0;
    assign proc_65_start_FIFO_blk[17] = 1'b0;
    assign proc_65_TLF_FIFO_blk[17] = 1'b0;
    assign proc_65_input_sync_blk[17] = 1'b0;
    assign proc_65_output_sync_blk[17] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[17] = dl_detect_out ? proc_dep_vld_vec_65_reg[17] : (proc_65_data_FIFO_blk[17] | proc_65_data_PIPO_blk[17] | proc_65_start_FIFO_blk[17] | proc_65_TLF_FIFO_blk[17] | proc_65_input_sync_blk[17] | proc_65_output_sync_blk[17]);
    assign proc_65_data_FIFO_blk[18] = 1'b0;
    assign proc_65_data_PIPO_blk[18] = 1'b0;
    assign proc_65_start_FIFO_blk[18] = 1'b0;
    assign proc_65_TLF_FIFO_blk[18] = 1'b0;
    assign proc_65_input_sync_blk[18] = 1'b0;
    assign proc_65_output_sync_blk[18] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[18] = dl_detect_out ? proc_dep_vld_vec_65_reg[18] : (proc_65_data_FIFO_blk[18] | proc_65_data_PIPO_blk[18] | proc_65_start_FIFO_blk[18] | proc_65_TLF_FIFO_blk[18] | proc_65_input_sync_blk[18] | proc_65_output_sync_blk[18]);
    assign proc_65_data_FIFO_blk[19] = 1'b0;
    assign proc_65_data_PIPO_blk[19] = 1'b0;
    assign proc_65_start_FIFO_blk[19] = 1'b0;
    assign proc_65_TLF_FIFO_blk[19] = 1'b0;
    assign proc_65_input_sync_blk[19] = 1'b0;
    assign proc_65_output_sync_blk[19] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[19] = dl_detect_out ? proc_dep_vld_vec_65_reg[19] : (proc_65_data_FIFO_blk[19] | proc_65_data_PIPO_blk[19] | proc_65_start_FIFO_blk[19] | proc_65_TLF_FIFO_blk[19] | proc_65_input_sync_blk[19] | proc_65_output_sync_blk[19]);
    assign proc_65_data_FIFO_blk[20] = 1'b0;
    assign proc_65_data_PIPO_blk[20] = 1'b0;
    assign proc_65_start_FIFO_blk[20] = 1'b0;
    assign proc_65_TLF_FIFO_blk[20] = 1'b0;
    assign proc_65_input_sync_blk[20] = 1'b0;
    assign proc_65_output_sync_blk[20] = 1'b0 | (ap_done_reg_5 & grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_65[20] = dl_detect_out ? proc_dep_vld_vec_65_reg[20] : (proc_65_data_FIFO_blk[20] | proc_65_data_PIPO_blk[20] | proc_65_start_FIFO_blk[20] | proc_65_TLF_FIFO_blk[20] | proc_65_input_sync_blk[20] | proc_65_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_65_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_65_reg <= proc_dep_vld_vec_65;
        end
    end
    assign in_chan_dep_vld_vec_65[0] = dep_chan_vld_53_65;
    assign in_chan_dep_data_vec_65[243 : 0] = dep_chan_data_53_65;
    assign token_in_vec_65[0] = token_53_65;
    assign in_chan_dep_vld_vec_65[1] = dep_chan_vld_60_65;
    assign in_chan_dep_data_vec_65[487 : 244] = dep_chan_data_60_65;
    assign token_in_vec_65[1] = token_60_65;
    assign in_chan_dep_vld_vec_65[2] = dep_chan_vld_61_65;
    assign in_chan_dep_data_vec_65[731 : 488] = dep_chan_data_61_65;
    assign token_in_vec_65[2] = token_61_65;
    assign in_chan_dep_vld_vec_65[3] = dep_chan_vld_62_65;
    assign in_chan_dep_data_vec_65[975 : 732] = dep_chan_data_62_65;
    assign token_in_vec_65[3] = token_62_65;
    assign in_chan_dep_vld_vec_65[4] = dep_chan_vld_63_65;
    assign in_chan_dep_data_vec_65[1219 : 976] = dep_chan_data_63_65;
    assign token_in_vec_65[4] = token_63_65;
    assign in_chan_dep_vld_vec_65[5] = dep_chan_vld_64_65;
    assign in_chan_dep_data_vec_65[1463 : 1220] = dep_chan_data_64_65;
    assign token_in_vec_65[5] = token_64_65;
    assign in_chan_dep_vld_vec_65[6] = dep_chan_vld_66_65;
    assign in_chan_dep_data_vec_65[1707 : 1464] = dep_chan_data_66_65;
    assign token_in_vec_65[6] = token_66_65;
    assign in_chan_dep_vld_vec_65[7] = dep_chan_vld_67_65;
    assign in_chan_dep_data_vec_65[1951 : 1708] = dep_chan_data_67_65;
    assign token_in_vec_65[7] = token_67_65;
    assign in_chan_dep_vld_vec_65[8] = dep_chan_vld_68_65;
    assign in_chan_dep_data_vec_65[2195 : 1952] = dep_chan_data_68_65;
    assign token_in_vec_65[8] = token_68_65;
    assign in_chan_dep_vld_vec_65[9] = dep_chan_vld_69_65;
    assign in_chan_dep_data_vec_65[2439 : 2196] = dep_chan_data_69_65;
    assign token_in_vec_65[9] = token_69_65;
    assign in_chan_dep_vld_vec_65[10] = dep_chan_vld_70_65;
    assign in_chan_dep_data_vec_65[2683 : 2440] = dep_chan_data_70_65;
    assign token_in_vec_65[10] = token_70_65;
    assign in_chan_dep_vld_vec_65[11] = dep_chan_vld_71_65;
    assign in_chan_dep_data_vec_65[2927 : 2684] = dep_chan_data_71_65;
    assign token_in_vec_65[11] = token_71_65;
    assign in_chan_dep_vld_vec_65[12] = dep_chan_vld_72_65;
    assign in_chan_dep_data_vec_65[3171 : 2928] = dep_chan_data_72_65;
    assign token_in_vec_65[12] = token_72_65;
    assign in_chan_dep_vld_vec_65[13] = dep_chan_vld_73_65;
    assign in_chan_dep_data_vec_65[3415 : 3172] = dep_chan_data_73_65;
    assign token_in_vec_65[13] = token_73_65;
    assign in_chan_dep_vld_vec_65[14] = dep_chan_vld_74_65;
    assign in_chan_dep_data_vec_65[3659 : 3416] = dep_chan_data_74_65;
    assign token_in_vec_65[14] = token_74_65;
    assign in_chan_dep_vld_vec_65[15] = dep_chan_vld_75_65;
    assign in_chan_dep_data_vec_65[3903 : 3660] = dep_chan_data_75_65;
    assign token_in_vec_65[15] = token_75_65;
    assign in_chan_dep_vld_vec_65[16] = dep_chan_vld_76_65;
    assign in_chan_dep_data_vec_65[4147 : 3904] = dep_chan_data_76_65;
    assign token_in_vec_65[16] = token_76_65;
    assign in_chan_dep_vld_vec_65[17] = dep_chan_vld_77_65;
    assign in_chan_dep_data_vec_65[4391 : 4148] = dep_chan_data_77_65;
    assign token_in_vec_65[17] = token_77_65;
    assign in_chan_dep_vld_vec_65[18] = dep_chan_vld_78_65;
    assign in_chan_dep_data_vec_65[4635 : 4392] = dep_chan_data_78_65;
    assign token_in_vec_65[18] = token_78_65;
    assign in_chan_dep_vld_vec_65[19] = dep_chan_vld_79_65;
    assign in_chan_dep_data_vec_65[4879 : 4636] = dep_chan_data_79_65;
    assign token_in_vec_65[19] = token_79_65;
    assign in_chan_dep_vld_vec_65[20] = dep_chan_vld_121_65;
    assign in_chan_dep_data_vec_65[5123 : 4880] = dep_chan_data_121_65;
    assign token_in_vec_65[20] = token_121_65;
    assign dep_chan_vld_65_53 = out_chan_dep_vld_vec_65[0];
    assign dep_chan_data_65_53 = out_chan_dep_data_65;
    assign token_65_53 = token_out_vec_65[0];
    assign dep_chan_vld_65_60 = out_chan_dep_vld_vec_65[1];
    assign dep_chan_data_65_60 = out_chan_dep_data_65;
    assign token_65_60 = token_out_vec_65[1];
    assign dep_chan_vld_65_61 = out_chan_dep_vld_vec_65[2];
    assign dep_chan_data_65_61 = out_chan_dep_data_65;
    assign token_65_61 = token_out_vec_65[2];
    assign dep_chan_vld_65_62 = out_chan_dep_vld_vec_65[3];
    assign dep_chan_data_65_62 = out_chan_dep_data_65;
    assign token_65_62 = token_out_vec_65[3];
    assign dep_chan_vld_65_63 = out_chan_dep_vld_vec_65[4];
    assign dep_chan_data_65_63 = out_chan_dep_data_65;
    assign token_65_63 = token_out_vec_65[4];
    assign dep_chan_vld_65_64 = out_chan_dep_vld_vec_65[5];
    assign dep_chan_data_65_64 = out_chan_dep_data_65;
    assign token_65_64 = token_out_vec_65[5];
    assign dep_chan_vld_65_66 = out_chan_dep_vld_vec_65[6];
    assign dep_chan_data_65_66 = out_chan_dep_data_65;
    assign token_65_66 = token_out_vec_65[6];
    assign dep_chan_vld_65_67 = out_chan_dep_vld_vec_65[7];
    assign dep_chan_data_65_67 = out_chan_dep_data_65;
    assign token_65_67 = token_out_vec_65[7];
    assign dep_chan_vld_65_68 = out_chan_dep_vld_vec_65[8];
    assign dep_chan_data_65_68 = out_chan_dep_data_65;
    assign token_65_68 = token_out_vec_65[8];
    assign dep_chan_vld_65_69 = out_chan_dep_vld_vec_65[9];
    assign dep_chan_data_65_69 = out_chan_dep_data_65;
    assign token_65_69 = token_out_vec_65[9];
    assign dep_chan_vld_65_70 = out_chan_dep_vld_vec_65[10];
    assign dep_chan_data_65_70 = out_chan_dep_data_65;
    assign token_65_70 = token_out_vec_65[10];
    assign dep_chan_vld_65_71 = out_chan_dep_vld_vec_65[11];
    assign dep_chan_data_65_71 = out_chan_dep_data_65;
    assign token_65_71 = token_out_vec_65[11];
    assign dep_chan_vld_65_72 = out_chan_dep_vld_vec_65[12];
    assign dep_chan_data_65_72 = out_chan_dep_data_65;
    assign token_65_72 = token_out_vec_65[12];
    assign dep_chan_vld_65_73 = out_chan_dep_vld_vec_65[13];
    assign dep_chan_data_65_73 = out_chan_dep_data_65;
    assign token_65_73 = token_out_vec_65[13];
    assign dep_chan_vld_65_74 = out_chan_dep_vld_vec_65[14];
    assign dep_chan_data_65_74 = out_chan_dep_data_65;
    assign token_65_74 = token_out_vec_65[14];
    assign dep_chan_vld_65_75 = out_chan_dep_vld_vec_65[15];
    assign dep_chan_data_65_75 = out_chan_dep_data_65;
    assign token_65_75 = token_out_vec_65[15];
    assign dep_chan_vld_65_76 = out_chan_dep_vld_vec_65[16];
    assign dep_chan_data_65_76 = out_chan_dep_data_65;
    assign token_65_76 = token_out_vec_65[16];
    assign dep_chan_vld_65_77 = out_chan_dep_vld_vec_65[17];
    assign dep_chan_data_65_77 = out_chan_dep_data_65;
    assign token_65_77 = token_out_vec_65[17];
    assign dep_chan_vld_65_78 = out_chan_dep_vld_vec_65[18];
    assign dep_chan_data_65_78 = out_chan_dep_data_65;
    assign token_65_78 = token_out_vec_65[18];
    assign dep_chan_vld_65_79 = out_chan_dep_vld_vec_65[19];
    assign dep_chan_data_65_79 = out_chan_dep_data_65;
    assign token_65_79 = token_out_vec_65[19];
    assign dep_chan_vld_65_121 = out_chan_dep_vld_vec_65[20];
    assign dep_chan_data_65_121 = out_chan_dep_data_65;
    assign token_65_121 = token_out_vec_65[20];

    // Process: grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 66, 21, 21) top_hls_deadlock_detect_unit_66 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_66),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_66),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_66),
        .token_in_vec(token_in_vec_66),
        .dl_detect_in(dl_detect_out),
        .origin(origin[66]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_66),
        .out_chan_dep_data(out_chan_dep_data_66),
        .token_out_vec(token_out_vec_66),
        .dl_detect_out(dl_in_vec[66]));

    assign proc_66_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.fifo_B_PE_4_2_x075_blk_n);
    assign proc_66_data_PIPO_blk[0] = 1'b0;
    assign proc_66_start_FIFO_blk[0] = 1'b0;
    assign proc_66_TLF_FIFO_blk[0] = 1'b0;
    assign proc_66_input_sync_blk[0] = 1'b0;
    assign proc_66_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_66[0] = dl_detect_out ? proc_dep_vld_vec_66_reg[0] : (proc_66_data_FIFO_blk[0] | proc_66_data_PIPO_blk[0] | proc_66_start_FIFO_blk[0] | proc_66_TLF_FIFO_blk[0] | proc_66_input_sync_blk[0] | proc_66_output_sync_blk[0]);
    assign proc_66_data_FIFO_blk[1] = 1'b0;
    assign proc_66_data_PIPO_blk[1] = 1'b0;
    assign proc_66_start_FIFO_blk[1] = 1'b0;
    assign proc_66_TLF_FIFO_blk[1] = 1'b0;
    assign proc_66_input_sync_blk[1] = 1'b0;
    assign proc_66_output_sync_blk[1] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[1] = dl_detect_out ? proc_dep_vld_vec_66_reg[1] : (proc_66_data_FIFO_blk[1] | proc_66_data_PIPO_blk[1] | proc_66_start_FIFO_blk[1] | proc_66_TLF_FIFO_blk[1] | proc_66_input_sync_blk[1] | proc_66_output_sync_blk[1]);
    assign proc_66_data_FIFO_blk[2] = 1'b0;
    assign proc_66_data_PIPO_blk[2] = 1'b0;
    assign proc_66_start_FIFO_blk[2] = 1'b0;
    assign proc_66_TLF_FIFO_blk[2] = 1'b0;
    assign proc_66_input_sync_blk[2] = 1'b0;
    assign proc_66_output_sync_blk[2] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[2] = dl_detect_out ? proc_dep_vld_vec_66_reg[2] : (proc_66_data_FIFO_blk[2] | proc_66_data_PIPO_blk[2] | proc_66_start_FIFO_blk[2] | proc_66_TLF_FIFO_blk[2] | proc_66_input_sync_blk[2] | proc_66_output_sync_blk[2]);
    assign proc_66_data_FIFO_blk[3] = 1'b0;
    assign proc_66_data_PIPO_blk[3] = 1'b0;
    assign proc_66_start_FIFO_blk[3] = 1'b0;
    assign proc_66_TLF_FIFO_blk[3] = 1'b0;
    assign proc_66_input_sync_blk[3] = 1'b0;
    assign proc_66_output_sync_blk[3] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[3] = dl_detect_out ? proc_dep_vld_vec_66_reg[3] : (proc_66_data_FIFO_blk[3] | proc_66_data_PIPO_blk[3] | proc_66_start_FIFO_blk[3] | proc_66_TLF_FIFO_blk[3] | proc_66_input_sync_blk[3] | proc_66_output_sync_blk[3]);
    assign proc_66_data_FIFO_blk[4] = 1'b0;
    assign proc_66_data_PIPO_blk[4] = 1'b0;
    assign proc_66_start_FIFO_blk[4] = 1'b0;
    assign proc_66_TLF_FIFO_blk[4] = 1'b0;
    assign proc_66_input_sync_blk[4] = 1'b0;
    assign proc_66_output_sync_blk[4] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[4] = dl_detect_out ? proc_dep_vld_vec_66_reg[4] : (proc_66_data_FIFO_blk[4] | proc_66_data_PIPO_blk[4] | proc_66_start_FIFO_blk[4] | proc_66_TLF_FIFO_blk[4] | proc_66_input_sync_blk[4] | proc_66_output_sync_blk[4]);
    assign proc_66_data_FIFO_blk[5] = 1'b0;
    assign proc_66_data_PIPO_blk[5] = 1'b0;
    assign proc_66_start_FIFO_blk[5] = 1'b0;
    assign proc_66_TLF_FIFO_blk[5] = 1'b0;
    assign proc_66_input_sync_blk[5] = 1'b0;
    assign proc_66_output_sync_blk[5] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[5] = dl_detect_out ? proc_dep_vld_vec_66_reg[5] : (proc_66_data_FIFO_blk[5] | proc_66_data_PIPO_blk[5] | proc_66_start_FIFO_blk[5] | proc_66_TLF_FIFO_blk[5] | proc_66_input_sync_blk[5] | proc_66_output_sync_blk[5]);
    assign proc_66_data_FIFO_blk[6] = 1'b0;
    assign proc_66_data_PIPO_blk[6] = 1'b0;
    assign proc_66_start_FIFO_blk[6] = 1'b0;
    assign proc_66_TLF_FIFO_blk[6] = 1'b0;
    assign proc_66_input_sync_blk[6] = 1'b0;
    assign proc_66_output_sync_blk[6] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[6] = dl_detect_out ? proc_dep_vld_vec_66_reg[6] : (proc_66_data_FIFO_blk[6] | proc_66_data_PIPO_blk[6] | proc_66_start_FIFO_blk[6] | proc_66_TLF_FIFO_blk[6] | proc_66_input_sync_blk[6] | proc_66_output_sync_blk[6]);
    assign proc_66_data_FIFO_blk[7] = 1'b0;
    assign proc_66_data_PIPO_blk[7] = 1'b0;
    assign proc_66_start_FIFO_blk[7] = 1'b0;
    assign proc_66_TLF_FIFO_blk[7] = 1'b0;
    assign proc_66_input_sync_blk[7] = 1'b0;
    assign proc_66_output_sync_blk[7] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[7] = dl_detect_out ? proc_dep_vld_vec_66_reg[7] : (proc_66_data_FIFO_blk[7] | proc_66_data_PIPO_blk[7] | proc_66_start_FIFO_blk[7] | proc_66_TLF_FIFO_blk[7] | proc_66_input_sync_blk[7] | proc_66_output_sync_blk[7]);
    assign proc_66_data_FIFO_blk[8] = 1'b0;
    assign proc_66_data_PIPO_blk[8] = 1'b0;
    assign proc_66_start_FIFO_blk[8] = 1'b0;
    assign proc_66_TLF_FIFO_blk[8] = 1'b0;
    assign proc_66_input_sync_blk[8] = 1'b0;
    assign proc_66_output_sync_blk[8] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[8] = dl_detect_out ? proc_dep_vld_vec_66_reg[8] : (proc_66_data_FIFO_blk[8] | proc_66_data_PIPO_blk[8] | proc_66_start_FIFO_blk[8] | proc_66_TLF_FIFO_blk[8] | proc_66_input_sync_blk[8] | proc_66_output_sync_blk[8]);
    assign proc_66_data_FIFO_blk[9] = 1'b0;
    assign proc_66_data_PIPO_blk[9] = 1'b0;
    assign proc_66_start_FIFO_blk[9] = 1'b0;
    assign proc_66_TLF_FIFO_blk[9] = 1'b0;
    assign proc_66_input_sync_blk[9] = 1'b0;
    assign proc_66_output_sync_blk[9] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[9] = dl_detect_out ? proc_dep_vld_vec_66_reg[9] : (proc_66_data_FIFO_blk[9] | proc_66_data_PIPO_blk[9] | proc_66_start_FIFO_blk[9] | proc_66_TLF_FIFO_blk[9] | proc_66_input_sync_blk[9] | proc_66_output_sync_blk[9]);
    assign proc_66_data_FIFO_blk[10] = 1'b0;
    assign proc_66_data_PIPO_blk[10] = 1'b0;
    assign proc_66_start_FIFO_blk[10] = 1'b0;
    assign proc_66_TLF_FIFO_blk[10] = 1'b0;
    assign proc_66_input_sync_blk[10] = 1'b0;
    assign proc_66_output_sync_blk[10] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[10] = dl_detect_out ? proc_dep_vld_vec_66_reg[10] : (proc_66_data_FIFO_blk[10] | proc_66_data_PIPO_blk[10] | proc_66_start_FIFO_blk[10] | proc_66_TLF_FIFO_blk[10] | proc_66_input_sync_blk[10] | proc_66_output_sync_blk[10]);
    assign proc_66_data_FIFO_blk[11] = 1'b0;
    assign proc_66_data_PIPO_blk[11] = 1'b0;
    assign proc_66_start_FIFO_blk[11] = 1'b0;
    assign proc_66_TLF_FIFO_blk[11] = 1'b0;
    assign proc_66_input_sync_blk[11] = 1'b0;
    assign proc_66_output_sync_blk[11] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[11] = dl_detect_out ? proc_dep_vld_vec_66_reg[11] : (proc_66_data_FIFO_blk[11] | proc_66_data_PIPO_blk[11] | proc_66_start_FIFO_blk[11] | proc_66_TLF_FIFO_blk[11] | proc_66_input_sync_blk[11] | proc_66_output_sync_blk[11]);
    assign proc_66_data_FIFO_blk[12] = 1'b0;
    assign proc_66_data_PIPO_blk[12] = 1'b0;
    assign proc_66_start_FIFO_blk[12] = 1'b0;
    assign proc_66_TLF_FIFO_blk[12] = 1'b0;
    assign proc_66_input_sync_blk[12] = 1'b0;
    assign proc_66_output_sync_blk[12] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[12] = dl_detect_out ? proc_dep_vld_vec_66_reg[12] : (proc_66_data_FIFO_blk[12] | proc_66_data_PIPO_blk[12] | proc_66_start_FIFO_blk[12] | proc_66_TLF_FIFO_blk[12] | proc_66_input_sync_blk[12] | proc_66_output_sync_blk[12]);
    assign proc_66_data_FIFO_blk[13] = 1'b0;
    assign proc_66_data_PIPO_blk[13] = 1'b0;
    assign proc_66_start_FIFO_blk[13] = 1'b0;
    assign proc_66_TLF_FIFO_blk[13] = 1'b0;
    assign proc_66_input_sync_blk[13] = 1'b0;
    assign proc_66_output_sync_blk[13] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[13] = dl_detect_out ? proc_dep_vld_vec_66_reg[13] : (proc_66_data_FIFO_blk[13] | proc_66_data_PIPO_blk[13] | proc_66_start_FIFO_blk[13] | proc_66_TLF_FIFO_blk[13] | proc_66_input_sync_blk[13] | proc_66_output_sync_blk[13]);
    assign proc_66_data_FIFO_blk[14] = 1'b0;
    assign proc_66_data_PIPO_blk[14] = 1'b0;
    assign proc_66_start_FIFO_blk[14] = 1'b0;
    assign proc_66_TLF_FIFO_blk[14] = 1'b0;
    assign proc_66_input_sync_blk[14] = 1'b0;
    assign proc_66_output_sync_blk[14] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[14] = dl_detect_out ? proc_dep_vld_vec_66_reg[14] : (proc_66_data_FIFO_blk[14] | proc_66_data_PIPO_blk[14] | proc_66_start_FIFO_blk[14] | proc_66_TLF_FIFO_blk[14] | proc_66_input_sync_blk[14] | proc_66_output_sync_blk[14]);
    assign proc_66_data_FIFO_blk[15] = 1'b0;
    assign proc_66_data_PIPO_blk[15] = 1'b0;
    assign proc_66_start_FIFO_blk[15] = 1'b0;
    assign proc_66_TLF_FIFO_blk[15] = 1'b0;
    assign proc_66_input_sync_blk[15] = 1'b0;
    assign proc_66_output_sync_blk[15] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[15] = dl_detect_out ? proc_dep_vld_vec_66_reg[15] : (proc_66_data_FIFO_blk[15] | proc_66_data_PIPO_blk[15] | proc_66_start_FIFO_blk[15] | proc_66_TLF_FIFO_blk[15] | proc_66_input_sync_blk[15] | proc_66_output_sync_blk[15]);
    assign proc_66_data_FIFO_blk[16] = 1'b0;
    assign proc_66_data_PIPO_blk[16] = 1'b0;
    assign proc_66_start_FIFO_blk[16] = 1'b0;
    assign proc_66_TLF_FIFO_blk[16] = 1'b0;
    assign proc_66_input_sync_blk[16] = 1'b0;
    assign proc_66_output_sync_blk[16] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[16] = dl_detect_out ? proc_dep_vld_vec_66_reg[16] : (proc_66_data_FIFO_blk[16] | proc_66_data_PIPO_blk[16] | proc_66_start_FIFO_blk[16] | proc_66_TLF_FIFO_blk[16] | proc_66_input_sync_blk[16] | proc_66_output_sync_blk[16]);
    assign proc_66_data_FIFO_blk[17] = 1'b0;
    assign proc_66_data_PIPO_blk[17] = 1'b0;
    assign proc_66_start_FIFO_blk[17] = 1'b0;
    assign proc_66_TLF_FIFO_blk[17] = 1'b0;
    assign proc_66_input_sync_blk[17] = 1'b0;
    assign proc_66_output_sync_blk[17] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[17] = dl_detect_out ? proc_dep_vld_vec_66_reg[17] : (proc_66_data_FIFO_blk[17] | proc_66_data_PIPO_blk[17] | proc_66_start_FIFO_blk[17] | proc_66_TLF_FIFO_blk[17] | proc_66_input_sync_blk[17] | proc_66_output_sync_blk[17]);
    assign proc_66_data_FIFO_blk[18] = 1'b0;
    assign proc_66_data_PIPO_blk[18] = 1'b0;
    assign proc_66_start_FIFO_blk[18] = 1'b0;
    assign proc_66_TLF_FIFO_blk[18] = 1'b0;
    assign proc_66_input_sync_blk[18] = 1'b0;
    assign proc_66_output_sync_blk[18] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[18] = dl_detect_out ? proc_dep_vld_vec_66_reg[18] : (proc_66_data_FIFO_blk[18] | proc_66_data_PIPO_blk[18] | proc_66_start_FIFO_blk[18] | proc_66_TLF_FIFO_blk[18] | proc_66_input_sync_blk[18] | proc_66_output_sync_blk[18]);
    assign proc_66_data_FIFO_blk[19] = 1'b0;
    assign proc_66_data_PIPO_blk[19] = 1'b0;
    assign proc_66_start_FIFO_blk[19] = 1'b0;
    assign proc_66_TLF_FIFO_blk[19] = 1'b0;
    assign proc_66_input_sync_blk[19] = 1'b0;
    assign proc_66_output_sync_blk[19] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[19] = dl_detect_out ? proc_dep_vld_vec_66_reg[19] : (proc_66_data_FIFO_blk[19] | proc_66_data_PIPO_blk[19] | proc_66_start_FIFO_blk[19] | proc_66_TLF_FIFO_blk[19] | proc_66_input_sync_blk[19] | proc_66_output_sync_blk[19]);
    assign proc_66_data_FIFO_blk[20] = 1'b0;
    assign proc_66_data_PIPO_blk[20] = 1'b0;
    assign proc_66_start_FIFO_blk[20] = 1'b0;
    assign proc_66_TLF_FIFO_blk[20] = 1'b0;
    assign proc_66_input_sync_blk[20] = 1'b0;
    assign proc_66_output_sync_blk[20] = 1'b0 | (ap_done_reg_6 & grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_66[20] = dl_detect_out ? proc_dep_vld_vec_66_reg[20] : (proc_66_data_FIFO_blk[20] | proc_66_data_PIPO_blk[20] | proc_66_start_FIFO_blk[20] | proc_66_TLF_FIFO_blk[20] | proc_66_input_sync_blk[20] | proc_66_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_66_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_66_reg <= proc_dep_vld_vec_66;
        end
    end
    assign in_chan_dep_vld_vec_66[0] = dep_chan_vld_54_66;
    assign in_chan_dep_data_vec_66[243 : 0] = dep_chan_data_54_66;
    assign token_in_vec_66[0] = token_54_66;
    assign in_chan_dep_vld_vec_66[1] = dep_chan_vld_60_66;
    assign in_chan_dep_data_vec_66[487 : 244] = dep_chan_data_60_66;
    assign token_in_vec_66[1] = token_60_66;
    assign in_chan_dep_vld_vec_66[2] = dep_chan_vld_61_66;
    assign in_chan_dep_data_vec_66[731 : 488] = dep_chan_data_61_66;
    assign token_in_vec_66[2] = token_61_66;
    assign in_chan_dep_vld_vec_66[3] = dep_chan_vld_62_66;
    assign in_chan_dep_data_vec_66[975 : 732] = dep_chan_data_62_66;
    assign token_in_vec_66[3] = token_62_66;
    assign in_chan_dep_vld_vec_66[4] = dep_chan_vld_63_66;
    assign in_chan_dep_data_vec_66[1219 : 976] = dep_chan_data_63_66;
    assign token_in_vec_66[4] = token_63_66;
    assign in_chan_dep_vld_vec_66[5] = dep_chan_vld_64_66;
    assign in_chan_dep_data_vec_66[1463 : 1220] = dep_chan_data_64_66;
    assign token_in_vec_66[5] = token_64_66;
    assign in_chan_dep_vld_vec_66[6] = dep_chan_vld_65_66;
    assign in_chan_dep_data_vec_66[1707 : 1464] = dep_chan_data_65_66;
    assign token_in_vec_66[6] = token_65_66;
    assign in_chan_dep_vld_vec_66[7] = dep_chan_vld_67_66;
    assign in_chan_dep_data_vec_66[1951 : 1708] = dep_chan_data_67_66;
    assign token_in_vec_66[7] = token_67_66;
    assign in_chan_dep_vld_vec_66[8] = dep_chan_vld_68_66;
    assign in_chan_dep_data_vec_66[2195 : 1952] = dep_chan_data_68_66;
    assign token_in_vec_66[8] = token_68_66;
    assign in_chan_dep_vld_vec_66[9] = dep_chan_vld_69_66;
    assign in_chan_dep_data_vec_66[2439 : 2196] = dep_chan_data_69_66;
    assign token_in_vec_66[9] = token_69_66;
    assign in_chan_dep_vld_vec_66[10] = dep_chan_vld_70_66;
    assign in_chan_dep_data_vec_66[2683 : 2440] = dep_chan_data_70_66;
    assign token_in_vec_66[10] = token_70_66;
    assign in_chan_dep_vld_vec_66[11] = dep_chan_vld_71_66;
    assign in_chan_dep_data_vec_66[2927 : 2684] = dep_chan_data_71_66;
    assign token_in_vec_66[11] = token_71_66;
    assign in_chan_dep_vld_vec_66[12] = dep_chan_vld_72_66;
    assign in_chan_dep_data_vec_66[3171 : 2928] = dep_chan_data_72_66;
    assign token_in_vec_66[12] = token_72_66;
    assign in_chan_dep_vld_vec_66[13] = dep_chan_vld_73_66;
    assign in_chan_dep_data_vec_66[3415 : 3172] = dep_chan_data_73_66;
    assign token_in_vec_66[13] = token_73_66;
    assign in_chan_dep_vld_vec_66[14] = dep_chan_vld_74_66;
    assign in_chan_dep_data_vec_66[3659 : 3416] = dep_chan_data_74_66;
    assign token_in_vec_66[14] = token_74_66;
    assign in_chan_dep_vld_vec_66[15] = dep_chan_vld_75_66;
    assign in_chan_dep_data_vec_66[3903 : 3660] = dep_chan_data_75_66;
    assign token_in_vec_66[15] = token_75_66;
    assign in_chan_dep_vld_vec_66[16] = dep_chan_vld_76_66;
    assign in_chan_dep_data_vec_66[4147 : 3904] = dep_chan_data_76_66;
    assign token_in_vec_66[16] = token_76_66;
    assign in_chan_dep_vld_vec_66[17] = dep_chan_vld_77_66;
    assign in_chan_dep_data_vec_66[4391 : 4148] = dep_chan_data_77_66;
    assign token_in_vec_66[17] = token_77_66;
    assign in_chan_dep_vld_vec_66[18] = dep_chan_vld_78_66;
    assign in_chan_dep_data_vec_66[4635 : 4392] = dep_chan_data_78_66;
    assign token_in_vec_66[18] = token_78_66;
    assign in_chan_dep_vld_vec_66[19] = dep_chan_vld_79_66;
    assign in_chan_dep_data_vec_66[4879 : 4636] = dep_chan_data_79_66;
    assign token_in_vec_66[19] = token_79_66;
    assign in_chan_dep_vld_vec_66[20] = dep_chan_vld_121_66;
    assign in_chan_dep_data_vec_66[5123 : 4880] = dep_chan_data_121_66;
    assign token_in_vec_66[20] = token_121_66;
    assign dep_chan_vld_66_54 = out_chan_dep_vld_vec_66[0];
    assign dep_chan_data_66_54 = out_chan_dep_data_66;
    assign token_66_54 = token_out_vec_66[0];
    assign dep_chan_vld_66_60 = out_chan_dep_vld_vec_66[1];
    assign dep_chan_data_66_60 = out_chan_dep_data_66;
    assign token_66_60 = token_out_vec_66[1];
    assign dep_chan_vld_66_61 = out_chan_dep_vld_vec_66[2];
    assign dep_chan_data_66_61 = out_chan_dep_data_66;
    assign token_66_61 = token_out_vec_66[2];
    assign dep_chan_vld_66_62 = out_chan_dep_vld_vec_66[3];
    assign dep_chan_data_66_62 = out_chan_dep_data_66;
    assign token_66_62 = token_out_vec_66[3];
    assign dep_chan_vld_66_63 = out_chan_dep_vld_vec_66[4];
    assign dep_chan_data_66_63 = out_chan_dep_data_66;
    assign token_66_63 = token_out_vec_66[4];
    assign dep_chan_vld_66_64 = out_chan_dep_vld_vec_66[5];
    assign dep_chan_data_66_64 = out_chan_dep_data_66;
    assign token_66_64 = token_out_vec_66[5];
    assign dep_chan_vld_66_65 = out_chan_dep_vld_vec_66[6];
    assign dep_chan_data_66_65 = out_chan_dep_data_66;
    assign token_66_65 = token_out_vec_66[6];
    assign dep_chan_vld_66_67 = out_chan_dep_vld_vec_66[7];
    assign dep_chan_data_66_67 = out_chan_dep_data_66;
    assign token_66_67 = token_out_vec_66[7];
    assign dep_chan_vld_66_68 = out_chan_dep_vld_vec_66[8];
    assign dep_chan_data_66_68 = out_chan_dep_data_66;
    assign token_66_68 = token_out_vec_66[8];
    assign dep_chan_vld_66_69 = out_chan_dep_vld_vec_66[9];
    assign dep_chan_data_66_69 = out_chan_dep_data_66;
    assign token_66_69 = token_out_vec_66[9];
    assign dep_chan_vld_66_70 = out_chan_dep_vld_vec_66[10];
    assign dep_chan_data_66_70 = out_chan_dep_data_66;
    assign token_66_70 = token_out_vec_66[10];
    assign dep_chan_vld_66_71 = out_chan_dep_vld_vec_66[11];
    assign dep_chan_data_66_71 = out_chan_dep_data_66;
    assign token_66_71 = token_out_vec_66[11];
    assign dep_chan_vld_66_72 = out_chan_dep_vld_vec_66[12];
    assign dep_chan_data_66_72 = out_chan_dep_data_66;
    assign token_66_72 = token_out_vec_66[12];
    assign dep_chan_vld_66_73 = out_chan_dep_vld_vec_66[13];
    assign dep_chan_data_66_73 = out_chan_dep_data_66;
    assign token_66_73 = token_out_vec_66[13];
    assign dep_chan_vld_66_74 = out_chan_dep_vld_vec_66[14];
    assign dep_chan_data_66_74 = out_chan_dep_data_66;
    assign token_66_74 = token_out_vec_66[14];
    assign dep_chan_vld_66_75 = out_chan_dep_vld_vec_66[15];
    assign dep_chan_data_66_75 = out_chan_dep_data_66;
    assign token_66_75 = token_out_vec_66[15];
    assign dep_chan_vld_66_76 = out_chan_dep_vld_vec_66[16];
    assign dep_chan_data_66_76 = out_chan_dep_data_66;
    assign token_66_76 = token_out_vec_66[16];
    assign dep_chan_vld_66_77 = out_chan_dep_vld_vec_66[17];
    assign dep_chan_data_66_77 = out_chan_dep_data_66;
    assign token_66_77 = token_out_vec_66[17];
    assign dep_chan_vld_66_78 = out_chan_dep_vld_vec_66[18];
    assign dep_chan_data_66_78 = out_chan_dep_data_66;
    assign token_66_78 = token_out_vec_66[18];
    assign dep_chan_vld_66_79 = out_chan_dep_vld_vec_66[19];
    assign dep_chan_data_66_79 = out_chan_dep_data_66;
    assign token_66_79 = token_out_vec_66[19];
    assign dep_chan_vld_66_121 = out_chan_dep_vld_vec_66[20];
    assign dep_chan_data_66_121 = out_chan_dep_data_66;
    assign token_66_121 = token_out_vec_66[20];

    // Process: grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0
    top_hls_deadlock_detect_unit #(244, 67, 21, 21) top_hls_deadlock_detect_unit_67 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_67),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_67),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_67),
        .token_in_vec(token_in_vec_67),
        .dl_detect_in(dl_detect_out),
        .origin(origin[67]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_67),
        .out_chan_dep_data(out_chan_dep_data_67),
        .token_out_vec(token_out_vec_67),
        .dl_detect_out(dl_in_vec[67]));

    assign proc_67_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.fifo_B_PE_4_3_x080_blk_n);
    assign proc_67_data_PIPO_blk[0] = 1'b0;
    assign proc_67_start_FIFO_blk[0] = 1'b0;
    assign proc_67_TLF_FIFO_blk[0] = 1'b0;
    assign proc_67_input_sync_blk[0] = 1'b0;
    assign proc_67_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_67[0] = dl_detect_out ? proc_dep_vld_vec_67_reg[0] : (proc_67_data_FIFO_blk[0] | proc_67_data_PIPO_blk[0] | proc_67_start_FIFO_blk[0] | proc_67_TLF_FIFO_blk[0] | proc_67_input_sync_blk[0] | proc_67_output_sync_blk[0]);
    assign proc_67_data_FIFO_blk[1] = 1'b0;
    assign proc_67_data_PIPO_blk[1] = 1'b0;
    assign proc_67_start_FIFO_blk[1] = 1'b0;
    assign proc_67_TLF_FIFO_blk[1] = 1'b0;
    assign proc_67_input_sync_blk[1] = 1'b0;
    assign proc_67_output_sync_blk[1] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[1] = dl_detect_out ? proc_dep_vld_vec_67_reg[1] : (proc_67_data_FIFO_blk[1] | proc_67_data_PIPO_blk[1] | proc_67_start_FIFO_blk[1] | proc_67_TLF_FIFO_blk[1] | proc_67_input_sync_blk[1] | proc_67_output_sync_blk[1]);
    assign proc_67_data_FIFO_blk[2] = 1'b0;
    assign proc_67_data_PIPO_blk[2] = 1'b0;
    assign proc_67_start_FIFO_blk[2] = 1'b0;
    assign proc_67_TLF_FIFO_blk[2] = 1'b0;
    assign proc_67_input_sync_blk[2] = 1'b0;
    assign proc_67_output_sync_blk[2] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[2] = dl_detect_out ? proc_dep_vld_vec_67_reg[2] : (proc_67_data_FIFO_blk[2] | proc_67_data_PIPO_blk[2] | proc_67_start_FIFO_blk[2] | proc_67_TLF_FIFO_blk[2] | proc_67_input_sync_blk[2] | proc_67_output_sync_blk[2]);
    assign proc_67_data_FIFO_blk[3] = 1'b0;
    assign proc_67_data_PIPO_blk[3] = 1'b0;
    assign proc_67_start_FIFO_blk[3] = 1'b0;
    assign proc_67_TLF_FIFO_blk[3] = 1'b0;
    assign proc_67_input_sync_blk[3] = 1'b0;
    assign proc_67_output_sync_blk[3] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[3] = dl_detect_out ? proc_dep_vld_vec_67_reg[3] : (proc_67_data_FIFO_blk[3] | proc_67_data_PIPO_blk[3] | proc_67_start_FIFO_blk[3] | proc_67_TLF_FIFO_blk[3] | proc_67_input_sync_blk[3] | proc_67_output_sync_blk[3]);
    assign proc_67_data_FIFO_blk[4] = 1'b0;
    assign proc_67_data_PIPO_blk[4] = 1'b0;
    assign proc_67_start_FIFO_blk[4] = 1'b0;
    assign proc_67_TLF_FIFO_blk[4] = 1'b0;
    assign proc_67_input_sync_blk[4] = 1'b0;
    assign proc_67_output_sync_blk[4] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[4] = dl_detect_out ? proc_dep_vld_vec_67_reg[4] : (proc_67_data_FIFO_blk[4] | proc_67_data_PIPO_blk[4] | proc_67_start_FIFO_blk[4] | proc_67_TLF_FIFO_blk[4] | proc_67_input_sync_blk[4] | proc_67_output_sync_blk[4]);
    assign proc_67_data_FIFO_blk[5] = 1'b0;
    assign proc_67_data_PIPO_blk[5] = 1'b0;
    assign proc_67_start_FIFO_blk[5] = 1'b0;
    assign proc_67_TLF_FIFO_blk[5] = 1'b0;
    assign proc_67_input_sync_blk[5] = 1'b0;
    assign proc_67_output_sync_blk[5] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[5] = dl_detect_out ? proc_dep_vld_vec_67_reg[5] : (proc_67_data_FIFO_blk[5] | proc_67_data_PIPO_blk[5] | proc_67_start_FIFO_blk[5] | proc_67_TLF_FIFO_blk[5] | proc_67_input_sync_blk[5] | proc_67_output_sync_blk[5]);
    assign proc_67_data_FIFO_blk[6] = 1'b0;
    assign proc_67_data_PIPO_blk[6] = 1'b0;
    assign proc_67_start_FIFO_blk[6] = 1'b0;
    assign proc_67_TLF_FIFO_blk[6] = 1'b0;
    assign proc_67_input_sync_blk[6] = 1'b0;
    assign proc_67_output_sync_blk[6] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[6] = dl_detect_out ? proc_dep_vld_vec_67_reg[6] : (proc_67_data_FIFO_blk[6] | proc_67_data_PIPO_blk[6] | proc_67_start_FIFO_blk[6] | proc_67_TLF_FIFO_blk[6] | proc_67_input_sync_blk[6] | proc_67_output_sync_blk[6]);
    assign proc_67_data_FIFO_blk[7] = 1'b0;
    assign proc_67_data_PIPO_blk[7] = 1'b0;
    assign proc_67_start_FIFO_blk[7] = 1'b0;
    assign proc_67_TLF_FIFO_blk[7] = 1'b0;
    assign proc_67_input_sync_blk[7] = 1'b0;
    assign proc_67_output_sync_blk[7] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[7] = dl_detect_out ? proc_dep_vld_vec_67_reg[7] : (proc_67_data_FIFO_blk[7] | proc_67_data_PIPO_blk[7] | proc_67_start_FIFO_blk[7] | proc_67_TLF_FIFO_blk[7] | proc_67_input_sync_blk[7] | proc_67_output_sync_blk[7]);
    assign proc_67_data_FIFO_blk[8] = 1'b0;
    assign proc_67_data_PIPO_blk[8] = 1'b0;
    assign proc_67_start_FIFO_blk[8] = 1'b0;
    assign proc_67_TLF_FIFO_blk[8] = 1'b0;
    assign proc_67_input_sync_blk[8] = 1'b0;
    assign proc_67_output_sync_blk[8] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[8] = dl_detect_out ? proc_dep_vld_vec_67_reg[8] : (proc_67_data_FIFO_blk[8] | proc_67_data_PIPO_blk[8] | proc_67_start_FIFO_blk[8] | proc_67_TLF_FIFO_blk[8] | proc_67_input_sync_blk[8] | proc_67_output_sync_blk[8]);
    assign proc_67_data_FIFO_blk[9] = 1'b0;
    assign proc_67_data_PIPO_blk[9] = 1'b0;
    assign proc_67_start_FIFO_blk[9] = 1'b0;
    assign proc_67_TLF_FIFO_blk[9] = 1'b0;
    assign proc_67_input_sync_blk[9] = 1'b0;
    assign proc_67_output_sync_blk[9] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[9] = dl_detect_out ? proc_dep_vld_vec_67_reg[9] : (proc_67_data_FIFO_blk[9] | proc_67_data_PIPO_blk[9] | proc_67_start_FIFO_blk[9] | proc_67_TLF_FIFO_blk[9] | proc_67_input_sync_blk[9] | proc_67_output_sync_blk[9]);
    assign proc_67_data_FIFO_blk[10] = 1'b0;
    assign proc_67_data_PIPO_blk[10] = 1'b0;
    assign proc_67_start_FIFO_blk[10] = 1'b0;
    assign proc_67_TLF_FIFO_blk[10] = 1'b0;
    assign proc_67_input_sync_blk[10] = 1'b0;
    assign proc_67_output_sync_blk[10] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[10] = dl_detect_out ? proc_dep_vld_vec_67_reg[10] : (proc_67_data_FIFO_blk[10] | proc_67_data_PIPO_blk[10] | proc_67_start_FIFO_blk[10] | proc_67_TLF_FIFO_blk[10] | proc_67_input_sync_blk[10] | proc_67_output_sync_blk[10]);
    assign proc_67_data_FIFO_blk[11] = 1'b0;
    assign proc_67_data_PIPO_blk[11] = 1'b0;
    assign proc_67_start_FIFO_blk[11] = 1'b0;
    assign proc_67_TLF_FIFO_blk[11] = 1'b0;
    assign proc_67_input_sync_blk[11] = 1'b0;
    assign proc_67_output_sync_blk[11] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[11] = dl_detect_out ? proc_dep_vld_vec_67_reg[11] : (proc_67_data_FIFO_blk[11] | proc_67_data_PIPO_blk[11] | proc_67_start_FIFO_blk[11] | proc_67_TLF_FIFO_blk[11] | proc_67_input_sync_blk[11] | proc_67_output_sync_blk[11]);
    assign proc_67_data_FIFO_blk[12] = 1'b0;
    assign proc_67_data_PIPO_blk[12] = 1'b0;
    assign proc_67_start_FIFO_blk[12] = 1'b0;
    assign proc_67_TLF_FIFO_blk[12] = 1'b0;
    assign proc_67_input_sync_blk[12] = 1'b0;
    assign proc_67_output_sync_blk[12] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[12] = dl_detect_out ? proc_dep_vld_vec_67_reg[12] : (proc_67_data_FIFO_blk[12] | proc_67_data_PIPO_blk[12] | proc_67_start_FIFO_blk[12] | proc_67_TLF_FIFO_blk[12] | proc_67_input_sync_blk[12] | proc_67_output_sync_blk[12]);
    assign proc_67_data_FIFO_blk[13] = 1'b0;
    assign proc_67_data_PIPO_blk[13] = 1'b0;
    assign proc_67_start_FIFO_blk[13] = 1'b0;
    assign proc_67_TLF_FIFO_blk[13] = 1'b0;
    assign proc_67_input_sync_blk[13] = 1'b0;
    assign proc_67_output_sync_blk[13] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[13] = dl_detect_out ? proc_dep_vld_vec_67_reg[13] : (proc_67_data_FIFO_blk[13] | proc_67_data_PIPO_blk[13] | proc_67_start_FIFO_blk[13] | proc_67_TLF_FIFO_blk[13] | proc_67_input_sync_blk[13] | proc_67_output_sync_blk[13]);
    assign proc_67_data_FIFO_blk[14] = 1'b0;
    assign proc_67_data_PIPO_blk[14] = 1'b0;
    assign proc_67_start_FIFO_blk[14] = 1'b0;
    assign proc_67_TLF_FIFO_blk[14] = 1'b0;
    assign proc_67_input_sync_blk[14] = 1'b0;
    assign proc_67_output_sync_blk[14] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[14] = dl_detect_out ? proc_dep_vld_vec_67_reg[14] : (proc_67_data_FIFO_blk[14] | proc_67_data_PIPO_blk[14] | proc_67_start_FIFO_blk[14] | proc_67_TLF_FIFO_blk[14] | proc_67_input_sync_blk[14] | proc_67_output_sync_blk[14]);
    assign proc_67_data_FIFO_blk[15] = 1'b0;
    assign proc_67_data_PIPO_blk[15] = 1'b0;
    assign proc_67_start_FIFO_blk[15] = 1'b0;
    assign proc_67_TLF_FIFO_blk[15] = 1'b0;
    assign proc_67_input_sync_blk[15] = 1'b0;
    assign proc_67_output_sync_blk[15] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[15] = dl_detect_out ? proc_dep_vld_vec_67_reg[15] : (proc_67_data_FIFO_blk[15] | proc_67_data_PIPO_blk[15] | proc_67_start_FIFO_blk[15] | proc_67_TLF_FIFO_blk[15] | proc_67_input_sync_blk[15] | proc_67_output_sync_blk[15]);
    assign proc_67_data_FIFO_blk[16] = 1'b0;
    assign proc_67_data_PIPO_blk[16] = 1'b0;
    assign proc_67_start_FIFO_blk[16] = 1'b0;
    assign proc_67_TLF_FIFO_blk[16] = 1'b0;
    assign proc_67_input_sync_blk[16] = 1'b0;
    assign proc_67_output_sync_blk[16] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[16] = dl_detect_out ? proc_dep_vld_vec_67_reg[16] : (proc_67_data_FIFO_blk[16] | proc_67_data_PIPO_blk[16] | proc_67_start_FIFO_blk[16] | proc_67_TLF_FIFO_blk[16] | proc_67_input_sync_blk[16] | proc_67_output_sync_blk[16]);
    assign proc_67_data_FIFO_blk[17] = 1'b0;
    assign proc_67_data_PIPO_blk[17] = 1'b0;
    assign proc_67_start_FIFO_blk[17] = 1'b0;
    assign proc_67_TLF_FIFO_blk[17] = 1'b0;
    assign proc_67_input_sync_blk[17] = 1'b0;
    assign proc_67_output_sync_blk[17] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[17] = dl_detect_out ? proc_dep_vld_vec_67_reg[17] : (proc_67_data_FIFO_blk[17] | proc_67_data_PIPO_blk[17] | proc_67_start_FIFO_blk[17] | proc_67_TLF_FIFO_blk[17] | proc_67_input_sync_blk[17] | proc_67_output_sync_blk[17]);
    assign proc_67_data_FIFO_blk[18] = 1'b0;
    assign proc_67_data_PIPO_blk[18] = 1'b0;
    assign proc_67_start_FIFO_blk[18] = 1'b0;
    assign proc_67_TLF_FIFO_blk[18] = 1'b0;
    assign proc_67_input_sync_blk[18] = 1'b0;
    assign proc_67_output_sync_blk[18] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[18] = dl_detect_out ? proc_dep_vld_vec_67_reg[18] : (proc_67_data_FIFO_blk[18] | proc_67_data_PIPO_blk[18] | proc_67_start_FIFO_blk[18] | proc_67_TLF_FIFO_blk[18] | proc_67_input_sync_blk[18] | proc_67_output_sync_blk[18]);
    assign proc_67_data_FIFO_blk[19] = 1'b0;
    assign proc_67_data_PIPO_blk[19] = 1'b0;
    assign proc_67_start_FIFO_blk[19] = 1'b0;
    assign proc_67_TLF_FIFO_blk[19] = 1'b0;
    assign proc_67_input_sync_blk[19] = 1'b0;
    assign proc_67_output_sync_blk[19] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[19] = dl_detect_out ? proc_dep_vld_vec_67_reg[19] : (proc_67_data_FIFO_blk[19] | proc_67_data_PIPO_blk[19] | proc_67_start_FIFO_blk[19] | proc_67_TLF_FIFO_blk[19] | proc_67_input_sync_blk[19] | proc_67_output_sync_blk[19]);
    assign proc_67_data_FIFO_blk[20] = 1'b0;
    assign proc_67_data_PIPO_blk[20] = 1'b0;
    assign proc_67_start_FIFO_blk[20] = 1'b0;
    assign proc_67_TLF_FIFO_blk[20] = 1'b0;
    assign proc_67_input_sync_blk[20] = 1'b0;
    assign proc_67_output_sync_blk[20] = 1'b0 | (ap_done_reg_7 & grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_67[20] = dl_detect_out ? proc_dep_vld_vec_67_reg[20] : (proc_67_data_FIFO_blk[20] | proc_67_data_PIPO_blk[20] | proc_67_start_FIFO_blk[20] | proc_67_TLF_FIFO_blk[20] | proc_67_input_sync_blk[20] | proc_67_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_67_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_67_reg <= proc_dep_vld_vec_67;
        end
    end
    assign in_chan_dep_vld_vec_67[0] = dep_chan_vld_55_67;
    assign in_chan_dep_data_vec_67[243 : 0] = dep_chan_data_55_67;
    assign token_in_vec_67[0] = token_55_67;
    assign in_chan_dep_vld_vec_67[1] = dep_chan_vld_60_67;
    assign in_chan_dep_data_vec_67[487 : 244] = dep_chan_data_60_67;
    assign token_in_vec_67[1] = token_60_67;
    assign in_chan_dep_vld_vec_67[2] = dep_chan_vld_61_67;
    assign in_chan_dep_data_vec_67[731 : 488] = dep_chan_data_61_67;
    assign token_in_vec_67[2] = token_61_67;
    assign in_chan_dep_vld_vec_67[3] = dep_chan_vld_62_67;
    assign in_chan_dep_data_vec_67[975 : 732] = dep_chan_data_62_67;
    assign token_in_vec_67[3] = token_62_67;
    assign in_chan_dep_vld_vec_67[4] = dep_chan_vld_63_67;
    assign in_chan_dep_data_vec_67[1219 : 976] = dep_chan_data_63_67;
    assign token_in_vec_67[4] = token_63_67;
    assign in_chan_dep_vld_vec_67[5] = dep_chan_vld_64_67;
    assign in_chan_dep_data_vec_67[1463 : 1220] = dep_chan_data_64_67;
    assign token_in_vec_67[5] = token_64_67;
    assign in_chan_dep_vld_vec_67[6] = dep_chan_vld_65_67;
    assign in_chan_dep_data_vec_67[1707 : 1464] = dep_chan_data_65_67;
    assign token_in_vec_67[6] = token_65_67;
    assign in_chan_dep_vld_vec_67[7] = dep_chan_vld_66_67;
    assign in_chan_dep_data_vec_67[1951 : 1708] = dep_chan_data_66_67;
    assign token_in_vec_67[7] = token_66_67;
    assign in_chan_dep_vld_vec_67[8] = dep_chan_vld_68_67;
    assign in_chan_dep_data_vec_67[2195 : 1952] = dep_chan_data_68_67;
    assign token_in_vec_67[8] = token_68_67;
    assign in_chan_dep_vld_vec_67[9] = dep_chan_vld_69_67;
    assign in_chan_dep_data_vec_67[2439 : 2196] = dep_chan_data_69_67;
    assign token_in_vec_67[9] = token_69_67;
    assign in_chan_dep_vld_vec_67[10] = dep_chan_vld_70_67;
    assign in_chan_dep_data_vec_67[2683 : 2440] = dep_chan_data_70_67;
    assign token_in_vec_67[10] = token_70_67;
    assign in_chan_dep_vld_vec_67[11] = dep_chan_vld_71_67;
    assign in_chan_dep_data_vec_67[2927 : 2684] = dep_chan_data_71_67;
    assign token_in_vec_67[11] = token_71_67;
    assign in_chan_dep_vld_vec_67[12] = dep_chan_vld_72_67;
    assign in_chan_dep_data_vec_67[3171 : 2928] = dep_chan_data_72_67;
    assign token_in_vec_67[12] = token_72_67;
    assign in_chan_dep_vld_vec_67[13] = dep_chan_vld_73_67;
    assign in_chan_dep_data_vec_67[3415 : 3172] = dep_chan_data_73_67;
    assign token_in_vec_67[13] = token_73_67;
    assign in_chan_dep_vld_vec_67[14] = dep_chan_vld_74_67;
    assign in_chan_dep_data_vec_67[3659 : 3416] = dep_chan_data_74_67;
    assign token_in_vec_67[14] = token_74_67;
    assign in_chan_dep_vld_vec_67[15] = dep_chan_vld_75_67;
    assign in_chan_dep_data_vec_67[3903 : 3660] = dep_chan_data_75_67;
    assign token_in_vec_67[15] = token_75_67;
    assign in_chan_dep_vld_vec_67[16] = dep_chan_vld_76_67;
    assign in_chan_dep_data_vec_67[4147 : 3904] = dep_chan_data_76_67;
    assign token_in_vec_67[16] = token_76_67;
    assign in_chan_dep_vld_vec_67[17] = dep_chan_vld_77_67;
    assign in_chan_dep_data_vec_67[4391 : 4148] = dep_chan_data_77_67;
    assign token_in_vec_67[17] = token_77_67;
    assign in_chan_dep_vld_vec_67[18] = dep_chan_vld_78_67;
    assign in_chan_dep_data_vec_67[4635 : 4392] = dep_chan_data_78_67;
    assign token_in_vec_67[18] = token_78_67;
    assign in_chan_dep_vld_vec_67[19] = dep_chan_vld_79_67;
    assign in_chan_dep_data_vec_67[4879 : 4636] = dep_chan_data_79_67;
    assign token_in_vec_67[19] = token_79_67;
    assign in_chan_dep_vld_vec_67[20] = dep_chan_vld_121_67;
    assign in_chan_dep_data_vec_67[5123 : 4880] = dep_chan_data_121_67;
    assign token_in_vec_67[20] = token_121_67;
    assign dep_chan_vld_67_55 = out_chan_dep_vld_vec_67[0];
    assign dep_chan_data_67_55 = out_chan_dep_data_67;
    assign token_67_55 = token_out_vec_67[0];
    assign dep_chan_vld_67_60 = out_chan_dep_vld_vec_67[1];
    assign dep_chan_data_67_60 = out_chan_dep_data_67;
    assign token_67_60 = token_out_vec_67[1];
    assign dep_chan_vld_67_61 = out_chan_dep_vld_vec_67[2];
    assign dep_chan_data_67_61 = out_chan_dep_data_67;
    assign token_67_61 = token_out_vec_67[2];
    assign dep_chan_vld_67_62 = out_chan_dep_vld_vec_67[3];
    assign dep_chan_data_67_62 = out_chan_dep_data_67;
    assign token_67_62 = token_out_vec_67[3];
    assign dep_chan_vld_67_63 = out_chan_dep_vld_vec_67[4];
    assign dep_chan_data_67_63 = out_chan_dep_data_67;
    assign token_67_63 = token_out_vec_67[4];
    assign dep_chan_vld_67_64 = out_chan_dep_vld_vec_67[5];
    assign dep_chan_data_67_64 = out_chan_dep_data_67;
    assign token_67_64 = token_out_vec_67[5];
    assign dep_chan_vld_67_65 = out_chan_dep_vld_vec_67[6];
    assign dep_chan_data_67_65 = out_chan_dep_data_67;
    assign token_67_65 = token_out_vec_67[6];
    assign dep_chan_vld_67_66 = out_chan_dep_vld_vec_67[7];
    assign dep_chan_data_67_66 = out_chan_dep_data_67;
    assign token_67_66 = token_out_vec_67[7];
    assign dep_chan_vld_67_68 = out_chan_dep_vld_vec_67[8];
    assign dep_chan_data_67_68 = out_chan_dep_data_67;
    assign token_67_68 = token_out_vec_67[8];
    assign dep_chan_vld_67_69 = out_chan_dep_vld_vec_67[9];
    assign dep_chan_data_67_69 = out_chan_dep_data_67;
    assign token_67_69 = token_out_vec_67[9];
    assign dep_chan_vld_67_70 = out_chan_dep_vld_vec_67[10];
    assign dep_chan_data_67_70 = out_chan_dep_data_67;
    assign token_67_70 = token_out_vec_67[10];
    assign dep_chan_vld_67_71 = out_chan_dep_vld_vec_67[11];
    assign dep_chan_data_67_71 = out_chan_dep_data_67;
    assign token_67_71 = token_out_vec_67[11];
    assign dep_chan_vld_67_72 = out_chan_dep_vld_vec_67[12];
    assign dep_chan_data_67_72 = out_chan_dep_data_67;
    assign token_67_72 = token_out_vec_67[12];
    assign dep_chan_vld_67_73 = out_chan_dep_vld_vec_67[13];
    assign dep_chan_data_67_73 = out_chan_dep_data_67;
    assign token_67_73 = token_out_vec_67[13];
    assign dep_chan_vld_67_74 = out_chan_dep_vld_vec_67[14];
    assign dep_chan_data_67_74 = out_chan_dep_data_67;
    assign token_67_74 = token_out_vec_67[14];
    assign dep_chan_vld_67_75 = out_chan_dep_vld_vec_67[15];
    assign dep_chan_data_67_75 = out_chan_dep_data_67;
    assign token_67_75 = token_out_vec_67[15];
    assign dep_chan_vld_67_76 = out_chan_dep_vld_vec_67[16];
    assign dep_chan_data_67_76 = out_chan_dep_data_67;
    assign token_67_76 = token_out_vec_67[16];
    assign dep_chan_vld_67_77 = out_chan_dep_vld_vec_67[17];
    assign dep_chan_data_67_77 = out_chan_dep_data_67;
    assign token_67_77 = token_out_vec_67[17];
    assign dep_chan_vld_67_78 = out_chan_dep_vld_vec_67[18];
    assign dep_chan_data_67_78 = out_chan_dep_data_67;
    assign token_67_78 = token_out_vec_67[18];
    assign dep_chan_vld_67_79 = out_chan_dep_vld_vec_67[19];
    assign dep_chan_data_67_79 = out_chan_dep_data_67;
    assign token_67_79 = token_out_vec_67[19];
    assign dep_chan_vld_67_121 = out_chan_dep_vld_vec_67[20];
    assign dep_chan_data_67_121 = out_chan_dep_data_67;
    assign token_67_121 = token_out_vec_67[20];

    // Process: grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0
    top_hls_deadlock_detect_unit #(244, 68, 21, 21) top_hls_deadlock_detect_unit_68 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_68),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_68),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_68),
        .token_in_vec(token_in_vec_68),
        .dl_detect_in(dl_detect_out),
        .origin(origin[68]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_68),
        .out_chan_dep_data(out_chan_dep_data_68),
        .token_out_vec(token_out_vec_68),
        .dl_detect_out(dl_in_vec[68]));

    assign proc_68_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.fifo_B_PE_4_4_x085_blk_n);
    assign proc_68_data_PIPO_blk[0] = 1'b0;
    assign proc_68_start_FIFO_blk[0] = 1'b0;
    assign proc_68_TLF_FIFO_blk[0] = 1'b0;
    assign proc_68_input_sync_blk[0] = 1'b0;
    assign proc_68_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_68[0] = dl_detect_out ? proc_dep_vld_vec_68_reg[0] : (proc_68_data_FIFO_blk[0] | proc_68_data_PIPO_blk[0] | proc_68_start_FIFO_blk[0] | proc_68_TLF_FIFO_blk[0] | proc_68_input_sync_blk[0] | proc_68_output_sync_blk[0]);
    assign proc_68_data_FIFO_blk[1] = 1'b0;
    assign proc_68_data_PIPO_blk[1] = 1'b0;
    assign proc_68_start_FIFO_blk[1] = 1'b0;
    assign proc_68_TLF_FIFO_blk[1] = 1'b0;
    assign proc_68_input_sync_blk[1] = 1'b0;
    assign proc_68_output_sync_blk[1] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[1] = dl_detect_out ? proc_dep_vld_vec_68_reg[1] : (proc_68_data_FIFO_blk[1] | proc_68_data_PIPO_blk[1] | proc_68_start_FIFO_blk[1] | proc_68_TLF_FIFO_blk[1] | proc_68_input_sync_blk[1] | proc_68_output_sync_blk[1]);
    assign proc_68_data_FIFO_blk[2] = 1'b0;
    assign proc_68_data_PIPO_blk[2] = 1'b0;
    assign proc_68_start_FIFO_blk[2] = 1'b0;
    assign proc_68_TLF_FIFO_blk[2] = 1'b0;
    assign proc_68_input_sync_blk[2] = 1'b0;
    assign proc_68_output_sync_blk[2] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[2] = dl_detect_out ? proc_dep_vld_vec_68_reg[2] : (proc_68_data_FIFO_blk[2] | proc_68_data_PIPO_blk[2] | proc_68_start_FIFO_blk[2] | proc_68_TLF_FIFO_blk[2] | proc_68_input_sync_blk[2] | proc_68_output_sync_blk[2]);
    assign proc_68_data_FIFO_blk[3] = 1'b0;
    assign proc_68_data_PIPO_blk[3] = 1'b0;
    assign proc_68_start_FIFO_blk[3] = 1'b0;
    assign proc_68_TLF_FIFO_blk[3] = 1'b0;
    assign proc_68_input_sync_blk[3] = 1'b0;
    assign proc_68_output_sync_blk[3] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[3] = dl_detect_out ? proc_dep_vld_vec_68_reg[3] : (proc_68_data_FIFO_blk[3] | proc_68_data_PIPO_blk[3] | proc_68_start_FIFO_blk[3] | proc_68_TLF_FIFO_blk[3] | proc_68_input_sync_blk[3] | proc_68_output_sync_blk[3]);
    assign proc_68_data_FIFO_blk[4] = 1'b0;
    assign proc_68_data_PIPO_blk[4] = 1'b0;
    assign proc_68_start_FIFO_blk[4] = 1'b0;
    assign proc_68_TLF_FIFO_blk[4] = 1'b0;
    assign proc_68_input_sync_blk[4] = 1'b0;
    assign proc_68_output_sync_blk[4] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[4] = dl_detect_out ? proc_dep_vld_vec_68_reg[4] : (proc_68_data_FIFO_blk[4] | proc_68_data_PIPO_blk[4] | proc_68_start_FIFO_blk[4] | proc_68_TLF_FIFO_blk[4] | proc_68_input_sync_blk[4] | proc_68_output_sync_blk[4]);
    assign proc_68_data_FIFO_blk[5] = 1'b0;
    assign proc_68_data_PIPO_blk[5] = 1'b0;
    assign proc_68_start_FIFO_blk[5] = 1'b0;
    assign proc_68_TLF_FIFO_blk[5] = 1'b0;
    assign proc_68_input_sync_blk[5] = 1'b0;
    assign proc_68_output_sync_blk[5] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[5] = dl_detect_out ? proc_dep_vld_vec_68_reg[5] : (proc_68_data_FIFO_blk[5] | proc_68_data_PIPO_blk[5] | proc_68_start_FIFO_blk[5] | proc_68_TLF_FIFO_blk[5] | proc_68_input_sync_blk[5] | proc_68_output_sync_blk[5]);
    assign proc_68_data_FIFO_blk[6] = 1'b0;
    assign proc_68_data_PIPO_blk[6] = 1'b0;
    assign proc_68_start_FIFO_blk[6] = 1'b0;
    assign proc_68_TLF_FIFO_blk[6] = 1'b0;
    assign proc_68_input_sync_blk[6] = 1'b0;
    assign proc_68_output_sync_blk[6] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[6] = dl_detect_out ? proc_dep_vld_vec_68_reg[6] : (proc_68_data_FIFO_blk[6] | proc_68_data_PIPO_blk[6] | proc_68_start_FIFO_blk[6] | proc_68_TLF_FIFO_blk[6] | proc_68_input_sync_blk[6] | proc_68_output_sync_blk[6]);
    assign proc_68_data_FIFO_blk[7] = 1'b0;
    assign proc_68_data_PIPO_blk[7] = 1'b0;
    assign proc_68_start_FIFO_blk[7] = 1'b0;
    assign proc_68_TLF_FIFO_blk[7] = 1'b0;
    assign proc_68_input_sync_blk[7] = 1'b0;
    assign proc_68_output_sync_blk[7] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[7] = dl_detect_out ? proc_dep_vld_vec_68_reg[7] : (proc_68_data_FIFO_blk[7] | proc_68_data_PIPO_blk[7] | proc_68_start_FIFO_blk[7] | proc_68_TLF_FIFO_blk[7] | proc_68_input_sync_blk[7] | proc_68_output_sync_blk[7]);
    assign proc_68_data_FIFO_blk[8] = 1'b0;
    assign proc_68_data_PIPO_blk[8] = 1'b0;
    assign proc_68_start_FIFO_blk[8] = 1'b0;
    assign proc_68_TLF_FIFO_blk[8] = 1'b0;
    assign proc_68_input_sync_blk[8] = 1'b0;
    assign proc_68_output_sync_blk[8] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[8] = dl_detect_out ? proc_dep_vld_vec_68_reg[8] : (proc_68_data_FIFO_blk[8] | proc_68_data_PIPO_blk[8] | proc_68_start_FIFO_blk[8] | proc_68_TLF_FIFO_blk[8] | proc_68_input_sync_blk[8] | proc_68_output_sync_blk[8]);
    assign proc_68_data_FIFO_blk[9] = 1'b0;
    assign proc_68_data_PIPO_blk[9] = 1'b0;
    assign proc_68_start_FIFO_blk[9] = 1'b0;
    assign proc_68_TLF_FIFO_blk[9] = 1'b0;
    assign proc_68_input_sync_blk[9] = 1'b0;
    assign proc_68_output_sync_blk[9] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[9] = dl_detect_out ? proc_dep_vld_vec_68_reg[9] : (proc_68_data_FIFO_blk[9] | proc_68_data_PIPO_blk[9] | proc_68_start_FIFO_blk[9] | proc_68_TLF_FIFO_blk[9] | proc_68_input_sync_blk[9] | proc_68_output_sync_blk[9]);
    assign proc_68_data_FIFO_blk[10] = 1'b0;
    assign proc_68_data_PIPO_blk[10] = 1'b0;
    assign proc_68_start_FIFO_blk[10] = 1'b0;
    assign proc_68_TLF_FIFO_blk[10] = 1'b0;
    assign proc_68_input_sync_blk[10] = 1'b0;
    assign proc_68_output_sync_blk[10] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[10] = dl_detect_out ? proc_dep_vld_vec_68_reg[10] : (proc_68_data_FIFO_blk[10] | proc_68_data_PIPO_blk[10] | proc_68_start_FIFO_blk[10] | proc_68_TLF_FIFO_blk[10] | proc_68_input_sync_blk[10] | proc_68_output_sync_blk[10]);
    assign proc_68_data_FIFO_blk[11] = 1'b0;
    assign proc_68_data_PIPO_blk[11] = 1'b0;
    assign proc_68_start_FIFO_blk[11] = 1'b0;
    assign proc_68_TLF_FIFO_blk[11] = 1'b0;
    assign proc_68_input_sync_blk[11] = 1'b0;
    assign proc_68_output_sync_blk[11] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[11] = dl_detect_out ? proc_dep_vld_vec_68_reg[11] : (proc_68_data_FIFO_blk[11] | proc_68_data_PIPO_blk[11] | proc_68_start_FIFO_blk[11] | proc_68_TLF_FIFO_blk[11] | proc_68_input_sync_blk[11] | proc_68_output_sync_blk[11]);
    assign proc_68_data_FIFO_blk[12] = 1'b0;
    assign proc_68_data_PIPO_blk[12] = 1'b0;
    assign proc_68_start_FIFO_blk[12] = 1'b0;
    assign proc_68_TLF_FIFO_blk[12] = 1'b0;
    assign proc_68_input_sync_blk[12] = 1'b0;
    assign proc_68_output_sync_blk[12] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[12] = dl_detect_out ? proc_dep_vld_vec_68_reg[12] : (proc_68_data_FIFO_blk[12] | proc_68_data_PIPO_blk[12] | proc_68_start_FIFO_blk[12] | proc_68_TLF_FIFO_blk[12] | proc_68_input_sync_blk[12] | proc_68_output_sync_blk[12]);
    assign proc_68_data_FIFO_blk[13] = 1'b0;
    assign proc_68_data_PIPO_blk[13] = 1'b0;
    assign proc_68_start_FIFO_blk[13] = 1'b0;
    assign proc_68_TLF_FIFO_blk[13] = 1'b0;
    assign proc_68_input_sync_blk[13] = 1'b0;
    assign proc_68_output_sync_blk[13] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[13] = dl_detect_out ? proc_dep_vld_vec_68_reg[13] : (proc_68_data_FIFO_blk[13] | proc_68_data_PIPO_blk[13] | proc_68_start_FIFO_blk[13] | proc_68_TLF_FIFO_blk[13] | proc_68_input_sync_blk[13] | proc_68_output_sync_blk[13]);
    assign proc_68_data_FIFO_blk[14] = 1'b0;
    assign proc_68_data_PIPO_blk[14] = 1'b0;
    assign proc_68_start_FIFO_blk[14] = 1'b0;
    assign proc_68_TLF_FIFO_blk[14] = 1'b0;
    assign proc_68_input_sync_blk[14] = 1'b0;
    assign proc_68_output_sync_blk[14] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[14] = dl_detect_out ? proc_dep_vld_vec_68_reg[14] : (proc_68_data_FIFO_blk[14] | proc_68_data_PIPO_blk[14] | proc_68_start_FIFO_blk[14] | proc_68_TLF_FIFO_blk[14] | proc_68_input_sync_blk[14] | proc_68_output_sync_blk[14]);
    assign proc_68_data_FIFO_blk[15] = 1'b0;
    assign proc_68_data_PIPO_blk[15] = 1'b0;
    assign proc_68_start_FIFO_blk[15] = 1'b0;
    assign proc_68_TLF_FIFO_blk[15] = 1'b0;
    assign proc_68_input_sync_blk[15] = 1'b0;
    assign proc_68_output_sync_blk[15] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[15] = dl_detect_out ? proc_dep_vld_vec_68_reg[15] : (proc_68_data_FIFO_blk[15] | proc_68_data_PIPO_blk[15] | proc_68_start_FIFO_blk[15] | proc_68_TLF_FIFO_blk[15] | proc_68_input_sync_blk[15] | proc_68_output_sync_blk[15]);
    assign proc_68_data_FIFO_blk[16] = 1'b0;
    assign proc_68_data_PIPO_blk[16] = 1'b0;
    assign proc_68_start_FIFO_blk[16] = 1'b0;
    assign proc_68_TLF_FIFO_blk[16] = 1'b0;
    assign proc_68_input_sync_blk[16] = 1'b0;
    assign proc_68_output_sync_blk[16] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[16] = dl_detect_out ? proc_dep_vld_vec_68_reg[16] : (proc_68_data_FIFO_blk[16] | proc_68_data_PIPO_blk[16] | proc_68_start_FIFO_blk[16] | proc_68_TLF_FIFO_blk[16] | proc_68_input_sync_blk[16] | proc_68_output_sync_blk[16]);
    assign proc_68_data_FIFO_blk[17] = 1'b0;
    assign proc_68_data_PIPO_blk[17] = 1'b0;
    assign proc_68_start_FIFO_blk[17] = 1'b0;
    assign proc_68_TLF_FIFO_blk[17] = 1'b0;
    assign proc_68_input_sync_blk[17] = 1'b0;
    assign proc_68_output_sync_blk[17] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[17] = dl_detect_out ? proc_dep_vld_vec_68_reg[17] : (proc_68_data_FIFO_blk[17] | proc_68_data_PIPO_blk[17] | proc_68_start_FIFO_blk[17] | proc_68_TLF_FIFO_blk[17] | proc_68_input_sync_blk[17] | proc_68_output_sync_blk[17]);
    assign proc_68_data_FIFO_blk[18] = 1'b0;
    assign proc_68_data_PIPO_blk[18] = 1'b0;
    assign proc_68_start_FIFO_blk[18] = 1'b0;
    assign proc_68_TLF_FIFO_blk[18] = 1'b0;
    assign proc_68_input_sync_blk[18] = 1'b0;
    assign proc_68_output_sync_blk[18] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[18] = dl_detect_out ? proc_dep_vld_vec_68_reg[18] : (proc_68_data_FIFO_blk[18] | proc_68_data_PIPO_blk[18] | proc_68_start_FIFO_blk[18] | proc_68_TLF_FIFO_blk[18] | proc_68_input_sync_blk[18] | proc_68_output_sync_blk[18]);
    assign proc_68_data_FIFO_blk[19] = 1'b0;
    assign proc_68_data_PIPO_blk[19] = 1'b0;
    assign proc_68_start_FIFO_blk[19] = 1'b0;
    assign proc_68_TLF_FIFO_blk[19] = 1'b0;
    assign proc_68_input_sync_blk[19] = 1'b0;
    assign proc_68_output_sync_blk[19] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[19] = dl_detect_out ? proc_dep_vld_vec_68_reg[19] : (proc_68_data_FIFO_blk[19] | proc_68_data_PIPO_blk[19] | proc_68_start_FIFO_blk[19] | proc_68_TLF_FIFO_blk[19] | proc_68_input_sync_blk[19] | proc_68_output_sync_blk[19]);
    assign proc_68_data_FIFO_blk[20] = 1'b0;
    assign proc_68_data_PIPO_blk[20] = 1'b0;
    assign proc_68_start_FIFO_blk[20] = 1'b0;
    assign proc_68_TLF_FIFO_blk[20] = 1'b0;
    assign proc_68_input_sync_blk[20] = 1'b0;
    assign proc_68_output_sync_blk[20] = 1'b0 | (ap_done_reg_8 & grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_68[20] = dl_detect_out ? proc_dep_vld_vec_68_reg[20] : (proc_68_data_FIFO_blk[20] | proc_68_data_PIPO_blk[20] | proc_68_start_FIFO_blk[20] | proc_68_TLF_FIFO_blk[20] | proc_68_input_sync_blk[20] | proc_68_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_68_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_68_reg <= proc_dep_vld_vec_68;
        end
    end
    assign in_chan_dep_vld_vec_68[0] = dep_chan_vld_56_68;
    assign in_chan_dep_data_vec_68[243 : 0] = dep_chan_data_56_68;
    assign token_in_vec_68[0] = token_56_68;
    assign in_chan_dep_vld_vec_68[1] = dep_chan_vld_60_68;
    assign in_chan_dep_data_vec_68[487 : 244] = dep_chan_data_60_68;
    assign token_in_vec_68[1] = token_60_68;
    assign in_chan_dep_vld_vec_68[2] = dep_chan_vld_61_68;
    assign in_chan_dep_data_vec_68[731 : 488] = dep_chan_data_61_68;
    assign token_in_vec_68[2] = token_61_68;
    assign in_chan_dep_vld_vec_68[3] = dep_chan_vld_62_68;
    assign in_chan_dep_data_vec_68[975 : 732] = dep_chan_data_62_68;
    assign token_in_vec_68[3] = token_62_68;
    assign in_chan_dep_vld_vec_68[4] = dep_chan_vld_63_68;
    assign in_chan_dep_data_vec_68[1219 : 976] = dep_chan_data_63_68;
    assign token_in_vec_68[4] = token_63_68;
    assign in_chan_dep_vld_vec_68[5] = dep_chan_vld_64_68;
    assign in_chan_dep_data_vec_68[1463 : 1220] = dep_chan_data_64_68;
    assign token_in_vec_68[5] = token_64_68;
    assign in_chan_dep_vld_vec_68[6] = dep_chan_vld_65_68;
    assign in_chan_dep_data_vec_68[1707 : 1464] = dep_chan_data_65_68;
    assign token_in_vec_68[6] = token_65_68;
    assign in_chan_dep_vld_vec_68[7] = dep_chan_vld_66_68;
    assign in_chan_dep_data_vec_68[1951 : 1708] = dep_chan_data_66_68;
    assign token_in_vec_68[7] = token_66_68;
    assign in_chan_dep_vld_vec_68[8] = dep_chan_vld_67_68;
    assign in_chan_dep_data_vec_68[2195 : 1952] = dep_chan_data_67_68;
    assign token_in_vec_68[8] = token_67_68;
    assign in_chan_dep_vld_vec_68[9] = dep_chan_vld_69_68;
    assign in_chan_dep_data_vec_68[2439 : 2196] = dep_chan_data_69_68;
    assign token_in_vec_68[9] = token_69_68;
    assign in_chan_dep_vld_vec_68[10] = dep_chan_vld_70_68;
    assign in_chan_dep_data_vec_68[2683 : 2440] = dep_chan_data_70_68;
    assign token_in_vec_68[10] = token_70_68;
    assign in_chan_dep_vld_vec_68[11] = dep_chan_vld_71_68;
    assign in_chan_dep_data_vec_68[2927 : 2684] = dep_chan_data_71_68;
    assign token_in_vec_68[11] = token_71_68;
    assign in_chan_dep_vld_vec_68[12] = dep_chan_vld_72_68;
    assign in_chan_dep_data_vec_68[3171 : 2928] = dep_chan_data_72_68;
    assign token_in_vec_68[12] = token_72_68;
    assign in_chan_dep_vld_vec_68[13] = dep_chan_vld_73_68;
    assign in_chan_dep_data_vec_68[3415 : 3172] = dep_chan_data_73_68;
    assign token_in_vec_68[13] = token_73_68;
    assign in_chan_dep_vld_vec_68[14] = dep_chan_vld_74_68;
    assign in_chan_dep_data_vec_68[3659 : 3416] = dep_chan_data_74_68;
    assign token_in_vec_68[14] = token_74_68;
    assign in_chan_dep_vld_vec_68[15] = dep_chan_vld_75_68;
    assign in_chan_dep_data_vec_68[3903 : 3660] = dep_chan_data_75_68;
    assign token_in_vec_68[15] = token_75_68;
    assign in_chan_dep_vld_vec_68[16] = dep_chan_vld_76_68;
    assign in_chan_dep_data_vec_68[4147 : 3904] = dep_chan_data_76_68;
    assign token_in_vec_68[16] = token_76_68;
    assign in_chan_dep_vld_vec_68[17] = dep_chan_vld_77_68;
    assign in_chan_dep_data_vec_68[4391 : 4148] = dep_chan_data_77_68;
    assign token_in_vec_68[17] = token_77_68;
    assign in_chan_dep_vld_vec_68[18] = dep_chan_vld_78_68;
    assign in_chan_dep_data_vec_68[4635 : 4392] = dep_chan_data_78_68;
    assign token_in_vec_68[18] = token_78_68;
    assign in_chan_dep_vld_vec_68[19] = dep_chan_vld_79_68;
    assign in_chan_dep_data_vec_68[4879 : 4636] = dep_chan_data_79_68;
    assign token_in_vec_68[19] = token_79_68;
    assign in_chan_dep_vld_vec_68[20] = dep_chan_vld_121_68;
    assign in_chan_dep_data_vec_68[5123 : 4880] = dep_chan_data_121_68;
    assign token_in_vec_68[20] = token_121_68;
    assign dep_chan_vld_68_56 = out_chan_dep_vld_vec_68[0];
    assign dep_chan_data_68_56 = out_chan_dep_data_68;
    assign token_68_56 = token_out_vec_68[0];
    assign dep_chan_vld_68_60 = out_chan_dep_vld_vec_68[1];
    assign dep_chan_data_68_60 = out_chan_dep_data_68;
    assign token_68_60 = token_out_vec_68[1];
    assign dep_chan_vld_68_61 = out_chan_dep_vld_vec_68[2];
    assign dep_chan_data_68_61 = out_chan_dep_data_68;
    assign token_68_61 = token_out_vec_68[2];
    assign dep_chan_vld_68_62 = out_chan_dep_vld_vec_68[3];
    assign dep_chan_data_68_62 = out_chan_dep_data_68;
    assign token_68_62 = token_out_vec_68[3];
    assign dep_chan_vld_68_63 = out_chan_dep_vld_vec_68[4];
    assign dep_chan_data_68_63 = out_chan_dep_data_68;
    assign token_68_63 = token_out_vec_68[4];
    assign dep_chan_vld_68_64 = out_chan_dep_vld_vec_68[5];
    assign dep_chan_data_68_64 = out_chan_dep_data_68;
    assign token_68_64 = token_out_vec_68[5];
    assign dep_chan_vld_68_65 = out_chan_dep_vld_vec_68[6];
    assign dep_chan_data_68_65 = out_chan_dep_data_68;
    assign token_68_65 = token_out_vec_68[6];
    assign dep_chan_vld_68_66 = out_chan_dep_vld_vec_68[7];
    assign dep_chan_data_68_66 = out_chan_dep_data_68;
    assign token_68_66 = token_out_vec_68[7];
    assign dep_chan_vld_68_67 = out_chan_dep_vld_vec_68[8];
    assign dep_chan_data_68_67 = out_chan_dep_data_68;
    assign token_68_67 = token_out_vec_68[8];
    assign dep_chan_vld_68_69 = out_chan_dep_vld_vec_68[9];
    assign dep_chan_data_68_69 = out_chan_dep_data_68;
    assign token_68_69 = token_out_vec_68[9];
    assign dep_chan_vld_68_70 = out_chan_dep_vld_vec_68[10];
    assign dep_chan_data_68_70 = out_chan_dep_data_68;
    assign token_68_70 = token_out_vec_68[10];
    assign dep_chan_vld_68_71 = out_chan_dep_vld_vec_68[11];
    assign dep_chan_data_68_71 = out_chan_dep_data_68;
    assign token_68_71 = token_out_vec_68[11];
    assign dep_chan_vld_68_72 = out_chan_dep_vld_vec_68[12];
    assign dep_chan_data_68_72 = out_chan_dep_data_68;
    assign token_68_72 = token_out_vec_68[12];
    assign dep_chan_vld_68_73 = out_chan_dep_vld_vec_68[13];
    assign dep_chan_data_68_73 = out_chan_dep_data_68;
    assign token_68_73 = token_out_vec_68[13];
    assign dep_chan_vld_68_74 = out_chan_dep_vld_vec_68[14];
    assign dep_chan_data_68_74 = out_chan_dep_data_68;
    assign token_68_74 = token_out_vec_68[14];
    assign dep_chan_vld_68_75 = out_chan_dep_vld_vec_68[15];
    assign dep_chan_data_68_75 = out_chan_dep_data_68;
    assign token_68_75 = token_out_vec_68[15];
    assign dep_chan_vld_68_76 = out_chan_dep_vld_vec_68[16];
    assign dep_chan_data_68_76 = out_chan_dep_data_68;
    assign token_68_76 = token_out_vec_68[16];
    assign dep_chan_vld_68_77 = out_chan_dep_vld_vec_68[17];
    assign dep_chan_data_68_77 = out_chan_dep_data_68;
    assign token_68_77 = token_out_vec_68[17];
    assign dep_chan_vld_68_78 = out_chan_dep_vld_vec_68[18];
    assign dep_chan_data_68_78 = out_chan_dep_data_68;
    assign token_68_78 = token_out_vec_68[18];
    assign dep_chan_vld_68_79 = out_chan_dep_vld_vec_68[19];
    assign dep_chan_data_68_79 = out_chan_dep_data_68;
    assign token_68_79 = token_out_vec_68[19];
    assign dep_chan_vld_68_121 = out_chan_dep_vld_vec_68[20];
    assign dep_chan_data_68_121 = out_chan_dep_data_68;
    assign token_68_121 = token_out_vec_68[20];

    // Process: grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0
    top_hls_deadlock_detect_unit #(244, 69, 21, 21) top_hls_deadlock_detect_unit_69 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_69),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_69),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_69),
        .token_in_vec(token_in_vec_69),
        .dl_detect_in(dl_detect_out),
        .origin(origin[69]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_69),
        .out_chan_dep_data(out_chan_dep_data_69),
        .token_out_vec(token_out_vec_69),
        .dl_detect_out(dl_in_vec[69]));

    assign proc_69_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.fifo_B_PE_4_5_x090_blk_n);
    assign proc_69_data_PIPO_blk[0] = 1'b0;
    assign proc_69_start_FIFO_blk[0] = 1'b0;
    assign proc_69_TLF_FIFO_blk[0] = 1'b0;
    assign proc_69_input_sync_blk[0] = 1'b0;
    assign proc_69_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_69[0] = dl_detect_out ? proc_dep_vld_vec_69_reg[0] : (proc_69_data_FIFO_blk[0] | proc_69_data_PIPO_blk[0] | proc_69_start_FIFO_blk[0] | proc_69_TLF_FIFO_blk[0] | proc_69_input_sync_blk[0] | proc_69_output_sync_blk[0]);
    assign proc_69_data_FIFO_blk[1] = 1'b0;
    assign proc_69_data_PIPO_blk[1] = 1'b0;
    assign proc_69_start_FIFO_blk[1] = 1'b0;
    assign proc_69_TLF_FIFO_blk[1] = 1'b0;
    assign proc_69_input_sync_blk[1] = 1'b0;
    assign proc_69_output_sync_blk[1] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[1] = dl_detect_out ? proc_dep_vld_vec_69_reg[1] : (proc_69_data_FIFO_blk[1] | proc_69_data_PIPO_blk[1] | proc_69_start_FIFO_blk[1] | proc_69_TLF_FIFO_blk[1] | proc_69_input_sync_blk[1] | proc_69_output_sync_blk[1]);
    assign proc_69_data_FIFO_blk[2] = 1'b0;
    assign proc_69_data_PIPO_blk[2] = 1'b0;
    assign proc_69_start_FIFO_blk[2] = 1'b0;
    assign proc_69_TLF_FIFO_blk[2] = 1'b0;
    assign proc_69_input_sync_blk[2] = 1'b0;
    assign proc_69_output_sync_blk[2] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[2] = dl_detect_out ? proc_dep_vld_vec_69_reg[2] : (proc_69_data_FIFO_blk[2] | proc_69_data_PIPO_blk[2] | proc_69_start_FIFO_blk[2] | proc_69_TLF_FIFO_blk[2] | proc_69_input_sync_blk[2] | proc_69_output_sync_blk[2]);
    assign proc_69_data_FIFO_blk[3] = 1'b0;
    assign proc_69_data_PIPO_blk[3] = 1'b0;
    assign proc_69_start_FIFO_blk[3] = 1'b0;
    assign proc_69_TLF_FIFO_blk[3] = 1'b0;
    assign proc_69_input_sync_blk[3] = 1'b0;
    assign proc_69_output_sync_blk[3] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[3] = dl_detect_out ? proc_dep_vld_vec_69_reg[3] : (proc_69_data_FIFO_blk[3] | proc_69_data_PIPO_blk[3] | proc_69_start_FIFO_blk[3] | proc_69_TLF_FIFO_blk[3] | proc_69_input_sync_blk[3] | proc_69_output_sync_blk[3]);
    assign proc_69_data_FIFO_blk[4] = 1'b0;
    assign proc_69_data_PIPO_blk[4] = 1'b0;
    assign proc_69_start_FIFO_blk[4] = 1'b0;
    assign proc_69_TLF_FIFO_blk[4] = 1'b0;
    assign proc_69_input_sync_blk[4] = 1'b0;
    assign proc_69_output_sync_blk[4] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[4] = dl_detect_out ? proc_dep_vld_vec_69_reg[4] : (proc_69_data_FIFO_blk[4] | proc_69_data_PIPO_blk[4] | proc_69_start_FIFO_blk[4] | proc_69_TLF_FIFO_blk[4] | proc_69_input_sync_blk[4] | proc_69_output_sync_blk[4]);
    assign proc_69_data_FIFO_blk[5] = 1'b0;
    assign proc_69_data_PIPO_blk[5] = 1'b0;
    assign proc_69_start_FIFO_blk[5] = 1'b0;
    assign proc_69_TLF_FIFO_blk[5] = 1'b0;
    assign proc_69_input_sync_blk[5] = 1'b0;
    assign proc_69_output_sync_blk[5] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[5] = dl_detect_out ? proc_dep_vld_vec_69_reg[5] : (proc_69_data_FIFO_blk[5] | proc_69_data_PIPO_blk[5] | proc_69_start_FIFO_blk[5] | proc_69_TLF_FIFO_blk[5] | proc_69_input_sync_blk[5] | proc_69_output_sync_blk[5]);
    assign proc_69_data_FIFO_blk[6] = 1'b0;
    assign proc_69_data_PIPO_blk[6] = 1'b0;
    assign proc_69_start_FIFO_blk[6] = 1'b0;
    assign proc_69_TLF_FIFO_blk[6] = 1'b0;
    assign proc_69_input_sync_blk[6] = 1'b0;
    assign proc_69_output_sync_blk[6] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[6] = dl_detect_out ? proc_dep_vld_vec_69_reg[6] : (proc_69_data_FIFO_blk[6] | proc_69_data_PIPO_blk[6] | proc_69_start_FIFO_blk[6] | proc_69_TLF_FIFO_blk[6] | proc_69_input_sync_blk[6] | proc_69_output_sync_blk[6]);
    assign proc_69_data_FIFO_blk[7] = 1'b0;
    assign proc_69_data_PIPO_blk[7] = 1'b0;
    assign proc_69_start_FIFO_blk[7] = 1'b0;
    assign proc_69_TLF_FIFO_blk[7] = 1'b0;
    assign proc_69_input_sync_blk[7] = 1'b0;
    assign proc_69_output_sync_blk[7] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[7] = dl_detect_out ? proc_dep_vld_vec_69_reg[7] : (proc_69_data_FIFO_blk[7] | proc_69_data_PIPO_blk[7] | proc_69_start_FIFO_blk[7] | proc_69_TLF_FIFO_blk[7] | proc_69_input_sync_blk[7] | proc_69_output_sync_blk[7]);
    assign proc_69_data_FIFO_blk[8] = 1'b0;
    assign proc_69_data_PIPO_blk[8] = 1'b0;
    assign proc_69_start_FIFO_blk[8] = 1'b0;
    assign proc_69_TLF_FIFO_blk[8] = 1'b0;
    assign proc_69_input_sync_blk[8] = 1'b0;
    assign proc_69_output_sync_blk[8] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[8] = dl_detect_out ? proc_dep_vld_vec_69_reg[8] : (proc_69_data_FIFO_blk[8] | proc_69_data_PIPO_blk[8] | proc_69_start_FIFO_blk[8] | proc_69_TLF_FIFO_blk[8] | proc_69_input_sync_blk[8] | proc_69_output_sync_blk[8]);
    assign proc_69_data_FIFO_blk[9] = 1'b0;
    assign proc_69_data_PIPO_blk[9] = 1'b0;
    assign proc_69_start_FIFO_blk[9] = 1'b0;
    assign proc_69_TLF_FIFO_blk[9] = 1'b0;
    assign proc_69_input_sync_blk[9] = 1'b0;
    assign proc_69_output_sync_blk[9] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[9] = dl_detect_out ? proc_dep_vld_vec_69_reg[9] : (proc_69_data_FIFO_blk[9] | proc_69_data_PIPO_blk[9] | proc_69_start_FIFO_blk[9] | proc_69_TLF_FIFO_blk[9] | proc_69_input_sync_blk[9] | proc_69_output_sync_blk[9]);
    assign proc_69_data_FIFO_blk[10] = 1'b0;
    assign proc_69_data_PIPO_blk[10] = 1'b0;
    assign proc_69_start_FIFO_blk[10] = 1'b0;
    assign proc_69_TLF_FIFO_blk[10] = 1'b0;
    assign proc_69_input_sync_blk[10] = 1'b0;
    assign proc_69_output_sync_blk[10] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[10] = dl_detect_out ? proc_dep_vld_vec_69_reg[10] : (proc_69_data_FIFO_blk[10] | proc_69_data_PIPO_blk[10] | proc_69_start_FIFO_blk[10] | proc_69_TLF_FIFO_blk[10] | proc_69_input_sync_blk[10] | proc_69_output_sync_blk[10]);
    assign proc_69_data_FIFO_blk[11] = 1'b0;
    assign proc_69_data_PIPO_blk[11] = 1'b0;
    assign proc_69_start_FIFO_blk[11] = 1'b0;
    assign proc_69_TLF_FIFO_blk[11] = 1'b0;
    assign proc_69_input_sync_blk[11] = 1'b0;
    assign proc_69_output_sync_blk[11] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[11] = dl_detect_out ? proc_dep_vld_vec_69_reg[11] : (proc_69_data_FIFO_blk[11] | proc_69_data_PIPO_blk[11] | proc_69_start_FIFO_blk[11] | proc_69_TLF_FIFO_blk[11] | proc_69_input_sync_blk[11] | proc_69_output_sync_blk[11]);
    assign proc_69_data_FIFO_blk[12] = 1'b0;
    assign proc_69_data_PIPO_blk[12] = 1'b0;
    assign proc_69_start_FIFO_blk[12] = 1'b0;
    assign proc_69_TLF_FIFO_blk[12] = 1'b0;
    assign proc_69_input_sync_blk[12] = 1'b0;
    assign proc_69_output_sync_blk[12] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[12] = dl_detect_out ? proc_dep_vld_vec_69_reg[12] : (proc_69_data_FIFO_blk[12] | proc_69_data_PIPO_blk[12] | proc_69_start_FIFO_blk[12] | proc_69_TLF_FIFO_blk[12] | proc_69_input_sync_blk[12] | proc_69_output_sync_blk[12]);
    assign proc_69_data_FIFO_blk[13] = 1'b0;
    assign proc_69_data_PIPO_blk[13] = 1'b0;
    assign proc_69_start_FIFO_blk[13] = 1'b0;
    assign proc_69_TLF_FIFO_blk[13] = 1'b0;
    assign proc_69_input_sync_blk[13] = 1'b0;
    assign proc_69_output_sync_blk[13] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[13] = dl_detect_out ? proc_dep_vld_vec_69_reg[13] : (proc_69_data_FIFO_blk[13] | proc_69_data_PIPO_blk[13] | proc_69_start_FIFO_blk[13] | proc_69_TLF_FIFO_blk[13] | proc_69_input_sync_blk[13] | proc_69_output_sync_blk[13]);
    assign proc_69_data_FIFO_blk[14] = 1'b0;
    assign proc_69_data_PIPO_blk[14] = 1'b0;
    assign proc_69_start_FIFO_blk[14] = 1'b0;
    assign proc_69_TLF_FIFO_blk[14] = 1'b0;
    assign proc_69_input_sync_blk[14] = 1'b0;
    assign proc_69_output_sync_blk[14] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[14] = dl_detect_out ? proc_dep_vld_vec_69_reg[14] : (proc_69_data_FIFO_blk[14] | proc_69_data_PIPO_blk[14] | proc_69_start_FIFO_blk[14] | proc_69_TLF_FIFO_blk[14] | proc_69_input_sync_blk[14] | proc_69_output_sync_blk[14]);
    assign proc_69_data_FIFO_blk[15] = 1'b0;
    assign proc_69_data_PIPO_blk[15] = 1'b0;
    assign proc_69_start_FIFO_blk[15] = 1'b0;
    assign proc_69_TLF_FIFO_blk[15] = 1'b0;
    assign proc_69_input_sync_blk[15] = 1'b0;
    assign proc_69_output_sync_blk[15] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[15] = dl_detect_out ? proc_dep_vld_vec_69_reg[15] : (proc_69_data_FIFO_blk[15] | proc_69_data_PIPO_blk[15] | proc_69_start_FIFO_blk[15] | proc_69_TLF_FIFO_blk[15] | proc_69_input_sync_blk[15] | proc_69_output_sync_blk[15]);
    assign proc_69_data_FIFO_blk[16] = 1'b0;
    assign proc_69_data_PIPO_blk[16] = 1'b0;
    assign proc_69_start_FIFO_blk[16] = 1'b0;
    assign proc_69_TLF_FIFO_blk[16] = 1'b0;
    assign proc_69_input_sync_blk[16] = 1'b0;
    assign proc_69_output_sync_blk[16] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[16] = dl_detect_out ? proc_dep_vld_vec_69_reg[16] : (proc_69_data_FIFO_blk[16] | proc_69_data_PIPO_blk[16] | proc_69_start_FIFO_blk[16] | proc_69_TLF_FIFO_blk[16] | proc_69_input_sync_blk[16] | proc_69_output_sync_blk[16]);
    assign proc_69_data_FIFO_blk[17] = 1'b0;
    assign proc_69_data_PIPO_blk[17] = 1'b0;
    assign proc_69_start_FIFO_blk[17] = 1'b0;
    assign proc_69_TLF_FIFO_blk[17] = 1'b0;
    assign proc_69_input_sync_blk[17] = 1'b0;
    assign proc_69_output_sync_blk[17] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[17] = dl_detect_out ? proc_dep_vld_vec_69_reg[17] : (proc_69_data_FIFO_blk[17] | proc_69_data_PIPO_blk[17] | proc_69_start_FIFO_blk[17] | proc_69_TLF_FIFO_blk[17] | proc_69_input_sync_blk[17] | proc_69_output_sync_blk[17]);
    assign proc_69_data_FIFO_blk[18] = 1'b0;
    assign proc_69_data_PIPO_blk[18] = 1'b0;
    assign proc_69_start_FIFO_blk[18] = 1'b0;
    assign proc_69_TLF_FIFO_blk[18] = 1'b0;
    assign proc_69_input_sync_blk[18] = 1'b0;
    assign proc_69_output_sync_blk[18] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[18] = dl_detect_out ? proc_dep_vld_vec_69_reg[18] : (proc_69_data_FIFO_blk[18] | proc_69_data_PIPO_blk[18] | proc_69_start_FIFO_blk[18] | proc_69_TLF_FIFO_blk[18] | proc_69_input_sync_blk[18] | proc_69_output_sync_blk[18]);
    assign proc_69_data_FIFO_blk[19] = 1'b0;
    assign proc_69_data_PIPO_blk[19] = 1'b0;
    assign proc_69_start_FIFO_blk[19] = 1'b0;
    assign proc_69_TLF_FIFO_blk[19] = 1'b0;
    assign proc_69_input_sync_blk[19] = 1'b0;
    assign proc_69_output_sync_blk[19] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[19] = dl_detect_out ? proc_dep_vld_vec_69_reg[19] : (proc_69_data_FIFO_blk[19] | proc_69_data_PIPO_blk[19] | proc_69_start_FIFO_blk[19] | proc_69_TLF_FIFO_blk[19] | proc_69_input_sync_blk[19] | proc_69_output_sync_blk[19]);
    assign proc_69_data_FIFO_blk[20] = 1'b0;
    assign proc_69_data_PIPO_blk[20] = 1'b0;
    assign proc_69_start_FIFO_blk[20] = 1'b0;
    assign proc_69_TLF_FIFO_blk[20] = 1'b0;
    assign proc_69_input_sync_blk[20] = 1'b0;
    assign proc_69_output_sync_blk[20] = 1'b0 | (ap_done_reg_9 & grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_69[20] = dl_detect_out ? proc_dep_vld_vec_69_reg[20] : (proc_69_data_FIFO_blk[20] | proc_69_data_PIPO_blk[20] | proc_69_start_FIFO_blk[20] | proc_69_TLF_FIFO_blk[20] | proc_69_input_sync_blk[20] | proc_69_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_69_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_69_reg <= proc_dep_vld_vec_69;
        end
    end
    assign in_chan_dep_vld_vec_69[0] = dep_chan_vld_57_69;
    assign in_chan_dep_data_vec_69[243 : 0] = dep_chan_data_57_69;
    assign token_in_vec_69[0] = token_57_69;
    assign in_chan_dep_vld_vec_69[1] = dep_chan_vld_60_69;
    assign in_chan_dep_data_vec_69[487 : 244] = dep_chan_data_60_69;
    assign token_in_vec_69[1] = token_60_69;
    assign in_chan_dep_vld_vec_69[2] = dep_chan_vld_61_69;
    assign in_chan_dep_data_vec_69[731 : 488] = dep_chan_data_61_69;
    assign token_in_vec_69[2] = token_61_69;
    assign in_chan_dep_vld_vec_69[3] = dep_chan_vld_62_69;
    assign in_chan_dep_data_vec_69[975 : 732] = dep_chan_data_62_69;
    assign token_in_vec_69[3] = token_62_69;
    assign in_chan_dep_vld_vec_69[4] = dep_chan_vld_63_69;
    assign in_chan_dep_data_vec_69[1219 : 976] = dep_chan_data_63_69;
    assign token_in_vec_69[4] = token_63_69;
    assign in_chan_dep_vld_vec_69[5] = dep_chan_vld_64_69;
    assign in_chan_dep_data_vec_69[1463 : 1220] = dep_chan_data_64_69;
    assign token_in_vec_69[5] = token_64_69;
    assign in_chan_dep_vld_vec_69[6] = dep_chan_vld_65_69;
    assign in_chan_dep_data_vec_69[1707 : 1464] = dep_chan_data_65_69;
    assign token_in_vec_69[6] = token_65_69;
    assign in_chan_dep_vld_vec_69[7] = dep_chan_vld_66_69;
    assign in_chan_dep_data_vec_69[1951 : 1708] = dep_chan_data_66_69;
    assign token_in_vec_69[7] = token_66_69;
    assign in_chan_dep_vld_vec_69[8] = dep_chan_vld_67_69;
    assign in_chan_dep_data_vec_69[2195 : 1952] = dep_chan_data_67_69;
    assign token_in_vec_69[8] = token_67_69;
    assign in_chan_dep_vld_vec_69[9] = dep_chan_vld_68_69;
    assign in_chan_dep_data_vec_69[2439 : 2196] = dep_chan_data_68_69;
    assign token_in_vec_69[9] = token_68_69;
    assign in_chan_dep_vld_vec_69[10] = dep_chan_vld_70_69;
    assign in_chan_dep_data_vec_69[2683 : 2440] = dep_chan_data_70_69;
    assign token_in_vec_69[10] = token_70_69;
    assign in_chan_dep_vld_vec_69[11] = dep_chan_vld_71_69;
    assign in_chan_dep_data_vec_69[2927 : 2684] = dep_chan_data_71_69;
    assign token_in_vec_69[11] = token_71_69;
    assign in_chan_dep_vld_vec_69[12] = dep_chan_vld_72_69;
    assign in_chan_dep_data_vec_69[3171 : 2928] = dep_chan_data_72_69;
    assign token_in_vec_69[12] = token_72_69;
    assign in_chan_dep_vld_vec_69[13] = dep_chan_vld_73_69;
    assign in_chan_dep_data_vec_69[3415 : 3172] = dep_chan_data_73_69;
    assign token_in_vec_69[13] = token_73_69;
    assign in_chan_dep_vld_vec_69[14] = dep_chan_vld_74_69;
    assign in_chan_dep_data_vec_69[3659 : 3416] = dep_chan_data_74_69;
    assign token_in_vec_69[14] = token_74_69;
    assign in_chan_dep_vld_vec_69[15] = dep_chan_vld_75_69;
    assign in_chan_dep_data_vec_69[3903 : 3660] = dep_chan_data_75_69;
    assign token_in_vec_69[15] = token_75_69;
    assign in_chan_dep_vld_vec_69[16] = dep_chan_vld_76_69;
    assign in_chan_dep_data_vec_69[4147 : 3904] = dep_chan_data_76_69;
    assign token_in_vec_69[16] = token_76_69;
    assign in_chan_dep_vld_vec_69[17] = dep_chan_vld_77_69;
    assign in_chan_dep_data_vec_69[4391 : 4148] = dep_chan_data_77_69;
    assign token_in_vec_69[17] = token_77_69;
    assign in_chan_dep_vld_vec_69[18] = dep_chan_vld_78_69;
    assign in_chan_dep_data_vec_69[4635 : 4392] = dep_chan_data_78_69;
    assign token_in_vec_69[18] = token_78_69;
    assign in_chan_dep_vld_vec_69[19] = dep_chan_vld_79_69;
    assign in_chan_dep_data_vec_69[4879 : 4636] = dep_chan_data_79_69;
    assign token_in_vec_69[19] = token_79_69;
    assign in_chan_dep_vld_vec_69[20] = dep_chan_vld_121_69;
    assign in_chan_dep_data_vec_69[5123 : 4880] = dep_chan_data_121_69;
    assign token_in_vec_69[20] = token_121_69;
    assign dep_chan_vld_69_57 = out_chan_dep_vld_vec_69[0];
    assign dep_chan_data_69_57 = out_chan_dep_data_69;
    assign token_69_57 = token_out_vec_69[0];
    assign dep_chan_vld_69_60 = out_chan_dep_vld_vec_69[1];
    assign dep_chan_data_69_60 = out_chan_dep_data_69;
    assign token_69_60 = token_out_vec_69[1];
    assign dep_chan_vld_69_61 = out_chan_dep_vld_vec_69[2];
    assign dep_chan_data_69_61 = out_chan_dep_data_69;
    assign token_69_61 = token_out_vec_69[2];
    assign dep_chan_vld_69_62 = out_chan_dep_vld_vec_69[3];
    assign dep_chan_data_69_62 = out_chan_dep_data_69;
    assign token_69_62 = token_out_vec_69[3];
    assign dep_chan_vld_69_63 = out_chan_dep_vld_vec_69[4];
    assign dep_chan_data_69_63 = out_chan_dep_data_69;
    assign token_69_63 = token_out_vec_69[4];
    assign dep_chan_vld_69_64 = out_chan_dep_vld_vec_69[5];
    assign dep_chan_data_69_64 = out_chan_dep_data_69;
    assign token_69_64 = token_out_vec_69[5];
    assign dep_chan_vld_69_65 = out_chan_dep_vld_vec_69[6];
    assign dep_chan_data_69_65 = out_chan_dep_data_69;
    assign token_69_65 = token_out_vec_69[6];
    assign dep_chan_vld_69_66 = out_chan_dep_vld_vec_69[7];
    assign dep_chan_data_69_66 = out_chan_dep_data_69;
    assign token_69_66 = token_out_vec_69[7];
    assign dep_chan_vld_69_67 = out_chan_dep_vld_vec_69[8];
    assign dep_chan_data_69_67 = out_chan_dep_data_69;
    assign token_69_67 = token_out_vec_69[8];
    assign dep_chan_vld_69_68 = out_chan_dep_vld_vec_69[9];
    assign dep_chan_data_69_68 = out_chan_dep_data_69;
    assign token_69_68 = token_out_vec_69[9];
    assign dep_chan_vld_69_70 = out_chan_dep_vld_vec_69[10];
    assign dep_chan_data_69_70 = out_chan_dep_data_69;
    assign token_69_70 = token_out_vec_69[10];
    assign dep_chan_vld_69_71 = out_chan_dep_vld_vec_69[11];
    assign dep_chan_data_69_71 = out_chan_dep_data_69;
    assign token_69_71 = token_out_vec_69[11];
    assign dep_chan_vld_69_72 = out_chan_dep_vld_vec_69[12];
    assign dep_chan_data_69_72 = out_chan_dep_data_69;
    assign token_69_72 = token_out_vec_69[12];
    assign dep_chan_vld_69_73 = out_chan_dep_vld_vec_69[13];
    assign dep_chan_data_69_73 = out_chan_dep_data_69;
    assign token_69_73 = token_out_vec_69[13];
    assign dep_chan_vld_69_74 = out_chan_dep_vld_vec_69[14];
    assign dep_chan_data_69_74 = out_chan_dep_data_69;
    assign token_69_74 = token_out_vec_69[14];
    assign dep_chan_vld_69_75 = out_chan_dep_vld_vec_69[15];
    assign dep_chan_data_69_75 = out_chan_dep_data_69;
    assign token_69_75 = token_out_vec_69[15];
    assign dep_chan_vld_69_76 = out_chan_dep_vld_vec_69[16];
    assign dep_chan_data_69_76 = out_chan_dep_data_69;
    assign token_69_76 = token_out_vec_69[16];
    assign dep_chan_vld_69_77 = out_chan_dep_vld_vec_69[17];
    assign dep_chan_data_69_77 = out_chan_dep_data_69;
    assign token_69_77 = token_out_vec_69[17];
    assign dep_chan_vld_69_78 = out_chan_dep_vld_vec_69[18];
    assign dep_chan_data_69_78 = out_chan_dep_data_69;
    assign token_69_78 = token_out_vec_69[18];
    assign dep_chan_vld_69_79 = out_chan_dep_vld_vec_69[19];
    assign dep_chan_data_69_79 = out_chan_dep_data_69;
    assign token_69_79 = token_out_vec_69[19];
    assign dep_chan_vld_69_121 = out_chan_dep_vld_vec_69[20];
    assign dep_chan_data_69_121 = out_chan_dep_data_69;
    assign token_69_121 = token_out_vec_69[20];

    // Process: grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0
    top_hls_deadlock_detect_unit #(244, 70, 21, 21) top_hls_deadlock_detect_unit_70 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_70),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_70),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_70),
        .token_in_vec(token_in_vec_70),
        .dl_detect_in(dl_detect_out),
        .origin(origin[70]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_70),
        .out_chan_dep_data(out_chan_dep_data_70),
        .token_out_vec(token_out_vec_70),
        .dl_detect_out(dl_in_vec[70]));

    assign proc_70_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.fifo_B_PE_4_6_x095_blk_n);
    assign proc_70_data_PIPO_blk[0] = 1'b0;
    assign proc_70_start_FIFO_blk[0] = 1'b0;
    assign proc_70_TLF_FIFO_blk[0] = 1'b0;
    assign proc_70_input_sync_blk[0] = 1'b0;
    assign proc_70_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_70[0] = dl_detect_out ? proc_dep_vld_vec_70_reg[0] : (proc_70_data_FIFO_blk[0] | proc_70_data_PIPO_blk[0] | proc_70_start_FIFO_blk[0] | proc_70_TLF_FIFO_blk[0] | proc_70_input_sync_blk[0] | proc_70_output_sync_blk[0]);
    assign proc_70_data_FIFO_blk[1] = 1'b0;
    assign proc_70_data_PIPO_blk[1] = 1'b0;
    assign proc_70_start_FIFO_blk[1] = 1'b0;
    assign proc_70_TLF_FIFO_blk[1] = 1'b0;
    assign proc_70_input_sync_blk[1] = 1'b0;
    assign proc_70_output_sync_blk[1] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[1] = dl_detect_out ? proc_dep_vld_vec_70_reg[1] : (proc_70_data_FIFO_blk[1] | proc_70_data_PIPO_blk[1] | proc_70_start_FIFO_blk[1] | proc_70_TLF_FIFO_blk[1] | proc_70_input_sync_blk[1] | proc_70_output_sync_blk[1]);
    assign proc_70_data_FIFO_blk[2] = 1'b0;
    assign proc_70_data_PIPO_blk[2] = 1'b0;
    assign proc_70_start_FIFO_blk[2] = 1'b0;
    assign proc_70_TLF_FIFO_blk[2] = 1'b0;
    assign proc_70_input_sync_blk[2] = 1'b0;
    assign proc_70_output_sync_blk[2] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[2] = dl_detect_out ? proc_dep_vld_vec_70_reg[2] : (proc_70_data_FIFO_blk[2] | proc_70_data_PIPO_blk[2] | proc_70_start_FIFO_blk[2] | proc_70_TLF_FIFO_blk[2] | proc_70_input_sync_blk[2] | proc_70_output_sync_blk[2]);
    assign proc_70_data_FIFO_blk[3] = 1'b0;
    assign proc_70_data_PIPO_blk[3] = 1'b0;
    assign proc_70_start_FIFO_blk[3] = 1'b0;
    assign proc_70_TLF_FIFO_blk[3] = 1'b0;
    assign proc_70_input_sync_blk[3] = 1'b0;
    assign proc_70_output_sync_blk[3] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[3] = dl_detect_out ? proc_dep_vld_vec_70_reg[3] : (proc_70_data_FIFO_blk[3] | proc_70_data_PIPO_blk[3] | proc_70_start_FIFO_blk[3] | proc_70_TLF_FIFO_blk[3] | proc_70_input_sync_blk[3] | proc_70_output_sync_blk[3]);
    assign proc_70_data_FIFO_blk[4] = 1'b0;
    assign proc_70_data_PIPO_blk[4] = 1'b0;
    assign proc_70_start_FIFO_blk[4] = 1'b0;
    assign proc_70_TLF_FIFO_blk[4] = 1'b0;
    assign proc_70_input_sync_blk[4] = 1'b0;
    assign proc_70_output_sync_blk[4] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[4] = dl_detect_out ? proc_dep_vld_vec_70_reg[4] : (proc_70_data_FIFO_blk[4] | proc_70_data_PIPO_blk[4] | proc_70_start_FIFO_blk[4] | proc_70_TLF_FIFO_blk[4] | proc_70_input_sync_blk[4] | proc_70_output_sync_blk[4]);
    assign proc_70_data_FIFO_blk[5] = 1'b0;
    assign proc_70_data_PIPO_blk[5] = 1'b0;
    assign proc_70_start_FIFO_blk[5] = 1'b0;
    assign proc_70_TLF_FIFO_blk[5] = 1'b0;
    assign proc_70_input_sync_blk[5] = 1'b0;
    assign proc_70_output_sync_blk[5] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[5] = dl_detect_out ? proc_dep_vld_vec_70_reg[5] : (proc_70_data_FIFO_blk[5] | proc_70_data_PIPO_blk[5] | proc_70_start_FIFO_blk[5] | proc_70_TLF_FIFO_blk[5] | proc_70_input_sync_blk[5] | proc_70_output_sync_blk[5]);
    assign proc_70_data_FIFO_blk[6] = 1'b0;
    assign proc_70_data_PIPO_blk[6] = 1'b0;
    assign proc_70_start_FIFO_blk[6] = 1'b0;
    assign proc_70_TLF_FIFO_blk[6] = 1'b0;
    assign proc_70_input_sync_blk[6] = 1'b0;
    assign proc_70_output_sync_blk[6] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[6] = dl_detect_out ? proc_dep_vld_vec_70_reg[6] : (proc_70_data_FIFO_blk[6] | proc_70_data_PIPO_blk[6] | proc_70_start_FIFO_blk[6] | proc_70_TLF_FIFO_blk[6] | proc_70_input_sync_blk[6] | proc_70_output_sync_blk[6]);
    assign proc_70_data_FIFO_blk[7] = 1'b0;
    assign proc_70_data_PIPO_blk[7] = 1'b0;
    assign proc_70_start_FIFO_blk[7] = 1'b0;
    assign proc_70_TLF_FIFO_blk[7] = 1'b0;
    assign proc_70_input_sync_blk[7] = 1'b0;
    assign proc_70_output_sync_blk[7] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[7] = dl_detect_out ? proc_dep_vld_vec_70_reg[7] : (proc_70_data_FIFO_blk[7] | proc_70_data_PIPO_blk[7] | proc_70_start_FIFO_blk[7] | proc_70_TLF_FIFO_blk[7] | proc_70_input_sync_blk[7] | proc_70_output_sync_blk[7]);
    assign proc_70_data_FIFO_blk[8] = 1'b0;
    assign proc_70_data_PIPO_blk[8] = 1'b0;
    assign proc_70_start_FIFO_blk[8] = 1'b0;
    assign proc_70_TLF_FIFO_blk[8] = 1'b0;
    assign proc_70_input_sync_blk[8] = 1'b0;
    assign proc_70_output_sync_blk[8] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[8] = dl_detect_out ? proc_dep_vld_vec_70_reg[8] : (proc_70_data_FIFO_blk[8] | proc_70_data_PIPO_blk[8] | proc_70_start_FIFO_blk[8] | proc_70_TLF_FIFO_blk[8] | proc_70_input_sync_blk[8] | proc_70_output_sync_blk[8]);
    assign proc_70_data_FIFO_blk[9] = 1'b0;
    assign proc_70_data_PIPO_blk[9] = 1'b0;
    assign proc_70_start_FIFO_blk[9] = 1'b0;
    assign proc_70_TLF_FIFO_blk[9] = 1'b0;
    assign proc_70_input_sync_blk[9] = 1'b0;
    assign proc_70_output_sync_blk[9] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[9] = dl_detect_out ? proc_dep_vld_vec_70_reg[9] : (proc_70_data_FIFO_blk[9] | proc_70_data_PIPO_blk[9] | proc_70_start_FIFO_blk[9] | proc_70_TLF_FIFO_blk[9] | proc_70_input_sync_blk[9] | proc_70_output_sync_blk[9]);
    assign proc_70_data_FIFO_blk[10] = 1'b0;
    assign proc_70_data_PIPO_blk[10] = 1'b0;
    assign proc_70_start_FIFO_blk[10] = 1'b0;
    assign proc_70_TLF_FIFO_blk[10] = 1'b0;
    assign proc_70_input_sync_blk[10] = 1'b0;
    assign proc_70_output_sync_blk[10] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[10] = dl_detect_out ? proc_dep_vld_vec_70_reg[10] : (proc_70_data_FIFO_blk[10] | proc_70_data_PIPO_blk[10] | proc_70_start_FIFO_blk[10] | proc_70_TLF_FIFO_blk[10] | proc_70_input_sync_blk[10] | proc_70_output_sync_blk[10]);
    assign proc_70_data_FIFO_blk[11] = 1'b0;
    assign proc_70_data_PIPO_blk[11] = 1'b0;
    assign proc_70_start_FIFO_blk[11] = 1'b0;
    assign proc_70_TLF_FIFO_blk[11] = 1'b0;
    assign proc_70_input_sync_blk[11] = 1'b0;
    assign proc_70_output_sync_blk[11] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[11] = dl_detect_out ? proc_dep_vld_vec_70_reg[11] : (proc_70_data_FIFO_blk[11] | proc_70_data_PIPO_blk[11] | proc_70_start_FIFO_blk[11] | proc_70_TLF_FIFO_blk[11] | proc_70_input_sync_blk[11] | proc_70_output_sync_blk[11]);
    assign proc_70_data_FIFO_blk[12] = 1'b0;
    assign proc_70_data_PIPO_blk[12] = 1'b0;
    assign proc_70_start_FIFO_blk[12] = 1'b0;
    assign proc_70_TLF_FIFO_blk[12] = 1'b0;
    assign proc_70_input_sync_blk[12] = 1'b0;
    assign proc_70_output_sync_blk[12] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[12] = dl_detect_out ? proc_dep_vld_vec_70_reg[12] : (proc_70_data_FIFO_blk[12] | proc_70_data_PIPO_blk[12] | proc_70_start_FIFO_blk[12] | proc_70_TLF_FIFO_blk[12] | proc_70_input_sync_blk[12] | proc_70_output_sync_blk[12]);
    assign proc_70_data_FIFO_blk[13] = 1'b0;
    assign proc_70_data_PIPO_blk[13] = 1'b0;
    assign proc_70_start_FIFO_blk[13] = 1'b0;
    assign proc_70_TLF_FIFO_blk[13] = 1'b0;
    assign proc_70_input_sync_blk[13] = 1'b0;
    assign proc_70_output_sync_blk[13] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[13] = dl_detect_out ? proc_dep_vld_vec_70_reg[13] : (proc_70_data_FIFO_blk[13] | proc_70_data_PIPO_blk[13] | proc_70_start_FIFO_blk[13] | proc_70_TLF_FIFO_blk[13] | proc_70_input_sync_blk[13] | proc_70_output_sync_blk[13]);
    assign proc_70_data_FIFO_blk[14] = 1'b0;
    assign proc_70_data_PIPO_blk[14] = 1'b0;
    assign proc_70_start_FIFO_blk[14] = 1'b0;
    assign proc_70_TLF_FIFO_blk[14] = 1'b0;
    assign proc_70_input_sync_blk[14] = 1'b0;
    assign proc_70_output_sync_blk[14] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[14] = dl_detect_out ? proc_dep_vld_vec_70_reg[14] : (proc_70_data_FIFO_blk[14] | proc_70_data_PIPO_blk[14] | proc_70_start_FIFO_blk[14] | proc_70_TLF_FIFO_blk[14] | proc_70_input_sync_blk[14] | proc_70_output_sync_blk[14]);
    assign proc_70_data_FIFO_blk[15] = 1'b0;
    assign proc_70_data_PIPO_blk[15] = 1'b0;
    assign proc_70_start_FIFO_blk[15] = 1'b0;
    assign proc_70_TLF_FIFO_blk[15] = 1'b0;
    assign proc_70_input_sync_blk[15] = 1'b0;
    assign proc_70_output_sync_blk[15] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[15] = dl_detect_out ? proc_dep_vld_vec_70_reg[15] : (proc_70_data_FIFO_blk[15] | proc_70_data_PIPO_blk[15] | proc_70_start_FIFO_blk[15] | proc_70_TLF_FIFO_blk[15] | proc_70_input_sync_blk[15] | proc_70_output_sync_blk[15]);
    assign proc_70_data_FIFO_blk[16] = 1'b0;
    assign proc_70_data_PIPO_blk[16] = 1'b0;
    assign proc_70_start_FIFO_blk[16] = 1'b0;
    assign proc_70_TLF_FIFO_blk[16] = 1'b0;
    assign proc_70_input_sync_blk[16] = 1'b0;
    assign proc_70_output_sync_blk[16] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[16] = dl_detect_out ? proc_dep_vld_vec_70_reg[16] : (proc_70_data_FIFO_blk[16] | proc_70_data_PIPO_blk[16] | proc_70_start_FIFO_blk[16] | proc_70_TLF_FIFO_blk[16] | proc_70_input_sync_blk[16] | proc_70_output_sync_blk[16]);
    assign proc_70_data_FIFO_blk[17] = 1'b0;
    assign proc_70_data_PIPO_blk[17] = 1'b0;
    assign proc_70_start_FIFO_blk[17] = 1'b0;
    assign proc_70_TLF_FIFO_blk[17] = 1'b0;
    assign proc_70_input_sync_blk[17] = 1'b0;
    assign proc_70_output_sync_blk[17] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[17] = dl_detect_out ? proc_dep_vld_vec_70_reg[17] : (proc_70_data_FIFO_blk[17] | proc_70_data_PIPO_blk[17] | proc_70_start_FIFO_blk[17] | proc_70_TLF_FIFO_blk[17] | proc_70_input_sync_blk[17] | proc_70_output_sync_blk[17]);
    assign proc_70_data_FIFO_blk[18] = 1'b0;
    assign proc_70_data_PIPO_blk[18] = 1'b0;
    assign proc_70_start_FIFO_blk[18] = 1'b0;
    assign proc_70_TLF_FIFO_blk[18] = 1'b0;
    assign proc_70_input_sync_blk[18] = 1'b0;
    assign proc_70_output_sync_blk[18] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[18] = dl_detect_out ? proc_dep_vld_vec_70_reg[18] : (proc_70_data_FIFO_blk[18] | proc_70_data_PIPO_blk[18] | proc_70_start_FIFO_blk[18] | proc_70_TLF_FIFO_blk[18] | proc_70_input_sync_blk[18] | proc_70_output_sync_blk[18]);
    assign proc_70_data_FIFO_blk[19] = 1'b0;
    assign proc_70_data_PIPO_blk[19] = 1'b0;
    assign proc_70_start_FIFO_blk[19] = 1'b0;
    assign proc_70_TLF_FIFO_blk[19] = 1'b0;
    assign proc_70_input_sync_blk[19] = 1'b0;
    assign proc_70_output_sync_blk[19] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[19] = dl_detect_out ? proc_dep_vld_vec_70_reg[19] : (proc_70_data_FIFO_blk[19] | proc_70_data_PIPO_blk[19] | proc_70_start_FIFO_blk[19] | proc_70_TLF_FIFO_blk[19] | proc_70_input_sync_blk[19] | proc_70_output_sync_blk[19]);
    assign proc_70_data_FIFO_blk[20] = 1'b0;
    assign proc_70_data_PIPO_blk[20] = 1'b0;
    assign proc_70_start_FIFO_blk[20] = 1'b0;
    assign proc_70_TLF_FIFO_blk[20] = 1'b0;
    assign proc_70_input_sync_blk[20] = 1'b0;
    assign proc_70_output_sync_blk[20] = 1'b0 | (ap_done_reg_10 & grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_70[20] = dl_detect_out ? proc_dep_vld_vec_70_reg[20] : (proc_70_data_FIFO_blk[20] | proc_70_data_PIPO_blk[20] | proc_70_start_FIFO_blk[20] | proc_70_TLF_FIFO_blk[20] | proc_70_input_sync_blk[20] | proc_70_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_70_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_70_reg <= proc_dep_vld_vec_70;
        end
    end
    assign in_chan_dep_vld_vec_70[0] = dep_chan_vld_58_70;
    assign in_chan_dep_data_vec_70[243 : 0] = dep_chan_data_58_70;
    assign token_in_vec_70[0] = token_58_70;
    assign in_chan_dep_vld_vec_70[1] = dep_chan_vld_60_70;
    assign in_chan_dep_data_vec_70[487 : 244] = dep_chan_data_60_70;
    assign token_in_vec_70[1] = token_60_70;
    assign in_chan_dep_vld_vec_70[2] = dep_chan_vld_61_70;
    assign in_chan_dep_data_vec_70[731 : 488] = dep_chan_data_61_70;
    assign token_in_vec_70[2] = token_61_70;
    assign in_chan_dep_vld_vec_70[3] = dep_chan_vld_62_70;
    assign in_chan_dep_data_vec_70[975 : 732] = dep_chan_data_62_70;
    assign token_in_vec_70[3] = token_62_70;
    assign in_chan_dep_vld_vec_70[4] = dep_chan_vld_63_70;
    assign in_chan_dep_data_vec_70[1219 : 976] = dep_chan_data_63_70;
    assign token_in_vec_70[4] = token_63_70;
    assign in_chan_dep_vld_vec_70[5] = dep_chan_vld_64_70;
    assign in_chan_dep_data_vec_70[1463 : 1220] = dep_chan_data_64_70;
    assign token_in_vec_70[5] = token_64_70;
    assign in_chan_dep_vld_vec_70[6] = dep_chan_vld_65_70;
    assign in_chan_dep_data_vec_70[1707 : 1464] = dep_chan_data_65_70;
    assign token_in_vec_70[6] = token_65_70;
    assign in_chan_dep_vld_vec_70[7] = dep_chan_vld_66_70;
    assign in_chan_dep_data_vec_70[1951 : 1708] = dep_chan_data_66_70;
    assign token_in_vec_70[7] = token_66_70;
    assign in_chan_dep_vld_vec_70[8] = dep_chan_vld_67_70;
    assign in_chan_dep_data_vec_70[2195 : 1952] = dep_chan_data_67_70;
    assign token_in_vec_70[8] = token_67_70;
    assign in_chan_dep_vld_vec_70[9] = dep_chan_vld_68_70;
    assign in_chan_dep_data_vec_70[2439 : 2196] = dep_chan_data_68_70;
    assign token_in_vec_70[9] = token_68_70;
    assign in_chan_dep_vld_vec_70[10] = dep_chan_vld_69_70;
    assign in_chan_dep_data_vec_70[2683 : 2440] = dep_chan_data_69_70;
    assign token_in_vec_70[10] = token_69_70;
    assign in_chan_dep_vld_vec_70[11] = dep_chan_vld_71_70;
    assign in_chan_dep_data_vec_70[2927 : 2684] = dep_chan_data_71_70;
    assign token_in_vec_70[11] = token_71_70;
    assign in_chan_dep_vld_vec_70[12] = dep_chan_vld_72_70;
    assign in_chan_dep_data_vec_70[3171 : 2928] = dep_chan_data_72_70;
    assign token_in_vec_70[12] = token_72_70;
    assign in_chan_dep_vld_vec_70[13] = dep_chan_vld_73_70;
    assign in_chan_dep_data_vec_70[3415 : 3172] = dep_chan_data_73_70;
    assign token_in_vec_70[13] = token_73_70;
    assign in_chan_dep_vld_vec_70[14] = dep_chan_vld_74_70;
    assign in_chan_dep_data_vec_70[3659 : 3416] = dep_chan_data_74_70;
    assign token_in_vec_70[14] = token_74_70;
    assign in_chan_dep_vld_vec_70[15] = dep_chan_vld_75_70;
    assign in_chan_dep_data_vec_70[3903 : 3660] = dep_chan_data_75_70;
    assign token_in_vec_70[15] = token_75_70;
    assign in_chan_dep_vld_vec_70[16] = dep_chan_vld_76_70;
    assign in_chan_dep_data_vec_70[4147 : 3904] = dep_chan_data_76_70;
    assign token_in_vec_70[16] = token_76_70;
    assign in_chan_dep_vld_vec_70[17] = dep_chan_vld_77_70;
    assign in_chan_dep_data_vec_70[4391 : 4148] = dep_chan_data_77_70;
    assign token_in_vec_70[17] = token_77_70;
    assign in_chan_dep_vld_vec_70[18] = dep_chan_vld_78_70;
    assign in_chan_dep_data_vec_70[4635 : 4392] = dep_chan_data_78_70;
    assign token_in_vec_70[18] = token_78_70;
    assign in_chan_dep_vld_vec_70[19] = dep_chan_vld_79_70;
    assign in_chan_dep_data_vec_70[4879 : 4636] = dep_chan_data_79_70;
    assign token_in_vec_70[19] = token_79_70;
    assign in_chan_dep_vld_vec_70[20] = dep_chan_vld_121_70;
    assign in_chan_dep_data_vec_70[5123 : 4880] = dep_chan_data_121_70;
    assign token_in_vec_70[20] = token_121_70;
    assign dep_chan_vld_70_58 = out_chan_dep_vld_vec_70[0];
    assign dep_chan_data_70_58 = out_chan_dep_data_70;
    assign token_70_58 = token_out_vec_70[0];
    assign dep_chan_vld_70_60 = out_chan_dep_vld_vec_70[1];
    assign dep_chan_data_70_60 = out_chan_dep_data_70;
    assign token_70_60 = token_out_vec_70[1];
    assign dep_chan_vld_70_61 = out_chan_dep_vld_vec_70[2];
    assign dep_chan_data_70_61 = out_chan_dep_data_70;
    assign token_70_61 = token_out_vec_70[2];
    assign dep_chan_vld_70_62 = out_chan_dep_vld_vec_70[3];
    assign dep_chan_data_70_62 = out_chan_dep_data_70;
    assign token_70_62 = token_out_vec_70[3];
    assign dep_chan_vld_70_63 = out_chan_dep_vld_vec_70[4];
    assign dep_chan_data_70_63 = out_chan_dep_data_70;
    assign token_70_63 = token_out_vec_70[4];
    assign dep_chan_vld_70_64 = out_chan_dep_vld_vec_70[5];
    assign dep_chan_data_70_64 = out_chan_dep_data_70;
    assign token_70_64 = token_out_vec_70[5];
    assign dep_chan_vld_70_65 = out_chan_dep_vld_vec_70[6];
    assign dep_chan_data_70_65 = out_chan_dep_data_70;
    assign token_70_65 = token_out_vec_70[6];
    assign dep_chan_vld_70_66 = out_chan_dep_vld_vec_70[7];
    assign dep_chan_data_70_66 = out_chan_dep_data_70;
    assign token_70_66 = token_out_vec_70[7];
    assign dep_chan_vld_70_67 = out_chan_dep_vld_vec_70[8];
    assign dep_chan_data_70_67 = out_chan_dep_data_70;
    assign token_70_67 = token_out_vec_70[8];
    assign dep_chan_vld_70_68 = out_chan_dep_vld_vec_70[9];
    assign dep_chan_data_70_68 = out_chan_dep_data_70;
    assign token_70_68 = token_out_vec_70[9];
    assign dep_chan_vld_70_69 = out_chan_dep_vld_vec_70[10];
    assign dep_chan_data_70_69 = out_chan_dep_data_70;
    assign token_70_69 = token_out_vec_70[10];
    assign dep_chan_vld_70_71 = out_chan_dep_vld_vec_70[11];
    assign dep_chan_data_70_71 = out_chan_dep_data_70;
    assign token_70_71 = token_out_vec_70[11];
    assign dep_chan_vld_70_72 = out_chan_dep_vld_vec_70[12];
    assign dep_chan_data_70_72 = out_chan_dep_data_70;
    assign token_70_72 = token_out_vec_70[12];
    assign dep_chan_vld_70_73 = out_chan_dep_vld_vec_70[13];
    assign dep_chan_data_70_73 = out_chan_dep_data_70;
    assign token_70_73 = token_out_vec_70[13];
    assign dep_chan_vld_70_74 = out_chan_dep_vld_vec_70[14];
    assign dep_chan_data_70_74 = out_chan_dep_data_70;
    assign token_70_74 = token_out_vec_70[14];
    assign dep_chan_vld_70_75 = out_chan_dep_vld_vec_70[15];
    assign dep_chan_data_70_75 = out_chan_dep_data_70;
    assign token_70_75 = token_out_vec_70[15];
    assign dep_chan_vld_70_76 = out_chan_dep_vld_vec_70[16];
    assign dep_chan_data_70_76 = out_chan_dep_data_70;
    assign token_70_76 = token_out_vec_70[16];
    assign dep_chan_vld_70_77 = out_chan_dep_vld_vec_70[17];
    assign dep_chan_data_70_77 = out_chan_dep_data_70;
    assign token_70_77 = token_out_vec_70[17];
    assign dep_chan_vld_70_78 = out_chan_dep_vld_vec_70[18];
    assign dep_chan_data_70_78 = out_chan_dep_data_70;
    assign token_70_78 = token_out_vec_70[18];
    assign dep_chan_vld_70_79 = out_chan_dep_vld_vec_70[19];
    assign dep_chan_data_70_79 = out_chan_dep_data_70;
    assign token_70_79 = token_out_vec_70[19];
    assign dep_chan_vld_70_121 = out_chan_dep_vld_vec_70[20];
    assign dep_chan_data_70_121 = out_chan_dep_data_70;
    assign token_70_121 = token_out_vec_70[20];

    // Process: grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0
    top_hls_deadlock_detect_unit #(244, 71, 21, 21) top_hls_deadlock_detect_unit_71 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_71),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_71),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_71),
        .token_in_vec(token_in_vec_71),
        .dl_detect_in(dl_detect_out),
        .origin(origin[71]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_71),
        .out_chan_dep_data(out_chan_dep_data_71),
        .token_out_vec(token_out_vec_71),
        .dl_detect_out(dl_in_vec[71]));

    assign proc_71_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.fifo_B_PE_4_7_x0100_blk_n);
    assign proc_71_data_PIPO_blk[0] = 1'b0;
    assign proc_71_start_FIFO_blk[0] = 1'b0;
    assign proc_71_TLF_FIFO_blk[0] = 1'b0;
    assign proc_71_input_sync_blk[0] = 1'b0;
    assign proc_71_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_71[0] = dl_detect_out ? proc_dep_vld_vec_71_reg[0] : (proc_71_data_FIFO_blk[0] | proc_71_data_PIPO_blk[0] | proc_71_start_FIFO_blk[0] | proc_71_TLF_FIFO_blk[0] | proc_71_input_sync_blk[0] | proc_71_output_sync_blk[0]);
    assign proc_71_data_FIFO_blk[1] = 1'b0;
    assign proc_71_data_PIPO_blk[1] = 1'b0;
    assign proc_71_start_FIFO_blk[1] = 1'b0;
    assign proc_71_TLF_FIFO_blk[1] = 1'b0;
    assign proc_71_input_sync_blk[1] = 1'b0;
    assign proc_71_output_sync_blk[1] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[1] = dl_detect_out ? proc_dep_vld_vec_71_reg[1] : (proc_71_data_FIFO_blk[1] | proc_71_data_PIPO_blk[1] | proc_71_start_FIFO_blk[1] | proc_71_TLF_FIFO_blk[1] | proc_71_input_sync_blk[1] | proc_71_output_sync_blk[1]);
    assign proc_71_data_FIFO_blk[2] = 1'b0;
    assign proc_71_data_PIPO_blk[2] = 1'b0;
    assign proc_71_start_FIFO_blk[2] = 1'b0;
    assign proc_71_TLF_FIFO_blk[2] = 1'b0;
    assign proc_71_input_sync_blk[2] = 1'b0;
    assign proc_71_output_sync_blk[2] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[2] = dl_detect_out ? proc_dep_vld_vec_71_reg[2] : (proc_71_data_FIFO_blk[2] | proc_71_data_PIPO_blk[2] | proc_71_start_FIFO_blk[2] | proc_71_TLF_FIFO_blk[2] | proc_71_input_sync_blk[2] | proc_71_output_sync_blk[2]);
    assign proc_71_data_FIFO_blk[3] = 1'b0;
    assign proc_71_data_PIPO_blk[3] = 1'b0;
    assign proc_71_start_FIFO_blk[3] = 1'b0;
    assign proc_71_TLF_FIFO_blk[3] = 1'b0;
    assign proc_71_input_sync_blk[3] = 1'b0;
    assign proc_71_output_sync_blk[3] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[3] = dl_detect_out ? proc_dep_vld_vec_71_reg[3] : (proc_71_data_FIFO_blk[3] | proc_71_data_PIPO_blk[3] | proc_71_start_FIFO_blk[3] | proc_71_TLF_FIFO_blk[3] | proc_71_input_sync_blk[3] | proc_71_output_sync_blk[3]);
    assign proc_71_data_FIFO_blk[4] = 1'b0;
    assign proc_71_data_PIPO_blk[4] = 1'b0;
    assign proc_71_start_FIFO_blk[4] = 1'b0;
    assign proc_71_TLF_FIFO_blk[4] = 1'b0;
    assign proc_71_input_sync_blk[4] = 1'b0;
    assign proc_71_output_sync_blk[4] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[4] = dl_detect_out ? proc_dep_vld_vec_71_reg[4] : (proc_71_data_FIFO_blk[4] | proc_71_data_PIPO_blk[4] | proc_71_start_FIFO_blk[4] | proc_71_TLF_FIFO_blk[4] | proc_71_input_sync_blk[4] | proc_71_output_sync_blk[4]);
    assign proc_71_data_FIFO_blk[5] = 1'b0;
    assign proc_71_data_PIPO_blk[5] = 1'b0;
    assign proc_71_start_FIFO_blk[5] = 1'b0;
    assign proc_71_TLF_FIFO_blk[5] = 1'b0;
    assign proc_71_input_sync_blk[5] = 1'b0;
    assign proc_71_output_sync_blk[5] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[5] = dl_detect_out ? proc_dep_vld_vec_71_reg[5] : (proc_71_data_FIFO_blk[5] | proc_71_data_PIPO_blk[5] | proc_71_start_FIFO_blk[5] | proc_71_TLF_FIFO_blk[5] | proc_71_input_sync_blk[5] | proc_71_output_sync_blk[5]);
    assign proc_71_data_FIFO_blk[6] = 1'b0;
    assign proc_71_data_PIPO_blk[6] = 1'b0;
    assign proc_71_start_FIFO_blk[6] = 1'b0;
    assign proc_71_TLF_FIFO_blk[6] = 1'b0;
    assign proc_71_input_sync_blk[6] = 1'b0;
    assign proc_71_output_sync_blk[6] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[6] = dl_detect_out ? proc_dep_vld_vec_71_reg[6] : (proc_71_data_FIFO_blk[6] | proc_71_data_PIPO_blk[6] | proc_71_start_FIFO_blk[6] | proc_71_TLF_FIFO_blk[6] | proc_71_input_sync_blk[6] | proc_71_output_sync_blk[6]);
    assign proc_71_data_FIFO_blk[7] = 1'b0;
    assign proc_71_data_PIPO_blk[7] = 1'b0;
    assign proc_71_start_FIFO_blk[7] = 1'b0;
    assign proc_71_TLF_FIFO_blk[7] = 1'b0;
    assign proc_71_input_sync_blk[7] = 1'b0;
    assign proc_71_output_sync_blk[7] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[7] = dl_detect_out ? proc_dep_vld_vec_71_reg[7] : (proc_71_data_FIFO_blk[7] | proc_71_data_PIPO_blk[7] | proc_71_start_FIFO_blk[7] | proc_71_TLF_FIFO_blk[7] | proc_71_input_sync_blk[7] | proc_71_output_sync_blk[7]);
    assign proc_71_data_FIFO_blk[8] = 1'b0;
    assign proc_71_data_PIPO_blk[8] = 1'b0;
    assign proc_71_start_FIFO_blk[8] = 1'b0;
    assign proc_71_TLF_FIFO_blk[8] = 1'b0;
    assign proc_71_input_sync_blk[8] = 1'b0;
    assign proc_71_output_sync_blk[8] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[8] = dl_detect_out ? proc_dep_vld_vec_71_reg[8] : (proc_71_data_FIFO_blk[8] | proc_71_data_PIPO_blk[8] | proc_71_start_FIFO_blk[8] | proc_71_TLF_FIFO_blk[8] | proc_71_input_sync_blk[8] | proc_71_output_sync_blk[8]);
    assign proc_71_data_FIFO_blk[9] = 1'b0;
    assign proc_71_data_PIPO_blk[9] = 1'b0;
    assign proc_71_start_FIFO_blk[9] = 1'b0;
    assign proc_71_TLF_FIFO_blk[9] = 1'b0;
    assign proc_71_input_sync_blk[9] = 1'b0;
    assign proc_71_output_sync_blk[9] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[9] = dl_detect_out ? proc_dep_vld_vec_71_reg[9] : (proc_71_data_FIFO_blk[9] | proc_71_data_PIPO_blk[9] | proc_71_start_FIFO_blk[9] | proc_71_TLF_FIFO_blk[9] | proc_71_input_sync_blk[9] | proc_71_output_sync_blk[9]);
    assign proc_71_data_FIFO_blk[10] = 1'b0;
    assign proc_71_data_PIPO_blk[10] = 1'b0;
    assign proc_71_start_FIFO_blk[10] = 1'b0;
    assign proc_71_TLF_FIFO_blk[10] = 1'b0;
    assign proc_71_input_sync_blk[10] = 1'b0;
    assign proc_71_output_sync_blk[10] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[10] = dl_detect_out ? proc_dep_vld_vec_71_reg[10] : (proc_71_data_FIFO_blk[10] | proc_71_data_PIPO_blk[10] | proc_71_start_FIFO_blk[10] | proc_71_TLF_FIFO_blk[10] | proc_71_input_sync_blk[10] | proc_71_output_sync_blk[10]);
    assign proc_71_data_FIFO_blk[11] = 1'b0;
    assign proc_71_data_PIPO_blk[11] = 1'b0;
    assign proc_71_start_FIFO_blk[11] = 1'b0;
    assign proc_71_TLF_FIFO_blk[11] = 1'b0;
    assign proc_71_input_sync_blk[11] = 1'b0;
    assign proc_71_output_sync_blk[11] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[11] = dl_detect_out ? proc_dep_vld_vec_71_reg[11] : (proc_71_data_FIFO_blk[11] | proc_71_data_PIPO_blk[11] | proc_71_start_FIFO_blk[11] | proc_71_TLF_FIFO_blk[11] | proc_71_input_sync_blk[11] | proc_71_output_sync_blk[11]);
    assign proc_71_data_FIFO_blk[12] = 1'b0;
    assign proc_71_data_PIPO_blk[12] = 1'b0;
    assign proc_71_start_FIFO_blk[12] = 1'b0;
    assign proc_71_TLF_FIFO_blk[12] = 1'b0;
    assign proc_71_input_sync_blk[12] = 1'b0;
    assign proc_71_output_sync_blk[12] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[12] = dl_detect_out ? proc_dep_vld_vec_71_reg[12] : (proc_71_data_FIFO_blk[12] | proc_71_data_PIPO_blk[12] | proc_71_start_FIFO_blk[12] | proc_71_TLF_FIFO_blk[12] | proc_71_input_sync_blk[12] | proc_71_output_sync_blk[12]);
    assign proc_71_data_FIFO_blk[13] = 1'b0;
    assign proc_71_data_PIPO_blk[13] = 1'b0;
    assign proc_71_start_FIFO_blk[13] = 1'b0;
    assign proc_71_TLF_FIFO_blk[13] = 1'b0;
    assign proc_71_input_sync_blk[13] = 1'b0;
    assign proc_71_output_sync_blk[13] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[13] = dl_detect_out ? proc_dep_vld_vec_71_reg[13] : (proc_71_data_FIFO_blk[13] | proc_71_data_PIPO_blk[13] | proc_71_start_FIFO_blk[13] | proc_71_TLF_FIFO_blk[13] | proc_71_input_sync_blk[13] | proc_71_output_sync_blk[13]);
    assign proc_71_data_FIFO_blk[14] = 1'b0;
    assign proc_71_data_PIPO_blk[14] = 1'b0;
    assign proc_71_start_FIFO_blk[14] = 1'b0;
    assign proc_71_TLF_FIFO_blk[14] = 1'b0;
    assign proc_71_input_sync_blk[14] = 1'b0;
    assign proc_71_output_sync_blk[14] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[14] = dl_detect_out ? proc_dep_vld_vec_71_reg[14] : (proc_71_data_FIFO_blk[14] | proc_71_data_PIPO_blk[14] | proc_71_start_FIFO_blk[14] | proc_71_TLF_FIFO_blk[14] | proc_71_input_sync_blk[14] | proc_71_output_sync_blk[14]);
    assign proc_71_data_FIFO_blk[15] = 1'b0;
    assign proc_71_data_PIPO_blk[15] = 1'b0;
    assign proc_71_start_FIFO_blk[15] = 1'b0;
    assign proc_71_TLF_FIFO_blk[15] = 1'b0;
    assign proc_71_input_sync_blk[15] = 1'b0;
    assign proc_71_output_sync_blk[15] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[15] = dl_detect_out ? proc_dep_vld_vec_71_reg[15] : (proc_71_data_FIFO_blk[15] | proc_71_data_PIPO_blk[15] | proc_71_start_FIFO_blk[15] | proc_71_TLF_FIFO_blk[15] | proc_71_input_sync_blk[15] | proc_71_output_sync_blk[15]);
    assign proc_71_data_FIFO_blk[16] = 1'b0;
    assign proc_71_data_PIPO_blk[16] = 1'b0;
    assign proc_71_start_FIFO_blk[16] = 1'b0;
    assign proc_71_TLF_FIFO_blk[16] = 1'b0;
    assign proc_71_input_sync_blk[16] = 1'b0;
    assign proc_71_output_sync_blk[16] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[16] = dl_detect_out ? proc_dep_vld_vec_71_reg[16] : (proc_71_data_FIFO_blk[16] | proc_71_data_PIPO_blk[16] | proc_71_start_FIFO_blk[16] | proc_71_TLF_FIFO_blk[16] | proc_71_input_sync_blk[16] | proc_71_output_sync_blk[16]);
    assign proc_71_data_FIFO_blk[17] = 1'b0;
    assign proc_71_data_PIPO_blk[17] = 1'b0;
    assign proc_71_start_FIFO_blk[17] = 1'b0;
    assign proc_71_TLF_FIFO_blk[17] = 1'b0;
    assign proc_71_input_sync_blk[17] = 1'b0;
    assign proc_71_output_sync_blk[17] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[17] = dl_detect_out ? proc_dep_vld_vec_71_reg[17] : (proc_71_data_FIFO_blk[17] | proc_71_data_PIPO_blk[17] | proc_71_start_FIFO_blk[17] | proc_71_TLF_FIFO_blk[17] | proc_71_input_sync_blk[17] | proc_71_output_sync_blk[17]);
    assign proc_71_data_FIFO_blk[18] = 1'b0;
    assign proc_71_data_PIPO_blk[18] = 1'b0;
    assign proc_71_start_FIFO_blk[18] = 1'b0;
    assign proc_71_TLF_FIFO_blk[18] = 1'b0;
    assign proc_71_input_sync_blk[18] = 1'b0;
    assign proc_71_output_sync_blk[18] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[18] = dl_detect_out ? proc_dep_vld_vec_71_reg[18] : (proc_71_data_FIFO_blk[18] | proc_71_data_PIPO_blk[18] | proc_71_start_FIFO_blk[18] | proc_71_TLF_FIFO_blk[18] | proc_71_input_sync_blk[18] | proc_71_output_sync_blk[18]);
    assign proc_71_data_FIFO_blk[19] = 1'b0;
    assign proc_71_data_PIPO_blk[19] = 1'b0;
    assign proc_71_start_FIFO_blk[19] = 1'b0;
    assign proc_71_TLF_FIFO_blk[19] = 1'b0;
    assign proc_71_input_sync_blk[19] = 1'b0;
    assign proc_71_output_sync_blk[19] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[19] = dl_detect_out ? proc_dep_vld_vec_71_reg[19] : (proc_71_data_FIFO_blk[19] | proc_71_data_PIPO_blk[19] | proc_71_start_FIFO_blk[19] | proc_71_TLF_FIFO_blk[19] | proc_71_input_sync_blk[19] | proc_71_output_sync_blk[19]);
    assign proc_71_data_FIFO_blk[20] = 1'b0;
    assign proc_71_data_PIPO_blk[20] = 1'b0;
    assign proc_71_start_FIFO_blk[20] = 1'b0;
    assign proc_71_TLF_FIFO_blk[20] = 1'b0;
    assign proc_71_input_sync_blk[20] = 1'b0;
    assign proc_71_output_sync_blk[20] = 1'b0 | (ap_done_reg_11 & grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_71[20] = dl_detect_out ? proc_dep_vld_vec_71_reg[20] : (proc_71_data_FIFO_blk[20] | proc_71_data_PIPO_blk[20] | proc_71_start_FIFO_blk[20] | proc_71_TLF_FIFO_blk[20] | proc_71_input_sync_blk[20] | proc_71_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_71_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_71_reg <= proc_dep_vld_vec_71;
        end
    end
    assign in_chan_dep_vld_vec_71[0] = dep_chan_vld_59_71;
    assign in_chan_dep_data_vec_71[243 : 0] = dep_chan_data_59_71;
    assign token_in_vec_71[0] = token_59_71;
    assign in_chan_dep_vld_vec_71[1] = dep_chan_vld_60_71;
    assign in_chan_dep_data_vec_71[487 : 244] = dep_chan_data_60_71;
    assign token_in_vec_71[1] = token_60_71;
    assign in_chan_dep_vld_vec_71[2] = dep_chan_vld_61_71;
    assign in_chan_dep_data_vec_71[731 : 488] = dep_chan_data_61_71;
    assign token_in_vec_71[2] = token_61_71;
    assign in_chan_dep_vld_vec_71[3] = dep_chan_vld_62_71;
    assign in_chan_dep_data_vec_71[975 : 732] = dep_chan_data_62_71;
    assign token_in_vec_71[3] = token_62_71;
    assign in_chan_dep_vld_vec_71[4] = dep_chan_vld_63_71;
    assign in_chan_dep_data_vec_71[1219 : 976] = dep_chan_data_63_71;
    assign token_in_vec_71[4] = token_63_71;
    assign in_chan_dep_vld_vec_71[5] = dep_chan_vld_64_71;
    assign in_chan_dep_data_vec_71[1463 : 1220] = dep_chan_data_64_71;
    assign token_in_vec_71[5] = token_64_71;
    assign in_chan_dep_vld_vec_71[6] = dep_chan_vld_65_71;
    assign in_chan_dep_data_vec_71[1707 : 1464] = dep_chan_data_65_71;
    assign token_in_vec_71[6] = token_65_71;
    assign in_chan_dep_vld_vec_71[7] = dep_chan_vld_66_71;
    assign in_chan_dep_data_vec_71[1951 : 1708] = dep_chan_data_66_71;
    assign token_in_vec_71[7] = token_66_71;
    assign in_chan_dep_vld_vec_71[8] = dep_chan_vld_67_71;
    assign in_chan_dep_data_vec_71[2195 : 1952] = dep_chan_data_67_71;
    assign token_in_vec_71[8] = token_67_71;
    assign in_chan_dep_vld_vec_71[9] = dep_chan_vld_68_71;
    assign in_chan_dep_data_vec_71[2439 : 2196] = dep_chan_data_68_71;
    assign token_in_vec_71[9] = token_68_71;
    assign in_chan_dep_vld_vec_71[10] = dep_chan_vld_69_71;
    assign in_chan_dep_data_vec_71[2683 : 2440] = dep_chan_data_69_71;
    assign token_in_vec_71[10] = token_69_71;
    assign in_chan_dep_vld_vec_71[11] = dep_chan_vld_70_71;
    assign in_chan_dep_data_vec_71[2927 : 2684] = dep_chan_data_70_71;
    assign token_in_vec_71[11] = token_70_71;
    assign in_chan_dep_vld_vec_71[12] = dep_chan_vld_72_71;
    assign in_chan_dep_data_vec_71[3171 : 2928] = dep_chan_data_72_71;
    assign token_in_vec_71[12] = token_72_71;
    assign in_chan_dep_vld_vec_71[13] = dep_chan_vld_73_71;
    assign in_chan_dep_data_vec_71[3415 : 3172] = dep_chan_data_73_71;
    assign token_in_vec_71[13] = token_73_71;
    assign in_chan_dep_vld_vec_71[14] = dep_chan_vld_74_71;
    assign in_chan_dep_data_vec_71[3659 : 3416] = dep_chan_data_74_71;
    assign token_in_vec_71[14] = token_74_71;
    assign in_chan_dep_vld_vec_71[15] = dep_chan_vld_75_71;
    assign in_chan_dep_data_vec_71[3903 : 3660] = dep_chan_data_75_71;
    assign token_in_vec_71[15] = token_75_71;
    assign in_chan_dep_vld_vec_71[16] = dep_chan_vld_76_71;
    assign in_chan_dep_data_vec_71[4147 : 3904] = dep_chan_data_76_71;
    assign token_in_vec_71[16] = token_76_71;
    assign in_chan_dep_vld_vec_71[17] = dep_chan_vld_77_71;
    assign in_chan_dep_data_vec_71[4391 : 4148] = dep_chan_data_77_71;
    assign token_in_vec_71[17] = token_77_71;
    assign in_chan_dep_vld_vec_71[18] = dep_chan_vld_78_71;
    assign in_chan_dep_data_vec_71[4635 : 4392] = dep_chan_data_78_71;
    assign token_in_vec_71[18] = token_78_71;
    assign in_chan_dep_vld_vec_71[19] = dep_chan_vld_79_71;
    assign in_chan_dep_data_vec_71[4879 : 4636] = dep_chan_data_79_71;
    assign token_in_vec_71[19] = token_79_71;
    assign in_chan_dep_vld_vec_71[20] = dep_chan_vld_121_71;
    assign in_chan_dep_data_vec_71[5123 : 4880] = dep_chan_data_121_71;
    assign token_in_vec_71[20] = token_121_71;
    assign dep_chan_vld_71_59 = out_chan_dep_vld_vec_71[0];
    assign dep_chan_data_71_59 = out_chan_dep_data_71;
    assign token_71_59 = token_out_vec_71[0];
    assign dep_chan_vld_71_60 = out_chan_dep_vld_vec_71[1];
    assign dep_chan_data_71_60 = out_chan_dep_data_71;
    assign token_71_60 = token_out_vec_71[1];
    assign dep_chan_vld_71_61 = out_chan_dep_vld_vec_71[2];
    assign dep_chan_data_71_61 = out_chan_dep_data_71;
    assign token_71_61 = token_out_vec_71[2];
    assign dep_chan_vld_71_62 = out_chan_dep_vld_vec_71[3];
    assign dep_chan_data_71_62 = out_chan_dep_data_71;
    assign token_71_62 = token_out_vec_71[3];
    assign dep_chan_vld_71_63 = out_chan_dep_vld_vec_71[4];
    assign dep_chan_data_71_63 = out_chan_dep_data_71;
    assign token_71_63 = token_out_vec_71[4];
    assign dep_chan_vld_71_64 = out_chan_dep_vld_vec_71[5];
    assign dep_chan_data_71_64 = out_chan_dep_data_71;
    assign token_71_64 = token_out_vec_71[5];
    assign dep_chan_vld_71_65 = out_chan_dep_vld_vec_71[6];
    assign dep_chan_data_71_65 = out_chan_dep_data_71;
    assign token_71_65 = token_out_vec_71[6];
    assign dep_chan_vld_71_66 = out_chan_dep_vld_vec_71[7];
    assign dep_chan_data_71_66 = out_chan_dep_data_71;
    assign token_71_66 = token_out_vec_71[7];
    assign dep_chan_vld_71_67 = out_chan_dep_vld_vec_71[8];
    assign dep_chan_data_71_67 = out_chan_dep_data_71;
    assign token_71_67 = token_out_vec_71[8];
    assign dep_chan_vld_71_68 = out_chan_dep_vld_vec_71[9];
    assign dep_chan_data_71_68 = out_chan_dep_data_71;
    assign token_71_68 = token_out_vec_71[9];
    assign dep_chan_vld_71_69 = out_chan_dep_vld_vec_71[10];
    assign dep_chan_data_71_69 = out_chan_dep_data_71;
    assign token_71_69 = token_out_vec_71[10];
    assign dep_chan_vld_71_70 = out_chan_dep_vld_vec_71[11];
    assign dep_chan_data_71_70 = out_chan_dep_data_71;
    assign token_71_70 = token_out_vec_71[11];
    assign dep_chan_vld_71_72 = out_chan_dep_vld_vec_71[12];
    assign dep_chan_data_71_72 = out_chan_dep_data_71;
    assign token_71_72 = token_out_vec_71[12];
    assign dep_chan_vld_71_73 = out_chan_dep_vld_vec_71[13];
    assign dep_chan_data_71_73 = out_chan_dep_data_71;
    assign token_71_73 = token_out_vec_71[13];
    assign dep_chan_vld_71_74 = out_chan_dep_vld_vec_71[14];
    assign dep_chan_data_71_74 = out_chan_dep_data_71;
    assign token_71_74 = token_out_vec_71[14];
    assign dep_chan_vld_71_75 = out_chan_dep_vld_vec_71[15];
    assign dep_chan_data_71_75 = out_chan_dep_data_71;
    assign token_71_75 = token_out_vec_71[15];
    assign dep_chan_vld_71_76 = out_chan_dep_vld_vec_71[16];
    assign dep_chan_data_71_76 = out_chan_dep_data_71;
    assign token_71_76 = token_out_vec_71[16];
    assign dep_chan_vld_71_77 = out_chan_dep_vld_vec_71[17];
    assign dep_chan_data_71_77 = out_chan_dep_data_71;
    assign token_71_77 = token_out_vec_71[17];
    assign dep_chan_vld_71_78 = out_chan_dep_vld_vec_71[18];
    assign dep_chan_data_71_78 = out_chan_dep_data_71;
    assign token_71_78 = token_out_vec_71[18];
    assign dep_chan_vld_71_79 = out_chan_dep_vld_vec_71[19];
    assign dep_chan_data_71_79 = out_chan_dep_data_71;
    assign token_71_79 = token_out_vec_71[19];
    assign dep_chan_vld_71_121 = out_chan_dep_vld_vec_71[20];
    assign dep_chan_data_71_121 = out_chan_dep_data_71;
    assign token_71_121 = token_out_vec_71[20];

    // Process: grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 72, 21, 21) top_hls_deadlock_detect_unit_72 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_72),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_72),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_72),
        .token_in_vec(token_in_vec_72),
        .dl_detect_in(dl_detect_out),
        .origin(origin[72]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_72),
        .out_chan_dep_data(out_chan_dep_data_72),
        .token_out_vec(token_out_vec_72),
        .dl_detect_out(dl_in_vec[72]));

    assign proc_72_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.fifo_C_PE_4_0_x0105_blk_n);
    assign proc_72_data_PIPO_blk[0] = 1'b0;
    assign proc_72_start_FIFO_blk[0] = 1'b0;
    assign proc_72_TLF_FIFO_blk[0] = 1'b0;
    assign proc_72_input_sync_blk[0] = 1'b0;
    assign proc_72_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_72[0] = dl_detect_out ? proc_dep_vld_vec_72_reg[0] : (proc_72_data_FIFO_blk[0] | proc_72_data_PIPO_blk[0] | proc_72_start_FIFO_blk[0] | proc_72_TLF_FIFO_blk[0] | proc_72_input_sync_blk[0] | proc_72_output_sync_blk[0]);
    assign proc_72_data_FIFO_blk[1] = 1'b0;
    assign proc_72_data_PIPO_blk[1] = 1'b0;
    assign proc_72_start_FIFO_blk[1] = 1'b0;
    assign proc_72_TLF_FIFO_blk[1] = 1'b0;
    assign proc_72_input_sync_blk[1] = 1'b0;
    assign proc_72_output_sync_blk[1] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[1] = dl_detect_out ? proc_dep_vld_vec_72_reg[1] : (proc_72_data_FIFO_blk[1] | proc_72_data_PIPO_blk[1] | proc_72_start_FIFO_blk[1] | proc_72_TLF_FIFO_blk[1] | proc_72_input_sync_blk[1] | proc_72_output_sync_blk[1]);
    assign proc_72_data_FIFO_blk[2] = 1'b0;
    assign proc_72_data_PIPO_blk[2] = 1'b0;
    assign proc_72_start_FIFO_blk[2] = 1'b0;
    assign proc_72_TLF_FIFO_blk[2] = 1'b0;
    assign proc_72_input_sync_blk[2] = 1'b0;
    assign proc_72_output_sync_blk[2] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[2] = dl_detect_out ? proc_dep_vld_vec_72_reg[2] : (proc_72_data_FIFO_blk[2] | proc_72_data_PIPO_blk[2] | proc_72_start_FIFO_blk[2] | proc_72_TLF_FIFO_blk[2] | proc_72_input_sync_blk[2] | proc_72_output_sync_blk[2]);
    assign proc_72_data_FIFO_blk[3] = 1'b0;
    assign proc_72_data_PIPO_blk[3] = 1'b0;
    assign proc_72_start_FIFO_blk[3] = 1'b0;
    assign proc_72_TLF_FIFO_blk[3] = 1'b0;
    assign proc_72_input_sync_blk[3] = 1'b0;
    assign proc_72_output_sync_blk[3] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[3] = dl_detect_out ? proc_dep_vld_vec_72_reg[3] : (proc_72_data_FIFO_blk[3] | proc_72_data_PIPO_blk[3] | proc_72_start_FIFO_blk[3] | proc_72_TLF_FIFO_blk[3] | proc_72_input_sync_blk[3] | proc_72_output_sync_blk[3]);
    assign proc_72_data_FIFO_blk[4] = 1'b0;
    assign proc_72_data_PIPO_blk[4] = 1'b0;
    assign proc_72_start_FIFO_blk[4] = 1'b0;
    assign proc_72_TLF_FIFO_blk[4] = 1'b0;
    assign proc_72_input_sync_blk[4] = 1'b0;
    assign proc_72_output_sync_blk[4] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[4] = dl_detect_out ? proc_dep_vld_vec_72_reg[4] : (proc_72_data_FIFO_blk[4] | proc_72_data_PIPO_blk[4] | proc_72_start_FIFO_blk[4] | proc_72_TLF_FIFO_blk[4] | proc_72_input_sync_blk[4] | proc_72_output_sync_blk[4]);
    assign proc_72_data_FIFO_blk[5] = 1'b0;
    assign proc_72_data_PIPO_blk[5] = 1'b0;
    assign proc_72_start_FIFO_blk[5] = 1'b0;
    assign proc_72_TLF_FIFO_blk[5] = 1'b0;
    assign proc_72_input_sync_blk[5] = 1'b0;
    assign proc_72_output_sync_blk[5] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[5] = dl_detect_out ? proc_dep_vld_vec_72_reg[5] : (proc_72_data_FIFO_blk[5] | proc_72_data_PIPO_blk[5] | proc_72_start_FIFO_blk[5] | proc_72_TLF_FIFO_blk[5] | proc_72_input_sync_blk[5] | proc_72_output_sync_blk[5]);
    assign proc_72_data_FIFO_blk[6] = 1'b0;
    assign proc_72_data_PIPO_blk[6] = 1'b0;
    assign proc_72_start_FIFO_blk[6] = 1'b0;
    assign proc_72_TLF_FIFO_blk[6] = 1'b0;
    assign proc_72_input_sync_blk[6] = 1'b0;
    assign proc_72_output_sync_blk[6] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[6] = dl_detect_out ? proc_dep_vld_vec_72_reg[6] : (proc_72_data_FIFO_blk[6] | proc_72_data_PIPO_blk[6] | proc_72_start_FIFO_blk[6] | proc_72_TLF_FIFO_blk[6] | proc_72_input_sync_blk[6] | proc_72_output_sync_blk[6]);
    assign proc_72_data_FIFO_blk[7] = 1'b0;
    assign proc_72_data_PIPO_blk[7] = 1'b0;
    assign proc_72_start_FIFO_blk[7] = 1'b0;
    assign proc_72_TLF_FIFO_blk[7] = 1'b0;
    assign proc_72_input_sync_blk[7] = 1'b0;
    assign proc_72_output_sync_blk[7] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[7] = dl_detect_out ? proc_dep_vld_vec_72_reg[7] : (proc_72_data_FIFO_blk[7] | proc_72_data_PIPO_blk[7] | proc_72_start_FIFO_blk[7] | proc_72_TLF_FIFO_blk[7] | proc_72_input_sync_blk[7] | proc_72_output_sync_blk[7]);
    assign proc_72_data_FIFO_blk[8] = 1'b0;
    assign proc_72_data_PIPO_blk[8] = 1'b0;
    assign proc_72_start_FIFO_blk[8] = 1'b0;
    assign proc_72_TLF_FIFO_blk[8] = 1'b0;
    assign proc_72_input_sync_blk[8] = 1'b0;
    assign proc_72_output_sync_blk[8] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[8] = dl_detect_out ? proc_dep_vld_vec_72_reg[8] : (proc_72_data_FIFO_blk[8] | proc_72_data_PIPO_blk[8] | proc_72_start_FIFO_blk[8] | proc_72_TLF_FIFO_blk[8] | proc_72_input_sync_blk[8] | proc_72_output_sync_blk[8]);
    assign proc_72_data_FIFO_blk[9] = 1'b0;
    assign proc_72_data_PIPO_blk[9] = 1'b0;
    assign proc_72_start_FIFO_blk[9] = 1'b0;
    assign proc_72_TLF_FIFO_blk[9] = 1'b0;
    assign proc_72_input_sync_blk[9] = 1'b0;
    assign proc_72_output_sync_blk[9] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[9] = dl_detect_out ? proc_dep_vld_vec_72_reg[9] : (proc_72_data_FIFO_blk[9] | proc_72_data_PIPO_blk[9] | proc_72_start_FIFO_blk[9] | proc_72_TLF_FIFO_blk[9] | proc_72_input_sync_blk[9] | proc_72_output_sync_blk[9]);
    assign proc_72_data_FIFO_blk[10] = 1'b0;
    assign proc_72_data_PIPO_blk[10] = 1'b0;
    assign proc_72_start_FIFO_blk[10] = 1'b0;
    assign proc_72_TLF_FIFO_blk[10] = 1'b0;
    assign proc_72_input_sync_blk[10] = 1'b0;
    assign proc_72_output_sync_blk[10] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[10] = dl_detect_out ? proc_dep_vld_vec_72_reg[10] : (proc_72_data_FIFO_blk[10] | proc_72_data_PIPO_blk[10] | proc_72_start_FIFO_blk[10] | proc_72_TLF_FIFO_blk[10] | proc_72_input_sync_blk[10] | proc_72_output_sync_blk[10]);
    assign proc_72_data_FIFO_blk[11] = 1'b0;
    assign proc_72_data_PIPO_blk[11] = 1'b0;
    assign proc_72_start_FIFO_blk[11] = 1'b0;
    assign proc_72_TLF_FIFO_blk[11] = 1'b0;
    assign proc_72_input_sync_blk[11] = 1'b0;
    assign proc_72_output_sync_blk[11] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[11] = dl_detect_out ? proc_dep_vld_vec_72_reg[11] : (proc_72_data_FIFO_blk[11] | proc_72_data_PIPO_blk[11] | proc_72_start_FIFO_blk[11] | proc_72_TLF_FIFO_blk[11] | proc_72_input_sync_blk[11] | proc_72_output_sync_blk[11]);
    assign proc_72_data_FIFO_blk[12] = 1'b0;
    assign proc_72_data_PIPO_blk[12] = 1'b0;
    assign proc_72_start_FIFO_blk[12] = 1'b0;
    assign proc_72_TLF_FIFO_blk[12] = 1'b0;
    assign proc_72_input_sync_blk[12] = 1'b0;
    assign proc_72_output_sync_blk[12] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[12] = dl_detect_out ? proc_dep_vld_vec_72_reg[12] : (proc_72_data_FIFO_blk[12] | proc_72_data_PIPO_blk[12] | proc_72_start_FIFO_blk[12] | proc_72_TLF_FIFO_blk[12] | proc_72_input_sync_blk[12] | proc_72_output_sync_blk[12]);
    assign proc_72_data_FIFO_blk[13] = 1'b0;
    assign proc_72_data_PIPO_blk[13] = 1'b0;
    assign proc_72_start_FIFO_blk[13] = 1'b0;
    assign proc_72_TLF_FIFO_blk[13] = 1'b0;
    assign proc_72_input_sync_blk[13] = 1'b0;
    assign proc_72_output_sync_blk[13] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[13] = dl_detect_out ? proc_dep_vld_vec_72_reg[13] : (proc_72_data_FIFO_blk[13] | proc_72_data_PIPO_blk[13] | proc_72_start_FIFO_blk[13] | proc_72_TLF_FIFO_blk[13] | proc_72_input_sync_blk[13] | proc_72_output_sync_blk[13]);
    assign proc_72_data_FIFO_blk[14] = 1'b0;
    assign proc_72_data_PIPO_blk[14] = 1'b0;
    assign proc_72_start_FIFO_blk[14] = 1'b0;
    assign proc_72_TLF_FIFO_blk[14] = 1'b0;
    assign proc_72_input_sync_blk[14] = 1'b0;
    assign proc_72_output_sync_blk[14] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[14] = dl_detect_out ? proc_dep_vld_vec_72_reg[14] : (proc_72_data_FIFO_blk[14] | proc_72_data_PIPO_blk[14] | proc_72_start_FIFO_blk[14] | proc_72_TLF_FIFO_blk[14] | proc_72_input_sync_blk[14] | proc_72_output_sync_blk[14]);
    assign proc_72_data_FIFO_blk[15] = 1'b0;
    assign proc_72_data_PIPO_blk[15] = 1'b0;
    assign proc_72_start_FIFO_blk[15] = 1'b0;
    assign proc_72_TLF_FIFO_blk[15] = 1'b0;
    assign proc_72_input_sync_blk[15] = 1'b0;
    assign proc_72_output_sync_blk[15] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[15] = dl_detect_out ? proc_dep_vld_vec_72_reg[15] : (proc_72_data_FIFO_blk[15] | proc_72_data_PIPO_blk[15] | proc_72_start_FIFO_blk[15] | proc_72_TLF_FIFO_blk[15] | proc_72_input_sync_blk[15] | proc_72_output_sync_blk[15]);
    assign proc_72_data_FIFO_blk[16] = 1'b0;
    assign proc_72_data_PIPO_blk[16] = 1'b0;
    assign proc_72_start_FIFO_blk[16] = 1'b0;
    assign proc_72_TLF_FIFO_blk[16] = 1'b0;
    assign proc_72_input_sync_blk[16] = 1'b0;
    assign proc_72_output_sync_blk[16] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[16] = dl_detect_out ? proc_dep_vld_vec_72_reg[16] : (proc_72_data_FIFO_blk[16] | proc_72_data_PIPO_blk[16] | proc_72_start_FIFO_blk[16] | proc_72_TLF_FIFO_blk[16] | proc_72_input_sync_blk[16] | proc_72_output_sync_blk[16]);
    assign proc_72_data_FIFO_blk[17] = 1'b0;
    assign proc_72_data_PIPO_blk[17] = 1'b0;
    assign proc_72_start_FIFO_blk[17] = 1'b0;
    assign proc_72_TLF_FIFO_blk[17] = 1'b0;
    assign proc_72_input_sync_blk[17] = 1'b0;
    assign proc_72_output_sync_blk[17] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[17] = dl_detect_out ? proc_dep_vld_vec_72_reg[17] : (proc_72_data_FIFO_blk[17] | proc_72_data_PIPO_blk[17] | proc_72_start_FIFO_blk[17] | proc_72_TLF_FIFO_blk[17] | proc_72_input_sync_blk[17] | proc_72_output_sync_blk[17]);
    assign proc_72_data_FIFO_blk[18] = 1'b0;
    assign proc_72_data_PIPO_blk[18] = 1'b0;
    assign proc_72_start_FIFO_blk[18] = 1'b0;
    assign proc_72_TLF_FIFO_blk[18] = 1'b0;
    assign proc_72_input_sync_blk[18] = 1'b0;
    assign proc_72_output_sync_blk[18] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[18] = dl_detect_out ? proc_dep_vld_vec_72_reg[18] : (proc_72_data_FIFO_blk[18] | proc_72_data_PIPO_blk[18] | proc_72_start_FIFO_blk[18] | proc_72_TLF_FIFO_blk[18] | proc_72_input_sync_blk[18] | proc_72_output_sync_blk[18]);
    assign proc_72_data_FIFO_blk[19] = 1'b0;
    assign proc_72_data_PIPO_blk[19] = 1'b0;
    assign proc_72_start_FIFO_blk[19] = 1'b0;
    assign proc_72_TLF_FIFO_blk[19] = 1'b0;
    assign proc_72_input_sync_blk[19] = 1'b0;
    assign proc_72_output_sync_blk[19] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[19] = dl_detect_out ? proc_dep_vld_vec_72_reg[19] : (proc_72_data_FIFO_blk[19] | proc_72_data_PIPO_blk[19] | proc_72_start_FIFO_blk[19] | proc_72_TLF_FIFO_blk[19] | proc_72_input_sync_blk[19] | proc_72_output_sync_blk[19]);
    assign proc_72_data_FIFO_blk[20] = 1'b0;
    assign proc_72_data_PIPO_blk[20] = 1'b0;
    assign proc_72_start_FIFO_blk[20] = 1'b0;
    assign proc_72_TLF_FIFO_blk[20] = 1'b0;
    assign proc_72_input_sync_blk[20] = 1'b0;
    assign proc_72_output_sync_blk[20] = 1'b0 | (ap_done_reg_12 & grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_72[20] = dl_detect_out ? proc_dep_vld_vec_72_reg[20] : (proc_72_data_FIFO_blk[20] | proc_72_data_PIPO_blk[20] | proc_72_start_FIFO_blk[20] | proc_72_TLF_FIFO_blk[20] | proc_72_input_sync_blk[20] | proc_72_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_72_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_72_reg <= proc_dep_vld_vec_72;
        end
    end
    assign in_chan_dep_vld_vec_72[0] = dep_chan_vld_52_72;
    assign in_chan_dep_data_vec_72[243 : 0] = dep_chan_data_52_72;
    assign token_in_vec_72[0] = token_52_72;
    assign in_chan_dep_vld_vec_72[1] = dep_chan_vld_60_72;
    assign in_chan_dep_data_vec_72[487 : 244] = dep_chan_data_60_72;
    assign token_in_vec_72[1] = token_60_72;
    assign in_chan_dep_vld_vec_72[2] = dep_chan_vld_61_72;
    assign in_chan_dep_data_vec_72[731 : 488] = dep_chan_data_61_72;
    assign token_in_vec_72[2] = token_61_72;
    assign in_chan_dep_vld_vec_72[3] = dep_chan_vld_62_72;
    assign in_chan_dep_data_vec_72[975 : 732] = dep_chan_data_62_72;
    assign token_in_vec_72[3] = token_62_72;
    assign in_chan_dep_vld_vec_72[4] = dep_chan_vld_63_72;
    assign in_chan_dep_data_vec_72[1219 : 976] = dep_chan_data_63_72;
    assign token_in_vec_72[4] = token_63_72;
    assign in_chan_dep_vld_vec_72[5] = dep_chan_vld_64_72;
    assign in_chan_dep_data_vec_72[1463 : 1220] = dep_chan_data_64_72;
    assign token_in_vec_72[5] = token_64_72;
    assign in_chan_dep_vld_vec_72[6] = dep_chan_vld_65_72;
    assign in_chan_dep_data_vec_72[1707 : 1464] = dep_chan_data_65_72;
    assign token_in_vec_72[6] = token_65_72;
    assign in_chan_dep_vld_vec_72[7] = dep_chan_vld_66_72;
    assign in_chan_dep_data_vec_72[1951 : 1708] = dep_chan_data_66_72;
    assign token_in_vec_72[7] = token_66_72;
    assign in_chan_dep_vld_vec_72[8] = dep_chan_vld_67_72;
    assign in_chan_dep_data_vec_72[2195 : 1952] = dep_chan_data_67_72;
    assign token_in_vec_72[8] = token_67_72;
    assign in_chan_dep_vld_vec_72[9] = dep_chan_vld_68_72;
    assign in_chan_dep_data_vec_72[2439 : 2196] = dep_chan_data_68_72;
    assign token_in_vec_72[9] = token_68_72;
    assign in_chan_dep_vld_vec_72[10] = dep_chan_vld_69_72;
    assign in_chan_dep_data_vec_72[2683 : 2440] = dep_chan_data_69_72;
    assign token_in_vec_72[10] = token_69_72;
    assign in_chan_dep_vld_vec_72[11] = dep_chan_vld_70_72;
    assign in_chan_dep_data_vec_72[2927 : 2684] = dep_chan_data_70_72;
    assign token_in_vec_72[11] = token_70_72;
    assign in_chan_dep_vld_vec_72[12] = dep_chan_vld_71_72;
    assign in_chan_dep_data_vec_72[3171 : 2928] = dep_chan_data_71_72;
    assign token_in_vec_72[12] = token_71_72;
    assign in_chan_dep_vld_vec_72[13] = dep_chan_vld_73_72;
    assign in_chan_dep_data_vec_72[3415 : 3172] = dep_chan_data_73_72;
    assign token_in_vec_72[13] = token_73_72;
    assign in_chan_dep_vld_vec_72[14] = dep_chan_vld_74_72;
    assign in_chan_dep_data_vec_72[3659 : 3416] = dep_chan_data_74_72;
    assign token_in_vec_72[14] = token_74_72;
    assign in_chan_dep_vld_vec_72[15] = dep_chan_vld_75_72;
    assign in_chan_dep_data_vec_72[3903 : 3660] = dep_chan_data_75_72;
    assign token_in_vec_72[15] = token_75_72;
    assign in_chan_dep_vld_vec_72[16] = dep_chan_vld_76_72;
    assign in_chan_dep_data_vec_72[4147 : 3904] = dep_chan_data_76_72;
    assign token_in_vec_72[16] = token_76_72;
    assign in_chan_dep_vld_vec_72[17] = dep_chan_vld_77_72;
    assign in_chan_dep_data_vec_72[4391 : 4148] = dep_chan_data_77_72;
    assign token_in_vec_72[17] = token_77_72;
    assign in_chan_dep_vld_vec_72[18] = dep_chan_vld_78_72;
    assign in_chan_dep_data_vec_72[4635 : 4392] = dep_chan_data_78_72;
    assign token_in_vec_72[18] = token_78_72;
    assign in_chan_dep_vld_vec_72[19] = dep_chan_vld_79_72;
    assign in_chan_dep_data_vec_72[4879 : 4636] = dep_chan_data_79_72;
    assign token_in_vec_72[19] = token_79_72;
    assign in_chan_dep_vld_vec_72[20] = dep_chan_vld_121_72;
    assign in_chan_dep_data_vec_72[5123 : 4880] = dep_chan_data_121_72;
    assign token_in_vec_72[20] = token_121_72;
    assign dep_chan_vld_72_52 = out_chan_dep_vld_vec_72[0];
    assign dep_chan_data_72_52 = out_chan_dep_data_72;
    assign token_72_52 = token_out_vec_72[0];
    assign dep_chan_vld_72_60 = out_chan_dep_vld_vec_72[1];
    assign dep_chan_data_72_60 = out_chan_dep_data_72;
    assign token_72_60 = token_out_vec_72[1];
    assign dep_chan_vld_72_61 = out_chan_dep_vld_vec_72[2];
    assign dep_chan_data_72_61 = out_chan_dep_data_72;
    assign token_72_61 = token_out_vec_72[2];
    assign dep_chan_vld_72_62 = out_chan_dep_vld_vec_72[3];
    assign dep_chan_data_72_62 = out_chan_dep_data_72;
    assign token_72_62 = token_out_vec_72[3];
    assign dep_chan_vld_72_63 = out_chan_dep_vld_vec_72[4];
    assign dep_chan_data_72_63 = out_chan_dep_data_72;
    assign token_72_63 = token_out_vec_72[4];
    assign dep_chan_vld_72_64 = out_chan_dep_vld_vec_72[5];
    assign dep_chan_data_72_64 = out_chan_dep_data_72;
    assign token_72_64 = token_out_vec_72[5];
    assign dep_chan_vld_72_65 = out_chan_dep_vld_vec_72[6];
    assign dep_chan_data_72_65 = out_chan_dep_data_72;
    assign token_72_65 = token_out_vec_72[6];
    assign dep_chan_vld_72_66 = out_chan_dep_vld_vec_72[7];
    assign dep_chan_data_72_66 = out_chan_dep_data_72;
    assign token_72_66 = token_out_vec_72[7];
    assign dep_chan_vld_72_67 = out_chan_dep_vld_vec_72[8];
    assign dep_chan_data_72_67 = out_chan_dep_data_72;
    assign token_72_67 = token_out_vec_72[8];
    assign dep_chan_vld_72_68 = out_chan_dep_vld_vec_72[9];
    assign dep_chan_data_72_68 = out_chan_dep_data_72;
    assign token_72_68 = token_out_vec_72[9];
    assign dep_chan_vld_72_69 = out_chan_dep_vld_vec_72[10];
    assign dep_chan_data_72_69 = out_chan_dep_data_72;
    assign token_72_69 = token_out_vec_72[10];
    assign dep_chan_vld_72_70 = out_chan_dep_vld_vec_72[11];
    assign dep_chan_data_72_70 = out_chan_dep_data_72;
    assign token_72_70 = token_out_vec_72[11];
    assign dep_chan_vld_72_71 = out_chan_dep_vld_vec_72[12];
    assign dep_chan_data_72_71 = out_chan_dep_data_72;
    assign token_72_71 = token_out_vec_72[12];
    assign dep_chan_vld_72_73 = out_chan_dep_vld_vec_72[13];
    assign dep_chan_data_72_73 = out_chan_dep_data_72;
    assign token_72_73 = token_out_vec_72[13];
    assign dep_chan_vld_72_74 = out_chan_dep_vld_vec_72[14];
    assign dep_chan_data_72_74 = out_chan_dep_data_72;
    assign token_72_74 = token_out_vec_72[14];
    assign dep_chan_vld_72_75 = out_chan_dep_vld_vec_72[15];
    assign dep_chan_data_72_75 = out_chan_dep_data_72;
    assign token_72_75 = token_out_vec_72[15];
    assign dep_chan_vld_72_76 = out_chan_dep_vld_vec_72[16];
    assign dep_chan_data_72_76 = out_chan_dep_data_72;
    assign token_72_76 = token_out_vec_72[16];
    assign dep_chan_vld_72_77 = out_chan_dep_vld_vec_72[17];
    assign dep_chan_data_72_77 = out_chan_dep_data_72;
    assign token_72_77 = token_out_vec_72[17];
    assign dep_chan_vld_72_78 = out_chan_dep_vld_vec_72[18];
    assign dep_chan_data_72_78 = out_chan_dep_data_72;
    assign token_72_78 = token_out_vec_72[18];
    assign dep_chan_vld_72_79 = out_chan_dep_vld_vec_72[19];
    assign dep_chan_data_72_79 = out_chan_dep_data_72;
    assign token_72_79 = token_out_vec_72[19];
    assign dep_chan_vld_72_121 = out_chan_dep_vld_vec_72[20];
    assign dep_chan_data_72_121 = out_chan_dep_data_72;
    assign token_72_121 = token_out_vec_72[20];

    // Process: grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 73, 21, 21) top_hls_deadlock_detect_unit_73 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_73),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_73),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_73),
        .token_in_vec(token_in_vec_73),
        .dl_detect_in(dl_detect_out),
        .origin(origin[73]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_73),
        .out_chan_dep_data(out_chan_dep_data_73),
        .token_out_vec(token_out_vec_73),
        .dl_detect_out(dl_in_vec[73]));

    assign proc_73_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.fifo_C_PE_4_1_x0110_blk_n);
    assign proc_73_data_PIPO_blk[0] = 1'b0;
    assign proc_73_start_FIFO_blk[0] = 1'b0;
    assign proc_73_TLF_FIFO_blk[0] = 1'b0;
    assign proc_73_input_sync_blk[0] = 1'b0;
    assign proc_73_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_73[0] = dl_detect_out ? proc_dep_vld_vec_73_reg[0] : (proc_73_data_FIFO_blk[0] | proc_73_data_PIPO_blk[0] | proc_73_start_FIFO_blk[0] | proc_73_TLF_FIFO_blk[0] | proc_73_input_sync_blk[0] | proc_73_output_sync_blk[0]);
    assign proc_73_data_FIFO_blk[1] = 1'b0;
    assign proc_73_data_PIPO_blk[1] = 1'b0;
    assign proc_73_start_FIFO_blk[1] = 1'b0;
    assign proc_73_TLF_FIFO_blk[1] = 1'b0;
    assign proc_73_input_sync_blk[1] = 1'b0;
    assign proc_73_output_sync_blk[1] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[1] = dl_detect_out ? proc_dep_vld_vec_73_reg[1] : (proc_73_data_FIFO_blk[1] | proc_73_data_PIPO_blk[1] | proc_73_start_FIFO_blk[1] | proc_73_TLF_FIFO_blk[1] | proc_73_input_sync_blk[1] | proc_73_output_sync_blk[1]);
    assign proc_73_data_FIFO_blk[2] = 1'b0;
    assign proc_73_data_PIPO_blk[2] = 1'b0;
    assign proc_73_start_FIFO_blk[2] = 1'b0;
    assign proc_73_TLF_FIFO_blk[2] = 1'b0;
    assign proc_73_input_sync_blk[2] = 1'b0;
    assign proc_73_output_sync_blk[2] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[2] = dl_detect_out ? proc_dep_vld_vec_73_reg[2] : (proc_73_data_FIFO_blk[2] | proc_73_data_PIPO_blk[2] | proc_73_start_FIFO_blk[2] | proc_73_TLF_FIFO_blk[2] | proc_73_input_sync_blk[2] | proc_73_output_sync_blk[2]);
    assign proc_73_data_FIFO_blk[3] = 1'b0;
    assign proc_73_data_PIPO_blk[3] = 1'b0;
    assign proc_73_start_FIFO_blk[3] = 1'b0;
    assign proc_73_TLF_FIFO_blk[3] = 1'b0;
    assign proc_73_input_sync_blk[3] = 1'b0;
    assign proc_73_output_sync_blk[3] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[3] = dl_detect_out ? proc_dep_vld_vec_73_reg[3] : (proc_73_data_FIFO_blk[3] | proc_73_data_PIPO_blk[3] | proc_73_start_FIFO_blk[3] | proc_73_TLF_FIFO_blk[3] | proc_73_input_sync_blk[3] | proc_73_output_sync_blk[3]);
    assign proc_73_data_FIFO_blk[4] = 1'b0;
    assign proc_73_data_PIPO_blk[4] = 1'b0;
    assign proc_73_start_FIFO_blk[4] = 1'b0;
    assign proc_73_TLF_FIFO_blk[4] = 1'b0;
    assign proc_73_input_sync_blk[4] = 1'b0;
    assign proc_73_output_sync_blk[4] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[4] = dl_detect_out ? proc_dep_vld_vec_73_reg[4] : (proc_73_data_FIFO_blk[4] | proc_73_data_PIPO_blk[4] | proc_73_start_FIFO_blk[4] | proc_73_TLF_FIFO_blk[4] | proc_73_input_sync_blk[4] | proc_73_output_sync_blk[4]);
    assign proc_73_data_FIFO_blk[5] = 1'b0;
    assign proc_73_data_PIPO_blk[5] = 1'b0;
    assign proc_73_start_FIFO_blk[5] = 1'b0;
    assign proc_73_TLF_FIFO_blk[5] = 1'b0;
    assign proc_73_input_sync_blk[5] = 1'b0;
    assign proc_73_output_sync_blk[5] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[5] = dl_detect_out ? proc_dep_vld_vec_73_reg[5] : (proc_73_data_FIFO_blk[5] | proc_73_data_PIPO_blk[5] | proc_73_start_FIFO_blk[5] | proc_73_TLF_FIFO_blk[5] | proc_73_input_sync_blk[5] | proc_73_output_sync_blk[5]);
    assign proc_73_data_FIFO_blk[6] = 1'b0;
    assign proc_73_data_PIPO_blk[6] = 1'b0;
    assign proc_73_start_FIFO_blk[6] = 1'b0;
    assign proc_73_TLF_FIFO_blk[6] = 1'b0;
    assign proc_73_input_sync_blk[6] = 1'b0;
    assign proc_73_output_sync_blk[6] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[6] = dl_detect_out ? proc_dep_vld_vec_73_reg[6] : (proc_73_data_FIFO_blk[6] | proc_73_data_PIPO_blk[6] | proc_73_start_FIFO_blk[6] | proc_73_TLF_FIFO_blk[6] | proc_73_input_sync_blk[6] | proc_73_output_sync_blk[6]);
    assign proc_73_data_FIFO_blk[7] = 1'b0;
    assign proc_73_data_PIPO_blk[7] = 1'b0;
    assign proc_73_start_FIFO_blk[7] = 1'b0;
    assign proc_73_TLF_FIFO_blk[7] = 1'b0;
    assign proc_73_input_sync_blk[7] = 1'b0;
    assign proc_73_output_sync_blk[7] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[7] = dl_detect_out ? proc_dep_vld_vec_73_reg[7] : (proc_73_data_FIFO_blk[7] | proc_73_data_PIPO_blk[7] | proc_73_start_FIFO_blk[7] | proc_73_TLF_FIFO_blk[7] | proc_73_input_sync_blk[7] | proc_73_output_sync_blk[7]);
    assign proc_73_data_FIFO_blk[8] = 1'b0;
    assign proc_73_data_PIPO_blk[8] = 1'b0;
    assign proc_73_start_FIFO_blk[8] = 1'b0;
    assign proc_73_TLF_FIFO_blk[8] = 1'b0;
    assign proc_73_input_sync_blk[8] = 1'b0;
    assign proc_73_output_sync_blk[8] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[8] = dl_detect_out ? proc_dep_vld_vec_73_reg[8] : (proc_73_data_FIFO_blk[8] | proc_73_data_PIPO_blk[8] | proc_73_start_FIFO_blk[8] | proc_73_TLF_FIFO_blk[8] | proc_73_input_sync_blk[8] | proc_73_output_sync_blk[8]);
    assign proc_73_data_FIFO_blk[9] = 1'b0;
    assign proc_73_data_PIPO_blk[9] = 1'b0;
    assign proc_73_start_FIFO_blk[9] = 1'b0;
    assign proc_73_TLF_FIFO_blk[9] = 1'b0;
    assign proc_73_input_sync_blk[9] = 1'b0;
    assign proc_73_output_sync_blk[9] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[9] = dl_detect_out ? proc_dep_vld_vec_73_reg[9] : (proc_73_data_FIFO_blk[9] | proc_73_data_PIPO_blk[9] | proc_73_start_FIFO_blk[9] | proc_73_TLF_FIFO_blk[9] | proc_73_input_sync_blk[9] | proc_73_output_sync_blk[9]);
    assign proc_73_data_FIFO_blk[10] = 1'b0;
    assign proc_73_data_PIPO_blk[10] = 1'b0;
    assign proc_73_start_FIFO_blk[10] = 1'b0;
    assign proc_73_TLF_FIFO_blk[10] = 1'b0;
    assign proc_73_input_sync_blk[10] = 1'b0;
    assign proc_73_output_sync_blk[10] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[10] = dl_detect_out ? proc_dep_vld_vec_73_reg[10] : (proc_73_data_FIFO_blk[10] | proc_73_data_PIPO_blk[10] | proc_73_start_FIFO_blk[10] | proc_73_TLF_FIFO_blk[10] | proc_73_input_sync_blk[10] | proc_73_output_sync_blk[10]);
    assign proc_73_data_FIFO_blk[11] = 1'b0;
    assign proc_73_data_PIPO_blk[11] = 1'b0;
    assign proc_73_start_FIFO_blk[11] = 1'b0;
    assign proc_73_TLF_FIFO_blk[11] = 1'b0;
    assign proc_73_input_sync_blk[11] = 1'b0;
    assign proc_73_output_sync_blk[11] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[11] = dl_detect_out ? proc_dep_vld_vec_73_reg[11] : (proc_73_data_FIFO_blk[11] | proc_73_data_PIPO_blk[11] | proc_73_start_FIFO_blk[11] | proc_73_TLF_FIFO_blk[11] | proc_73_input_sync_blk[11] | proc_73_output_sync_blk[11]);
    assign proc_73_data_FIFO_blk[12] = 1'b0;
    assign proc_73_data_PIPO_blk[12] = 1'b0;
    assign proc_73_start_FIFO_blk[12] = 1'b0;
    assign proc_73_TLF_FIFO_blk[12] = 1'b0;
    assign proc_73_input_sync_blk[12] = 1'b0;
    assign proc_73_output_sync_blk[12] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[12] = dl_detect_out ? proc_dep_vld_vec_73_reg[12] : (proc_73_data_FIFO_blk[12] | proc_73_data_PIPO_blk[12] | proc_73_start_FIFO_blk[12] | proc_73_TLF_FIFO_blk[12] | proc_73_input_sync_blk[12] | proc_73_output_sync_blk[12]);
    assign proc_73_data_FIFO_blk[13] = 1'b0;
    assign proc_73_data_PIPO_blk[13] = 1'b0;
    assign proc_73_start_FIFO_blk[13] = 1'b0;
    assign proc_73_TLF_FIFO_blk[13] = 1'b0;
    assign proc_73_input_sync_blk[13] = 1'b0;
    assign proc_73_output_sync_blk[13] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[13] = dl_detect_out ? proc_dep_vld_vec_73_reg[13] : (proc_73_data_FIFO_blk[13] | proc_73_data_PIPO_blk[13] | proc_73_start_FIFO_blk[13] | proc_73_TLF_FIFO_blk[13] | proc_73_input_sync_blk[13] | proc_73_output_sync_blk[13]);
    assign proc_73_data_FIFO_blk[14] = 1'b0;
    assign proc_73_data_PIPO_blk[14] = 1'b0;
    assign proc_73_start_FIFO_blk[14] = 1'b0;
    assign proc_73_TLF_FIFO_blk[14] = 1'b0;
    assign proc_73_input_sync_blk[14] = 1'b0;
    assign proc_73_output_sync_blk[14] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[14] = dl_detect_out ? proc_dep_vld_vec_73_reg[14] : (proc_73_data_FIFO_blk[14] | proc_73_data_PIPO_blk[14] | proc_73_start_FIFO_blk[14] | proc_73_TLF_FIFO_blk[14] | proc_73_input_sync_blk[14] | proc_73_output_sync_blk[14]);
    assign proc_73_data_FIFO_blk[15] = 1'b0;
    assign proc_73_data_PIPO_blk[15] = 1'b0;
    assign proc_73_start_FIFO_blk[15] = 1'b0;
    assign proc_73_TLF_FIFO_blk[15] = 1'b0;
    assign proc_73_input_sync_blk[15] = 1'b0;
    assign proc_73_output_sync_blk[15] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[15] = dl_detect_out ? proc_dep_vld_vec_73_reg[15] : (proc_73_data_FIFO_blk[15] | proc_73_data_PIPO_blk[15] | proc_73_start_FIFO_blk[15] | proc_73_TLF_FIFO_blk[15] | proc_73_input_sync_blk[15] | proc_73_output_sync_blk[15]);
    assign proc_73_data_FIFO_blk[16] = 1'b0;
    assign proc_73_data_PIPO_blk[16] = 1'b0;
    assign proc_73_start_FIFO_blk[16] = 1'b0;
    assign proc_73_TLF_FIFO_blk[16] = 1'b0;
    assign proc_73_input_sync_blk[16] = 1'b0;
    assign proc_73_output_sync_blk[16] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[16] = dl_detect_out ? proc_dep_vld_vec_73_reg[16] : (proc_73_data_FIFO_blk[16] | proc_73_data_PIPO_blk[16] | proc_73_start_FIFO_blk[16] | proc_73_TLF_FIFO_blk[16] | proc_73_input_sync_blk[16] | proc_73_output_sync_blk[16]);
    assign proc_73_data_FIFO_blk[17] = 1'b0;
    assign proc_73_data_PIPO_blk[17] = 1'b0;
    assign proc_73_start_FIFO_blk[17] = 1'b0;
    assign proc_73_TLF_FIFO_blk[17] = 1'b0;
    assign proc_73_input_sync_blk[17] = 1'b0;
    assign proc_73_output_sync_blk[17] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[17] = dl_detect_out ? proc_dep_vld_vec_73_reg[17] : (proc_73_data_FIFO_blk[17] | proc_73_data_PIPO_blk[17] | proc_73_start_FIFO_blk[17] | proc_73_TLF_FIFO_blk[17] | proc_73_input_sync_blk[17] | proc_73_output_sync_blk[17]);
    assign proc_73_data_FIFO_blk[18] = 1'b0;
    assign proc_73_data_PIPO_blk[18] = 1'b0;
    assign proc_73_start_FIFO_blk[18] = 1'b0;
    assign proc_73_TLF_FIFO_blk[18] = 1'b0;
    assign proc_73_input_sync_blk[18] = 1'b0;
    assign proc_73_output_sync_blk[18] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[18] = dl_detect_out ? proc_dep_vld_vec_73_reg[18] : (proc_73_data_FIFO_blk[18] | proc_73_data_PIPO_blk[18] | proc_73_start_FIFO_blk[18] | proc_73_TLF_FIFO_blk[18] | proc_73_input_sync_blk[18] | proc_73_output_sync_blk[18]);
    assign proc_73_data_FIFO_blk[19] = 1'b0;
    assign proc_73_data_PIPO_blk[19] = 1'b0;
    assign proc_73_start_FIFO_blk[19] = 1'b0;
    assign proc_73_TLF_FIFO_blk[19] = 1'b0;
    assign proc_73_input_sync_blk[19] = 1'b0;
    assign proc_73_output_sync_blk[19] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[19] = dl_detect_out ? proc_dep_vld_vec_73_reg[19] : (proc_73_data_FIFO_blk[19] | proc_73_data_PIPO_blk[19] | proc_73_start_FIFO_blk[19] | proc_73_TLF_FIFO_blk[19] | proc_73_input_sync_blk[19] | proc_73_output_sync_blk[19]);
    assign proc_73_data_FIFO_blk[20] = 1'b0;
    assign proc_73_data_PIPO_blk[20] = 1'b0;
    assign proc_73_start_FIFO_blk[20] = 1'b0;
    assign proc_73_TLF_FIFO_blk[20] = 1'b0;
    assign proc_73_input_sync_blk[20] = 1'b0;
    assign proc_73_output_sync_blk[20] = 1'b0 | (ap_done_reg_13 & grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_73[20] = dl_detect_out ? proc_dep_vld_vec_73_reg[20] : (proc_73_data_FIFO_blk[20] | proc_73_data_PIPO_blk[20] | proc_73_start_FIFO_blk[20] | proc_73_TLF_FIFO_blk[20] | proc_73_input_sync_blk[20] | proc_73_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_73_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_73_reg <= proc_dep_vld_vec_73;
        end
    end
    assign in_chan_dep_vld_vec_73[0] = dep_chan_vld_53_73;
    assign in_chan_dep_data_vec_73[243 : 0] = dep_chan_data_53_73;
    assign token_in_vec_73[0] = token_53_73;
    assign in_chan_dep_vld_vec_73[1] = dep_chan_vld_60_73;
    assign in_chan_dep_data_vec_73[487 : 244] = dep_chan_data_60_73;
    assign token_in_vec_73[1] = token_60_73;
    assign in_chan_dep_vld_vec_73[2] = dep_chan_vld_61_73;
    assign in_chan_dep_data_vec_73[731 : 488] = dep_chan_data_61_73;
    assign token_in_vec_73[2] = token_61_73;
    assign in_chan_dep_vld_vec_73[3] = dep_chan_vld_62_73;
    assign in_chan_dep_data_vec_73[975 : 732] = dep_chan_data_62_73;
    assign token_in_vec_73[3] = token_62_73;
    assign in_chan_dep_vld_vec_73[4] = dep_chan_vld_63_73;
    assign in_chan_dep_data_vec_73[1219 : 976] = dep_chan_data_63_73;
    assign token_in_vec_73[4] = token_63_73;
    assign in_chan_dep_vld_vec_73[5] = dep_chan_vld_64_73;
    assign in_chan_dep_data_vec_73[1463 : 1220] = dep_chan_data_64_73;
    assign token_in_vec_73[5] = token_64_73;
    assign in_chan_dep_vld_vec_73[6] = dep_chan_vld_65_73;
    assign in_chan_dep_data_vec_73[1707 : 1464] = dep_chan_data_65_73;
    assign token_in_vec_73[6] = token_65_73;
    assign in_chan_dep_vld_vec_73[7] = dep_chan_vld_66_73;
    assign in_chan_dep_data_vec_73[1951 : 1708] = dep_chan_data_66_73;
    assign token_in_vec_73[7] = token_66_73;
    assign in_chan_dep_vld_vec_73[8] = dep_chan_vld_67_73;
    assign in_chan_dep_data_vec_73[2195 : 1952] = dep_chan_data_67_73;
    assign token_in_vec_73[8] = token_67_73;
    assign in_chan_dep_vld_vec_73[9] = dep_chan_vld_68_73;
    assign in_chan_dep_data_vec_73[2439 : 2196] = dep_chan_data_68_73;
    assign token_in_vec_73[9] = token_68_73;
    assign in_chan_dep_vld_vec_73[10] = dep_chan_vld_69_73;
    assign in_chan_dep_data_vec_73[2683 : 2440] = dep_chan_data_69_73;
    assign token_in_vec_73[10] = token_69_73;
    assign in_chan_dep_vld_vec_73[11] = dep_chan_vld_70_73;
    assign in_chan_dep_data_vec_73[2927 : 2684] = dep_chan_data_70_73;
    assign token_in_vec_73[11] = token_70_73;
    assign in_chan_dep_vld_vec_73[12] = dep_chan_vld_71_73;
    assign in_chan_dep_data_vec_73[3171 : 2928] = dep_chan_data_71_73;
    assign token_in_vec_73[12] = token_71_73;
    assign in_chan_dep_vld_vec_73[13] = dep_chan_vld_72_73;
    assign in_chan_dep_data_vec_73[3415 : 3172] = dep_chan_data_72_73;
    assign token_in_vec_73[13] = token_72_73;
    assign in_chan_dep_vld_vec_73[14] = dep_chan_vld_74_73;
    assign in_chan_dep_data_vec_73[3659 : 3416] = dep_chan_data_74_73;
    assign token_in_vec_73[14] = token_74_73;
    assign in_chan_dep_vld_vec_73[15] = dep_chan_vld_75_73;
    assign in_chan_dep_data_vec_73[3903 : 3660] = dep_chan_data_75_73;
    assign token_in_vec_73[15] = token_75_73;
    assign in_chan_dep_vld_vec_73[16] = dep_chan_vld_76_73;
    assign in_chan_dep_data_vec_73[4147 : 3904] = dep_chan_data_76_73;
    assign token_in_vec_73[16] = token_76_73;
    assign in_chan_dep_vld_vec_73[17] = dep_chan_vld_77_73;
    assign in_chan_dep_data_vec_73[4391 : 4148] = dep_chan_data_77_73;
    assign token_in_vec_73[17] = token_77_73;
    assign in_chan_dep_vld_vec_73[18] = dep_chan_vld_78_73;
    assign in_chan_dep_data_vec_73[4635 : 4392] = dep_chan_data_78_73;
    assign token_in_vec_73[18] = token_78_73;
    assign in_chan_dep_vld_vec_73[19] = dep_chan_vld_79_73;
    assign in_chan_dep_data_vec_73[4879 : 4636] = dep_chan_data_79_73;
    assign token_in_vec_73[19] = token_79_73;
    assign in_chan_dep_vld_vec_73[20] = dep_chan_vld_121_73;
    assign in_chan_dep_data_vec_73[5123 : 4880] = dep_chan_data_121_73;
    assign token_in_vec_73[20] = token_121_73;
    assign dep_chan_vld_73_53 = out_chan_dep_vld_vec_73[0];
    assign dep_chan_data_73_53 = out_chan_dep_data_73;
    assign token_73_53 = token_out_vec_73[0];
    assign dep_chan_vld_73_60 = out_chan_dep_vld_vec_73[1];
    assign dep_chan_data_73_60 = out_chan_dep_data_73;
    assign token_73_60 = token_out_vec_73[1];
    assign dep_chan_vld_73_61 = out_chan_dep_vld_vec_73[2];
    assign dep_chan_data_73_61 = out_chan_dep_data_73;
    assign token_73_61 = token_out_vec_73[2];
    assign dep_chan_vld_73_62 = out_chan_dep_vld_vec_73[3];
    assign dep_chan_data_73_62 = out_chan_dep_data_73;
    assign token_73_62 = token_out_vec_73[3];
    assign dep_chan_vld_73_63 = out_chan_dep_vld_vec_73[4];
    assign dep_chan_data_73_63 = out_chan_dep_data_73;
    assign token_73_63 = token_out_vec_73[4];
    assign dep_chan_vld_73_64 = out_chan_dep_vld_vec_73[5];
    assign dep_chan_data_73_64 = out_chan_dep_data_73;
    assign token_73_64 = token_out_vec_73[5];
    assign dep_chan_vld_73_65 = out_chan_dep_vld_vec_73[6];
    assign dep_chan_data_73_65 = out_chan_dep_data_73;
    assign token_73_65 = token_out_vec_73[6];
    assign dep_chan_vld_73_66 = out_chan_dep_vld_vec_73[7];
    assign dep_chan_data_73_66 = out_chan_dep_data_73;
    assign token_73_66 = token_out_vec_73[7];
    assign dep_chan_vld_73_67 = out_chan_dep_vld_vec_73[8];
    assign dep_chan_data_73_67 = out_chan_dep_data_73;
    assign token_73_67 = token_out_vec_73[8];
    assign dep_chan_vld_73_68 = out_chan_dep_vld_vec_73[9];
    assign dep_chan_data_73_68 = out_chan_dep_data_73;
    assign token_73_68 = token_out_vec_73[9];
    assign dep_chan_vld_73_69 = out_chan_dep_vld_vec_73[10];
    assign dep_chan_data_73_69 = out_chan_dep_data_73;
    assign token_73_69 = token_out_vec_73[10];
    assign dep_chan_vld_73_70 = out_chan_dep_vld_vec_73[11];
    assign dep_chan_data_73_70 = out_chan_dep_data_73;
    assign token_73_70 = token_out_vec_73[11];
    assign dep_chan_vld_73_71 = out_chan_dep_vld_vec_73[12];
    assign dep_chan_data_73_71 = out_chan_dep_data_73;
    assign token_73_71 = token_out_vec_73[12];
    assign dep_chan_vld_73_72 = out_chan_dep_vld_vec_73[13];
    assign dep_chan_data_73_72 = out_chan_dep_data_73;
    assign token_73_72 = token_out_vec_73[13];
    assign dep_chan_vld_73_74 = out_chan_dep_vld_vec_73[14];
    assign dep_chan_data_73_74 = out_chan_dep_data_73;
    assign token_73_74 = token_out_vec_73[14];
    assign dep_chan_vld_73_75 = out_chan_dep_vld_vec_73[15];
    assign dep_chan_data_73_75 = out_chan_dep_data_73;
    assign token_73_75 = token_out_vec_73[15];
    assign dep_chan_vld_73_76 = out_chan_dep_vld_vec_73[16];
    assign dep_chan_data_73_76 = out_chan_dep_data_73;
    assign token_73_76 = token_out_vec_73[16];
    assign dep_chan_vld_73_77 = out_chan_dep_vld_vec_73[17];
    assign dep_chan_data_73_77 = out_chan_dep_data_73;
    assign token_73_77 = token_out_vec_73[17];
    assign dep_chan_vld_73_78 = out_chan_dep_vld_vec_73[18];
    assign dep_chan_data_73_78 = out_chan_dep_data_73;
    assign token_73_78 = token_out_vec_73[18];
    assign dep_chan_vld_73_79 = out_chan_dep_vld_vec_73[19];
    assign dep_chan_data_73_79 = out_chan_dep_data_73;
    assign token_73_79 = token_out_vec_73[19];
    assign dep_chan_vld_73_121 = out_chan_dep_vld_vec_73[20];
    assign dep_chan_data_73_121 = out_chan_dep_data_73;
    assign token_73_121 = token_out_vec_73[20];

    // Process: grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 74, 21, 21) top_hls_deadlock_detect_unit_74 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_74),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_74),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_74),
        .token_in_vec(token_in_vec_74),
        .dl_detect_in(dl_detect_out),
        .origin(origin[74]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_74),
        .out_chan_dep_data(out_chan_dep_data_74),
        .token_out_vec(token_out_vec_74),
        .dl_detect_out(dl_in_vec[74]));

    assign proc_74_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.fifo_C_PE_4_2_x0115_blk_n);
    assign proc_74_data_PIPO_blk[0] = 1'b0;
    assign proc_74_start_FIFO_blk[0] = 1'b0;
    assign proc_74_TLF_FIFO_blk[0] = 1'b0;
    assign proc_74_input_sync_blk[0] = 1'b0;
    assign proc_74_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_74[0] = dl_detect_out ? proc_dep_vld_vec_74_reg[0] : (proc_74_data_FIFO_blk[0] | proc_74_data_PIPO_blk[0] | proc_74_start_FIFO_blk[0] | proc_74_TLF_FIFO_blk[0] | proc_74_input_sync_blk[0] | proc_74_output_sync_blk[0]);
    assign proc_74_data_FIFO_blk[1] = 1'b0;
    assign proc_74_data_PIPO_blk[1] = 1'b0;
    assign proc_74_start_FIFO_blk[1] = 1'b0;
    assign proc_74_TLF_FIFO_blk[1] = 1'b0;
    assign proc_74_input_sync_blk[1] = 1'b0;
    assign proc_74_output_sync_blk[1] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[1] = dl_detect_out ? proc_dep_vld_vec_74_reg[1] : (proc_74_data_FIFO_blk[1] | proc_74_data_PIPO_blk[1] | proc_74_start_FIFO_blk[1] | proc_74_TLF_FIFO_blk[1] | proc_74_input_sync_blk[1] | proc_74_output_sync_blk[1]);
    assign proc_74_data_FIFO_blk[2] = 1'b0;
    assign proc_74_data_PIPO_blk[2] = 1'b0;
    assign proc_74_start_FIFO_blk[2] = 1'b0;
    assign proc_74_TLF_FIFO_blk[2] = 1'b0;
    assign proc_74_input_sync_blk[2] = 1'b0;
    assign proc_74_output_sync_blk[2] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[2] = dl_detect_out ? proc_dep_vld_vec_74_reg[2] : (proc_74_data_FIFO_blk[2] | proc_74_data_PIPO_blk[2] | proc_74_start_FIFO_blk[2] | proc_74_TLF_FIFO_blk[2] | proc_74_input_sync_blk[2] | proc_74_output_sync_blk[2]);
    assign proc_74_data_FIFO_blk[3] = 1'b0;
    assign proc_74_data_PIPO_blk[3] = 1'b0;
    assign proc_74_start_FIFO_blk[3] = 1'b0;
    assign proc_74_TLF_FIFO_blk[3] = 1'b0;
    assign proc_74_input_sync_blk[3] = 1'b0;
    assign proc_74_output_sync_blk[3] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[3] = dl_detect_out ? proc_dep_vld_vec_74_reg[3] : (proc_74_data_FIFO_blk[3] | proc_74_data_PIPO_blk[3] | proc_74_start_FIFO_blk[3] | proc_74_TLF_FIFO_blk[3] | proc_74_input_sync_blk[3] | proc_74_output_sync_blk[3]);
    assign proc_74_data_FIFO_blk[4] = 1'b0;
    assign proc_74_data_PIPO_blk[4] = 1'b0;
    assign proc_74_start_FIFO_blk[4] = 1'b0;
    assign proc_74_TLF_FIFO_blk[4] = 1'b0;
    assign proc_74_input_sync_blk[4] = 1'b0;
    assign proc_74_output_sync_blk[4] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[4] = dl_detect_out ? proc_dep_vld_vec_74_reg[4] : (proc_74_data_FIFO_blk[4] | proc_74_data_PIPO_blk[4] | proc_74_start_FIFO_blk[4] | proc_74_TLF_FIFO_blk[4] | proc_74_input_sync_blk[4] | proc_74_output_sync_blk[4]);
    assign proc_74_data_FIFO_blk[5] = 1'b0;
    assign proc_74_data_PIPO_blk[5] = 1'b0;
    assign proc_74_start_FIFO_blk[5] = 1'b0;
    assign proc_74_TLF_FIFO_blk[5] = 1'b0;
    assign proc_74_input_sync_blk[5] = 1'b0;
    assign proc_74_output_sync_blk[5] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[5] = dl_detect_out ? proc_dep_vld_vec_74_reg[5] : (proc_74_data_FIFO_blk[5] | proc_74_data_PIPO_blk[5] | proc_74_start_FIFO_blk[5] | proc_74_TLF_FIFO_blk[5] | proc_74_input_sync_blk[5] | proc_74_output_sync_blk[5]);
    assign proc_74_data_FIFO_blk[6] = 1'b0;
    assign proc_74_data_PIPO_blk[6] = 1'b0;
    assign proc_74_start_FIFO_blk[6] = 1'b0;
    assign proc_74_TLF_FIFO_blk[6] = 1'b0;
    assign proc_74_input_sync_blk[6] = 1'b0;
    assign proc_74_output_sync_blk[6] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[6] = dl_detect_out ? proc_dep_vld_vec_74_reg[6] : (proc_74_data_FIFO_blk[6] | proc_74_data_PIPO_blk[6] | proc_74_start_FIFO_blk[6] | proc_74_TLF_FIFO_blk[6] | proc_74_input_sync_blk[6] | proc_74_output_sync_blk[6]);
    assign proc_74_data_FIFO_blk[7] = 1'b0;
    assign proc_74_data_PIPO_blk[7] = 1'b0;
    assign proc_74_start_FIFO_blk[7] = 1'b0;
    assign proc_74_TLF_FIFO_blk[7] = 1'b0;
    assign proc_74_input_sync_blk[7] = 1'b0;
    assign proc_74_output_sync_blk[7] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[7] = dl_detect_out ? proc_dep_vld_vec_74_reg[7] : (proc_74_data_FIFO_blk[7] | proc_74_data_PIPO_blk[7] | proc_74_start_FIFO_blk[7] | proc_74_TLF_FIFO_blk[7] | proc_74_input_sync_blk[7] | proc_74_output_sync_blk[7]);
    assign proc_74_data_FIFO_blk[8] = 1'b0;
    assign proc_74_data_PIPO_blk[8] = 1'b0;
    assign proc_74_start_FIFO_blk[8] = 1'b0;
    assign proc_74_TLF_FIFO_blk[8] = 1'b0;
    assign proc_74_input_sync_blk[8] = 1'b0;
    assign proc_74_output_sync_blk[8] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[8] = dl_detect_out ? proc_dep_vld_vec_74_reg[8] : (proc_74_data_FIFO_blk[8] | proc_74_data_PIPO_blk[8] | proc_74_start_FIFO_blk[8] | proc_74_TLF_FIFO_blk[8] | proc_74_input_sync_blk[8] | proc_74_output_sync_blk[8]);
    assign proc_74_data_FIFO_blk[9] = 1'b0;
    assign proc_74_data_PIPO_blk[9] = 1'b0;
    assign proc_74_start_FIFO_blk[9] = 1'b0;
    assign proc_74_TLF_FIFO_blk[9] = 1'b0;
    assign proc_74_input_sync_blk[9] = 1'b0;
    assign proc_74_output_sync_blk[9] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[9] = dl_detect_out ? proc_dep_vld_vec_74_reg[9] : (proc_74_data_FIFO_blk[9] | proc_74_data_PIPO_blk[9] | proc_74_start_FIFO_blk[9] | proc_74_TLF_FIFO_blk[9] | proc_74_input_sync_blk[9] | proc_74_output_sync_blk[9]);
    assign proc_74_data_FIFO_blk[10] = 1'b0;
    assign proc_74_data_PIPO_blk[10] = 1'b0;
    assign proc_74_start_FIFO_blk[10] = 1'b0;
    assign proc_74_TLF_FIFO_blk[10] = 1'b0;
    assign proc_74_input_sync_blk[10] = 1'b0;
    assign proc_74_output_sync_blk[10] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[10] = dl_detect_out ? proc_dep_vld_vec_74_reg[10] : (proc_74_data_FIFO_blk[10] | proc_74_data_PIPO_blk[10] | proc_74_start_FIFO_blk[10] | proc_74_TLF_FIFO_blk[10] | proc_74_input_sync_blk[10] | proc_74_output_sync_blk[10]);
    assign proc_74_data_FIFO_blk[11] = 1'b0;
    assign proc_74_data_PIPO_blk[11] = 1'b0;
    assign proc_74_start_FIFO_blk[11] = 1'b0;
    assign proc_74_TLF_FIFO_blk[11] = 1'b0;
    assign proc_74_input_sync_blk[11] = 1'b0;
    assign proc_74_output_sync_blk[11] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[11] = dl_detect_out ? proc_dep_vld_vec_74_reg[11] : (proc_74_data_FIFO_blk[11] | proc_74_data_PIPO_blk[11] | proc_74_start_FIFO_blk[11] | proc_74_TLF_FIFO_blk[11] | proc_74_input_sync_blk[11] | proc_74_output_sync_blk[11]);
    assign proc_74_data_FIFO_blk[12] = 1'b0;
    assign proc_74_data_PIPO_blk[12] = 1'b0;
    assign proc_74_start_FIFO_blk[12] = 1'b0;
    assign proc_74_TLF_FIFO_blk[12] = 1'b0;
    assign proc_74_input_sync_blk[12] = 1'b0;
    assign proc_74_output_sync_blk[12] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[12] = dl_detect_out ? proc_dep_vld_vec_74_reg[12] : (proc_74_data_FIFO_blk[12] | proc_74_data_PIPO_blk[12] | proc_74_start_FIFO_blk[12] | proc_74_TLF_FIFO_blk[12] | proc_74_input_sync_blk[12] | proc_74_output_sync_blk[12]);
    assign proc_74_data_FIFO_blk[13] = 1'b0;
    assign proc_74_data_PIPO_blk[13] = 1'b0;
    assign proc_74_start_FIFO_blk[13] = 1'b0;
    assign proc_74_TLF_FIFO_blk[13] = 1'b0;
    assign proc_74_input_sync_blk[13] = 1'b0;
    assign proc_74_output_sync_blk[13] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[13] = dl_detect_out ? proc_dep_vld_vec_74_reg[13] : (proc_74_data_FIFO_blk[13] | proc_74_data_PIPO_blk[13] | proc_74_start_FIFO_blk[13] | proc_74_TLF_FIFO_blk[13] | proc_74_input_sync_blk[13] | proc_74_output_sync_blk[13]);
    assign proc_74_data_FIFO_blk[14] = 1'b0;
    assign proc_74_data_PIPO_blk[14] = 1'b0;
    assign proc_74_start_FIFO_blk[14] = 1'b0;
    assign proc_74_TLF_FIFO_blk[14] = 1'b0;
    assign proc_74_input_sync_blk[14] = 1'b0;
    assign proc_74_output_sync_blk[14] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[14] = dl_detect_out ? proc_dep_vld_vec_74_reg[14] : (proc_74_data_FIFO_blk[14] | proc_74_data_PIPO_blk[14] | proc_74_start_FIFO_blk[14] | proc_74_TLF_FIFO_blk[14] | proc_74_input_sync_blk[14] | proc_74_output_sync_blk[14]);
    assign proc_74_data_FIFO_blk[15] = 1'b0;
    assign proc_74_data_PIPO_blk[15] = 1'b0;
    assign proc_74_start_FIFO_blk[15] = 1'b0;
    assign proc_74_TLF_FIFO_blk[15] = 1'b0;
    assign proc_74_input_sync_blk[15] = 1'b0;
    assign proc_74_output_sync_blk[15] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[15] = dl_detect_out ? proc_dep_vld_vec_74_reg[15] : (proc_74_data_FIFO_blk[15] | proc_74_data_PIPO_blk[15] | proc_74_start_FIFO_blk[15] | proc_74_TLF_FIFO_blk[15] | proc_74_input_sync_blk[15] | proc_74_output_sync_blk[15]);
    assign proc_74_data_FIFO_blk[16] = 1'b0;
    assign proc_74_data_PIPO_blk[16] = 1'b0;
    assign proc_74_start_FIFO_blk[16] = 1'b0;
    assign proc_74_TLF_FIFO_blk[16] = 1'b0;
    assign proc_74_input_sync_blk[16] = 1'b0;
    assign proc_74_output_sync_blk[16] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[16] = dl_detect_out ? proc_dep_vld_vec_74_reg[16] : (proc_74_data_FIFO_blk[16] | proc_74_data_PIPO_blk[16] | proc_74_start_FIFO_blk[16] | proc_74_TLF_FIFO_blk[16] | proc_74_input_sync_blk[16] | proc_74_output_sync_blk[16]);
    assign proc_74_data_FIFO_blk[17] = 1'b0;
    assign proc_74_data_PIPO_blk[17] = 1'b0;
    assign proc_74_start_FIFO_blk[17] = 1'b0;
    assign proc_74_TLF_FIFO_blk[17] = 1'b0;
    assign proc_74_input_sync_blk[17] = 1'b0;
    assign proc_74_output_sync_blk[17] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[17] = dl_detect_out ? proc_dep_vld_vec_74_reg[17] : (proc_74_data_FIFO_blk[17] | proc_74_data_PIPO_blk[17] | proc_74_start_FIFO_blk[17] | proc_74_TLF_FIFO_blk[17] | proc_74_input_sync_blk[17] | proc_74_output_sync_blk[17]);
    assign proc_74_data_FIFO_blk[18] = 1'b0;
    assign proc_74_data_PIPO_blk[18] = 1'b0;
    assign proc_74_start_FIFO_blk[18] = 1'b0;
    assign proc_74_TLF_FIFO_blk[18] = 1'b0;
    assign proc_74_input_sync_blk[18] = 1'b0;
    assign proc_74_output_sync_blk[18] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[18] = dl_detect_out ? proc_dep_vld_vec_74_reg[18] : (proc_74_data_FIFO_blk[18] | proc_74_data_PIPO_blk[18] | proc_74_start_FIFO_blk[18] | proc_74_TLF_FIFO_blk[18] | proc_74_input_sync_blk[18] | proc_74_output_sync_blk[18]);
    assign proc_74_data_FIFO_blk[19] = 1'b0;
    assign proc_74_data_PIPO_blk[19] = 1'b0;
    assign proc_74_start_FIFO_blk[19] = 1'b0;
    assign proc_74_TLF_FIFO_blk[19] = 1'b0;
    assign proc_74_input_sync_blk[19] = 1'b0;
    assign proc_74_output_sync_blk[19] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[19] = dl_detect_out ? proc_dep_vld_vec_74_reg[19] : (proc_74_data_FIFO_blk[19] | proc_74_data_PIPO_blk[19] | proc_74_start_FIFO_blk[19] | proc_74_TLF_FIFO_blk[19] | proc_74_input_sync_blk[19] | proc_74_output_sync_blk[19]);
    assign proc_74_data_FIFO_blk[20] = 1'b0;
    assign proc_74_data_PIPO_blk[20] = 1'b0;
    assign proc_74_start_FIFO_blk[20] = 1'b0;
    assign proc_74_TLF_FIFO_blk[20] = 1'b0;
    assign proc_74_input_sync_blk[20] = 1'b0;
    assign proc_74_output_sync_blk[20] = 1'b0 | (ap_done_reg_14 & grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_74[20] = dl_detect_out ? proc_dep_vld_vec_74_reg[20] : (proc_74_data_FIFO_blk[20] | proc_74_data_PIPO_blk[20] | proc_74_start_FIFO_blk[20] | proc_74_TLF_FIFO_blk[20] | proc_74_input_sync_blk[20] | proc_74_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_74_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_74_reg <= proc_dep_vld_vec_74;
        end
    end
    assign in_chan_dep_vld_vec_74[0] = dep_chan_vld_54_74;
    assign in_chan_dep_data_vec_74[243 : 0] = dep_chan_data_54_74;
    assign token_in_vec_74[0] = token_54_74;
    assign in_chan_dep_vld_vec_74[1] = dep_chan_vld_60_74;
    assign in_chan_dep_data_vec_74[487 : 244] = dep_chan_data_60_74;
    assign token_in_vec_74[1] = token_60_74;
    assign in_chan_dep_vld_vec_74[2] = dep_chan_vld_61_74;
    assign in_chan_dep_data_vec_74[731 : 488] = dep_chan_data_61_74;
    assign token_in_vec_74[2] = token_61_74;
    assign in_chan_dep_vld_vec_74[3] = dep_chan_vld_62_74;
    assign in_chan_dep_data_vec_74[975 : 732] = dep_chan_data_62_74;
    assign token_in_vec_74[3] = token_62_74;
    assign in_chan_dep_vld_vec_74[4] = dep_chan_vld_63_74;
    assign in_chan_dep_data_vec_74[1219 : 976] = dep_chan_data_63_74;
    assign token_in_vec_74[4] = token_63_74;
    assign in_chan_dep_vld_vec_74[5] = dep_chan_vld_64_74;
    assign in_chan_dep_data_vec_74[1463 : 1220] = dep_chan_data_64_74;
    assign token_in_vec_74[5] = token_64_74;
    assign in_chan_dep_vld_vec_74[6] = dep_chan_vld_65_74;
    assign in_chan_dep_data_vec_74[1707 : 1464] = dep_chan_data_65_74;
    assign token_in_vec_74[6] = token_65_74;
    assign in_chan_dep_vld_vec_74[7] = dep_chan_vld_66_74;
    assign in_chan_dep_data_vec_74[1951 : 1708] = dep_chan_data_66_74;
    assign token_in_vec_74[7] = token_66_74;
    assign in_chan_dep_vld_vec_74[8] = dep_chan_vld_67_74;
    assign in_chan_dep_data_vec_74[2195 : 1952] = dep_chan_data_67_74;
    assign token_in_vec_74[8] = token_67_74;
    assign in_chan_dep_vld_vec_74[9] = dep_chan_vld_68_74;
    assign in_chan_dep_data_vec_74[2439 : 2196] = dep_chan_data_68_74;
    assign token_in_vec_74[9] = token_68_74;
    assign in_chan_dep_vld_vec_74[10] = dep_chan_vld_69_74;
    assign in_chan_dep_data_vec_74[2683 : 2440] = dep_chan_data_69_74;
    assign token_in_vec_74[10] = token_69_74;
    assign in_chan_dep_vld_vec_74[11] = dep_chan_vld_70_74;
    assign in_chan_dep_data_vec_74[2927 : 2684] = dep_chan_data_70_74;
    assign token_in_vec_74[11] = token_70_74;
    assign in_chan_dep_vld_vec_74[12] = dep_chan_vld_71_74;
    assign in_chan_dep_data_vec_74[3171 : 2928] = dep_chan_data_71_74;
    assign token_in_vec_74[12] = token_71_74;
    assign in_chan_dep_vld_vec_74[13] = dep_chan_vld_72_74;
    assign in_chan_dep_data_vec_74[3415 : 3172] = dep_chan_data_72_74;
    assign token_in_vec_74[13] = token_72_74;
    assign in_chan_dep_vld_vec_74[14] = dep_chan_vld_73_74;
    assign in_chan_dep_data_vec_74[3659 : 3416] = dep_chan_data_73_74;
    assign token_in_vec_74[14] = token_73_74;
    assign in_chan_dep_vld_vec_74[15] = dep_chan_vld_75_74;
    assign in_chan_dep_data_vec_74[3903 : 3660] = dep_chan_data_75_74;
    assign token_in_vec_74[15] = token_75_74;
    assign in_chan_dep_vld_vec_74[16] = dep_chan_vld_76_74;
    assign in_chan_dep_data_vec_74[4147 : 3904] = dep_chan_data_76_74;
    assign token_in_vec_74[16] = token_76_74;
    assign in_chan_dep_vld_vec_74[17] = dep_chan_vld_77_74;
    assign in_chan_dep_data_vec_74[4391 : 4148] = dep_chan_data_77_74;
    assign token_in_vec_74[17] = token_77_74;
    assign in_chan_dep_vld_vec_74[18] = dep_chan_vld_78_74;
    assign in_chan_dep_data_vec_74[4635 : 4392] = dep_chan_data_78_74;
    assign token_in_vec_74[18] = token_78_74;
    assign in_chan_dep_vld_vec_74[19] = dep_chan_vld_79_74;
    assign in_chan_dep_data_vec_74[4879 : 4636] = dep_chan_data_79_74;
    assign token_in_vec_74[19] = token_79_74;
    assign in_chan_dep_vld_vec_74[20] = dep_chan_vld_121_74;
    assign in_chan_dep_data_vec_74[5123 : 4880] = dep_chan_data_121_74;
    assign token_in_vec_74[20] = token_121_74;
    assign dep_chan_vld_74_54 = out_chan_dep_vld_vec_74[0];
    assign dep_chan_data_74_54 = out_chan_dep_data_74;
    assign token_74_54 = token_out_vec_74[0];
    assign dep_chan_vld_74_60 = out_chan_dep_vld_vec_74[1];
    assign dep_chan_data_74_60 = out_chan_dep_data_74;
    assign token_74_60 = token_out_vec_74[1];
    assign dep_chan_vld_74_61 = out_chan_dep_vld_vec_74[2];
    assign dep_chan_data_74_61 = out_chan_dep_data_74;
    assign token_74_61 = token_out_vec_74[2];
    assign dep_chan_vld_74_62 = out_chan_dep_vld_vec_74[3];
    assign dep_chan_data_74_62 = out_chan_dep_data_74;
    assign token_74_62 = token_out_vec_74[3];
    assign dep_chan_vld_74_63 = out_chan_dep_vld_vec_74[4];
    assign dep_chan_data_74_63 = out_chan_dep_data_74;
    assign token_74_63 = token_out_vec_74[4];
    assign dep_chan_vld_74_64 = out_chan_dep_vld_vec_74[5];
    assign dep_chan_data_74_64 = out_chan_dep_data_74;
    assign token_74_64 = token_out_vec_74[5];
    assign dep_chan_vld_74_65 = out_chan_dep_vld_vec_74[6];
    assign dep_chan_data_74_65 = out_chan_dep_data_74;
    assign token_74_65 = token_out_vec_74[6];
    assign dep_chan_vld_74_66 = out_chan_dep_vld_vec_74[7];
    assign dep_chan_data_74_66 = out_chan_dep_data_74;
    assign token_74_66 = token_out_vec_74[7];
    assign dep_chan_vld_74_67 = out_chan_dep_vld_vec_74[8];
    assign dep_chan_data_74_67 = out_chan_dep_data_74;
    assign token_74_67 = token_out_vec_74[8];
    assign dep_chan_vld_74_68 = out_chan_dep_vld_vec_74[9];
    assign dep_chan_data_74_68 = out_chan_dep_data_74;
    assign token_74_68 = token_out_vec_74[9];
    assign dep_chan_vld_74_69 = out_chan_dep_vld_vec_74[10];
    assign dep_chan_data_74_69 = out_chan_dep_data_74;
    assign token_74_69 = token_out_vec_74[10];
    assign dep_chan_vld_74_70 = out_chan_dep_vld_vec_74[11];
    assign dep_chan_data_74_70 = out_chan_dep_data_74;
    assign token_74_70 = token_out_vec_74[11];
    assign dep_chan_vld_74_71 = out_chan_dep_vld_vec_74[12];
    assign dep_chan_data_74_71 = out_chan_dep_data_74;
    assign token_74_71 = token_out_vec_74[12];
    assign dep_chan_vld_74_72 = out_chan_dep_vld_vec_74[13];
    assign dep_chan_data_74_72 = out_chan_dep_data_74;
    assign token_74_72 = token_out_vec_74[13];
    assign dep_chan_vld_74_73 = out_chan_dep_vld_vec_74[14];
    assign dep_chan_data_74_73 = out_chan_dep_data_74;
    assign token_74_73 = token_out_vec_74[14];
    assign dep_chan_vld_74_75 = out_chan_dep_vld_vec_74[15];
    assign dep_chan_data_74_75 = out_chan_dep_data_74;
    assign token_74_75 = token_out_vec_74[15];
    assign dep_chan_vld_74_76 = out_chan_dep_vld_vec_74[16];
    assign dep_chan_data_74_76 = out_chan_dep_data_74;
    assign token_74_76 = token_out_vec_74[16];
    assign dep_chan_vld_74_77 = out_chan_dep_vld_vec_74[17];
    assign dep_chan_data_74_77 = out_chan_dep_data_74;
    assign token_74_77 = token_out_vec_74[17];
    assign dep_chan_vld_74_78 = out_chan_dep_vld_vec_74[18];
    assign dep_chan_data_74_78 = out_chan_dep_data_74;
    assign token_74_78 = token_out_vec_74[18];
    assign dep_chan_vld_74_79 = out_chan_dep_vld_vec_74[19];
    assign dep_chan_data_74_79 = out_chan_dep_data_74;
    assign token_74_79 = token_out_vec_74[19];
    assign dep_chan_vld_74_121 = out_chan_dep_vld_vec_74[20];
    assign dep_chan_data_74_121 = out_chan_dep_data_74;
    assign token_74_121 = token_out_vec_74[20];

    // Process: grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0
    top_hls_deadlock_detect_unit #(244, 75, 21, 21) top_hls_deadlock_detect_unit_75 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_75),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_75),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_75),
        .token_in_vec(token_in_vec_75),
        .dl_detect_in(dl_detect_out),
        .origin(origin[75]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_75),
        .out_chan_dep_data(out_chan_dep_data_75),
        .token_out_vec(token_out_vec_75),
        .dl_detect_out(dl_in_vec[75]));

    assign proc_75_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.fifo_C_PE_4_3_x0120_blk_n);
    assign proc_75_data_PIPO_blk[0] = 1'b0;
    assign proc_75_start_FIFO_blk[0] = 1'b0;
    assign proc_75_TLF_FIFO_blk[0] = 1'b0;
    assign proc_75_input_sync_blk[0] = 1'b0;
    assign proc_75_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_75[0] = dl_detect_out ? proc_dep_vld_vec_75_reg[0] : (proc_75_data_FIFO_blk[0] | proc_75_data_PIPO_blk[0] | proc_75_start_FIFO_blk[0] | proc_75_TLF_FIFO_blk[0] | proc_75_input_sync_blk[0] | proc_75_output_sync_blk[0]);
    assign proc_75_data_FIFO_blk[1] = 1'b0;
    assign proc_75_data_PIPO_blk[1] = 1'b0;
    assign proc_75_start_FIFO_blk[1] = 1'b0;
    assign proc_75_TLF_FIFO_blk[1] = 1'b0;
    assign proc_75_input_sync_blk[1] = 1'b0;
    assign proc_75_output_sync_blk[1] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[1] = dl_detect_out ? proc_dep_vld_vec_75_reg[1] : (proc_75_data_FIFO_blk[1] | proc_75_data_PIPO_blk[1] | proc_75_start_FIFO_blk[1] | proc_75_TLF_FIFO_blk[1] | proc_75_input_sync_blk[1] | proc_75_output_sync_blk[1]);
    assign proc_75_data_FIFO_blk[2] = 1'b0;
    assign proc_75_data_PIPO_blk[2] = 1'b0;
    assign proc_75_start_FIFO_blk[2] = 1'b0;
    assign proc_75_TLF_FIFO_blk[2] = 1'b0;
    assign proc_75_input_sync_blk[2] = 1'b0;
    assign proc_75_output_sync_blk[2] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[2] = dl_detect_out ? proc_dep_vld_vec_75_reg[2] : (proc_75_data_FIFO_blk[2] | proc_75_data_PIPO_blk[2] | proc_75_start_FIFO_blk[2] | proc_75_TLF_FIFO_blk[2] | proc_75_input_sync_blk[2] | proc_75_output_sync_blk[2]);
    assign proc_75_data_FIFO_blk[3] = 1'b0;
    assign proc_75_data_PIPO_blk[3] = 1'b0;
    assign proc_75_start_FIFO_blk[3] = 1'b0;
    assign proc_75_TLF_FIFO_blk[3] = 1'b0;
    assign proc_75_input_sync_blk[3] = 1'b0;
    assign proc_75_output_sync_blk[3] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[3] = dl_detect_out ? proc_dep_vld_vec_75_reg[3] : (proc_75_data_FIFO_blk[3] | proc_75_data_PIPO_blk[3] | proc_75_start_FIFO_blk[3] | proc_75_TLF_FIFO_blk[3] | proc_75_input_sync_blk[3] | proc_75_output_sync_blk[3]);
    assign proc_75_data_FIFO_blk[4] = 1'b0;
    assign proc_75_data_PIPO_blk[4] = 1'b0;
    assign proc_75_start_FIFO_blk[4] = 1'b0;
    assign proc_75_TLF_FIFO_blk[4] = 1'b0;
    assign proc_75_input_sync_blk[4] = 1'b0;
    assign proc_75_output_sync_blk[4] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[4] = dl_detect_out ? proc_dep_vld_vec_75_reg[4] : (proc_75_data_FIFO_blk[4] | proc_75_data_PIPO_blk[4] | proc_75_start_FIFO_blk[4] | proc_75_TLF_FIFO_blk[4] | proc_75_input_sync_blk[4] | proc_75_output_sync_blk[4]);
    assign proc_75_data_FIFO_blk[5] = 1'b0;
    assign proc_75_data_PIPO_blk[5] = 1'b0;
    assign proc_75_start_FIFO_blk[5] = 1'b0;
    assign proc_75_TLF_FIFO_blk[5] = 1'b0;
    assign proc_75_input_sync_blk[5] = 1'b0;
    assign proc_75_output_sync_blk[5] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[5] = dl_detect_out ? proc_dep_vld_vec_75_reg[5] : (proc_75_data_FIFO_blk[5] | proc_75_data_PIPO_blk[5] | proc_75_start_FIFO_blk[5] | proc_75_TLF_FIFO_blk[5] | proc_75_input_sync_blk[5] | proc_75_output_sync_blk[5]);
    assign proc_75_data_FIFO_blk[6] = 1'b0;
    assign proc_75_data_PIPO_blk[6] = 1'b0;
    assign proc_75_start_FIFO_blk[6] = 1'b0;
    assign proc_75_TLF_FIFO_blk[6] = 1'b0;
    assign proc_75_input_sync_blk[6] = 1'b0;
    assign proc_75_output_sync_blk[6] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[6] = dl_detect_out ? proc_dep_vld_vec_75_reg[6] : (proc_75_data_FIFO_blk[6] | proc_75_data_PIPO_blk[6] | proc_75_start_FIFO_blk[6] | proc_75_TLF_FIFO_blk[6] | proc_75_input_sync_blk[6] | proc_75_output_sync_blk[6]);
    assign proc_75_data_FIFO_blk[7] = 1'b0;
    assign proc_75_data_PIPO_blk[7] = 1'b0;
    assign proc_75_start_FIFO_blk[7] = 1'b0;
    assign proc_75_TLF_FIFO_blk[7] = 1'b0;
    assign proc_75_input_sync_blk[7] = 1'b0;
    assign proc_75_output_sync_blk[7] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[7] = dl_detect_out ? proc_dep_vld_vec_75_reg[7] : (proc_75_data_FIFO_blk[7] | proc_75_data_PIPO_blk[7] | proc_75_start_FIFO_blk[7] | proc_75_TLF_FIFO_blk[7] | proc_75_input_sync_blk[7] | proc_75_output_sync_blk[7]);
    assign proc_75_data_FIFO_blk[8] = 1'b0;
    assign proc_75_data_PIPO_blk[8] = 1'b0;
    assign proc_75_start_FIFO_blk[8] = 1'b0;
    assign proc_75_TLF_FIFO_blk[8] = 1'b0;
    assign proc_75_input_sync_blk[8] = 1'b0;
    assign proc_75_output_sync_blk[8] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[8] = dl_detect_out ? proc_dep_vld_vec_75_reg[8] : (proc_75_data_FIFO_blk[8] | proc_75_data_PIPO_blk[8] | proc_75_start_FIFO_blk[8] | proc_75_TLF_FIFO_blk[8] | proc_75_input_sync_blk[8] | proc_75_output_sync_blk[8]);
    assign proc_75_data_FIFO_blk[9] = 1'b0;
    assign proc_75_data_PIPO_blk[9] = 1'b0;
    assign proc_75_start_FIFO_blk[9] = 1'b0;
    assign proc_75_TLF_FIFO_blk[9] = 1'b0;
    assign proc_75_input_sync_blk[9] = 1'b0;
    assign proc_75_output_sync_blk[9] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[9] = dl_detect_out ? proc_dep_vld_vec_75_reg[9] : (proc_75_data_FIFO_blk[9] | proc_75_data_PIPO_blk[9] | proc_75_start_FIFO_blk[9] | proc_75_TLF_FIFO_blk[9] | proc_75_input_sync_blk[9] | proc_75_output_sync_blk[9]);
    assign proc_75_data_FIFO_blk[10] = 1'b0;
    assign proc_75_data_PIPO_blk[10] = 1'b0;
    assign proc_75_start_FIFO_blk[10] = 1'b0;
    assign proc_75_TLF_FIFO_blk[10] = 1'b0;
    assign proc_75_input_sync_blk[10] = 1'b0;
    assign proc_75_output_sync_blk[10] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[10] = dl_detect_out ? proc_dep_vld_vec_75_reg[10] : (proc_75_data_FIFO_blk[10] | proc_75_data_PIPO_blk[10] | proc_75_start_FIFO_blk[10] | proc_75_TLF_FIFO_blk[10] | proc_75_input_sync_blk[10] | proc_75_output_sync_blk[10]);
    assign proc_75_data_FIFO_blk[11] = 1'b0;
    assign proc_75_data_PIPO_blk[11] = 1'b0;
    assign proc_75_start_FIFO_blk[11] = 1'b0;
    assign proc_75_TLF_FIFO_blk[11] = 1'b0;
    assign proc_75_input_sync_blk[11] = 1'b0;
    assign proc_75_output_sync_blk[11] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[11] = dl_detect_out ? proc_dep_vld_vec_75_reg[11] : (proc_75_data_FIFO_blk[11] | proc_75_data_PIPO_blk[11] | proc_75_start_FIFO_blk[11] | proc_75_TLF_FIFO_blk[11] | proc_75_input_sync_blk[11] | proc_75_output_sync_blk[11]);
    assign proc_75_data_FIFO_blk[12] = 1'b0;
    assign proc_75_data_PIPO_blk[12] = 1'b0;
    assign proc_75_start_FIFO_blk[12] = 1'b0;
    assign proc_75_TLF_FIFO_blk[12] = 1'b0;
    assign proc_75_input_sync_blk[12] = 1'b0;
    assign proc_75_output_sync_blk[12] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[12] = dl_detect_out ? proc_dep_vld_vec_75_reg[12] : (proc_75_data_FIFO_blk[12] | proc_75_data_PIPO_blk[12] | proc_75_start_FIFO_blk[12] | proc_75_TLF_FIFO_blk[12] | proc_75_input_sync_blk[12] | proc_75_output_sync_blk[12]);
    assign proc_75_data_FIFO_blk[13] = 1'b0;
    assign proc_75_data_PIPO_blk[13] = 1'b0;
    assign proc_75_start_FIFO_blk[13] = 1'b0;
    assign proc_75_TLF_FIFO_blk[13] = 1'b0;
    assign proc_75_input_sync_blk[13] = 1'b0;
    assign proc_75_output_sync_blk[13] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[13] = dl_detect_out ? proc_dep_vld_vec_75_reg[13] : (proc_75_data_FIFO_blk[13] | proc_75_data_PIPO_blk[13] | proc_75_start_FIFO_blk[13] | proc_75_TLF_FIFO_blk[13] | proc_75_input_sync_blk[13] | proc_75_output_sync_blk[13]);
    assign proc_75_data_FIFO_blk[14] = 1'b0;
    assign proc_75_data_PIPO_blk[14] = 1'b0;
    assign proc_75_start_FIFO_blk[14] = 1'b0;
    assign proc_75_TLF_FIFO_blk[14] = 1'b0;
    assign proc_75_input_sync_blk[14] = 1'b0;
    assign proc_75_output_sync_blk[14] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[14] = dl_detect_out ? proc_dep_vld_vec_75_reg[14] : (proc_75_data_FIFO_blk[14] | proc_75_data_PIPO_blk[14] | proc_75_start_FIFO_blk[14] | proc_75_TLF_FIFO_blk[14] | proc_75_input_sync_blk[14] | proc_75_output_sync_blk[14]);
    assign proc_75_data_FIFO_blk[15] = 1'b0;
    assign proc_75_data_PIPO_blk[15] = 1'b0;
    assign proc_75_start_FIFO_blk[15] = 1'b0;
    assign proc_75_TLF_FIFO_blk[15] = 1'b0;
    assign proc_75_input_sync_blk[15] = 1'b0;
    assign proc_75_output_sync_blk[15] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[15] = dl_detect_out ? proc_dep_vld_vec_75_reg[15] : (proc_75_data_FIFO_blk[15] | proc_75_data_PIPO_blk[15] | proc_75_start_FIFO_blk[15] | proc_75_TLF_FIFO_blk[15] | proc_75_input_sync_blk[15] | proc_75_output_sync_blk[15]);
    assign proc_75_data_FIFO_blk[16] = 1'b0;
    assign proc_75_data_PIPO_blk[16] = 1'b0;
    assign proc_75_start_FIFO_blk[16] = 1'b0;
    assign proc_75_TLF_FIFO_blk[16] = 1'b0;
    assign proc_75_input_sync_blk[16] = 1'b0;
    assign proc_75_output_sync_blk[16] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[16] = dl_detect_out ? proc_dep_vld_vec_75_reg[16] : (proc_75_data_FIFO_blk[16] | proc_75_data_PIPO_blk[16] | proc_75_start_FIFO_blk[16] | proc_75_TLF_FIFO_blk[16] | proc_75_input_sync_blk[16] | proc_75_output_sync_blk[16]);
    assign proc_75_data_FIFO_blk[17] = 1'b0;
    assign proc_75_data_PIPO_blk[17] = 1'b0;
    assign proc_75_start_FIFO_blk[17] = 1'b0;
    assign proc_75_TLF_FIFO_blk[17] = 1'b0;
    assign proc_75_input_sync_blk[17] = 1'b0;
    assign proc_75_output_sync_blk[17] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[17] = dl_detect_out ? proc_dep_vld_vec_75_reg[17] : (proc_75_data_FIFO_blk[17] | proc_75_data_PIPO_blk[17] | proc_75_start_FIFO_blk[17] | proc_75_TLF_FIFO_blk[17] | proc_75_input_sync_blk[17] | proc_75_output_sync_blk[17]);
    assign proc_75_data_FIFO_blk[18] = 1'b0;
    assign proc_75_data_PIPO_blk[18] = 1'b0;
    assign proc_75_start_FIFO_blk[18] = 1'b0;
    assign proc_75_TLF_FIFO_blk[18] = 1'b0;
    assign proc_75_input_sync_blk[18] = 1'b0;
    assign proc_75_output_sync_blk[18] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[18] = dl_detect_out ? proc_dep_vld_vec_75_reg[18] : (proc_75_data_FIFO_blk[18] | proc_75_data_PIPO_blk[18] | proc_75_start_FIFO_blk[18] | proc_75_TLF_FIFO_blk[18] | proc_75_input_sync_blk[18] | proc_75_output_sync_blk[18]);
    assign proc_75_data_FIFO_blk[19] = 1'b0;
    assign proc_75_data_PIPO_blk[19] = 1'b0;
    assign proc_75_start_FIFO_blk[19] = 1'b0;
    assign proc_75_TLF_FIFO_blk[19] = 1'b0;
    assign proc_75_input_sync_blk[19] = 1'b0;
    assign proc_75_output_sync_blk[19] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[19] = dl_detect_out ? proc_dep_vld_vec_75_reg[19] : (proc_75_data_FIFO_blk[19] | proc_75_data_PIPO_blk[19] | proc_75_start_FIFO_blk[19] | proc_75_TLF_FIFO_blk[19] | proc_75_input_sync_blk[19] | proc_75_output_sync_blk[19]);
    assign proc_75_data_FIFO_blk[20] = 1'b0;
    assign proc_75_data_PIPO_blk[20] = 1'b0;
    assign proc_75_start_FIFO_blk[20] = 1'b0;
    assign proc_75_TLF_FIFO_blk[20] = 1'b0;
    assign proc_75_input_sync_blk[20] = 1'b0;
    assign proc_75_output_sync_blk[20] = 1'b0 | (ap_done_reg_15 & grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_75[20] = dl_detect_out ? proc_dep_vld_vec_75_reg[20] : (proc_75_data_FIFO_blk[20] | proc_75_data_PIPO_blk[20] | proc_75_start_FIFO_blk[20] | proc_75_TLF_FIFO_blk[20] | proc_75_input_sync_blk[20] | proc_75_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_75_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_75_reg <= proc_dep_vld_vec_75;
        end
    end
    assign in_chan_dep_vld_vec_75[0] = dep_chan_vld_55_75;
    assign in_chan_dep_data_vec_75[243 : 0] = dep_chan_data_55_75;
    assign token_in_vec_75[0] = token_55_75;
    assign in_chan_dep_vld_vec_75[1] = dep_chan_vld_60_75;
    assign in_chan_dep_data_vec_75[487 : 244] = dep_chan_data_60_75;
    assign token_in_vec_75[1] = token_60_75;
    assign in_chan_dep_vld_vec_75[2] = dep_chan_vld_61_75;
    assign in_chan_dep_data_vec_75[731 : 488] = dep_chan_data_61_75;
    assign token_in_vec_75[2] = token_61_75;
    assign in_chan_dep_vld_vec_75[3] = dep_chan_vld_62_75;
    assign in_chan_dep_data_vec_75[975 : 732] = dep_chan_data_62_75;
    assign token_in_vec_75[3] = token_62_75;
    assign in_chan_dep_vld_vec_75[4] = dep_chan_vld_63_75;
    assign in_chan_dep_data_vec_75[1219 : 976] = dep_chan_data_63_75;
    assign token_in_vec_75[4] = token_63_75;
    assign in_chan_dep_vld_vec_75[5] = dep_chan_vld_64_75;
    assign in_chan_dep_data_vec_75[1463 : 1220] = dep_chan_data_64_75;
    assign token_in_vec_75[5] = token_64_75;
    assign in_chan_dep_vld_vec_75[6] = dep_chan_vld_65_75;
    assign in_chan_dep_data_vec_75[1707 : 1464] = dep_chan_data_65_75;
    assign token_in_vec_75[6] = token_65_75;
    assign in_chan_dep_vld_vec_75[7] = dep_chan_vld_66_75;
    assign in_chan_dep_data_vec_75[1951 : 1708] = dep_chan_data_66_75;
    assign token_in_vec_75[7] = token_66_75;
    assign in_chan_dep_vld_vec_75[8] = dep_chan_vld_67_75;
    assign in_chan_dep_data_vec_75[2195 : 1952] = dep_chan_data_67_75;
    assign token_in_vec_75[8] = token_67_75;
    assign in_chan_dep_vld_vec_75[9] = dep_chan_vld_68_75;
    assign in_chan_dep_data_vec_75[2439 : 2196] = dep_chan_data_68_75;
    assign token_in_vec_75[9] = token_68_75;
    assign in_chan_dep_vld_vec_75[10] = dep_chan_vld_69_75;
    assign in_chan_dep_data_vec_75[2683 : 2440] = dep_chan_data_69_75;
    assign token_in_vec_75[10] = token_69_75;
    assign in_chan_dep_vld_vec_75[11] = dep_chan_vld_70_75;
    assign in_chan_dep_data_vec_75[2927 : 2684] = dep_chan_data_70_75;
    assign token_in_vec_75[11] = token_70_75;
    assign in_chan_dep_vld_vec_75[12] = dep_chan_vld_71_75;
    assign in_chan_dep_data_vec_75[3171 : 2928] = dep_chan_data_71_75;
    assign token_in_vec_75[12] = token_71_75;
    assign in_chan_dep_vld_vec_75[13] = dep_chan_vld_72_75;
    assign in_chan_dep_data_vec_75[3415 : 3172] = dep_chan_data_72_75;
    assign token_in_vec_75[13] = token_72_75;
    assign in_chan_dep_vld_vec_75[14] = dep_chan_vld_73_75;
    assign in_chan_dep_data_vec_75[3659 : 3416] = dep_chan_data_73_75;
    assign token_in_vec_75[14] = token_73_75;
    assign in_chan_dep_vld_vec_75[15] = dep_chan_vld_74_75;
    assign in_chan_dep_data_vec_75[3903 : 3660] = dep_chan_data_74_75;
    assign token_in_vec_75[15] = token_74_75;
    assign in_chan_dep_vld_vec_75[16] = dep_chan_vld_76_75;
    assign in_chan_dep_data_vec_75[4147 : 3904] = dep_chan_data_76_75;
    assign token_in_vec_75[16] = token_76_75;
    assign in_chan_dep_vld_vec_75[17] = dep_chan_vld_77_75;
    assign in_chan_dep_data_vec_75[4391 : 4148] = dep_chan_data_77_75;
    assign token_in_vec_75[17] = token_77_75;
    assign in_chan_dep_vld_vec_75[18] = dep_chan_vld_78_75;
    assign in_chan_dep_data_vec_75[4635 : 4392] = dep_chan_data_78_75;
    assign token_in_vec_75[18] = token_78_75;
    assign in_chan_dep_vld_vec_75[19] = dep_chan_vld_79_75;
    assign in_chan_dep_data_vec_75[4879 : 4636] = dep_chan_data_79_75;
    assign token_in_vec_75[19] = token_79_75;
    assign in_chan_dep_vld_vec_75[20] = dep_chan_vld_121_75;
    assign in_chan_dep_data_vec_75[5123 : 4880] = dep_chan_data_121_75;
    assign token_in_vec_75[20] = token_121_75;
    assign dep_chan_vld_75_55 = out_chan_dep_vld_vec_75[0];
    assign dep_chan_data_75_55 = out_chan_dep_data_75;
    assign token_75_55 = token_out_vec_75[0];
    assign dep_chan_vld_75_60 = out_chan_dep_vld_vec_75[1];
    assign dep_chan_data_75_60 = out_chan_dep_data_75;
    assign token_75_60 = token_out_vec_75[1];
    assign dep_chan_vld_75_61 = out_chan_dep_vld_vec_75[2];
    assign dep_chan_data_75_61 = out_chan_dep_data_75;
    assign token_75_61 = token_out_vec_75[2];
    assign dep_chan_vld_75_62 = out_chan_dep_vld_vec_75[3];
    assign dep_chan_data_75_62 = out_chan_dep_data_75;
    assign token_75_62 = token_out_vec_75[3];
    assign dep_chan_vld_75_63 = out_chan_dep_vld_vec_75[4];
    assign dep_chan_data_75_63 = out_chan_dep_data_75;
    assign token_75_63 = token_out_vec_75[4];
    assign dep_chan_vld_75_64 = out_chan_dep_vld_vec_75[5];
    assign dep_chan_data_75_64 = out_chan_dep_data_75;
    assign token_75_64 = token_out_vec_75[5];
    assign dep_chan_vld_75_65 = out_chan_dep_vld_vec_75[6];
    assign dep_chan_data_75_65 = out_chan_dep_data_75;
    assign token_75_65 = token_out_vec_75[6];
    assign dep_chan_vld_75_66 = out_chan_dep_vld_vec_75[7];
    assign dep_chan_data_75_66 = out_chan_dep_data_75;
    assign token_75_66 = token_out_vec_75[7];
    assign dep_chan_vld_75_67 = out_chan_dep_vld_vec_75[8];
    assign dep_chan_data_75_67 = out_chan_dep_data_75;
    assign token_75_67 = token_out_vec_75[8];
    assign dep_chan_vld_75_68 = out_chan_dep_vld_vec_75[9];
    assign dep_chan_data_75_68 = out_chan_dep_data_75;
    assign token_75_68 = token_out_vec_75[9];
    assign dep_chan_vld_75_69 = out_chan_dep_vld_vec_75[10];
    assign dep_chan_data_75_69 = out_chan_dep_data_75;
    assign token_75_69 = token_out_vec_75[10];
    assign dep_chan_vld_75_70 = out_chan_dep_vld_vec_75[11];
    assign dep_chan_data_75_70 = out_chan_dep_data_75;
    assign token_75_70 = token_out_vec_75[11];
    assign dep_chan_vld_75_71 = out_chan_dep_vld_vec_75[12];
    assign dep_chan_data_75_71 = out_chan_dep_data_75;
    assign token_75_71 = token_out_vec_75[12];
    assign dep_chan_vld_75_72 = out_chan_dep_vld_vec_75[13];
    assign dep_chan_data_75_72 = out_chan_dep_data_75;
    assign token_75_72 = token_out_vec_75[13];
    assign dep_chan_vld_75_73 = out_chan_dep_vld_vec_75[14];
    assign dep_chan_data_75_73 = out_chan_dep_data_75;
    assign token_75_73 = token_out_vec_75[14];
    assign dep_chan_vld_75_74 = out_chan_dep_vld_vec_75[15];
    assign dep_chan_data_75_74 = out_chan_dep_data_75;
    assign token_75_74 = token_out_vec_75[15];
    assign dep_chan_vld_75_76 = out_chan_dep_vld_vec_75[16];
    assign dep_chan_data_75_76 = out_chan_dep_data_75;
    assign token_75_76 = token_out_vec_75[16];
    assign dep_chan_vld_75_77 = out_chan_dep_vld_vec_75[17];
    assign dep_chan_data_75_77 = out_chan_dep_data_75;
    assign token_75_77 = token_out_vec_75[17];
    assign dep_chan_vld_75_78 = out_chan_dep_vld_vec_75[18];
    assign dep_chan_data_75_78 = out_chan_dep_data_75;
    assign token_75_78 = token_out_vec_75[18];
    assign dep_chan_vld_75_79 = out_chan_dep_vld_vec_75[19];
    assign dep_chan_data_75_79 = out_chan_dep_data_75;
    assign token_75_79 = token_out_vec_75[19];
    assign dep_chan_vld_75_121 = out_chan_dep_vld_vec_75[20];
    assign dep_chan_data_75_121 = out_chan_dep_data_75;
    assign token_75_121 = token_out_vec_75[20];

    // Process: grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0
    top_hls_deadlock_detect_unit #(244, 76, 21, 21) top_hls_deadlock_detect_unit_76 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_76),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_76),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_76),
        .token_in_vec(token_in_vec_76),
        .dl_detect_in(dl_detect_out),
        .origin(origin[76]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_76),
        .out_chan_dep_data(out_chan_dep_data_76),
        .token_out_vec(token_out_vec_76),
        .dl_detect_out(dl_in_vec[76]));

    assign proc_76_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.fifo_C_PE_4_4_x0125_blk_n);
    assign proc_76_data_PIPO_blk[0] = 1'b0;
    assign proc_76_start_FIFO_blk[0] = 1'b0;
    assign proc_76_TLF_FIFO_blk[0] = 1'b0;
    assign proc_76_input_sync_blk[0] = 1'b0;
    assign proc_76_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_76[0] = dl_detect_out ? proc_dep_vld_vec_76_reg[0] : (proc_76_data_FIFO_blk[0] | proc_76_data_PIPO_blk[0] | proc_76_start_FIFO_blk[0] | proc_76_TLF_FIFO_blk[0] | proc_76_input_sync_blk[0] | proc_76_output_sync_blk[0]);
    assign proc_76_data_FIFO_blk[1] = 1'b0;
    assign proc_76_data_PIPO_blk[1] = 1'b0;
    assign proc_76_start_FIFO_blk[1] = 1'b0;
    assign proc_76_TLF_FIFO_blk[1] = 1'b0;
    assign proc_76_input_sync_blk[1] = 1'b0;
    assign proc_76_output_sync_blk[1] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[1] = dl_detect_out ? proc_dep_vld_vec_76_reg[1] : (proc_76_data_FIFO_blk[1] | proc_76_data_PIPO_blk[1] | proc_76_start_FIFO_blk[1] | proc_76_TLF_FIFO_blk[1] | proc_76_input_sync_blk[1] | proc_76_output_sync_blk[1]);
    assign proc_76_data_FIFO_blk[2] = 1'b0;
    assign proc_76_data_PIPO_blk[2] = 1'b0;
    assign proc_76_start_FIFO_blk[2] = 1'b0;
    assign proc_76_TLF_FIFO_blk[2] = 1'b0;
    assign proc_76_input_sync_blk[2] = 1'b0;
    assign proc_76_output_sync_blk[2] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[2] = dl_detect_out ? proc_dep_vld_vec_76_reg[2] : (proc_76_data_FIFO_blk[2] | proc_76_data_PIPO_blk[2] | proc_76_start_FIFO_blk[2] | proc_76_TLF_FIFO_blk[2] | proc_76_input_sync_blk[2] | proc_76_output_sync_blk[2]);
    assign proc_76_data_FIFO_blk[3] = 1'b0;
    assign proc_76_data_PIPO_blk[3] = 1'b0;
    assign proc_76_start_FIFO_blk[3] = 1'b0;
    assign proc_76_TLF_FIFO_blk[3] = 1'b0;
    assign proc_76_input_sync_blk[3] = 1'b0;
    assign proc_76_output_sync_blk[3] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[3] = dl_detect_out ? proc_dep_vld_vec_76_reg[3] : (proc_76_data_FIFO_blk[3] | proc_76_data_PIPO_blk[3] | proc_76_start_FIFO_blk[3] | proc_76_TLF_FIFO_blk[3] | proc_76_input_sync_blk[3] | proc_76_output_sync_blk[3]);
    assign proc_76_data_FIFO_blk[4] = 1'b0;
    assign proc_76_data_PIPO_blk[4] = 1'b0;
    assign proc_76_start_FIFO_blk[4] = 1'b0;
    assign proc_76_TLF_FIFO_blk[4] = 1'b0;
    assign proc_76_input_sync_blk[4] = 1'b0;
    assign proc_76_output_sync_blk[4] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[4] = dl_detect_out ? proc_dep_vld_vec_76_reg[4] : (proc_76_data_FIFO_blk[4] | proc_76_data_PIPO_blk[4] | proc_76_start_FIFO_blk[4] | proc_76_TLF_FIFO_blk[4] | proc_76_input_sync_blk[4] | proc_76_output_sync_blk[4]);
    assign proc_76_data_FIFO_blk[5] = 1'b0;
    assign proc_76_data_PIPO_blk[5] = 1'b0;
    assign proc_76_start_FIFO_blk[5] = 1'b0;
    assign proc_76_TLF_FIFO_blk[5] = 1'b0;
    assign proc_76_input_sync_blk[5] = 1'b0;
    assign proc_76_output_sync_blk[5] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[5] = dl_detect_out ? proc_dep_vld_vec_76_reg[5] : (proc_76_data_FIFO_blk[5] | proc_76_data_PIPO_blk[5] | proc_76_start_FIFO_blk[5] | proc_76_TLF_FIFO_blk[5] | proc_76_input_sync_blk[5] | proc_76_output_sync_blk[5]);
    assign proc_76_data_FIFO_blk[6] = 1'b0;
    assign proc_76_data_PIPO_blk[6] = 1'b0;
    assign proc_76_start_FIFO_blk[6] = 1'b0;
    assign proc_76_TLF_FIFO_blk[6] = 1'b0;
    assign proc_76_input_sync_blk[6] = 1'b0;
    assign proc_76_output_sync_blk[6] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[6] = dl_detect_out ? proc_dep_vld_vec_76_reg[6] : (proc_76_data_FIFO_blk[6] | proc_76_data_PIPO_blk[6] | proc_76_start_FIFO_blk[6] | proc_76_TLF_FIFO_blk[6] | proc_76_input_sync_blk[6] | proc_76_output_sync_blk[6]);
    assign proc_76_data_FIFO_blk[7] = 1'b0;
    assign proc_76_data_PIPO_blk[7] = 1'b0;
    assign proc_76_start_FIFO_blk[7] = 1'b0;
    assign proc_76_TLF_FIFO_blk[7] = 1'b0;
    assign proc_76_input_sync_blk[7] = 1'b0;
    assign proc_76_output_sync_blk[7] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[7] = dl_detect_out ? proc_dep_vld_vec_76_reg[7] : (proc_76_data_FIFO_blk[7] | proc_76_data_PIPO_blk[7] | proc_76_start_FIFO_blk[7] | proc_76_TLF_FIFO_blk[7] | proc_76_input_sync_blk[7] | proc_76_output_sync_blk[7]);
    assign proc_76_data_FIFO_blk[8] = 1'b0;
    assign proc_76_data_PIPO_blk[8] = 1'b0;
    assign proc_76_start_FIFO_blk[8] = 1'b0;
    assign proc_76_TLF_FIFO_blk[8] = 1'b0;
    assign proc_76_input_sync_blk[8] = 1'b0;
    assign proc_76_output_sync_blk[8] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[8] = dl_detect_out ? proc_dep_vld_vec_76_reg[8] : (proc_76_data_FIFO_blk[8] | proc_76_data_PIPO_blk[8] | proc_76_start_FIFO_blk[8] | proc_76_TLF_FIFO_blk[8] | proc_76_input_sync_blk[8] | proc_76_output_sync_blk[8]);
    assign proc_76_data_FIFO_blk[9] = 1'b0;
    assign proc_76_data_PIPO_blk[9] = 1'b0;
    assign proc_76_start_FIFO_blk[9] = 1'b0;
    assign proc_76_TLF_FIFO_blk[9] = 1'b0;
    assign proc_76_input_sync_blk[9] = 1'b0;
    assign proc_76_output_sync_blk[9] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[9] = dl_detect_out ? proc_dep_vld_vec_76_reg[9] : (proc_76_data_FIFO_blk[9] | proc_76_data_PIPO_blk[9] | proc_76_start_FIFO_blk[9] | proc_76_TLF_FIFO_blk[9] | proc_76_input_sync_blk[9] | proc_76_output_sync_blk[9]);
    assign proc_76_data_FIFO_blk[10] = 1'b0;
    assign proc_76_data_PIPO_blk[10] = 1'b0;
    assign proc_76_start_FIFO_blk[10] = 1'b0;
    assign proc_76_TLF_FIFO_blk[10] = 1'b0;
    assign proc_76_input_sync_blk[10] = 1'b0;
    assign proc_76_output_sync_blk[10] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[10] = dl_detect_out ? proc_dep_vld_vec_76_reg[10] : (proc_76_data_FIFO_blk[10] | proc_76_data_PIPO_blk[10] | proc_76_start_FIFO_blk[10] | proc_76_TLF_FIFO_blk[10] | proc_76_input_sync_blk[10] | proc_76_output_sync_blk[10]);
    assign proc_76_data_FIFO_blk[11] = 1'b0;
    assign proc_76_data_PIPO_blk[11] = 1'b0;
    assign proc_76_start_FIFO_blk[11] = 1'b0;
    assign proc_76_TLF_FIFO_blk[11] = 1'b0;
    assign proc_76_input_sync_blk[11] = 1'b0;
    assign proc_76_output_sync_blk[11] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[11] = dl_detect_out ? proc_dep_vld_vec_76_reg[11] : (proc_76_data_FIFO_blk[11] | proc_76_data_PIPO_blk[11] | proc_76_start_FIFO_blk[11] | proc_76_TLF_FIFO_blk[11] | proc_76_input_sync_blk[11] | proc_76_output_sync_blk[11]);
    assign proc_76_data_FIFO_blk[12] = 1'b0;
    assign proc_76_data_PIPO_blk[12] = 1'b0;
    assign proc_76_start_FIFO_blk[12] = 1'b0;
    assign proc_76_TLF_FIFO_blk[12] = 1'b0;
    assign proc_76_input_sync_blk[12] = 1'b0;
    assign proc_76_output_sync_blk[12] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[12] = dl_detect_out ? proc_dep_vld_vec_76_reg[12] : (proc_76_data_FIFO_blk[12] | proc_76_data_PIPO_blk[12] | proc_76_start_FIFO_blk[12] | proc_76_TLF_FIFO_blk[12] | proc_76_input_sync_blk[12] | proc_76_output_sync_blk[12]);
    assign proc_76_data_FIFO_blk[13] = 1'b0;
    assign proc_76_data_PIPO_blk[13] = 1'b0;
    assign proc_76_start_FIFO_blk[13] = 1'b0;
    assign proc_76_TLF_FIFO_blk[13] = 1'b0;
    assign proc_76_input_sync_blk[13] = 1'b0;
    assign proc_76_output_sync_blk[13] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[13] = dl_detect_out ? proc_dep_vld_vec_76_reg[13] : (proc_76_data_FIFO_blk[13] | proc_76_data_PIPO_blk[13] | proc_76_start_FIFO_blk[13] | proc_76_TLF_FIFO_blk[13] | proc_76_input_sync_blk[13] | proc_76_output_sync_blk[13]);
    assign proc_76_data_FIFO_blk[14] = 1'b0;
    assign proc_76_data_PIPO_blk[14] = 1'b0;
    assign proc_76_start_FIFO_blk[14] = 1'b0;
    assign proc_76_TLF_FIFO_blk[14] = 1'b0;
    assign proc_76_input_sync_blk[14] = 1'b0;
    assign proc_76_output_sync_blk[14] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[14] = dl_detect_out ? proc_dep_vld_vec_76_reg[14] : (proc_76_data_FIFO_blk[14] | proc_76_data_PIPO_blk[14] | proc_76_start_FIFO_blk[14] | proc_76_TLF_FIFO_blk[14] | proc_76_input_sync_blk[14] | proc_76_output_sync_blk[14]);
    assign proc_76_data_FIFO_blk[15] = 1'b0;
    assign proc_76_data_PIPO_blk[15] = 1'b0;
    assign proc_76_start_FIFO_blk[15] = 1'b0;
    assign proc_76_TLF_FIFO_blk[15] = 1'b0;
    assign proc_76_input_sync_blk[15] = 1'b0;
    assign proc_76_output_sync_blk[15] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[15] = dl_detect_out ? proc_dep_vld_vec_76_reg[15] : (proc_76_data_FIFO_blk[15] | proc_76_data_PIPO_blk[15] | proc_76_start_FIFO_blk[15] | proc_76_TLF_FIFO_blk[15] | proc_76_input_sync_blk[15] | proc_76_output_sync_blk[15]);
    assign proc_76_data_FIFO_blk[16] = 1'b0;
    assign proc_76_data_PIPO_blk[16] = 1'b0;
    assign proc_76_start_FIFO_blk[16] = 1'b0;
    assign proc_76_TLF_FIFO_blk[16] = 1'b0;
    assign proc_76_input_sync_blk[16] = 1'b0;
    assign proc_76_output_sync_blk[16] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[16] = dl_detect_out ? proc_dep_vld_vec_76_reg[16] : (proc_76_data_FIFO_blk[16] | proc_76_data_PIPO_blk[16] | proc_76_start_FIFO_blk[16] | proc_76_TLF_FIFO_blk[16] | proc_76_input_sync_blk[16] | proc_76_output_sync_blk[16]);
    assign proc_76_data_FIFO_blk[17] = 1'b0;
    assign proc_76_data_PIPO_blk[17] = 1'b0;
    assign proc_76_start_FIFO_blk[17] = 1'b0;
    assign proc_76_TLF_FIFO_blk[17] = 1'b0;
    assign proc_76_input_sync_blk[17] = 1'b0;
    assign proc_76_output_sync_blk[17] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[17] = dl_detect_out ? proc_dep_vld_vec_76_reg[17] : (proc_76_data_FIFO_blk[17] | proc_76_data_PIPO_blk[17] | proc_76_start_FIFO_blk[17] | proc_76_TLF_FIFO_blk[17] | proc_76_input_sync_blk[17] | proc_76_output_sync_blk[17]);
    assign proc_76_data_FIFO_blk[18] = 1'b0;
    assign proc_76_data_PIPO_blk[18] = 1'b0;
    assign proc_76_start_FIFO_blk[18] = 1'b0;
    assign proc_76_TLF_FIFO_blk[18] = 1'b0;
    assign proc_76_input_sync_blk[18] = 1'b0;
    assign proc_76_output_sync_blk[18] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[18] = dl_detect_out ? proc_dep_vld_vec_76_reg[18] : (proc_76_data_FIFO_blk[18] | proc_76_data_PIPO_blk[18] | proc_76_start_FIFO_blk[18] | proc_76_TLF_FIFO_blk[18] | proc_76_input_sync_blk[18] | proc_76_output_sync_blk[18]);
    assign proc_76_data_FIFO_blk[19] = 1'b0;
    assign proc_76_data_PIPO_blk[19] = 1'b0;
    assign proc_76_start_FIFO_blk[19] = 1'b0;
    assign proc_76_TLF_FIFO_blk[19] = 1'b0;
    assign proc_76_input_sync_blk[19] = 1'b0;
    assign proc_76_output_sync_blk[19] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[19] = dl_detect_out ? proc_dep_vld_vec_76_reg[19] : (proc_76_data_FIFO_blk[19] | proc_76_data_PIPO_blk[19] | proc_76_start_FIFO_blk[19] | proc_76_TLF_FIFO_blk[19] | proc_76_input_sync_blk[19] | proc_76_output_sync_blk[19]);
    assign proc_76_data_FIFO_blk[20] = 1'b0;
    assign proc_76_data_PIPO_blk[20] = 1'b0;
    assign proc_76_start_FIFO_blk[20] = 1'b0;
    assign proc_76_TLF_FIFO_blk[20] = 1'b0;
    assign proc_76_input_sync_blk[20] = 1'b0;
    assign proc_76_output_sync_blk[20] = 1'b0 | (ap_done_reg_16 & grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_76[20] = dl_detect_out ? proc_dep_vld_vec_76_reg[20] : (proc_76_data_FIFO_blk[20] | proc_76_data_PIPO_blk[20] | proc_76_start_FIFO_blk[20] | proc_76_TLF_FIFO_blk[20] | proc_76_input_sync_blk[20] | proc_76_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_76_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_76_reg <= proc_dep_vld_vec_76;
        end
    end
    assign in_chan_dep_vld_vec_76[0] = dep_chan_vld_56_76;
    assign in_chan_dep_data_vec_76[243 : 0] = dep_chan_data_56_76;
    assign token_in_vec_76[0] = token_56_76;
    assign in_chan_dep_vld_vec_76[1] = dep_chan_vld_60_76;
    assign in_chan_dep_data_vec_76[487 : 244] = dep_chan_data_60_76;
    assign token_in_vec_76[1] = token_60_76;
    assign in_chan_dep_vld_vec_76[2] = dep_chan_vld_61_76;
    assign in_chan_dep_data_vec_76[731 : 488] = dep_chan_data_61_76;
    assign token_in_vec_76[2] = token_61_76;
    assign in_chan_dep_vld_vec_76[3] = dep_chan_vld_62_76;
    assign in_chan_dep_data_vec_76[975 : 732] = dep_chan_data_62_76;
    assign token_in_vec_76[3] = token_62_76;
    assign in_chan_dep_vld_vec_76[4] = dep_chan_vld_63_76;
    assign in_chan_dep_data_vec_76[1219 : 976] = dep_chan_data_63_76;
    assign token_in_vec_76[4] = token_63_76;
    assign in_chan_dep_vld_vec_76[5] = dep_chan_vld_64_76;
    assign in_chan_dep_data_vec_76[1463 : 1220] = dep_chan_data_64_76;
    assign token_in_vec_76[5] = token_64_76;
    assign in_chan_dep_vld_vec_76[6] = dep_chan_vld_65_76;
    assign in_chan_dep_data_vec_76[1707 : 1464] = dep_chan_data_65_76;
    assign token_in_vec_76[6] = token_65_76;
    assign in_chan_dep_vld_vec_76[7] = dep_chan_vld_66_76;
    assign in_chan_dep_data_vec_76[1951 : 1708] = dep_chan_data_66_76;
    assign token_in_vec_76[7] = token_66_76;
    assign in_chan_dep_vld_vec_76[8] = dep_chan_vld_67_76;
    assign in_chan_dep_data_vec_76[2195 : 1952] = dep_chan_data_67_76;
    assign token_in_vec_76[8] = token_67_76;
    assign in_chan_dep_vld_vec_76[9] = dep_chan_vld_68_76;
    assign in_chan_dep_data_vec_76[2439 : 2196] = dep_chan_data_68_76;
    assign token_in_vec_76[9] = token_68_76;
    assign in_chan_dep_vld_vec_76[10] = dep_chan_vld_69_76;
    assign in_chan_dep_data_vec_76[2683 : 2440] = dep_chan_data_69_76;
    assign token_in_vec_76[10] = token_69_76;
    assign in_chan_dep_vld_vec_76[11] = dep_chan_vld_70_76;
    assign in_chan_dep_data_vec_76[2927 : 2684] = dep_chan_data_70_76;
    assign token_in_vec_76[11] = token_70_76;
    assign in_chan_dep_vld_vec_76[12] = dep_chan_vld_71_76;
    assign in_chan_dep_data_vec_76[3171 : 2928] = dep_chan_data_71_76;
    assign token_in_vec_76[12] = token_71_76;
    assign in_chan_dep_vld_vec_76[13] = dep_chan_vld_72_76;
    assign in_chan_dep_data_vec_76[3415 : 3172] = dep_chan_data_72_76;
    assign token_in_vec_76[13] = token_72_76;
    assign in_chan_dep_vld_vec_76[14] = dep_chan_vld_73_76;
    assign in_chan_dep_data_vec_76[3659 : 3416] = dep_chan_data_73_76;
    assign token_in_vec_76[14] = token_73_76;
    assign in_chan_dep_vld_vec_76[15] = dep_chan_vld_74_76;
    assign in_chan_dep_data_vec_76[3903 : 3660] = dep_chan_data_74_76;
    assign token_in_vec_76[15] = token_74_76;
    assign in_chan_dep_vld_vec_76[16] = dep_chan_vld_75_76;
    assign in_chan_dep_data_vec_76[4147 : 3904] = dep_chan_data_75_76;
    assign token_in_vec_76[16] = token_75_76;
    assign in_chan_dep_vld_vec_76[17] = dep_chan_vld_77_76;
    assign in_chan_dep_data_vec_76[4391 : 4148] = dep_chan_data_77_76;
    assign token_in_vec_76[17] = token_77_76;
    assign in_chan_dep_vld_vec_76[18] = dep_chan_vld_78_76;
    assign in_chan_dep_data_vec_76[4635 : 4392] = dep_chan_data_78_76;
    assign token_in_vec_76[18] = token_78_76;
    assign in_chan_dep_vld_vec_76[19] = dep_chan_vld_79_76;
    assign in_chan_dep_data_vec_76[4879 : 4636] = dep_chan_data_79_76;
    assign token_in_vec_76[19] = token_79_76;
    assign in_chan_dep_vld_vec_76[20] = dep_chan_vld_121_76;
    assign in_chan_dep_data_vec_76[5123 : 4880] = dep_chan_data_121_76;
    assign token_in_vec_76[20] = token_121_76;
    assign dep_chan_vld_76_56 = out_chan_dep_vld_vec_76[0];
    assign dep_chan_data_76_56 = out_chan_dep_data_76;
    assign token_76_56 = token_out_vec_76[0];
    assign dep_chan_vld_76_60 = out_chan_dep_vld_vec_76[1];
    assign dep_chan_data_76_60 = out_chan_dep_data_76;
    assign token_76_60 = token_out_vec_76[1];
    assign dep_chan_vld_76_61 = out_chan_dep_vld_vec_76[2];
    assign dep_chan_data_76_61 = out_chan_dep_data_76;
    assign token_76_61 = token_out_vec_76[2];
    assign dep_chan_vld_76_62 = out_chan_dep_vld_vec_76[3];
    assign dep_chan_data_76_62 = out_chan_dep_data_76;
    assign token_76_62 = token_out_vec_76[3];
    assign dep_chan_vld_76_63 = out_chan_dep_vld_vec_76[4];
    assign dep_chan_data_76_63 = out_chan_dep_data_76;
    assign token_76_63 = token_out_vec_76[4];
    assign dep_chan_vld_76_64 = out_chan_dep_vld_vec_76[5];
    assign dep_chan_data_76_64 = out_chan_dep_data_76;
    assign token_76_64 = token_out_vec_76[5];
    assign dep_chan_vld_76_65 = out_chan_dep_vld_vec_76[6];
    assign dep_chan_data_76_65 = out_chan_dep_data_76;
    assign token_76_65 = token_out_vec_76[6];
    assign dep_chan_vld_76_66 = out_chan_dep_vld_vec_76[7];
    assign dep_chan_data_76_66 = out_chan_dep_data_76;
    assign token_76_66 = token_out_vec_76[7];
    assign dep_chan_vld_76_67 = out_chan_dep_vld_vec_76[8];
    assign dep_chan_data_76_67 = out_chan_dep_data_76;
    assign token_76_67 = token_out_vec_76[8];
    assign dep_chan_vld_76_68 = out_chan_dep_vld_vec_76[9];
    assign dep_chan_data_76_68 = out_chan_dep_data_76;
    assign token_76_68 = token_out_vec_76[9];
    assign dep_chan_vld_76_69 = out_chan_dep_vld_vec_76[10];
    assign dep_chan_data_76_69 = out_chan_dep_data_76;
    assign token_76_69 = token_out_vec_76[10];
    assign dep_chan_vld_76_70 = out_chan_dep_vld_vec_76[11];
    assign dep_chan_data_76_70 = out_chan_dep_data_76;
    assign token_76_70 = token_out_vec_76[11];
    assign dep_chan_vld_76_71 = out_chan_dep_vld_vec_76[12];
    assign dep_chan_data_76_71 = out_chan_dep_data_76;
    assign token_76_71 = token_out_vec_76[12];
    assign dep_chan_vld_76_72 = out_chan_dep_vld_vec_76[13];
    assign dep_chan_data_76_72 = out_chan_dep_data_76;
    assign token_76_72 = token_out_vec_76[13];
    assign dep_chan_vld_76_73 = out_chan_dep_vld_vec_76[14];
    assign dep_chan_data_76_73 = out_chan_dep_data_76;
    assign token_76_73 = token_out_vec_76[14];
    assign dep_chan_vld_76_74 = out_chan_dep_vld_vec_76[15];
    assign dep_chan_data_76_74 = out_chan_dep_data_76;
    assign token_76_74 = token_out_vec_76[15];
    assign dep_chan_vld_76_75 = out_chan_dep_vld_vec_76[16];
    assign dep_chan_data_76_75 = out_chan_dep_data_76;
    assign token_76_75 = token_out_vec_76[16];
    assign dep_chan_vld_76_77 = out_chan_dep_vld_vec_76[17];
    assign dep_chan_data_76_77 = out_chan_dep_data_76;
    assign token_76_77 = token_out_vec_76[17];
    assign dep_chan_vld_76_78 = out_chan_dep_vld_vec_76[18];
    assign dep_chan_data_76_78 = out_chan_dep_data_76;
    assign token_76_78 = token_out_vec_76[18];
    assign dep_chan_vld_76_79 = out_chan_dep_vld_vec_76[19];
    assign dep_chan_data_76_79 = out_chan_dep_data_76;
    assign token_76_79 = token_out_vec_76[19];
    assign dep_chan_vld_76_121 = out_chan_dep_vld_vec_76[20];
    assign dep_chan_data_76_121 = out_chan_dep_data_76;
    assign token_76_121 = token_out_vec_76[20];

    // Process: grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0
    top_hls_deadlock_detect_unit #(244, 77, 21, 21) top_hls_deadlock_detect_unit_77 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_77),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_77),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_77),
        .token_in_vec(token_in_vec_77),
        .dl_detect_in(dl_detect_out),
        .origin(origin[77]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_77),
        .out_chan_dep_data(out_chan_dep_data_77),
        .token_out_vec(token_out_vec_77),
        .dl_detect_out(dl_in_vec[77]));

    assign proc_77_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.fifo_C_PE_4_5_x0130_blk_n);
    assign proc_77_data_PIPO_blk[0] = 1'b0;
    assign proc_77_start_FIFO_blk[0] = 1'b0;
    assign proc_77_TLF_FIFO_blk[0] = 1'b0;
    assign proc_77_input_sync_blk[0] = 1'b0;
    assign proc_77_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_77[0] = dl_detect_out ? proc_dep_vld_vec_77_reg[0] : (proc_77_data_FIFO_blk[0] | proc_77_data_PIPO_blk[0] | proc_77_start_FIFO_blk[0] | proc_77_TLF_FIFO_blk[0] | proc_77_input_sync_blk[0] | proc_77_output_sync_blk[0]);
    assign proc_77_data_FIFO_blk[1] = 1'b0;
    assign proc_77_data_PIPO_blk[1] = 1'b0;
    assign proc_77_start_FIFO_blk[1] = 1'b0;
    assign proc_77_TLF_FIFO_blk[1] = 1'b0;
    assign proc_77_input_sync_blk[1] = 1'b0;
    assign proc_77_output_sync_blk[1] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[1] = dl_detect_out ? proc_dep_vld_vec_77_reg[1] : (proc_77_data_FIFO_blk[1] | proc_77_data_PIPO_blk[1] | proc_77_start_FIFO_blk[1] | proc_77_TLF_FIFO_blk[1] | proc_77_input_sync_blk[1] | proc_77_output_sync_blk[1]);
    assign proc_77_data_FIFO_blk[2] = 1'b0;
    assign proc_77_data_PIPO_blk[2] = 1'b0;
    assign proc_77_start_FIFO_blk[2] = 1'b0;
    assign proc_77_TLF_FIFO_blk[2] = 1'b0;
    assign proc_77_input_sync_blk[2] = 1'b0;
    assign proc_77_output_sync_blk[2] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[2] = dl_detect_out ? proc_dep_vld_vec_77_reg[2] : (proc_77_data_FIFO_blk[2] | proc_77_data_PIPO_blk[2] | proc_77_start_FIFO_blk[2] | proc_77_TLF_FIFO_blk[2] | proc_77_input_sync_blk[2] | proc_77_output_sync_blk[2]);
    assign proc_77_data_FIFO_blk[3] = 1'b0;
    assign proc_77_data_PIPO_blk[3] = 1'b0;
    assign proc_77_start_FIFO_blk[3] = 1'b0;
    assign proc_77_TLF_FIFO_blk[3] = 1'b0;
    assign proc_77_input_sync_blk[3] = 1'b0;
    assign proc_77_output_sync_blk[3] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[3] = dl_detect_out ? proc_dep_vld_vec_77_reg[3] : (proc_77_data_FIFO_blk[3] | proc_77_data_PIPO_blk[3] | proc_77_start_FIFO_blk[3] | proc_77_TLF_FIFO_blk[3] | proc_77_input_sync_blk[3] | proc_77_output_sync_blk[3]);
    assign proc_77_data_FIFO_blk[4] = 1'b0;
    assign proc_77_data_PIPO_blk[4] = 1'b0;
    assign proc_77_start_FIFO_blk[4] = 1'b0;
    assign proc_77_TLF_FIFO_blk[4] = 1'b0;
    assign proc_77_input_sync_blk[4] = 1'b0;
    assign proc_77_output_sync_blk[4] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[4] = dl_detect_out ? proc_dep_vld_vec_77_reg[4] : (proc_77_data_FIFO_blk[4] | proc_77_data_PIPO_blk[4] | proc_77_start_FIFO_blk[4] | proc_77_TLF_FIFO_blk[4] | proc_77_input_sync_blk[4] | proc_77_output_sync_blk[4]);
    assign proc_77_data_FIFO_blk[5] = 1'b0;
    assign proc_77_data_PIPO_blk[5] = 1'b0;
    assign proc_77_start_FIFO_blk[5] = 1'b0;
    assign proc_77_TLF_FIFO_blk[5] = 1'b0;
    assign proc_77_input_sync_blk[5] = 1'b0;
    assign proc_77_output_sync_blk[5] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[5] = dl_detect_out ? proc_dep_vld_vec_77_reg[5] : (proc_77_data_FIFO_blk[5] | proc_77_data_PIPO_blk[5] | proc_77_start_FIFO_blk[5] | proc_77_TLF_FIFO_blk[5] | proc_77_input_sync_blk[5] | proc_77_output_sync_blk[5]);
    assign proc_77_data_FIFO_blk[6] = 1'b0;
    assign proc_77_data_PIPO_blk[6] = 1'b0;
    assign proc_77_start_FIFO_blk[6] = 1'b0;
    assign proc_77_TLF_FIFO_blk[6] = 1'b0;
    assign proc_77_input_sync_blk[6] = 1'b0;
    assign proc_77_output_sync_blk[6] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[6] = dl_detect_out ? proc_dep_vld_vec_77_reg[6] : (proc_77_data_FIFO_blk[6] | proc_77_data_PIPO_blk[6] | proc_77_start_FIFO_blk[6] | proc_77_TLF_FIFO_blk[6] | proc_77_input_sync_blk[6] | proc_77_output_sync_blk[6]);
    assign proc_77_data_FIFO_blk[7] = 1'b0;
    assign proc_77_data_PIPO_blk[7] = 1'b0;
    assign proc_77_start_FIFO_blk[7] = 1'b0;
    assign proc_77_TLF_FIFO_blk[7] = 1'b0;
    assign proc_77_input_sync_blk[7] = 1'b0;
    assign proc_77_output_sync_blk[7] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[7] = dl_detect_out ? proc_dep_vld_vec_77_reg[7] : (proc_77_data_FIFO_blk[7] | proc_77_data_PIPO_blk[7] | proc_77_start_FIFO_blk[7] | proc_77_TLF_FIFO_blk[7] | proc_77_input_sync_blk[7] | proc_77_output_sync_blk[7]);
    assign proc_77_data_FIFO_blk[8] = 1'b0;
    assign proc_77_data_PIPO_blk[8] = 1'b0;
    assign proc_77_start_FIFO_blk[8] = 1'b0;
    assign proc_77_TLF_FIFO_blk[8] = 1'b0;
    assign proc_77_input_sync_blk[8] = 1'b0;
    assign proc_77_output_sync_blk[8] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[8] = dl_detect_out ? proc_dep_vld_vec_77_reg[8] : (proc_77_data_FIFO_blk[8] | proc_77_data_PIPO_blk[8] | proc_77_start_FIFO_blk[8] | proc_77_TLF_FIFO_blk[8] | proc_77_input_sync_blk[8] | proc_77_output_sync_blk[8]);
    assign proc_77_data_FIFO_blk[9] = 1'b0;
    assign proc_77_data_PIPO_blk[9] = 1'b0;
    assign proc_77_start_FIFO_blk[9] = 1'b0;
    assign proc_77_TLF_FIFO_blk[9] = 1'b0;
    assign proc_77_input_sync_blk[9] = 1'b0;
    assign proc_77_output_sync_blk[9] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[9] = dl_detect_out ? proc_dep_vld_vec_77_reg[9] : (proc_77_data_FIFO_blk[9] | proc_77_data_PIPO_blk[9] | proc_77_start_FIFO_blk[9] | proc_77_TLF_FIFO_blk[9] | proc_77_input_sync_blk[9] | proc_77_output_sync_blk[9]);
    assign proc_77_data_FIFO_blk[10] = 1'b0;
    assign proc_77_data_PIPO_blk[10] = 1'b0;
    assign proc_77_start_FIFO_blk[10] = 1'b0;
    assign proc_77_TLF_FIFO_blk[10] = 1'b0;
    assign proc_77_input_sync_blk[10] = 1'b0;
    assign proc_77_output_sync_blk[10] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[10] = dl_detect_out ? proc_dep_vld_vec_77_reg[10] : (proc_77_data_FIFO_blk[10] | proc_77_data_PIPO_blk[10] | proc_77_start_FIFO_blk[10] | proc_77_TLF_FIFO_blk[10] | proc_77_input_sync_blk[10] | proc_77_output_sync_blk[10]);
    assign proc_77_data_FIFO_blk[11] = 1'b0;
    assign proc_77_data_PIPO_blk[11] = 1'b0;
    assign proc_77_start_FIFO_blk[11] = 1'b0;
    assign proc_77_TLF_FIFO_blk[11] = 1'b0;
    assign proc_77_input_sync_blk[11] = 1'b0;
    assign proc_77_output_sync_blk[11] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[11] = dl_detect_out ? proc_dep_vld_vec_77_reg[11] : (proc_77_data_FIFO_blk[11] | proc_77_data_PIPO_blk[11] | proc_77_start_FIFO_blk[11] | proc_77_TLF_FIFO_blk[11] | proc_77_input_sync_blk[11] | proc_77_output_sync_blk[11]);
    assign proc_77_data_FIFO_blk[12] = 1'b0;
    assign proc_77_data_PIPO_blk[12] = 1'b0;
    assign proc_77_start_FIFO_blk[12] = 1'b0;
    assign proc_77_TLF_FIFO_blk[12] = 1'b0;
    assign proc_77_input_sync_blk[12] = 1'b0;
    assign proc_77_output_sync_blk[12] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[12] = dl_detect_out ? proc_dep_vld_vec_77_reg[12] : (proc_77_data_FIFO_blk[12] | proc_77_data_PIPO_blk[12] | proc_77_start_FIFO_blk[12] | proc_77_TLF_FIFO_blk[12] | proc_77_input_sync_blk[12] | proc_77_output_sync_blk[12]);
    assign proc_77_data_FIFO_blk[13] = 1'b0;
    assign proc_77_data_PIPO_blk[13] = 1'b0;
    assign proc_77_start_FIFO_blk[13] = 1'b0;
    assign proc_77_TLF_FIFO_blk[13] = 1'b0;
    assign proc_77_input_sync_blk[13] = 1'b0;
    assign proc_77_output_sync_blk[13] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[13] = dl_detect_out ? proc_dep_vld_vec_77_reg[13] : (proc_77_data_FIFO_blk[13] | proc_77_data_PIPO_blk[13] | proc_77_start_FIFO_blk[13] | proc_77_TLF_FIFO_blk[13] | proc_77_input_sync_blk[13] | proc_77_output_sync_blk[13]);
    assign proc_77_data_FIFO_blk[14] = 1'b0;
    assign proc_77_data_PIPO_blk[14] = 1'b0;
    assign proc_77_start_FIFO_blk[14] = 1'b0;
    assign proc_77_TLF_FIFO_blk[14] = 1'b0;
    assign proc_77_input_sync_blk[14] = 1'b0;
    assign proc_77_output_sync_blk[14] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[14] = dl_detect_out ? proc_dep_vld_vec_77_reg[14] : (proc_77_data_FIFO_blk[14] | proc_77_data_PIPO_blk[14] | proc_77_start_FIFO_blk[14] | proc_77_TLF_FIFO_blk[14] | proc_77_input_sync_blk[14] | proc_77_output_sync_blk[14]);
    assign proc_77_data_FIFO_blk[15] = 1'b0;
    assign proc_77_data_PIPO_blk[15] = 1'b0;
    assign proc_77_start_FIFO_blk[15] = 1'b0;
    assign proc_77_TLF_FIFO_blk[15] = 1'b0;
    assign proc_77_input_sync_blk[15] = 1'b0;
    assign proc_77_output_sync_blk[15] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[15] = dl_detect_out ? proc_dep_vld_vec_77_reg[15] : (proc_77_data_FIFO_blk[15] | proc_77_data_PIPO_blk[15] | proc_77_start_FIFO_blk[15] | proc_77_TLF_FIFO_blk[15] | proc_77_input_sync_blk[15] | proc_77_output_sync_blk[15]);
    assign proc_77_data_FIFO_blk[16] = 1'b0;
    assign proc_77_data_PIPO_blk[16] = 1'b0;
    assign proc_77_start_FIFO_blk[16] = 1'b0;
    assign proc_77_TLF_FIFO_blk[16] = 1'b0;
    assign proc_77_input_sync_blk[16] = 1'b0;
    assign proc_77_output_sync_blk[16] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[16] = dl_detect_out ? proc_dep_vld_vec_77_reg[16] : (proc_77_data_FIFO_blk[16] | proc_77_data_PIPO_blk[16] | proc_77_start_FIFO_blk[16] | proc_77_TLF_FIFO_blk[16] | proc_77_input_sync_blk[16] | proc_77_output_sync_blk[16]);
    assign proc_77_data_FIFO_blk[17] = 1'b0;
    assign proc_77_data_PIPO_blk[17] = 1'b0;
    assign proc_77_start_FIFO_blk[17] = 1'b0;
    assign proc_77_TLF_FIFO_blk[17] = 1'b0;
    assign proc_77_input_sync_blk[17] = 1'b0;
    assign proc_77_output_sync_blk[17] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[17] = dl_detect_out ? proc_dep_vld_vec_77_reg[17] : (proc_77_data_FIFO_blk[17] | proc_77_data_PIPO_blk[17] | proc_77_start_FIFO_blk[17] | proc_77_TLF_FIFO_blk[17] | proc_77_input_sync_blk[17] | proc_77_output_sync_blk[17]);
    assign proc_77_data_FIFO_blk[18] = 1'b0;
    assign proc_77_data_PIPO_blk[18] = 1'b0;
    assign proc_77_start_FIFO_blk[18] = 1'b0;
    assign proc_77_TLF_FIFO_blk[18] = 1'b0;
    assign proc_77_input_sync_blk[18] = 1'b0;
    assign proc_77_output_sync_blk[18] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[18] = dl_detect_out ? proc_dep_vld_vec_77_reg[18] : (proc_77_data_FIFO_blk[18] | proc_77_data_PIPO_blk[18] | proc_77_start_FIFO_blk[18] | proc_77_TLF_FIFO_blk[18] | proc_77_input_sync_blk[18] | proc_77_output_sync_blk[18]);
    assign proc_77_data_FIFO_blk[19] = 1'b0;
    assign proc_77_data_PIPO_blk[19] = 1'b0;
    assign proc_77_start_FIFO_blk[19] = 1'b0;
    assign proc_77_TLF_FIFO_blk[19] = 1'b0;
    assign proc_77_input_sync_blk[19] = 1'b0;
    assign proc_77_output_sync_blk[19] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[19] = dl_detect_out ? proc_dep_vld_vec_77_reg[19] : (proc_77_data_FIFO_blk[19] | proc_77_data_PIPO_blk[19] | proc_77_start_FIFO_blk[19] | proc_77_TLF_FIFO_blk[19] | proc_77_input_sync_blk[19] | proc_77_output_sync_blk[19]);
    assign proc_77_data_FIFO_blk[20] = 1'b0;
    assign proc_77_data_PIPO_blk[20] = 1'b0;
    assign proc_77_start_FIFO_blk[20] = 1'b0;
    assign proc_77_TLF_FIFO_blk[20] = 1'b0;
    assign proc_77_input_sync_blk[20] = 1'b0;
    assign proc_77_output_sync_blk[20] = 1'b0 | (ap_done_reg_17 & grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_77[20] = dl_detect_out ? proc_dep_vld_vec_77_reg[20] : (proc_77_data_FIFO_blk[20] | proc_77_data_PIPO_blk[20] | proc_77_start_FIFO_blk[20] | proc_77_TLF_FIFO_blk[20] | proc_77_input_sync_blk[20] | proc_77_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_77_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_77_reg <= proc_dep_vld_vec_77;
        end
    end
    assign in_chan_dep_vld_vec_77[0] = dep_chan_vld_57_77;
    assign in_chan_dep_data_vec_77[243 : 0] = dep_chan_data_57_77;
    assign token_in_vec_77[0] = token_57_77;
    assign in_chan_dep_vld_vec_77[1] = dep_chan_vld_60_77;
    assign in_chan_dep_data_vec_77[487 : 244] = dep_chan_data_60_77;
    assign token_in_vec_77[1] = token_60_77;
    assign in_chan_dep_vld_vec_77[2] = dep_chan_vld_61_77;
    assign in_chan_dep_data_vec_77[731 : 488] = dep_chan_data_61_77;
    assign token_in_vec_77[2] = token_61_77;
    assign in_chan_dep_vld_vec_77[3] = dep_chan_vld_62_77;
    assign in_chan_dep_data_vec_77[975 : 732] = dep_chan_data_62_77;
    assign token_in_vec_77[3] = token_62_77;
    assign in_chan_dep_vld_vec_77[4] = dep_chan_vld_63_77;
    assign in_chan_dep_data_vec_77[1219 : 976] = dep_chan_data_63_77;
    assign token_in_vec_77[4] = token_63_77;
    assign in_chan_dep_vld_vec_77[5] = dep_chan_vld_64_77;
    assign in_chan_dep_data_vec_77[1463 : 1220] = dep_chan_data_64_77;
    assign token_in_vec_77[5] = token_64_77;
    assign in_chan_dep_vld_vec_77[6] = dep_chan_vld_65_77;
    assign in_chan_dep_data_vec_77[1707 : 1464] = dep_chan_data_65_77;
    assign token_in_vec_77[6] = token_65_77;
    assign in_chan_dep_vld_vec_77[7] = dep_chan_vld_66_77;
    assign in_chan_dep_data_vec_77[1951 : 1708] = dep_chan_data_66_77;
    assign token_in_vec_77[7] = token_66_77;
    assign in_chan_dep_vld_vec_77[8] = dep_chan_vld_67_77;
    assign in_chan_dep_data_vec_77[2195 : 1952] = dep_chan_data_67_77;
    assign token_in_vec_77[8] = token_67_77;
    assign in_chan_dep_vld_vec_77[9] = dep_chan_vld_68_77;
    assign in_chan_dep_data_vec_77[2439 : 2196] = dep_chan_data_68_77;
    assign token_in_vec_77[9] = token_68_77;
    assign in_chan_dep_vld_vec_77[10] = dep_chan_vld_69_77;
    assign in_chan_dep_data_vec_77[2683 : 2440] = dep_chan_data_69_77;
    assign token_in_vec_77[10] = token_69_77;
    assign in_chan_dep_vld_vec_77[11] = dep_chan_vld_70_77;
    assign in_chan_dep_data_vec_77[2927 : 2684] = dep_chan_data_70_77;
    assign token_in_vec_77[11] = token_70_77;
    assign in_chan_dep_vld_vec_77[12] = dep_chan_vld_71_77;
    assign in_chan_dep_data_vec_77[3171 : 2928] = dep_chan_data_71_77;
    assign token_in_vec_77[12] = token_71_77;
    assign in_chan_dep_vld_vec_77[13] = dep_chan_vld_72_77;
    assign in_chan_dep_data_vec_77[3415 : 3172] = dep_chan_data_72_77;
    assign token_in_vec_77[13] = token_72_77;
    assign in_chan_dep_vld_vec_77[14] = dep_chan_vld_73_77;
    assign in_chan_dep_data_vec_77[3659 : 3416] = dep_chan_data_73_77;
    assign token_in_vec_77[14] = token_73_77;
    assign in_chan_dep_vld_vec_77[15] = dep_chan_vld_74_77;
    assign in_chan_dep_data_vec_77[3903 : 3660] = dep_chan_data_74_77;
    assign token_in_vec_77[15] = token_74_77;
    assign in_chan_dep_vld_vec_77[16] = dep_chan_vld_75_77;
    assign in_chan_dep_data_vec_77[4147 : 3904] = dep_chan_data_75_77;
    assign token_in_vec_77[16] = token_75_77;
    assign in_chan_dep_vld_vec_77[17] = dep_chan_vld_76_77;
    assign in_chan_dep_data_vec_77[4391 : 4148] = dep_chan_data_76_77;
    assign token_in_vec_77[17] = token_76_77;
    assign in_chan_dep_vld_vec_77[18] = dep_chan_vld_78_77;
    assign in_chan_dep_data_vec_77[4635 : 4392] = dep_chan_data_78_77;
    assign token_in_vec_77[18] = token_78_77;
    assign in_chan_dep_vld_vec_77[19] = dep_chan_vld_79_77;
    assign in_chan_dep_data_vec_77[4879 : 4636] = dep_chan_data_79_77;
    assign token_in_vec_77[19] = token_79_77;
    assign in_chan_dep_vld_vec_77[20] = dep_chan_vld_121_77;
    assign in_chan_dep_data_vec_77[5123 : 4880] = dep_chan_data_121_77;
    assign token_in_vec_77[20] = token_121_77;
    assign dep_chan_vld_77_57 = out_chan_dep_vld_vec_77[0];
    assign dep_chan_data_77_57 = out_chan_dep_data_77;
    assign token_77_57 = token_out_vec_77[0];
    assign dep_chan_vld_77_60 = out_chan_dep_vld_vec_77[1];
    assign dep_chan_data_77_60 = out_chan_dep_data_77;
    assign token_77_60 = token_out_vec_77[1];
    assign dep_chan_vld_77_61 = out_chan_dep_vld_vec_77[2];
    assign dep_chan_data_77_61 = out_chan_dep_data_77;
    assign token_77_61 = token_out_vec_77[2];
    assign dep_chan_vld_77_62 = out_chan_dep_vld_vec_77[3];
    assign dep_chan_data_77_62 = out_chan_dep_data_77;
    assign token_77_62 = token_out_vec_77[3];
    assign dep_chan_vld_77_63 = out_chan_dep_vld_vec_77[4];
    assign dep_chan_data_77_63 = out_chan_dep_data_77;
    assign token_77_63 = token_out_vec_77[4];
    assign dep_chan_vld_77_64 = out_chan_dep_vld_vec_77[5];
    assign dep_chan_data_77_64 = out_chan_dep_data_77;
    assign token_77_64 = token_out_vec_77[5];
    assign dep_chan_vld_77_65 = out_chan_dep_vld_vec_77[6];
    assign dep_chan_data_77_65 = out_chan_dep_data_77;
    assign token_77_65 = token_out_vec_77[6];
    assign dep_chan_vld_77_66 = out_chan_dep_vld_vec_77[7];
    assign dep_chan_data_77_66 = out_chan_dep_data_77;
    assign token_77_66 = token_out_vec_77[7];
    assign dep_chan_vld_77_67 = out_chan_dep_vld_vec_77[8];
    assign dep_chan_data_77_67 = out_chan_dep_data_77;
    assign token_77_67 = token_out_vec_77[8];
    assign dep_chan_vld_77_68 = out_chan_dep_vld_vec_77[9];
    assign dep_chan_data_77_68 = out_chan_dep_data_77;
    assign token_77_68 = token_out_vec_77[9];
    assign dep_chan_vld_77_69 = out_chan_dep_vld_vec_77[10];
    assign dep_chan_data_77_69 = out_chan_dep_data_77;
    assign token_77_69 = token_out_vec_77[10];
    assign dep_chan_vld_77_70 = out_chan_dep_vld_vec_77[11];
    assign dep_chan_data_77_70 = out_chan_dep_data_77;
    assign token_77_70 = token_out_vec_77[11];
    assign dep_chan_vld_77_71 = out_chan_dep_vld_vec_77[12];
    assign dep_chan_data_77_71 = out_chan_dep_data_77;
    assign token_77_71 = token_out_vec_77[12];
    assign dep_chan_vld_77_72 = out_chan_dep_vld_vec_77[13];
    assign dep_chan_data_77_72 = out_chan_dep_data_77;
    assign token_77_72 = token_out_vec_77[13];
    assign dep_chan_vld_77_73 = out_chan_dep_vld_vec_77[14];
    assign dep_chan_data_77_73 = out_chan_dep_data_77;
    assign token_77_73 = token_out_vec_77[14];
    assign dep_chan_vld_77_74 = out_chan_dep_vld_vec_77[15];
    assign dep_chan_data_77_74 = out_chan_dep_data_77;
    assign token_77_74 = token_out_vec_77[15];
    assign dep_chan_vld_77_75 = out_chan_dep_vld_vec_77[16];
    assign dep_chan_data_77_75 = out_chan_dep_data_77;
    assign token_77_75 = token_out_vec_77[16];
    assign dep_chan_vld_77_76 = out_chan_dep_vld_vec_77[17];
    assign dep_chan_data_77_76 = out_chan_dep_data_77;
    assign token_77_76 = token_out_vec_77[17];
    assign dep_chan_vld_77_78 = out_chan_dep_vld_vec_77[18];
    assign dep_chan_data_77_78 = out_chan_dep_data_77;
    assign token_77_78 = token_out_vec_77[18];
    assign dep_chan_vld_77_79 = out_chan_dep_vld_vec_77[19];
    assign dep_chan_data_77_79 = out_chan_dep_data_77;
    assign token_77_79 = token_out_vec_77[19];
    assign dep_chan_vld_77_121 = out_chan_dep_vld_vec_77[20];
    assign dep_chan_data_77_121 = out_chan_dep_data_77;
    assign token_77_121 = token_out_vec_77[20];

    // Process: grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0
    top_hls_deadlock_detect_unit #(244, 78, 21, 21) top_hls_deadlock_detect_unit_78 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_78),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_78),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_78),
        .token_in_vec(token_in_vec_78),
        .dl_detect_in(dl_detect_out),
        .origin(origin[78]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_78),
        .out_chan_dep_data(out_chan_dep_data_78),
        .token_out_vec(token_out_vec_78),
        .dl_detect_out(dl_in_vec[78]));

    assign proc_78_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.fifo_C_PE_4_6_x0135_blk_n);
    assign proc_78_data_PIPO_blk[0] = 1'b0;
    assign proc_78_start_FIFO_blk[0] = 1'b0;
    assign proc_78_TLF_FIFO_blk[0] = 1'b0;
    assign proc_78_input_sync_blk[0] = 1'b0;
    assign proc_78_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_78[0] = dl_detect_out ? proc_dep_vld_vec_78_reg[0] : (proc_78_data_FIFO_blk[0] | proc_78_data_PIPO_blk[0] | proc_78_start_FIFO_blk[0] | proc_78_TLF_FIFO_blk[0] | proc_78_input_sync_blk[0] | proc_78_output_sync_blk[0]);
    assign proc_78_data_FIFO_blk[1] = 1'b0;
    assign proc_78_data_PIPO_blk[1] = 1'b0;
    assign proc_78_start_FIFO_blk[1] = 1'b0;
    assign proc_78_TLF_FIFO_blk[1] = 1'b0;
    assign proc_78_input_sync_blk[1] = 1'b0;
    assign proc_78_output_sync_blk[1] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[1] = dl_detect_out ? proc_dep_vld_vec_78_reg[1] : (proc_78_data_FIFO_blk[1] | proc_78_data_PIPO_blk[1] | proc_78_start_FIFO_blk[1] | proc_78_TLF_FIFO_blk[1] | proc_78_input_sync_blk[1] | proc_78_output_sync_blk[1]);
    assign proc_78_data_FIFO_blk[2] = 1'b0;
    assign proc_78_data_PIPO_blk[2] = 1'b0;
    assign proc_78_start_FIFO_blk[2] = 1'b0;
    assign proc_78_TLF_FIFO_blk[2] = 1'b0;
    assign proc_78_input_sync_blk[2] = 1'b0;
    assign proc_78_output_sync_blk[2] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[2] = dl_detect_out ? proc_dep_vld_vec_78_reg[2] : (proc_78_data_FIFO_blk[2] | proc_78_data_PIPO_blk[2] | proc_78_start_FIFO_blk[2] | proc_78_TLF_FIFO_blk[2] | proc_78_input_sync_blk[2] | proc_78_output_sync_blk[2]);
    assign proc_78_data_FIFO_blk[3] = 1'b0;
    assign proc_78_data_PIPO_blk[3] = 1'b0;
    assign proc_78_start_FIFO_blk[3] = 1'b0;
    assign proc_78_TLF_FIFO_blk[3] = 1'b0;
    assign proc_78_input_sync_blk[3] = 1'b0;
    assign proc_78_output_sync_blk[3] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[3] = dl_detect_out ? proc_dep_vld_vec_78_reg[3] : (proc_78_data_FIFO_blk[3] | proc_78_data_PIPO_blk[3] | proc_78_start_FIFO_blk[3] | proc_78_TLF_FIFO_blk[3] | proc_78_input_sync_blk[3] | proc_78_output_sync_blk[3]);
    assign proc_78_data_FIFO_blk[4] = 1'b0;
    assign proc_78_data_PIPO_blk[4] = 1'b0;
    assign proc_78_start_FIFO_blk[4] = 1'b0;
    assign proc_78_TLF_FIFO_blk[4] = 1'b0;
    assign proc_78_input_sync_blk[4] = 1'b0;
    assign proc_78_output_sync_blk[4] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[4] = dl_detect_out ? proc_dep_vld_vec_78_reg[4] : (proc_78_data_FIFO_blk[4] | proc_78_data_PIPO_blk[4] | proc_78_start_FIFO_blk[4] | proc_78_TLF_FIFO_blk[4] | proc_78_input_sync_blk[4] | proc_78_output_sync_blk[4]);
    assign proc_78_data_FIFO_blk[5] = 1'b0;
    assign proc_78_data_PIPO_blk[5] = 1'b0;
    assign proc_78_start_FIFO_blk[5] = 1'b0;
    assign proc_78_TLF_FIFO_blk[5] = 1'b0;
    assign proc_78_input_sync_blk[5] = 1'b0;
    assign proc_78_output_sync_blk[5] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[5] = dl_detect_out ? proc_dep_vld_vec_78_reg[5] : (proc_78_data_FIFO_blk[5] | proc_78_data_PIPO_blk[5] | proc_78_start_FIFO_blk[5] | proc_78_TLF_FIFO_blk[5] | proc_78_input_sync_blk[5] | proc_78_output_sync_blk[5]);
    assign proc_78_data_FIFO_blk[6] = 1'b0;
    assign proc_78_data_PIPO_blk[6] = 1'b0;
    assign proc_78_start_FIFO_blk[6] = 1'b0;
    assign proc_78_TLF_FIFO_blk[6] = 1'b0;
    assign proc_78_input_sync_blk[6] = 1'b0;
    assign proc_78_output_sync_blk[6] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[6] = dl_detect_out ? proc_dep_vld_vec_78_reg[6] : (proc_78_data_FIFO_blk[6] | proc_78_data_PIPO_blk[6] | proc_78_start_FIFO_blk[6] | proc_78_TLF_FIFO_blk[6] | proc_78_input_sync_blk[6] | proc_78_output_sync_blk[6]);
    assign proc_78_data_FIFO_blk[7] = 1'b0;
    assign proc_78_data_PIPO_blk[7] = 1'b0;
    assign proc_78_start_FIFO_blk[7] = 1'b0;
    assign proc_78_TLF_FIFO_blk[7] = 1'b0;
    assign proc_78_input_sync_blk[7] = 1'b0;
    assign proc_78_output_sync_blk[7] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[7] = dl_detect_out ? proc_dep_vld_vec_78_reg[7] : (proc_78_data_FIFO_blk[7] | proc_78_data_PIPO_blk[7] | proc_78_start_FIFO_blk[7] | proc_78_TLF_FIFO_blk[7] | proc_78_input_sync_blk[7] | proc_78_output_sync_blk[7]);
    assign proc_78_data_FIFO_blk[8] = 1'b0;
    assign proc_78_data_PIPO_blk[8] = 1'b0;
    assign proc_78_start_FIFO_blk[8] = 1'b0;
    assign proc_78_TLF_FIFO_blk[8] = 1'b0;
    assign proc_78_input_sync_blk[8] = 1'b0;
    assign proc_78_output_sync_blk[8] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[8] = dl_detect_out ? proc_dep_vld_vec_78_reg[8] : (proc_78_data_FIFO_blk[8] | proc_78_data_PIPO_blk[8] | proc_78_start_FIFO_blk[8] | proc_78_TLF_FIFO_blk[8] | proc_78_input_sync_blk[8] | proc_78_output_sync_blk[8]);
    assign proc_78_data_FIFO_blk[9] = 1'b0;
    assign proc_78_data_PIPO_blk[9] = 1'b0;
    assign proc_78_start_FIFO_blk[9] = 1'b0;
    assign proc_78_TLF_FIFO_blk[9] = 1'b0;
    assign proc_78_input_sync_blk[9] = 1'b0;
    assign proc_78_output_sync_blk[9] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[9] = dl_detect_out ? proc_dep_vld_vec_78_reg[9] : (proc_78_data_FIFO_blk[9] | proc_78_data_PIPO_blk[9] | proc_78_start_FIFO_blk[9] | proc_78_TLF_FIFO_blk[9] | proc_78_input_sync_blk[9] | proc_78_output_sync_blk[9]);
    assign proc_78_data_FIFO_blk[10] = 1'b0;
    assign proc_78_data_PIPO_blk[10] = 1'b0;
    assign proc_78_start_FIFO_blk[10] = 1'b0;
    assign proc_78_TLF_FIFO_blk[10] = 1'b0;
    assign proc_78_input_sync_blk[10] = 1'b0;
    assign proc_78_output_sync_blk[10] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[10] = dl_detect_out ? proc_dep_vld_vec_78_reg[10] : (proc_78_data_FIFO_blk[10] | proc_78_data_PIPO_blk[10] | proc_78_start_FIFO_blk[10] | proc_78_TLF_FIFO_blk[10] | proc_78_input_sync_blk[10] | proc_78_output_sync_blk[10]);
    assign proc_78_data_FIFO_blk[11] = 1'b0;
    assign proc_78_data_PIPO_blk[11] = 1'b0;
    assign proc_78_start_FIFO_blk[11] = 1'b0;
    assign proc_78_TLF_FIFO_blk[11] = 1'b0;
    assign proc_78_input_sync_blk[11] = 1'b0;
    assign proc_78_output_sync_blk[11] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[11] = dl_detect_out ? proc_dep_vld_vec_78_reg[11] : (proc_78_data_FIFO_blk[11] | proc_78_data_PIPO_blk[11] | proc_78_start_FIFO_blk[11] | proc_78_TLF_FIFO_blk[11] | proc_78_input_sync_blk[11] | proc_78_output_sync_blk[11]);
    assign proc_78_data_FIFO_blk[12] = 1'b0;
    assign proc_78_data_PIPO_blk[12] = 1'b0;
    assign proc_78_start_FIFO_blk[12] = 1'b0;
    assign proc_78_TLF_FIFO_blk[12] = 1'b0;
    assign proc_78_input_sync_blk[12] = 1'b0;
    assign proc_78_output_sync_blk[12] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[12] = dl_detect_out ? proc_dep_vld_vec_78_reg[12] : (proc_78_data_FIFO_blk[12] | proc_78_data_PIPO_blk[12] | proc_78_start_FIFO_blk[12] | proc_78_TLF_FIFO_blk[12] | proc_78_input_sync_blk[12] | proc_78_output_sync_blk[12]);
    assign proc_78_data_FIFO_blk[13] = 1'b0;
    assign proc_78_data_PIPO_blk[13] = 1'b0;
    assign proc_78_start_FIFO_blk[13] = 1'b0;
    assign proc_78_TLF_FIFO_blk[13] = 1'b0;
    assign proc_78_input_sync_blk[13] = 1'b0;
    assign proc_78_output_sync_blk[13] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[13] = dl_detect_out ? proc_dep_vld_vec_78_reg[13] : (proc_78_data_FIFO_blk[13] | proc_78_data_PIPO_blk[13] | proc_78_start_FIFO_blk[13] | proc_78_TLF_FIFO_blk[13] | proc_78_input_sync_blk[13] | proc_78_output_sync_blk[13]);
    assign proc_78_data_FIFO_blk[14] = 1'b0;
    assign proc_78_data_PIPO_blk[14] = 1'b0;
    assign proc_78_start_FIFO_blk[14] = 1'b0;
    assign proc_78_TLF_FIFO_blk[14] = 1'b0;
    assign proc_78_input_sync_blk[14] = 1'b0;
    assign proc_78_output_sync_blk[14] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[14] = dl_detect_out ? proc_dep_vld_vec_78_reg[14] : (proc_78_data_FIFO_blk[14] | proc_78_data_PIPO_blk[14] | proc_78_start_FIFO_blk[14] | proc_78_TLF_FIFO_blk[14] | proc_78_input_sync_blk[14] | proc_78_output_sync_blk[14]);
    assign proc_78_data_FIFO_blk[15] = 1'b0;
    assign proc_78_data_PIPO_blk[15] = 1'b0;
    assign proc_78_start_FIFO_blk[15] = 1'b0;
    assign proc_78_TLF_FIFO_blk[15] = 1'b0;
    assign proc_78_input_sync_blk[15] = 1'b0;
    assign proc_78_output_sync_blk[15] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[15] = dl_detect_out ? proc_dep_vld_vec_78_reg[15] : (proc_78_data_FIFO_blk[15] | proc_78_data_PIPO_blk[15] | proc_78_start_FIFO_blk[15] | proc_78_TLF_FIFO_blk[15] | proc_78_input_sync_blk[15] | proc_78_output_sync_blk[15]);
    assign proc_78_data_FIFO_blk[16] = 1'b0;
    assign proc_78_data_PIPO_blk[16] = 1'b0;
    assign proc_78_start_FIFO_blk[16] = 1'b0;
    assign proc_78_TLF_FIFO_blk[16] = 1'b0;
    assign proc_78_input_sync_blk[16] = 1'b0;
    assign proc_78_output_sync_blk[16] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[16] = dl_detect_out ? proc_dep_vld_vec_78_reg[16] : (proc_78_data_FIFO_blk[16] | proc_78_data_PIPO_blk[16] | proc_78_start_FIFO_blk[16] | proc_78_TLF_FIFO_blk[16] | proc_78_input_sync_blk[16] | proc_78_output_sync_blk[16]);
    assign proc_78_data_FIFO_blk[17] = 1'b0;
    assign proc_78_data_PIPO_blk[17] = 1'b0;
    assign proc_78_start_FIFO_blk[17] = 1'b0;
    assign proc_78_TLF_FIFO_blk[17] = 1'b0;
    assign proc_78_input_sync_blk[17] = 1'b0;
    assign proc_78_output_sync_blk[17] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[17] = dl_detect_out ? proc_dep_vld_vec_78_reg[17] : (proc_78_data_FIFO_blk[17] | proc_78_data_PIPO_blk[17] | proc_78_start_FIFO_blk[17] | proc_78_TLF_FIFO_blk[17] | proc_78_input_sync_blk[17] | proc_78_output_sync_blk[17]);
    assign proc_78_data_FIFO_blk[18] = 1'b0;
    assign proc_78_data_PIPO_blk[18] = 1'b0;
    assign proc_78_start_FIFO_blk[18] = 1'b0;
    assign proc_78_TLF_FIFO_blk[18] = 1'b0;
    assign proc_78_input_sync_blk[18] = 1'b0;
    assign proc_78_output_sync_blk[18] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[18] = dl_detect_out ? proc_dep_vld_vec_78_reg[18] : (proc_78_data_FIFO_blk[18] | proc_78_data_PIPO_blk[18] | proc_78_start_FIFO_blk[18] | proc_78_TLF_FIFO_blk[18] | proc_78_input_sync_blk[18] | proc_78_output_sync_blk[18]);
    assign proc_78_data_FIFO_blk[19] = 1'b0;
    assign proc_78_data_PIPO_blk[19] = 1'b0;
    assign proc_78_start_FIFO_blk[19] = 1'b0;
    assign proc_78_TLF_FIFO_blk[19] = 1'b0;
    assign proc_78_input_sync_blk[19] = 1'b0;
    assign proc_78_output_sync_blk[19] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[19] = dl_detect_out ? proc_dep_vld_vec_78_reg[19] : (proc_78_data_FIFO_blk[19] | proc_78_data_PIPO_blk[19] | proc_78_start_FIFO_blk[19] | proc_78_TLF_FIFO_blk[19] | proc_78_input_sync_blk[19] | proc_78_output_sync_blk[19]);
    assign proc_78_data_FIFO_blk[20] = 1'b0;
    assign proc_78_data_PIPO_blk[20] = 1'b0;
    assign proc_78_start_FIFO_blk[20] = 1'b0;
    assign proc_78_TLF_FIFO_blk[20] = 1'b0;
    assign proc_78_input_sync_blk[20] = 1'b0;
    assign proc_78_output_sync_blk[20] = 1'b0 | (ap_done_reg_18 & grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_78[20] = dl_detect_out ? proc_dep_vld_vec_78_reg[20] : (proc_78_data_FIFO_blk[20] | proc_78_data_PIPO_blk[20] | proc_78_start_FIFO_blk[20] | proc_78_TLF_FIFO_blk[20] | proc_78_input_sync_blk[20] | proc_78_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_78_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_78_reg <= proc_dep_vld_vec_78;
        end
    end
    assign in_chan_dep_vld_vec_78[0] = dep_chan_vld_58_78;
    assign in_chan_dep_data_vec_78[243 : 0] = dep_chan_data_58_78;
    assign token_in_vec_78[0] = token_58_78;
    assign in_chan_dep_vld_vec_78[1] = dep_chan_vld_60_78;
    assign in_chan_dep_data_vec_78[487 : 244] = dep_chan_data_60_78;
    assign token_in_vec_78[1] = token_60_78;
    assign in_chan_dep_vld_vec_78[2] = dep_chan_vld_61_78;
    assign in_chan_dep_data_vec_78[731 : 488] = dep_chan_data_61_78;
    assign token_in_vec_78[2] = token_61_78;
    assign in_chan_dep_vld_vec_78[3] = dep_chan_vld_62_78;
    assign in_chan_dep_data_vec_78[975 : 732] = dep_chan_data_62_78;
    assign token_in_vec_78[3] = token_62_78;
    assign in_chan_dep_vld_vec_78[4] = dep_chan_vld_63_78;
    assign in_chan_dep_data_vec_78[1219 : 976] = dep_chan_data_63_78;
    assign token_in_vec_78[4] = token_63_78;
    assign in_chan_dep_vld_vec_78[5] = dep_chan_vld_64_78;
    assign in_chan_dep_data_vec_78[1463 : 1220] = dep_chan_data_64_78;
    assign token_in_vec_78[5] = token_64_78;
    assign in_chan_dep_vld_vec_78[6] = dep_chan_vld_65_78;
    assign in_chan_dep_data_vec_78[1707 : 1464] = dep_chan_data_65_78;
    assign token_in_vec_78[6] = token_65_78;
    assign in_chan_dep_vld_vec_78[7] = dep_chan_vld_66_78;
    assign in_chan_dep_data_vec_78[1951 : 1708] = dep_chan_data_66_78;
    assign token_in_vec_78[7] = token_66_78;
    assign in_chan_dep_vld_vec_78[8] = dep_chan_vld_67_78;
    assign in_chan_dep_data_vec_78[2195 : 1952] = dep_chan_data_67_78;
    assign token_in_vec_78[8] = token_67_78;
    assign in_chan_dep_vld_vec_78[9] = dep_chan_vld_68_78;
    assign in_chan_dep_data_vec_78[2439 : 2196] = dep_chan_data_68_78;
    assign token_in_vec_78[9] = token_68_78;
    assign in_chan_dep_vld_vec_78[10] = dep_chan_vld_69_78;
    assign in_chan_dep_data_vec_78[2683 : 2440] = dep_chan_data_69_78;
    assign token_in_vec_78[10] = token_69_78;
    assign in_chan_dep_vld_vec_78[11] = dep_chan_vld_70_78;
    assign in_chan_dep_data_vec_78[2927 : 2684] = dep_chan_data_70_78;
    assign token_in_vec_78[11] = token_70_78;
    assign in_chan_dep_vld_vec_78[12] = dep_chan_vld_71_78;
    assign in_chan_dep_data_vec_78[3171 : 2928] = dep_chan_data_71_78;
    assign token_in_vec_78[12] = token_71_78;
    assign in_chan_dep_vld_vec_78[13] = dep_chan_vld_72_78;
    assign in_chan_dep_data_vec_78[3415 : 3172] = dep_chan_data_72_78;
    assign token_in_vec_78[13] = token_72_78;
    assign in_chan_dep_vld_vec_78[14] = dep_chan_vld_73_78;
    assign in_chan_dep_data_vec_78[3659 : 3416] = dep_chan_data_73_78;
    assign token_in_vec_78[14] = token_73_78;
    assign in_chan_dep_vld_vec_78[15] = dep_chan_vld_74_78;
    assign in_chan_dep_data_vec_78[3903 : 3660] = dep_chan_data_74_78;
    assign token_in_vec_78[15] = token_74_78;
    assign in_chan_dep_vld_vec_78[16] = dep_chan_vld_75_78;
    assign in_chan_dep_data_vec_78[4147 : 3904] = dep_chan_data_75_78;
    assign token_in_vec_78[16] = token_75_78;
    assign in_chan_dep_vld_vec_78[17] = dep_chan_vld_76_78;
    assign in_chan_dep_data_vec_78[4391 : 4148] = dep_chan_data_76_78;
    assign token_in_vec_78[17] = token_76_78;
    assign in_chan_dep_vld_vec_78[18] = dep_chan_vld_77_78;
    assign in_chan_dep_data_vec_78[4635 : 4392] = dep_chan_data_77_78;
    assign token_in_vec_78[18] = token_77_78;
    assign in_chan_dep_vld_vec_78[19] = dep_chan_vld_79_78;
    assign in_chan_dep_data_vec_78[4879 : 4636] = dep_chan_data_79_78;
    assign token_in_vec_78[19] = token_79_78;
    assign in_chan_dep_vld_vec_78[20] = dep_chan_vld_121_78;
    assign in_chan_dep_data_vec_78[5123 : 4880] = dep_chan_data_121_78;
    assign token_in_vec_78[20] = token_121_78;
    assign dep_chan_vld_78_58 = out_chan_dep_vld_vec_78[0];
    assign dep_chan_data_78_58 = out_chan_dep_data_78;
    assign token_78_58 = token_out_vec_78[0];
    assign dep_chan_vld_78_60 = out_chan_dep_vld_vec_78[1];
    assign dep_chan_data_78_60 = out_chan_dep_data_78;
    assign token_78_60 = token_out_vec_78[1];
    assign dep_chan_vld_78_61 = out_chan_dep_vld_vec_78[2];
    assign dep_chan_data_78_61 = out_chan_dep_data_78;
    assign token_78_61 = token_out_vec_78[2];
    assign dep_chan_vld_78_62 = out_chan_dep_vld_vec_78[3];
    assign dep_chan_data_78_62 = out_chan_dep_data_78;
    assign token_78_62 = token_out_vec_78[3];
    assign dep_chan_vld_78_63 = out_chan_dep_vld_vec_78[4];
    assign dep_chan_data_78_63 = out_chan_dep_data_78;
    assign token_78_63 = token_out_vec_78[4];
    assign dep_chan_vld_78_64 = out_chan_dep_vld_vec_78[5];
    assign dep_chan_data_78_64 = out_chan_dep_data_78;
    assign token_78_64 = token_out_vec_78[5];
    assign dep_chan_vld_78_65 = out_chan_dep_vld_vec_78[6];
    assign dep_chan_data_78_65 = out_chan_dep_data_78;
    assign token_78_65 = token_out_vec_78[6];
    assign dep_chan_vld_78_66 = out_chan_dep_vld_vec_78[7];
    assign dep_chan_data_78_66 = out_chan_dep_data_78;
    assign token_78_66 = token_out_vec_78[7];
    assign dep_chan_vld_78_67 = out_chan_dep_vld_vec_78[8];
    assign dep_chan_data_78_67 = out_chan_dep_data_78;
    assign token_78_67 = token_out_vec_78[8];
    assign dep_chan_vld_78_68 = out_chan_dep_vld_vec_78[9];
    assign dep_chan_data_78_68 = out_chan_dep_data_78;
    assign token_78_68 = token_out_vec_78[9];
    assign dep_chan_vld_78_69 = out_chan_dep_vld_vec_78[10];
    assign dep_chan_data_78_69 = out_chan_dep_data_78;
    assign token_78_69 = token_out_vec_78[10];
    assign dep_chan_vld_78_70 = out_chan_dep_vld_vec_78[11];
    assign dep_chan_data_78_70 = out_chan_dep_data_78;
    assign token_78_70 = token_out_vec_78[11];
    assign dep_chan_vld_78_71 = out_chan_dep_vld_vec_78[12];
    assign dep_chan_data_78_71 = out_chan_dep_data_78;
    assign token_78_71 = token_out_vec_78[12];
    assign dep_chan_vld_78_72 = out_chan_dep_vld_vec_78[13];
    assign dep_chan_data_78_72 = out_chan_dep_data_78;
    assign token_78_72 = token_out_vec_78[13];
    assign dep_chan_vld_78_73 = out_chan_dep_vld_vec_78[14];
    assign dep_chan_data_78_73 = out_chan_dep_data_78;
    assign token_78_73 = token_out_vec_78[14];
    assign dep_chan_vld_78_74 = out_chan_dep_vld_vec_78[15];
    assign dep_chan_data_78_74 = out_chan_dep_data_78;
    assign token_78_74 = token_out_vec_78[15];
    assign dep_chan_vld_78_75 = out_chan_dep_vld_vec_78[16];
    assign dep_chan_data_78_75 = out_chan_dep_data_78;
    assign token_78_75 = token_out_vec_78[16];
    assign dep_chan_vld_78_76 = out_chan_dep_vld_vec_78[17];
    assign dep_chan_data_78_76 = out_chan_dep_data_78;
    assign token_78_76 = token_out_vec_78[17];
    assign dep_chan_vld_78_77 = out_chan_dep_vld_vec_78[18];
    assign dep_chan_data_78_77 = out_chan_dep_data_78;
    assign token_78_77 = token_out_vec_78[18];
    assign dep_chan_vld_78_79 = out_chan_dep_vld_vec_78[19];
    assign dep_chan_data_78_79 = out_chan_dep_data_78;
    assign token_78_79 = token_out_vec_78[19];
    assign dep_chan_vld_78_121 = out_chan_dep_vld_vec_78[20];
    assign dep_chan_data_78_121 = out_chan_dep_data_78;
    assign token_78_121 = token_out_vec_78[20];

    // Process: grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0
    top_hls_deadlock_detect_unit #(244, 79, 21, 21) top_hls_deadlock_detect_unit_79 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_79),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_79),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_79),
        .token_in_vec(token_in_vec_79),
        .dl_detect_in(dl_detect_out),
        .origin(origin[79]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_79),
        .out_chan_dep_data(out_chan_dep_data_79),
        .token_out_vec(token_out_vec_79),
        .dl_detect_out(dl_in_vec[79]));

    assign proc_79_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.fifo_C_PE_4_7_x0140_blk_n);
    assign proc_79_data_PIPO_blk[0] = 1'b0;
    assign proc_79_start_FIFO_blk[0] = 1'b0;
    assign proc_79_TLF_FIFO_blk[0] = 1'b0;
    assign proc_79_input_sync_blk[0] = 1'b0;
    assign proc_79_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_79[0] = dl_detect_out ? proc_dep_vld_vec_79_reg[0] : (proc_79_data_FIFO_blk[0] | proc_79_data_PIPO_blk[0] | proc_79_start_FIFO_blk[0] | proc_79_TLF_FIFO_blk[0] | proc_79_input_sync_blk[0] | proc_79_output_sync_blk[0]);
    assign proc_79_data_FIFO_blk[1] = 1'b0;
    assign proc_79_data_PIPO_blk[1] = 1'b0;
    assign proc_79_start_FIFO_blk[1] = 1'b0;
    assign proc_79_TLF_FIFO_blk[1] = 1'b0;
    assign proc_79_input_sync_blk[1] = 1'b0;
    assign proc_79_output_sync_blk[1] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[1] = dl_detect_out ? proc_dep_vld_vec_79_reg[1] : (proc_79_data_FIFO_blk[1] | proc_79_data_PIPO_blk[1] | proc_79_start_FIFO_blk[1] | proc_79_TLF_FIFO_blk[1] | proc_79_input_sync_blk[1] | proc_79_output_sync_blk[1]);
    assign proc_79_data_FIFO_blk[2] = 1'b0;
    assign proc_79_data_PIPO_blk[2] = 1'b0;
    assign proc_79_start_FIFO_blk[2] = 1'b0;
    assign proc_79_TLF_FIFO_blk[2] = 1'b0;
    assign proc_79_input_sync_blk[2] = 1'b0;
    assign proc_79_output_sync_blk[2] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[2] = dl_detect_out ? proc_dep_vld_vec_79_reg[2] : (proc_79_data_FIFO_blk[2] | proc_79_data_PIPO_blk[2] | proc_79_start_FIFO_blk[2] | proc_79_TLF_FIFO_blk[2] | proc_79_input_sync_blk[2] | proc_79_output_sync_blk[2]);
    assign proc_79_data_FIFO_blk[3] = 1'b0;
    assign proc_79_data_PIPO_blk[3] = 1'b0;
    assign proc_79_start_FIFO_blk[3] = 1'b0;
    assign proc_79_TLF_FIFO_blk[3] = 1'b0;
    assign proc_79_input_sync_blk[3] = 1'b0;
    assign proc_79_output_sync_blk[3] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[3] = dl_detect_out ? proc_dep_vld_vec_79_reg[3] : (proc_79_data_FIFO_blk[3] | proc_79_data_PIPO_blk[3] | proc_79_start_FIFO_blk[3] | proc_79_TLF_FIFO_blk[3] | proc_79_input_sync_blk[3] | proc_79_output_sync_blk[3]);
    assign proc_79_data_FIFO_blk[4] = 1'b0;
    assign proc_79_data_PIPO_blk[4] = 1'b0;
    assign proc_79_start_FIFO_blk[4] = 1'b0;
    assign proc_79_TLF_FIFO_blk[4] = 1'b0;
    assign proc_79_input_sync_blk[4] = 1'b0;
    assign proc_79_output_sync_blk[4] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[4] = dl_detect_out ? proc_dep_vld_vec_79_reg[4] : (proc_79_data_FIFO_blk[4] | proc_79_data_PIPO_blk[4] | proc_79_start_FIFO_blk[4] | proc_79_TLF_FIFO_blk[4] | proc_79_input_sync_blk[4] | proc_79_output_sync_blk[4]);
    assign proc_79_data_FIFO_blk[5] = 1'b0;
    assign proc_79_data_PIPO_blk[5] = 1'b0;
    assign proc_79_start_FIFO_blk[5] = 1'b0;
    assign proc_79_TLF_FIFO_blk[5] = 1'b0;
    assign proc_79_input_sync_blk[5] = 1'b0;
    assign proc_79_output_sync_blk[5] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[5] = dl_detect_out ? proc_dep_vld_vec_79_reg[5] : (proc_79_data_FIFO_blk[5] | proc_79_data_PIPO_blk[5] | proc_79_start_FIFO_blk[5] | proc_79_TLF_FIFO_blk[5] | proc_79_input_sync_blk[5] | proc_79_output_sync_blk[5]);
    assign proc_79_data_FIFO_blk[6] = 1'b0;
    assign proc_79_data_PIPO_blk[6] = 1'b0;
    assign proc_79_start_FIFO_blk[6] = 1'b0;
    assign proc_79_TLF_FIFO_blk[6] = 1'b0;
    assign proc_79_input_sync_blk[6] = 1'b0;
    assign proc_79_output_sync_blk[6] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[6] = dl_detect_out ? proc_dep_vld_vec_79_reg[6] : (proc_79_data_FIFO_blk[6] | proc_79_data_PIPO_blk[6] | proc_79_start_FIFO_blk[6] | proc_79_TLF_FIFO_blk[6] | proc_79_input_sync_blk[6] | proc_79_output_sync_blk[6]);
    assign proc_79_data_FIFO_blk[7] = 1'b0;
    assign proc_79_data_PIPO_blk[7] = 1'b0;
    assign proc_79_start_FIFO_blk[7] = 1'b0;
    assign proc_79_TLF_FIFO_blk[7] = 1'b0;
    assign proc_79_input_sync_blk[7] = 1'b0;
    assign proc_79_output_sync_blk[7] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[7] = dl_detect_out ? proc_dep_vld_vec_79_reg[7] : (proc_79_data_FIFO_blk[7] | proc_79_data_PIPO_blk[7] | proc_79_start_FIFO_blk[7] | proc_79_TLF_FIFO_blk[7] | proc_79_input_sync_blk[7] | proc_79_output_sync_blk[7]);
    assign proc_79_data_FIFO_blk[8] = 1'b0;
    assign proc_79_data_PIPO_blk[8] = 1'b0;
    assign proc_79_start_FIFO_blk[8] = 1'b0;
    assign proc_79_TLF_FIFO_blk[8] = 1'b0;
    assign proc_79_input_sync_blk[8] = 1'b0;
    assign proc_79_output_sync_blk[8] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[8] = dl_detect_out ? proc_dep_vld_vec_79_reg[8] : (proc_79_data_FIFO_blk[8] | proc_79_data_PIPO_blk[8] | proc_79_start_FIFO_blk[8] | proc_79_TLF_FIFO_blk[8] | proc_79_input_sync_blk[8] | proc_79_output_sync_blk[8]);
    assign proc_79_data_FIFO_blk[9] = 1'b0;
    assign proc_79_data_PIPO_blk[9] = 1'b0;
    assign proc_79_start_FIFO_blk[9] = 1'b0;
    assign proc_79_TLF_FIFO_blk[9] = 1'b0;
    assign proc_79_input_sync_blk[9] = 1'b0;
    assign proc_79_output_sync_blk[9] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[9] = dl_detect_out ? proc_dep_vld_vec_79_reg[9] : (proc_79_data_FIFO_blk[9] | proc_79_data_PIPO_blk[9] | proc_79_start_FIFO_blk[9] | proc_79_TLF_FIFO_blk[9] | proc_79_input_sync_blk[9] | proc_79_output_sync_blk[9]);
    assign proc_79_data_FIFO_blk[10] = 1'b0;
    assign proc_79_data_PIPO_blk[10] = 1'b0;
    assign proc_79_start_FIFO_blk[10] = 1'b0;
    assign proc_79_TLF_FIFO_blk[10] = 1'b0;
    assign proc_79_input_sync_blk[10] = 1'b0;
    assign proc_79_output_sync_blk[10] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[10] = dl_detect_out ? proc_dep_vld_vec_79_reg[10] : (proc_79_data_FIFO_blk[10] | proc_79_data_PIPO_blk[10] | proc_79_start_FIFO_blk[10] | proc_79_TLF_FIFO_blk[10] | proc_79_input_sync_blk[10] | proc_79_output_sync_blk[10]);
    assign proc_79_data_FIFO_blk[11] = 1'b0;
    assign proc_79_data_PIPO_blk[11] = 1'b0;
    assign proc_79_start_FIFO_blk[11] = 1'b0;
    assign proc_79_TLF_FIFO_blk[11] = 1'b0;
    assign proc_79_input_sync_blk[11] = 1'b0;
    assign proc_79_output_sync_blk[11] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[11] = dl_detect_out ? proc_dep_vld_vec_79_reg[11] : (proc_79_data_FIFO_blk[11] | proc_79_data_PIPO_blk[11] | proc_79_start_FIFO_blk[11] | proc_79_TLF_FIFO_blk[11] | proc_79_input_sync_blk[11] | proc_79_output_sync_blk[11]);
    assign proc_79_data_FIFO_blk[12] = 1'b0;
    assign proc_79_data_PIPO_blk[12] = 1'b0;
    assign proc_79_start_FIFO_blk[12] = 1'b0;
    assign proc_79_TLF_FIFO_blk[12] = 1'b0;
    assign proc_79_input_sync_blk[12] = 1'b0;
    assign proc_79_output_sync_blk[12] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[12] = dl_detect_out ? proc_dep_vld_vec_79_reg[12] : (proc_79_data_FIFO_blk[12] | proc_79_data_PIPO_blk[12] | proc_79_start_FIFO_blk[12] | proc_79_TLF_FIFO_blk[12] | proc_79_input_sync_blk[12] | proc_79_output_sync_blk[12]);
    assign proc_79_data_FIFO_blk[13] = 1'b0;
    assign proc_79_data_PIPO_blk[13] = 1'b0;
    assign proc_79_start_FIFO_blk[13] = 1'b0;
    assign proc_79_TLF_FIFO_blk[13] = 1'b0;
    assign proc_79_input_sync_blk[13] = 1'b0;
    assign proc_79_output_sync_blk[13] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[13] = dl_detect_out ? proc_dep_vld_vec_79_reg[13] : (proc_79_data_FIFO_blk[13] | proc_79_data_PIPO_blk[13] | proc_79_start_FIFO_blk[13] | proc_79_TLF_FIFO_blk[13] | proc_79_input_sync_blk[13] | proc_79_output_sync_blk[13]);
    assign proc_79_data_FIFO_blk[14] = 1'b0;
    assign proc_79_data_PIPO_blk[14] = 1'b0;
    assign proc_79_start_FIFO_blk[14] = 1'b0;
    assign proc_79_TLF_FIFO_blk[14] = 1'b0;
    assign proc_79_input_sync_blk[14] = 1'b0;
    assign proc_79_output_sync_blk[14] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[14] = dl_detect_out ? proc_dep_vld_vec_79_reg[14] : (proc_79_data_FIFO_blk[14] | proc_79_data_PIPO_blk[14] | proc_79_start_FIFO_blk[14] | proc_79_TLF_FIFO_blk[14] | proc_79_input_sync_blk[14] | proc_79_output_sync_blk[14]);
    assign proc_79_data_FIFO_blk[15] = 1'b0;
    assign proc_79_data_PIPO_blk[15] = 1'b0;
    assign proc_79_start_FIFO_blk[15] = 1'b0;
    assign proc_79_TLF_FIFO_blk[15] = 1'b0;
    assign proc_79_input_sync_blk[15] = 1'b0;
    assign proc_79_output_sync_blk[15] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[15] = dl_detect_out ? proc_dep_vld_vec_79_reg[15] : (proc_79_data_FIFO_blk[15] | proc_79_data_PIPO_blk[15] | proc_79_start_FIFO_blk[15] | proc_79_TLF_FIFO_blk[15] | proc_79_input_sync_blk[15] | proc_79_output_sync_blk[15]);
    assign proc_79_data_FIFO_blk[16] = 1'b0;
    assign proc_79_data_PIPO_blk[16] = 1'b0;
    assign proc_79_start_FIFO_blk[16] = 1'b0;
    assign proc_79_TLF_FIFO_blk[16] = 1'b0;
    assign proc_79_input_sync_blk[16] = 1'b0;
    assign proc_79_output_sync_blk[16] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[16] = dl_detect_out ? proc_dep_vld_vec_79_reg[16] : (proc_79_data_FIFO_blk[16] | proc_79_data_PIPO_blk[16] | proc_79_start_FIFO_blk[16] | proc_79_TLF_FIFO_blk[16] | proc_79_input_sync_blk[16] | proc_79_output_sync_blk[16]);
    assign proc_79_data_FIFO_blk[17] = 1'b0;
    assign proc_79_data_PIPO_blk[17] = 1'b0;
    assign proc_79_start_FIFO_blk[17] = 1'b0;
    assign proc_79_TLF_FIFO_blk[17] = 1'b0;
    assign proc_79_input_sync_blk[17] = 1'b0;
    assign proc_79_output_sync_blk[17] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[17] = dl_detect_out ? proc_dep_vld_vec_79_reg[17] : (proc_79_data_FIFO_blk[17] | proc_79_data_PIPO_blk[17] | proc_79_start_FIFO_blk[17] | proc_79_TLF_FIFO_blk[17] | proc_79_input_sync_blk[17] | proc_79_output_sync_blk[17]);
    assign proc_79_data_FIFO_blk[18] = 1'b0;
    assign proc_79_data_PIPO_blk[18] = 1'b0;
    assign proc_79_start_FIFO_blk[18] = 1'b0;
    assign proc_79_TLF_FIFO_blk[18] = 1'b0;
    assign proc_79_input_sync_blk[18] = 1'b0;
    assign proc_79_output_sync_blk[18] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[18] = dl_detect_out ? proc_dep_vld_vec_79_reg[18] : (proc_79_data_FIFO_blk[18] | proc_79_data_PIPO_blk[18] | proc_79_start_FIFO_blk[18] | proc_79_TLF_FIFO_blk[18] | proc_79_input_sync_blk[18] | proc_79_output_sync_blk[18]);
    assign proc_79_data_FIFO_blk[19] = 1'b0;
    assign proc_79_data_PIPO_blk[19] = 1'b0;
    assign proc_79_start_FIFO_blk[19] = 1'b0;
    assign proc_79_TLF_FIFO_blk[19] = 1'b0;
    assign proc_79_input_sync_blk[19] = 1'b0;
    assign proc_79_output_sync_blk[19] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[19] = dl_detect_out ? proc_dep_vld_vec_79_reg[19] : (proc_79_data_FIFO_blk[19] | proc_79_data_PIPO_blk[19] | proc_79_start_FIFO_blk[19] | proc_79_TLF_FIFO_blk[19] | proc_79_input_sync_blk[19] | proc_79_output_sync_blk[19]);
    assign proc_79_data_FIFO_blk[20] = 1'b0;
    assign proc_79_data_PIPO_blk[20] = 1'b0;
    assign proc_79_start_FIFO_blk[20] = 1'b0;
    assign proc_79_TLF_FIFO_blk[20] = 1'b0;
    assign proc_79_input_sync_blk[20] = 1'b0;
    assign proc_79_output_sync_blk[20] = 1'b0 | (ap_done_reg_19 & grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done);
    assign proc_dep_vld_vec_79[20] = dl_detect_out ? proc_dep_vld_vec_79_reg[20] : (proc_79_data_FIFO_blk[20] | proc_79_data_PIPO_blk[20] | proc_79_start_FIFO_blk[20] | proc_79_TLF_FIFO_blk[20] | proc_79_input_sync_blk[20] | proc_79_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_79_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_79_reg <= proc_dep_vld_vec_79;
        end
    end
    assign in_chan_dep_vld_vec_79[0] = dep_chan_vld_59_79;
    assign in_chan_dep_data_vec_79[243 : 0] = dep_chan_data_59_79;
    assign token_in_vec_79[0] = token_59_79;
    assign in_chan_dep_vld_vec_79[1] = dep_chan_vld_60_79;
    assign in_chan_dep_data_vec_79[487 : 244] = dep_chan_data_60_79;
    assign token_in_vec_79[1] = token_60_79;
    assign in_chan_dep_vld_vec_79[2] = dep_chan_vld_61_79;
    assign in_chan_dep_data_vec_79[731 : 488] = dep_chan_data_61_79;
    assign token_in_vec_79[2] = token_61_79;
    assign in_chan_dep_vld_vec_79[3] = dep_chan_vld_62_79;
    assign in_chan_dep_data_vec_79[975 : 732] = dep_chan_data_62_79;
    assign token_in_vec_79[3] = token_62_79;
    assign in_chan_dep_vld_vec_79[4] = dep_chan_vld_63_79;
    assign in_chan_dep_data_vec_79[1219 : 976] = dep_chan_data_63_79;
    assign token_in_vec_79[4] = token_63_79;
    assign in_chan_dep_vld_vec_79[5] = dep_chan_vld_64_79;
    assign in_chan_dep_data_vec_79[1463 : 1220] = dep_chan_data_64_79;
    assign token_in_vec_79[5] = token_64_79;
    assign in_chan_dep_vld_vec_79[6] = dep_chan_vld_65_79;
    assign in_chan_dep_data_vec_79[1707 : 1464] = dep_chan_data_65_79;
    assign token_in_vec_79[6] = token_65_79;
    assign in_chan_dep_vld_vec_79[7] = dep_chan_vld_66_79;
    assign in_chan_dep_data_vec_79[1951 : 1708] = dep_chan_data_66_79;
    assign token_in_vec_79[7] = token_66_79;
    assign in_chan_dep_vld_vec_79[8] = dep_chan_vld_67_79;
    assign in_chan_dep_data_vec_79[2195 : 1952] = dep_chan_data_67_79;
    assign token_in_vec_79[8] = token_67_79;
    assign in_chan_dep_vld_vec_79[9] = dep_chan_vld_68_79;
    assign in_chan_dep_data_vec_79[2439 : 2196] = dep_chan_data_68_79;
    assign token_in_vec_79[9] = token_68_79;
    assign in_chan_dep_vld_vec_79[10] = dep_chan_vld_69_79;
    assign in_chan_dep_data_vec_79[2683 : 2440] = dep_chan_data_69_79;
    assign token_in_vec_79[10] = token_69_79;
    assign in_chan_dep_vld_vec_79[11] = dep_chan_vld_70_79;
    assign in_chan_dep_data_vec_79[2927 : 2684] = dep_chan_data_70_79;
    assign token_in_vec_79[11] = token_70_79;
    assign in_chan_dep_vld_vec_79[12] = dep_chan_vld_71_79;
    assign in_chan_dep_data_vec_79[3171 : 2928] = dep_chan_data_71_79;
    assign token_in_vec_79[12] = token_71_79;
    assign in_chan_dep_vld_vec_79[13] = dep_chan_vld_72_79;
    assign in_chan_dep_data_vec_79[3415 : 3172] = dep_chan_data_72_79;
    assign token_in_vec_79[13] = token_72_79;
    assign in_chan_dep_vld_vec_79[14] = dep_chan_vld_73_79;
    assign in_chan_dep_data_vec_79[3659 : 3416] = dep_chan_data_73_79;
    assign token_in_vec_79[14] = token_73_79;
    assign in_chan_dep_vld_vec_79[15] = dep_chan_vld_74_79;
    assign in_chan_dep_data_vec_79[3903 : 3660] = dep_chan_data_74_79;
    assign token_in_vec_79[15] = token_74_79;
    assign in_chan_dep_vld_vec_79[16] = dep_chan_vld_75_79;
    assign in_chan_dep_data_vec_79[4147 : 3904] = dep_chan_data_75_79;
    assign token_in_vec_79[16] = token_75_79;
    assign in_chan_dep_vld_vec_79[17] = dep_chan_vld_76_79;
    assign in_chan_dep_data_vec_79[4391 : 4148] = dep_chan_data_76_79;
    assign token_in_vec_79[17] = token_76_79;
    assign in_chan_dep_vld_vec_79[18] = dep_chan_vld_77_79;
    assign in_chan_dep_data_vec_79[4635 : 4392] = dep_chan_data_77_79;
    assign token_in_vec_79[18] = token_77_79;
    assign in_chan_dep_vld_vec_79[19] = dep_chan_vld_78_79;
    assign in_chan_dep_data_vec_79[4879 : 4636] = dep_chan_data_78_79;
    assign token_in_vec_79[19] = token_78_79;
    assign in_chan_dep_vld_vec_79[20] = dep_chan_vld_121_79;
    assign in_chan_dep_data_vec_79[5123 : 4880] = dep_chan_data_121_79;
    assign token_in_vec_79[20] = token_121_79;
    assign dep_chan_vld_79_59 = out_chan_dep_vld_vec_79[0];
    assign dep_chan_data_79_59 = out_chan_dep_data_79;
    assign token_79_59 = token_out_vec_79[0];
    assign dep_chan_vld_79_60 = out_chan_dep_vld_vec_79[1];
    assign dep_chan_data_79_60 = out_chan_dep_data_79;
    assign token_79_60 = token_out_vec_79[1];
    assign dep_chan_vld_79_61 = out_chan_dep_vld_vec_79[2];
    assign dep_chan_data_79_61 = out_chan_dep_data_79;
    assign token_79_61 = token_out_vec_79[2];
    assign dep_chan_vld_79_62 = out_chan_dep_vld_vec_79[3];
    assign dep_chan_data_79_62 = out_chan_dep_data_79;
    assign token_79_62 = token_out_vec_79[3];
    assign dep_chan_vld_79_63 = out_chan_dep_vld_vec_79[4];
    assign dep_chan_data_79_63 = out_chan_dep_data_79;
    assign token_79_63 = token_out_vec_79[4];
    assign dep_chan_vld_79_64 = out_chan_dep_vld_vec_79[5];
    assign dep_chan_data_79_64 = out_chan_dep_data_79;
    assign token_79_64 = token_out_vec_79[5];
    assign dep_chan_vld_79_65 = out_chan_dep_vld_vec_79[6];
    assign dep_chan_data_79_65 = out_chan_dep_data_79;
    assign token_79_65 = token_out_vec_79[6];
    assign dep_chan_vld_79_66 = out_chan_dep_vld_vec_79[7];
    assign dep_chan_data_79_66 = out_chan_dep_data_79;
    assign token_79_66 = token_out_vec_79[7];
    assign dep_chan_vld_79_67 = out_chan_dep_vld_vec_79[8];
    assign dep_chan_data_79_67 = out_chan_dep_data_79;
    assign token_79_67 = token_out_vec_79[8];
    assign dep_chan_vld_79_68 = out_chan_dep_vld_vec_79[9];
    assign dep_chan_data_79_68 = out_chan_dep_data_79;
    assign token_79_68 = token_out_vec_79[9];
    assign dep_chan_vld_79_69 = out_chan_dep_vld_vec_79[10];
    assign dep_chan_data_79_69 = out_chan_dep_data_79;
    assign token_79_69 = token_out_vec_79[10];
    assign dep_chan_vld_79_70 = out_chan_dep_vld_vec_79[11];
    assign dep_chan_data_79_70 = out_chan_dep_data_79;
    assign token_79_70 = token_out_vec_79[11];
    assign dep_chan_vld_79_71 = out_chan_dep_vld_vec_79[12];
    assign dep_chan_data_79_71 = out_chan_dep_data_79;
    assign token_79_71 = token_out_vec_79[12];
    assign dep_chan_vld_79_72 = out_chan_dep_vld_vec_79[13];
    assign dep_chan_data_79_72 = out_chan_dep_data_79;
    assign token_79_72 = token_out_vec_79[13];
    assign dep_chan_vld_79_73 = out_chan_dep_vld_vec_79[14];
    assign dep_chan_data_79_73 = out_chan_dep_data_79;
    assign token_79_73 = token_out_vec_79[14];
    assign dep_chan_vld_79_74 = out_chan_dep_vld_vec_79[15];
    assign dep_chan_data_79_74 = out_chan_dep_data_79;
    assign token_79_74 = token_out_vec_79[15];
    assign dep_chan_vld_79_75 = out_chan_dep_vld_vec_79[16];
    assign dep_chan_data_79_75 = out_chan_dep_data_79;
    assign token_79_75 = token_out_vec_79[16];
    assign dep_chan_vld_79_76 = out_chan_dep_vld_vec_79[17];
    assign dep_chan_data_79_76 = out_chan_dep_data_79;
    assign token_79_76 = token_out_vec_79[17];
    assign dep_chan_vld_79_77 = out_chan_dep_vld_vec_79[18];
    assign dep_chan_data_79_77 = out_chan_dep_data_79;
    assign token_79_77 = token_out_vec_79[18];
    assign dep_chan_vld_79_78 = out_chan_dep_vld_vec_79[19];
    assign dep_chan_data_79_78 = out_chan_dep_data_79;
    assign token_79_78 = token_out_vec_79[19];
    assign dep_chan_vld_79_121 = out_chan_dep_vld_vec_79[20];
    assign dep_chan_data_79_121 = out_chan_dep_data_79;
    assign token_79_121 = token_out_vec_79[20];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 80, 2, 2) top_hls_deadlock_detect_unit_80 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_80),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_80),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_80),
        .token_in_vec(token_in_vec_80),
        .dl_detect_in(dl_detect_out),
        .origin(origin[80]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_80),
        .out_chan_dep_data(out_chan_dep_data_80),
        .token_out_vec(token_out_vec_80),
        .dl_detect_out(dl_in_vec[80]));

    assign proc_80_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_blk_n);
    assign proc_80_data_PIPO_blk[0] = 1'b0;
    assign proc_80_start_FIFO_blk[0] = 1'b0;
    assign proc_80_TLF_FIFO_blk[0] = 1'b0;
    assign proc_80_input_sync_blk[0] = 1'b0;
    assign proc_80_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_80[0] = dl_detect_out ? proc_dep_vld_vec_80_reg[0] : (proc_80_data_FIFO_blk[0] | proc_80_data_PIPO_blk[0] | proc_80_start_FIFO_blk[0] | proc_80_TLF_FIFO_blk[0] | proc_80_input_sync_blk[0] | proc_80_output_sync_blk[0]);
    assign proc_80_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_0_x0_U0.fifo_D_drain_PE_3_0_x0144_blk_n);
    assign proc_80_data_PIPO_blk[1] = 1'b0;
    assign proc_80_start_FIFO_blk[1] = 1'b0;
    assign proc_80_TLF_FIFO_blk[1] = 1'b0;
    assign proc_80_input_sync_blk[1] = 1'b0;
    assign proc_80_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_80[1] = dl_detect_out ? proc_dep_vld_vec_80_reg[1] : (proc_80_data_FIFO_blk[1] | proc_80_data_PIPO_blk[1] | proc_80_start_FIFO_blk[1] | proc_80_TLF_FIFO_blk[1] | proc_80_input_sync_blk[1] | proc_80_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_80_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_80_reg <= proc_dep_vld_vec_80;
        end
    end
    assign in_chan_dep_vld_vec_80[0] = dep_chan_vld_52_80;
    assign in_chan_dep_data_vec_80[243 : 0] = dep_chan_data_52_80;
    assign token_in_vec_80[0] = token_52_80;
    assign in_chan_dep_vld_vec_80[1] = dep_chan_vld_81_80;
    assign in_chan_dep_data_vec_80[487 : 244] = dep_chan_data_81_80;
    assign token_in_vec_80[1] = token_81_80;
    assign dep_chan_vld_80_81 = out_chan_dep_vld_vec_80[0];
    assign dep_chan_data_80_81 = out_chan_dep_data_80;
    assign token_80_81 = token_out_vec_80[0];
    assign dep_chan_vld_80_52 = out_chan_dep_vld_vec_80[1];
    assign dep_chan_data_80_52 = out_chan_dep_data_80;
    assign token_80_52 = token_out_vec_80[1];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_0_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 81, 3, 3) top_hls_deadlock_detect_unit_81 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_81),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_81),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_81),
        .token_in_vec(token_in_vec_81),
        .dl_detect_in(dl_detect_out),
        .origin(origin[81]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_81),
        .out_chan_dep_data(out_chan_dep_data_81),
        .token_out_vec(token_out_vec_81),
        .dl_detect_out(dl_in_vec[81]));

    assign proc_81_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_0_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_0_3_x0176_blk_n);
    assign proc_81_data_PIPO_blk[0] = 1'b0;
    assign proc_81_start_FIFO_blk[0] = 1'b0;
    assign proc_81_TLF_FIFO_blk[0] = 1'b0;
    assign proc_81_input_sync_blk[0] = 1'b0;
    assign proc_81_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_81[0] = dl_detect_out ? proc_dep_vld_vec_81_reg[0] : (proc_81_data_FIFO_blk[0] | proc_81_data_PIPO_blk[0] | proc_81_start_FIFO_blk[0] | proc_81_TLF_FIFO_blk[0] | proc_81_input_sync_blk[0] | proc_81_output_sync_blk[0]);
    assign proc_81_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_0_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_blk_n);
    assign proc_81_data_PIPO_blk[1] = 1'b0;
    assign proc_81_start_FIFO_blk[1] = 1'b0;
    assign proc_81_TLF_FIFO_blk[1] = 1'b0;
    assign proc_81_input_sync_blk[1] = 1'b0;
    assign proc_81_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_81[1] = dl_detect_out ? proc_dep_vld_vec_81_reg[1] : (proc_81_data_FIFO_blk[1] | proc_81_data_PIPO_blk[1] | proc_81_start_FIFO_blk[1] | proc_81_TLF_FIFO_blk[1] | proc_81_input_sync_blk[1] | proc_81_output_sync_blk[1]);
    assign proc_81_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_0_2_x0_U0.fifo_D_drain_PE_2_0_x0143_blk_n);
    assign proc_81_data_PIPO_blk[2] = 1'b0;
    assign proc_81_start_FIFO_blk[2] = 1'b0;
    assign proc_81_TLF_FIFO_blk[2] = 1'b0;
    assign proc_81_input_sync_blk[2] = 1'b0;
    assign proc_81_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_81[2] = dl_detect_out ? proc_dep_vld_vec_81_reg[2] : (proc_81_data_FIFO_blk[2] | proc_81_data_PIPO_blk[2] | proc_81_start_FIFO_blk[2] | proc_81_TLF_FIFO_blk[2] | proc_81_input_sync_blk[2] | proc_81_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_81_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_81_reg <= proc_dep_vld_vec_81;
        end
    end
    assign in_chan_dep_vld_vec_81[0] = dep_chan_vld_44_81;
    assign in_chan_dep_data_vec_81[243 : 0] = dep_chan_data_44_81;
    assign token_in_vec_81[0] = token_44_81;
    assign in_chan_dep_vld_vec_81[1] = dep_chan_vld_80_81;
    assign in_chan_dep_data_vec_81[487 : 244] = dep_chan_data_80_81;
    assign token_in_vec_81[1] = token_80_81;
    assign in_chan_dep_vld_vec_81[2] = dep_chan_vld_82_81;
    assign in_chan_dep_data_vec_81[731 : 488] = dep_chan_data_82_81;
    assign token_in_vec_81[2] = token_82_81;
    assign dep_chan_vld_81_80 = out_chan_dep_vld_vec_81[0];
    assign dep_chan_data_81_80 = out_chan_dep_data_81;
    assign token_81_80 = token_out_vec_81[0];
    assign dep_chan_vld_81_82 = out_chan_dep_vld_vec_81[1];
    assign dep_chan_data_81_82 = out_chan_dep_data_81;
    assign token_81_82 = token_out_vec_81[1];
    assign dep_chan_vld_81_44 = out_chan_dep_vld_vec_81[2];
    assign dep_chan_data_81_44 = out_chan_dep_data_81;
    assign token_81_44 = token_out_vec_81[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_0_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 82, 3, 3) top_hls_deadlock_detect_unit_82 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_82),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_82),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_82),
        .token_in_vec(token_in_vec_82),
        .dl_detect_in(dl_detect_out),
        .origin(origin[82]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_82),
        .out_chan_dep_data(out_chan_dep_data_82),
        .token_out_vec(token_out_vec_82),
        .dl_detect_out(dl_in_vec[82]));

    assign proc_82_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_0_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_0_2_x0175_blk_n);
    assign proc_82_data_PIPO_blk[0] = 1'b0;
    assign proc_82_start_FIFO_blk[0] = 1'b0;
    assign proc_82_TLF_FIFO_blk[0] = 1'b0;
    assign proc_82_input_sync_blk[0] = 1'b0;
    assign proc_82_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_82[0] = dl_detect_out ? proc_dep_vld_vec_82_reg[0] : (proc_82_data_FIFO_blk[0] | proc_82_data_PIPO_blk[0] | proc_82_start_FIFO_blk[0] | proc_82_TLF_FIFO_blk[0] | proc_82_input_sync_blk[0] | proc_82_output_sync_blk[0]);
    assign proc_82_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_0_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_blk_n);
    assign proc_82_data_PIPO_blk[1] = 1'b0;
    assign proc_82_start_FIFO_blk[1] = 1'b0;
    assign proc_82_TLF_FIFO_blk[1] = 1'b0;
    assign proc_82_input_sync_blk[1] = 1'b0;
    assign proc_82_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_82[1] = dl_detect_out ? proc_dep_vld_vec_82_reg[1] : (proc_82_data_FIFO_blk[1] | proc_82_data_PIPO_blk[1] | proc_82_start_FIFO_blk[1] | proc_82_TLF_FIFO_blk[1] | proc_82_input_sync_blk[1] | proc_82_output_sync_blk[1]);
    assign proc_82_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_0_1_x0_U0.fifo_D_drain_PE_1_0_x0142_blk_n);
    assign proc_82_data_PIPO_blk[2] = 1'b0;
    assign proc_82_start_FIFO_blk[2] = 1'b0;
    assign proc_82_TLF_FIFO_blk[2] = 1'b0;
    assign proc_82_input_sync_blk[2] = 1'b0;
    assign proc_82_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_82[2] = dl_detect_out ? proc_dep_vld_vec_82_reg[2] : (proc_82_data_FIFO_blk[2] | proc_82_data_PIPO_blk[2] | proc_82_start_FIFO_blk[2] | proc_82_TLF_FIFO_blk[2] | proc_82_input_sync_blk[2] | proc_82_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_82_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_82_reg <= proc_dep_vld_vec_82;
        end
    end
    assign in_chan_dep_vld_vec_82[0] = dep_chan_vld_36_82;
    assign in_chan_dep_data_vec_82[243 : 0] = dep_chan_data_36_82;
    assign token_in_vec_82[0] = token_36_82;
    assign in_chan_dep_vld_vec_82[1] = dep_chan_vld_81_82;
    assign in_chan_dep_data_vec_82[487 : 244] = dep_chan_data_81_82;
    assign token_in_vec_82[1] = token_81_82;
    assign in_chan_dep_vld_vec_82[2] = dep_chan_vld_83_82;
    assign in_chan_dep_data_vec_82[731 : 488] = dep_chan_data_83_82;
    assign token_in_vec_82[2] = token_83_82;
    assign dep_chan_vld_82_81 = out_chan_dep_vld_vec_82[0];
    assign dep_chan_data_82_81 = out_chan_dep_data_82;
    assign token_82_81 = token_out_vec_82[0];
    assign dep_chan_vld_82_83 = out_chan_dep_vld_vec_82[1];
    assign dep_chan_data_82_83 = out_chan_dep_data_82;
    assign token_82_83 = token_out_vec_82[1];
    assign dep_chan_vld_82_36 = out_chan_dep_vld_vec_82[2];
    assign dep_chan_data_82_36 = out_chan_dep_data_82;
    assign token_82_36 = token_out_vec_82[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_0_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 83, 3, 3) top_hls_deadlock_detect_unit_83 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_83),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_83),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_83),
        .token_in_vec(token_in_vec_83),
        .dl_detect_in(dl_detect_out),
        .origin(origin[83]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_83),
        .out_chan_dep_data(out_chan_dep_data_83),
        .token_out_vec(token_out_vec_83),
        .dl_detect_out(dl_in_vec[83]));

    assign proc_83_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_0_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_0_1_x0174_blk_n);
    assign proc_83_data_PIPO_blk[0] = 1'b0;
    assign proc_83_start_FIFO_blk[0] = 1'b0;
    assign proc_83_TLF_FIFO_blk[0] = 1'b0;
    assign proc_83_input_sync_blk[0] = 1'b0;
    assign proc_83_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_83[0] = dl_detect_out ? proc_dep_vld_vec_83_reg[0] : (proc_83_data_FIFO_blk[0] | proc_83_data_PIPO_blk[0] | proc_83_start_FIFO_blk[0] | proc_83_TLF_FIFO_blk[0] | proc_83_input_sync_blk[0] | proc_83_output_sync_blk[0]);
    assign proc_83_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_0_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_0_0_x0173_blk_n);
    assign proc_83_data_PIPO_blk[1] = 1'b0;
    assign proc_83_start_FIFO_blk[1] = 1'b0;
    assign proc_83_TLF_FIFO_blk[1] = 1'b0;
    assign proc_83_input_sync_blk[1] = 1'b0;
    assign proc_83_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_83[1] = dl_detect_out ? proc_dep_vld_vec_83_reg[1] : (proc_83_data_FIFO_blk[1] | proc_83_data_PIPO_blk[1] | proc_83_start_FIFO_blk[1] | proc_83_TLF_FIFO_blk[1] | proc_83_input_sync_blk[1] | proc_83_output_sync_blk[1]);
    assign proc_83_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_0_0_x0_U0.fifo_D_drain_PE_0_0_x0141_blk_n);
    assign proc_83_data_PIPO_blk[2] = 1'b0;
    assign proc_83_start_FIFO_blk[2] = 1'b0;
    assign proc_83_TLF_FIFO_blk[2] = 1'b0;
    assign proc_83_input_sync_blk[2] = 1'b0;
    assign proc_83_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_83[2] = dl_detect_out ? proc_dep_vld_vec_83_reg[2] : (proc_83_data_FIFO_blk[2] | proc_83_data_PIPO_blk[2] | proc_83_start_FIFO_blk[2] | proc_83_TLF_FIFO_blk[2] | proc_83_input_sync_blk[2] | proc_83_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_83_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_83_reg <= proc_dep_vld_vec_83;
        end
    end
    assign in_chan_dep_vld_vec_83[0] = dep_chan_vld_28_83;
    assign in_chan_dep_data_vec_83[243 : 0] = dep_chan_data_28_83;
    assign token_in_vec_83[0] = token_28_83;
    assign in_chan_dep_vld_vec_83[1] = dep_chan_vld_82_83;
    assign in_chan_dep_data_vec_83[487 : 244] = dep_chan_data_82_83;
    assign token_in_vec_83[1] = token_82_83;
    assign in_chan_dep_vld_vec_83[2] = dep_chan_vld_119_83;
    assign in_chan_dep_data_vec_83[731 : 488] = dep_chan_data_119_83;
    assign token_in_vec_83[2] = token_119_83;
    assign dep_chan_vld_83_82 = out_chan_dep_vld_vec_83[0];
    assign dep_chan_data_83_82 = out_chan_dep_data_83;
    assign token_83_82 = token_out_vec_83[0];
    assign dep_chan_vld_83_119 = out_chan_dep_vld_vec_83[1];
    assign dep_chan_data_83_119 = out_chan_dep_data_83;
    assign token_83_119 = token_out_vec_83[1];
    assign dep_chan_vld_83_28 = out_chan_dep_vld_vec_83[2];
    assign dep_chan_data_83_28 = out_chan_dep_data_83;
    assign token_83_28 = token_out_vec_83[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 84, 2, 2) top_hls_deadlock_detect_unit_84 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_84),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_84),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_84),
        .token_in_vec(token_in_vec_84),
        .dl_detect_in(dl_detect_out),
        .origin(origin[84]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_84),
        .out_chan_dep_data(out_chan_dep_data_84),
        .token_out_vec(token_out_vec_84),
        .dl_detect_out(dl_in_vec[84]));

    assign proc_84_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_blk_n);
    assign proc_84_data_PIPO_blk[0] = 1'b0;
    assign proc_84_start_FIFO_blk[0] = 1'b0;
    assign proc_84_TLF_FIFO_blk[0] = 1'b0;
    assign proc_84_input_sync_blk[0] = 1'b0;
    assign proc_84_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_84[0] = dl_detect_out ? proc_dep_vld_vec_84_reg[0] : (proc_84_data_FIFO_blk[0] | proc_84_data_PIPO_blk[0] | proc_84_start_FIFO_blk[0] | proc_84_TLF_FIFO_blk[0] | proc_84_input_sync_blk[0] | proc_84_output_sync_blk[0]);
    assign proc_84_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_1_x0_U0.fifo_D_drain_PE_3_1_x0148_blk_n);
    assign proc_84_data_PIPO_blk[1] = 1'b0;
    assign proc_84_start_FIFO_blk[1] = 1'b0;
    assign proc_84_TLF_FIFO_blk[1] = 1'b0;
    assign proc_84_input_sync_blk[1] = 1'b0;
    assign proc_84_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_84[1] = dl_detect_out ? proc_dep_vld_vec_84_reg[1] : (proc_84_data_FIFO_blk[1] | proc_84_data_PIPO_blk[1] | proc_84_start_FIFO_blk[1] | proc_84_TLF_FIFO_blk[1] | proc_84_input_sync_blk[1] | proc_84_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_84_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_84_reg <= proc_dep_vld_vec_84;
        end
    end
    assign in_chan_dep_vld_vec_84[0] = dep_chan_vld_53_84;
    assign in_chan_dep_data_vec_84[243 : 0] = dep_chan_data_53_84;
    assign token_in_vec_84[0] = token_53_84;
    assign in_chan_dep_vld_vec_84[1] = dep_chan_vld_85_84;
    assign in_chan_dep_data_vec_84[487 : 244] = dep_chan_data_85_84;
    assign token_in_vec_84[1] = token_85_84;
    assign dep_chan_vld_84_85 = out_chan_dep_vld_vec_84[0];
    assign dep_chan_data_84_85 = out_chan_dep_data_84;
    assign token_84_85 = token_out_vec_84[0];
    assign dep_chan_vld_84_53 = out_chan_dep_vld_vec_84[1];
    assign dep_chan_data_84_53 = out_chan_dep_data_84;
    assign token_84_53 = token_out_vec_84[1];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_1_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 85, 3, 3) top_hls_deadlock_detect_unit_85 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_85),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_85),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_85),
        .token_in_vec(token_in_vec_85),
        .dl_detect_in(dl_detect_out),
        .origin(origin[85]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_85),
        .out_chan_dep_data(out_chan_dep_data_85),
        .token_out_vec(token_out_vec_85),
        .dl_detect_out(dl_in_vec[85]));

    assign proc_85_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_1_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_1_3_x0180_blk_n);
    assign proc_85_data_PIPO_blk[0] = 1'b0;
    assign proc_85_start_FIFO_blk[0] = 1'b0;
    assign proc_85_TLF_FIFO_blk[0] = 1'b0;
    assign proc_85_input_sync_blk[0] = 1'b0;
    assign proc_85_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_85[0] = dl_detect_out ? proc_dep_vld_vec_85_reg[0] : (proc_85_data_FIFO_blk[0] | proc_85_data_PIPO_blk[0] | proc_85_start_FIFO_blk[0] | proc_85_TLF_FIFO_blk[0] | proc_85_input_sync_blk[0] | proc_85_output_sync_blk[0]);
    assign proc_85_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_1_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_blk_n);
    assign proc_85_data_PIPO_blk[1] = 1'b0;
    assign proc_85_start_FIFO_blk[1] = 1'b0;
    assign proc_85_TLF_FIFO_blk[1] = 1'b0;
    assign proc_85_input_sync_blk[1] = 1'b0;
    assign proc_85_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_85[1] = dl_detect_out ? proc_dep_vld_vec_85_reg[1] : (proc_85_data_FIFO_blk[1] | proc_85_data_PIPO_blk[1] | proc_85_start_FIFO_blk[1] | proc_85_TLF_FIFO_blk[1] | proc_85_input_sync_blk[1] | proc_85_output_sync_blk[1]);
    assign proc_85_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_1_2_x0_U0.fifo_D_drain_PE_2_1_x0147_blk_n);
    assign proc_85_data_PIPO_blk[2] = 1'b0;
    assign proc_85_start_FIFO_blk[2] = 1'b0;
    assign proc_85_TLF_FIFO_blk[2] = 1'b0;
    assign proc_85_input_sync_blk[2] = 1'b0;
    assign proc_85_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_85[2] = dl_detect_out ? proc_dep_vld_vec_85_reg[2] : (proc_85_data_FIFO_blk[2] | proc_85_data_PIPO_blk[2] | proc_85_start_FIFO_blk[2] | proc_85_TLF_FIFO_blk[2] | proc_85_input_sync_blk[2] | proc_85_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_85_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_85_reg <= proc_dep_vld_vec_85;
        end
    end
    assign in_chan_dep_vld_vec_85[0] = dep_chan_vld_45_85;
    assign in_chan_dep_data_vec_85[243 : 0] = dep_chan_data_45_85;
    assign token_in_vec_85[0] = token_45_85;
    assign in_chan_dep_vld_vec_85[1] = dep_chan_vld_84_85;
    assign in_chan_dep_data_vec_85[487 : 244] = dep_chan_data_84_85;
    assign token_in_vec_85[1] = token_84_85;
    assign in_chan_dep_vld_vec_85[2] = dep_chan_vld_86_85;
    assign in_chan_dep_data_vec_85[731 : 488] = dep_chan_data_86_85;
    assign token_in_vec_85[2] = token_86_85;
    assign dep_chan_vld_85_84 = out_chan_dep_vld_vec_85[0];
    assign dep_chan_data_85_84 = out_chan_dep_data_85;
    assign token_85_84 = token_out_vec_85[0];
    assign dep_chan_vld_85_86 = out_chan_dep_vld_vec_85[1];
    assign dep_chan_data_85_86 = out_chan_dep_data_85;
    assign token_85_86 = token_out_vec_85[1];
    assign dep_chan_vld_85_45 = out_chan_dep_vld_vec_85[2];
    assign dep_chan_data_85_45 = out_chan_dep_data_85;
    assign token_85_45 = token_out_vec_85[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_1_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 86, 3, 3) top_hls_deadlock_detect_unit_86 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_86),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_86),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_86),
        .token_in_vec(token_in_vec_86),
        .dl_detect_in(dl_detect_out),
        .origin(origin[86]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_86),
        .out_chan_dep_data(out_chan_dep_data_86),
        .token_out_vec(token_out_vec_86),
        .dl_detect_out(dl_in_vec[86]));

    assign proc_86_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_1_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_1_2_x0179_blk_n);
    assign proc_86_data_PIPO_blk[0] = 1'b0;
    assign proc_86_start_FIFO_blk[0] = 1'b0;
    assign proc_86_TLF_FIFO_blk[0] = 1'b0;
    assign proc_86_input_sync_blk[0] = 1'b0;
    assign proc_86_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_86[0] = dl_detect_out ? proc_dep_vld_vec_86_reg[0] : (proc_86_data_FIFO_blk[0] | proc_86_data_PIPO_blk[0] | proc_86_start_FIFO_blk[0] | proc_86_TLF_FIFO_blk[0] | proc_86_input_sync_blk[0] | proc_86_output_sync_blk[0]);
    assign proc_86_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_1_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_1_1_x0178_blk_n);
    assign proc_86_data_PIPO_blk[1] = 1'b0;
    assign proc_86_start_FIFO_blk[1] = 1'b0;
    assign proc_86_TLF_FIFO_blk[1] = 1'b0;
    assign proc_86_input_sync_blk[1] = 1'b0;
    assign proc_86_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_86[1] = dl_detect_out ? proc_dep_vld_vec_86_reg[1] : (proc_86_data_FIFO_blk[1] | proc_86_data_PIPO_blk[1] | proc_86_start_FIFO_blk[1] | proc_86_TLF_FIFO_blk[1] | proc_86_input_sync_blk[1] | proc_86_output_sync_blk[1]);
    assign proc_86_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_1_1_x0_U0.fifo_D_drain_PE_1_1_x0146_blk_n);
    assign proc_86_data_PIPO_blk[2] = 1'b0;
    assign proc_86_start_FIFO_blk[2] = 1'b0;
    assign proc_86_TLF_FIFO_blk[2] = 1'b0;
    assign proc_86_input_sync_blk[2] = 1'b0;
    assign proc_86_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_86[2] = dl_detect_out ? proc_dep_vld_vec_86_reg[2] : (proc_86_data_FIFO_blk[2] | proc_86_data_PIPO_blk[2] | proc_86_start_FIFO_blk[2] | proc_86_TLF_FIFO_blk[2] | proc_86_input_sync_blk[2] | proc_86_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_86_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_86_reg <= proc_dep_vld_vec_86;
        end
    end
    assign in_chan_dep_vld_vec_86[0] = dep_chan_vld_37_86;
    assign in_chan_dep_data_vec_86[243 : 0] = dep_chan_data_37_86;
    assign token_in_vec_86[0] = token_37_86;
    assign in_chan_dep_vld_vec_86[1] = dep_chan_vld_85_86;
    assign in_chan_dep_data_vec_86[487 : 244] = dep_chan_data_85_86;
    assign token_in_vec_86[1] = token_85_86;
    assign in_chan_dep_vld_vec_86[2] = dep_chan_vld_87_86;
    assign in_chan_dep_data_vec_86[731 : 488] = dep_chan_data_87_86;
    assign token_in_vec_86[2] = token_87_86;
    assign dep_chan_vld_86_85 = out_chan_dep_vld_vec_86[0];
    assign dep_chan_data_86_85 = out_chan_dep_data_86;
    assign token_86_85 = token_out_vec_86[0];
    assign dep_chan_vld_86_87 = out_chan_dep_vld_vec_86[1];
    assign dep_chan_data_86_87 = out_chan_dep_data_86;
    assign token_86_87 = token_out_vec_86[1];
    assign dep_chan_vld_86_37 = out_chan_dep_vld_vec_86[2];
    assign dep_chan_data_86_37 = out_chan_dep_data_86;
    assign token_86_37 = token_out_vec_86[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_1_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 87, 3, 3) top_hls_deadlock_detect_unit_87 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_87),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_87),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_87),
        .token_in_vec(token_in_vec_87),
        .dl_detect_in(dl_detect_out),
        .origin(origin[87]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_87),
        .out_chan_dep_data(out_chan_dep_data_87),
        .token_out_vec(token_out_vec_87),
        .dl_detect_out(dl_in_vec[87]));

    assign proc_87_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_1_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_1_1_x0178_blk_n);
    assign proc_87_data_PIPO_blk[0] = 1'b0;
    assign proc_87_start_FIFO_blk[0] = 1'b0;
    assign proc_87_TLF_FIFO_blk[0] = 1'b0;
    assign proc_87_input_sync_blk[0] = 1'b0;
    assign proc_87_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_87[0] = dl_detect_out ? proc_dep_vld_vec_87_reg[0] : (proc_87_data_FIFO_blk[0] | proc_87_data_PIPO_blk[0] | proc_87_start_FIFO_blk[0] | proc_87_TLF_FIFO_blk[0] | proc_87_input_sync_blk[0] | proc_87_output_sync_blk[0]);
    assign proc_87_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_1_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_1_0_x0177_blk_n);
    assign proc_87_data_PIPO_blk[1] = 1'b0;
    assign proc_87_start_FIFO_blk[1] = 1'b0;
    assign proc_87_TLF_FIFO_blk[1] = 1'b0;
    assign proc_87_input_sync_blk[1] = 1'b0;
    assign proc_87_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_87[1] = dl_detect_out ? proc_dep_vld_vec_87_reg[1] : (proc_87_data_FIFO_blk[1] | proc_87_data_PIPO_blk[1] | proc_87_start_FIFO_blk[1] | proc_87_TLF_FIFO_blk[1] | proc_87_input_sync_blk[1] | proc_87_output_sync_blk[1]);
    assign proc_87_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_1_0_x0_U0.fifo_D_drain_PE_0_1_x0145_blk_n);
    assign proc_87_data_PIPO_blk[2] = 1'b0;
    assign proc_87_start_FIFO_blk[2] = 1'b0;
    assign proc_87_TLF_FIFO_blk[2] = 1'b0;
    assign proc_87_input_sync_blk[2] = 1'b0;
    assign proc_87_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_87[2] = dl_detect_out ? proc_dep_vld_vec_87_reg[2] : (proc_87_data_FIFO_blk[2] | proc_87_data_PIPO_blk[2] | proc_87_start_FIFO_blk[2] | proc_87_TLF_FIFO_blk[2] | proc_87_input_sync_blk[2] | proc_87_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_87_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_87_reg <= proc_dep_vld_vec_87;
        end
    end
    assign in_chan_dep_vld_vec_87[0] = dep_chan_vld_29_87;
    assign in_chan_dep_data_vec_87[243 : 0] = dep_chan_data_29_87;
    assign token_in_vec_87[0] = token_29_87;
    assign in_chan_dep_vld_vec_87[1] = dep_chan_vld_86_87;
    assign in_chan_dep_data_vec_87[487 : 244] = dep_chan_data_86_87;
    assign token_in_vec_87[1] = token_86_87;
    assign in_chan_dep_vld_vec_87[2] = dep_chan_vld_118_87;
    assign in_chan_dep_data_vec_87[731 : 488] = dep_chan_data_118_87;
    assign token_in_vec_87[2] = token_118_87;
    assign dep_chan_vld_87_86 = out_chan_dep_vld_vec_87[0];
    assign dep_chan_data_87_86 = out_chan_dep_data_87;
    assign token_87_86 = token_out_vec_87[0];
    assign dep_chan_vld_87_118 = out_chan_dep_vld_vec_87[1];
    assign dep_chan_data_87_118 = out_chan_dep_data_87;
    assign token_87_118 = token_out_vec_87[1];
    assign dep_chan_vld_87_29 = out_chan_dep_vld_vec_87[2];
    assign dep_chan_data_87_29 = out_chan_dep_data_87;
    assign token_87_29 = token_out_vec_87[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 88, 2, 2) top_hls_deadlock_detect_unit_88 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_88),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_88),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_88),
        .token_in_vec(token_in_vec_88),
        .dl_detect_in(dl_detect_out),
        .origin(origin[88]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_88),
        .out_chan_dep_data(out_chan_dep_data_88),
        .token_out_vec(token_out_vec_88),
        .dl_detect_out(dl_in_vec[88]));

    assign proc_88_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_blk_n);
    assign proc_88_data_PIPO_blk[0] = 1'b0;
    assign proc_88_start_FIFO_blk[0] = 1'b0;
    assign proc_88_TLF_FIFO_blk[0] = 1'b0;
    assign proc_88_input_sync_blk[0] = 1'b0;
    assign proc_88_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_88[0] = dl_detect_out ? proc_dep_vld_vec_88_reg[0] : (proc_88_data_FIFO_blk[0] | proc_88_data_PIPO_blk[0] | proc_88_start_FIFO_blk[0] | proc_88_TLF_FIFO_blk[0] | proc_88_input_sync_blk[0] | proc_88_output_sync_blk[0]);
    assign proc_88_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_2_x0_U0.fifo_D_drain_PE_3_2_x0152_blk_n);
    assign proc_88_data_PIPO_blk[1] = 1'b0;
    assign proc_88_start_FIFO_blk[1] = 1'b0;
    assign proc_88_TLF_FIFO_blk[1] = 1'b0;
    assign proc_88_input_sync_blk[1] = 1'b0;
    assign proc_88_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_88[1] = dl_detect_out ? proc_dep_vld_vec_88_reg[1] : (proc_88_data_FIFO_blk[1] | proc_88_data_PIPO_blk[1] | proc_88_start_FIFO_blk[1] | proc_88_TLF_FIFO_blk[1] | proc_88_input_sync_blk[1] | proc_88_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_88_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_88_reg <= proc_dep_vld_vec_88;
        end
    end
    assign in_chan_dep_vld_vec_88[0] = dep_chan_vld_54_88;
    assign in_chan_dep_data_vec_88[243 : 0] = dep_chan_data_54_88;
    assign token_in_vec_88[0] = token_54_88;
    assign in_chan_dep_vld_vec_88[1] = dep_chan_vld_89_88;
    assign in_chan_dep_data_vec_88[487 : 244] = dep_chan_data_89_88;
    assign token_in_vec_88[1] = token_89_88;
    assign dep_chan_vld_88_89 = out_chan_dep_vld_vec_88[0];
    assign dep_chan_data_88_89 = out_chan_dep_data_88;
    assign token_88_89 = token_out_vec_88[0];
    assign dep_chan_vld_88_54 = out_chan_dep_vld_vec_88[1];
    assign dep_chan_data_88_54 = out_chan_dep_data_88;
    assign token_88_54 = token_out_vec_88[1];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_2_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 89, 3, 3) top_hls_deadlock_detect_unit_89 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_89),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_89),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_89),
        .token_in_vec(token_in_vec_89),
        .dl_detect_in(dl_detect_out),
        .origin(origin[89]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_89),
        .out_chan_dep_data(out_chan_dep_data_89),
        .token_out_vec(token_out_vec_89),
        .dl_detect_out(dl_in_vec[89]));

    assign proc_89_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_2_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_2_3_x0184_blk_n);
    assign proc_89_data_PIPO_blk[0] = 1'b0;
    assign proc_89_start_FIFO_blk[0] = 1'b0;
    assign proc_89_TLF_FIFO_blk[0] = 1'b0;
    assign proc_89_input_sync_blk[0] = 1'b0;
    assign proc_89_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_89[0] = dl_detect_out ? proc_dep_vld_vec_89_reg[0] : (proc_89_data_FIFO_blk[0] | proc_89_data_PIPO_blk[0] | proc_89_start_FIFO_blk[0] | proc_89_TLF_FIFO_blk[0] | proc_89_input_sync_blk[0] | proc_89_output_sync_blk[0]);
    assign proc_89_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_2_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_2_2_x0183_blk_n);
    assign proc_89_data_PIPO_blk[1] = 1'b0;
    assign proc_89_start_FIFO_blk[1] = 1'b0;
    assign proc_89_TLF_FIFO_blk[1] = 1'b0;
    assign proc_89_input_sync_blk[1] = 1'b0;
    assign proc_89_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_89[1] = dl_detect_out ? proc_dep_vld_vec_89_reg[1] : (proc_89_data_FIFO_blk[1] | proc_89_data_PIPO_blk[1] | proc_89_start_FIFO_blk[1] | proc_89_TLF_FIFO_blk[1] | proc_89_input_sync_blk[1] | proc_89_output_sync_blk[1]);
    assign proc_89_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_2_2_x0_U0.fifo_D_drain_PE_2_2_x0151_blk_n);
    assign proc_89_data_PIPO_blk[2] = 1'b0;
    assign proc_89_start_FIFO_blk[2] = 1'b0;
    assign proc_89_TLF_FIFO_blk[2] = 1'b0;
    assign proc_89_input_sync_blk[2] = 1'b0;
    assign proc_89_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_89[2] = dl_detect_out ? proc_dep_vld_vec_89_reg[2] : (proc_89_data_FIFO_blk[2] | proc_89_data_PIPO_blk[2] | proc_89_start_FIFO_blk[2] | proc_89_TLF_FIFO_blk[2] | proc_89_input_sync_blk[2] | proc_89_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_89_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_89_reg <= proc_dep_vld_vec_89;
        end
    end
    assign in_chan_dep_vld_vec_89[0] = dep_chan_vld_46_89;
    assign in_chan_dep_data_vec_89[243 : 0] = dep_chan_data_46_89;
    assign token_in_vec_89[0] = token_46_89;
    assign in_chan_dep_vld_vec_89[1] = dep_chan_vld_88_89;
    assign in_chan_dep_data_vec_89[487 : 244] = dep_chan_data_88_89;
    assign token_in_vec_89[1] = token_88_89;
    assign in_chan_dep_vld_vec_89[2] = dep_chan_vld_90_89;
    assign in_chan_dep_data_vec_89[731 : 488] = dep_chan_data_90_89;
    assign token_in_vec_89[2] = token_90_89;
    assign dep_chan_vld_89_88 = out_chan_dep_vld_vec_89[0];
    assign dep_chan_data_89_88 = out_chan_dep_data_89;
    assign token_89_88 = token_out_vec_89[0];
    assign dep_chan_vld_89_90 = out_chan_dep_vld_vec_89[1];
    assign dep_chan_data_89_90 = out_chan_dep_data_89;
    assign token_89_90 = token_out_vec_89[1];
    assign dep_chan_vld_89_46 = out_chan_dep_vld_vec_89[2];
    assign dep_chan_data_89_46 = out_chan_dep_data_89;
    assign token_89_46 = token_out_vec_89[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_2_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 90, 3, 3) top_hls_deadlock_detect_unit_90 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_90),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_90),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_90),
        .token_in_vec(token_in_vec_90),
        .dl_detect_in(dl_detect_out),
        .origin(origin[90]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_90),
        .out_chan_dep_data(out_chan_dep_data_90),
        .token_out_vec(token_out_vec_90),
        .dl_detect_out(dl_in_vec[90]));

    assign proc_90_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_2_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_2_2_x0183_blk_n);
    assign proc_90_data_PIPO_blk[0] = 1'b0;
    assign proc_90_start_FIFO_blk[0] = 1'b0;
    assign proc_90_TLF_FIFO_blk[0] = 1'b0;
    assign proc_90_input_sync_blk[0] = 1'b0;
    assign proc_90_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_90[0] = dl_detect_out ? proc_dep_vld_vec_90_reg[0] : (proc_90_data_FIFO_blk[0] | proc_90_data_PIPO_blk[0] | proc_90_start_FIFO_blk[0] | proc_90_TLF_FIFO_blk[0] | proc_90_input_sync_blk[0] | proc_90_output_sync_blk[0]);
    assign proc_90_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_2_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_2_1_x0182_blk_n);
    assign proc_90_data_PIPO_blk[1] = 1'b0;
    assign proc_90_start_FIFO_blk[1] = 1'b0;
    assign proc_90_TLF_FIFO_blk[1] = 1'b0;
    assign proc_90_input_sync_blk[1] = 1'b0;
    assign proc_90_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_90[1] = dl_detect_out ? proc_dep_vld_vec_90_reg[1] : (proc_90_data_FIFO_blk[1] | proc_90_data_PIPO_blk[1] | proc_90_start_FIFO_blk[1] | proc_90_TLF_FIFO_blk[1] | proc_90_input_sync_blk[1] | proc_90_output_sync_blk[1]);
    assign proc_90_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_2_1_x0_U0.fifo_D_drain_PE_1_2_x0150_blk_n);
    assign proc_90_data_PIPO_blk[2] = 1'b0;
    assign proc_90_start_FIFO_blk[2] = 1'b0;
    assign proc_90_TLF_FIFO_blk[2] = 1'b0;
    assign proc_90_input_sync_blk[2] = 1'b0;
    assign proc_90_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_90[2] = dl_detect_out ? proc_dep_vld_vec_90_reg[2] : (proc_90_data_FIFO_blk[2] | proc_90_data_PIPO_blk[2] | proc_90_start_FIFO_blk[2] | proc_90_TLF_FIFO_blk[2] | proc_90_input_sync_blk[2] | proc_90_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_90_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_90_reg <= proc_dep_vld_vec_90;
        end
    end
    assign in_chan_dep_vld_vec_90[0] = dep_chan_vld_38_90;
    assign in_chan_dep_data_vec_90[243 : 0] = dep_chan_data_38_90;
    assign token_in_vec_90[0] = token_38_90;
    assign in_chan_dep_vld_vec_90[1] = dep_chan_vld_89_90;
    assign in_chan_dep_data_vec_90[487 : 244] = dep_chan_data_89_90;
    assign token_in_vec_90[1] = token_89_90;
    assign in_chan_dep_vld_vec_90[2] = dep_chan_vld_91_90;
    assign in_chan_dep_data_vec_90[731 : 488] = dep_chan_data_91_90;
    assign token_in_vec_90[2] = token_91_90;
    assign dep_chan_vld_90_89 = out_chan_dep_vld_vec_90[0];
    assign dep_chan_data_90_89 = out_chan_dep_data_90;
    assign token_90_89 = token_out_vec_90[0];
    assign dep_chan_vld_90_91 = out_chan_dep_vld_vec_90[1];
    assign dep_chan_data_90_91 = out_chan_dep_data_90;
    assign token_90_91 = token_out_vec_90[1];
    assign dep_chan_vld_90_38 = out_chan_dep_vld_vec_90[2];
    assign dep_chan_data_90_38 = out_chan_dep_data_90;
    assign token_90_38 = token_out_vec_90[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_2_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 91, 3, 3) top_hls_deadlock_detect_unit_91 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_91),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_91),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_91),
        .token_in_vec(token_in_vec_91),
        .dl_detect_in(dl_detect_out),
        .origin(origin[91]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_91),
        .out_chan_dep_data(out_chan_dep_data_91),
        .token_out_vec(token_out_vec_91),
        .dl_detect_out(dl_in_vec[91]));

    assign proc_91_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_2_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_2_1_x0182_blk_n);
    assign proc_91_data_PIPO_blk[0] = 1'b0;
    assign proc_91_start_FIFO_blk[0] = 1'b0;
    assign proc_91_TLF_FIFO_blk[0] = 1'b0;
    assign proc_91_input_sync_blk[0] = 1'b0;
    assign proc_91_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_91[0] = dl_detect_out ? proc_dep_vld_vec_91_reg[0] : (proc_91_data_FIFO_blk[0] | proc_91_data_PIPO_blk[0] | proc_91_start_FIFO_blk[0] | proc_91_TLF_FIFO_blk[0] | proc_91_input_sync_blk[0] | proc_91_output_sync_blk[0]);
    assign proc_91_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_2_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_2_0_x0181_blk_n);
    assign proc_91_data_PIPO_blk[1] = 1'b0;
    assign proc_91_start_FIFO_blk[1] = 1'b0;
    assign proc_91_TLF_FIFO_blk[1] = 1'b0;
    assign proc_91_input_sync_blk[1] = 1'b0;
    assign proc_91_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_91[1] = dl_detect_out ? proc_dep_vld_vec_91_reg[1] : (proc_91_data_FIFO_blk[1] | proc_91_data_PIPO_blk[1] | proc_91_start_FIFO_blk[1] | proc_91_TLF_FIFO_blk[1] | proc_91_input_sync_blk[1] | proc_91_output_sync_blk[1]);
    assign proc_91_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_2_0_x0_U0.fifo_D_drain_PE_0_2_x0149_blk_n);
    assign proc_91_data_PIPO_blk[2] = 1'b0;
    assign proc_91_start_FIFO_blk[2] = 1'b0;
    assign proc_91_TLF_FIFO_blk[2] = 1'b0;
    assign proc_91_input_sync_blk[2] = 1'b0;
    assign proc_91_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_91[2] = dl_detect_out ? proc_dep_vld_vec_91_reg[2] : (proc_91_data_FIFO_blk[2] | proc_91_data_PIPO_blk[2] | proc_91_start_FIFO_blk[2] | proc_91_TLF_FIFO_blk[2] | proc_91_input_sync_blk[2] | proc_91_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_91_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_91_reg <= proc_dep_vld_vec_91;
        end
    end
    assign in_chan_dep_vld_vec_91[0] = dep_chan_vld_30_91;
    assign in_chan_dep_data_vec_91[243 : 0] = dep_chan_data_30_91;
    assign token_in_vec_91[0] = token_30_91;
    assign in_chan_dep_vld_vec_91[1] = dep_chan_vld_90_91;
    assign in_chan_dep_data_vec_91[487 : 244] = dep_chan_data_90_91;
    assign token_in_vec_91[1] = token_90_91;
    assign in_chan_dep_vld_vec_91[2] = dep_chan_vld_117_91;
    assign in_chan_dep_data_vec_91[731 : 488] = dep_chan_data_117_91;
    assign token_in_vec_91[2] = token_117_91;
    assign dep_chan_vld_91_90 = out_chan_dep_vld_vec_91[0];
    assign dep_chan_data_91_90 = out_chan_dep_data_91;
    assign token_91_90 = token_out_vec_91[0];
    assign dep_chan_vld_91_117 = out_chan_dep_vld_vec_91[1];
    assign dep_chan_data_91_117 = out_chan_dep_data_91;
    assign token_91_117 = token_out_vec_91[1];
    assign dep_chan_vld_91_30 = out_chan_dep_vld_vec_91[2];
    assign dep_chan_data_91_30 = out_chan_dep_data_91;
    assign token_91_30 = token_out_vec_91[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_3_x0_U0
    top_hls_deadlock_detect_unit #(244, 92, 2, 2) top_hls_deadlock_detect_unit_92 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_92),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_92),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_92),
        .token_in_vec(token_in_vec_92),
        .dl_detect_in(dl_detect_out),
        .origin(origin[92]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_92),
        .out_chan_dep_data(out_chan_dep_data_92),
        .token_out_vec(token_out_vec_92),
        .dl_detect_out(dl_in_vec[92]));

    assign proc_92_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_3_x0_U0.fifo_D_drain_D_drain_IO_L1_out_3_3_x0188_blk_n);
    assign proc_92_data_PIPO_blk[0] = 1'b0;
    assign proc_92_start_FIFO_blk[0] = 1'b0;
    assign proc_92_TLF_FIFO_blk[0] = 1'b0;
    assign proc_92_input_sync_blk[0] = 1'b0;
    assign proc_92_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_92[0] = dl_detect_out ? proc_dep_vld_vec_92_reg[0] : (proc_92_data_FIFO_blk[0] | proc_92_data_PIPO_blk[0] | proc_92_start_FIFO_blk[0] | proc_92_TLF_FIFO_blk[0] | proc_92_input_sync_blk[0] | proc_92_output_sync_blk[0]);
    assign proc_92_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_3_x0_U0.fifo_D_drain_PE_3_3_x0156_blk_n);
    assign proc_92_data_PIPO_blk[1] = 1'b0;
    assign proc_92_start_FIFO_blk[1] = 1'b0;
    assign proc_92_TLF_FIFO_blk[1] = 1'b0;
    assign proc_92_input_sync_blk[1] = 1'b0;
    assign proc_92_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_92[1] = dl_detect_out ? proc_dep_vld_vec_92_reg[1] : (proc_92_data_FIFO_blk[1] | proc_92_data_PIPO_blk[1] | proc_92_start_FIFO_blk[1] | proc_92_TLF_FIFO_blk[1] | proc_92_input_sync_blk[1] | proc_92_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_92_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_92_reg <= proc_dep_vld_vec_92;
        end
    end
    assign in_chan_dep_vld_vec_92[0] = dep_chan_vld_55_92;
    assign in_chan_dep_data_vec_92[243 : 0] = dep_chan_data_55_92;
    assign token_in_vec_92[0] = token_55_92;
    assign in_chan_dep_vld_vec_92[1] = dep_chan_vld_93_92;
    assign in_chan_dep_data_vec_92[487 : 244] = dep_chan_data_93_92;
    assign token_in_vec_92[1] = token_93_92;
    assign dep_chan_vld_92_93 = out_chan_dep_vld_vec_92[0];
    assign dep_chan_data_92_93 = out_chan_dep_data_92;
    assign token_92_93 = token_out_vec_92[0];
    assign dep_chan_vld_92_55 = out_chan_dep_vld_vec_92[1];
    assign dep_chan_data_92_55 = out_chan_dep_data_92;
    assign token_92_55 = token_out_vec_92[1];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_3_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 93, 3, 3) top_hls_deadlock_detect_unit_93 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_93),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_93),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_93),
        .token_in_vec(token_in_vec_93),
        .dl_detect_in(dl_detect_out),
        .origin(origin[93]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_93),
        .out_chan_dep_data(out_chan_dep_data_93),
        .token_out_vec(token_out_vec_93),
        .dl_detect_out(dl_in_vec[93]));

    assign proc_93_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_3_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_3_3_x0188_blk_n);
    assign proc_93_data_PIPO_blk[0] = 1'b0;
    assign proc_93_start_FIFO_blk[0] = 1'b0;
    assign proc_93_TLF_FIFO_blk[0] = 1'b0;
    assign proc_93_input_sync_blk[0] = 1'b0;
    assign proc_93_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_93[0] = dl_detect_out ? proc_dep_vld_vec_93_reg[0] : (proc_93_data_FIFO_blk[0] | proc_93_data_PIPO_blk[0] | proc_93_start_FIFO_blk[0] | proc_93_TLF_FIFO_blk[0] | proc_93_input_sync_blk[0] | proc_93_output_sync_blk[0]);
    assign proc_93_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_3_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_3_2_x0187_blk_n);
    assign proc_93_data_PIPO_blk[1] = 1'b0;
    assign proc_93_start_FIFO_blk[1] = 1'b0;
    assign proc_93_TLF_FIFO_blk[1] = 1'b0;
    assign proc_93_input_sync_blk[1] = 1'b0;
    assign proc_93_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_93[1] = dl_detect_out ? proc_dep_vld_vec_93_reg[1] : (proc_93_data_FIFO_blk[1] | proc_93_data_PIPO_blk[1] | proc_93_start_FIFO_blk[1] | proc_93_TLF_FIFO_blk[1] | proc_93_input_sync_blk[1] | proc_93_output_sync_blk[1]);
    assign proc_93_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_3_2_x0_U0.fifo_D_drain_PE_2_3_x0155_blk_n);
    assign proc_93_data_PIPO_blk[2] = 1'b0;
    assign proc_93_start_FIFO_blk[2] = 1'b0;
    assign proc_93_TLF_FIFO_blk[2] = 1'b0;
    assign proc_93_input_sync_blk[2] = 1'b0;
    assign proc_93_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_93[2] = dl_detect_out ? proc_dep_vld_vec_93_reg[2] : (proc_93_data_FIFO_blk[2] | proc_93_data_PIPO_blk[2] | proc_93_start_FIFO_blk[2] | proc_93_TLF_FIFO_blk[2] | proc_93_input_sync_blk[2] | proc_93_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_93_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_93_reg <= proc_dep_vld_vec_93;
        end
    end
    assign in_chan_dep_vld_vec_93[0] = dep_chan_vld_47_93;
    assign in_chan_dep_data_vec_93[243 : 0] = dep_chan_data_47_93;
    assign token_in_vec_93[0] = token_47_93;
    assign in_chan_dep_vld_vec_93[1] = dep_chan_vld_92_93;
    assign in_chan_dep_data_vec_93[487 : 244] = dep_chan_data_92_93;
    assign token_in_vec_93[1] = token_92_93;
    assign in_chan_dep_vld_vec_93[2] = dep_chan_vld_94_93;
    assign in_chan_dep_data_vec_93[731 : 488] = dep_chan_data_94_93;
    assign token_in_vec_93[2] = token_94_93;
    assign dep_chan_vld_93_92 = out_chan_dep_vld_vec_93[0];
    assign dep_chan_data_93_92 = out_chan_dep_data_93;
    assign token_93_92 = token_out_vec_93[0];
    assign dep_chan_vld_93_94 = out_chan_dep_vld_vec_93[1];
    assign dep_chan_data_93_94 = out_chan_dep_data_93;
    assign token_93_94 = token_out_vec_93[1];
    assign dep_chan_vld_93_47 = out_chan_dep_vld_vec_93[2];
    assign dep_chan_data_93_47 = out_chan_dep_data_93;
    assign token_93_47 = token_out_vec_93[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_3_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 94, 3, 3) top_hls_deadlock_detect_unit_94 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_94),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_94),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_94),
        .token_in_vec(token_in_vec_94),
        .dl_detect_in(dl_detect_out),
        .origin(origin[94]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_94),
        .out_chan_dep_data(out_chan_dep_data_94),
        .token_out_vec(token_out_vec_94),
        .dl_detect_out(dl_in_vec[94]));

    assign proc_94_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_3_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_3_2_x0187_blk_n);
    assign proc_94_data_PIPO_blk[0] = 1'b0;
    assign proc_94_start_FIFO_blk[0] = 1'b0;
    assign proc_94_TLF_FIFO_blk[0] = 1'b0;
    assign proc_94_input_sync_blk[0] = 1'b0;
    assign proc_94_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_94[0] = dl_detect_out ? proc_dep_vld_vec_94_reg[0] : (proc_94_data_FIFO_blk[0] | proc_94_data_PIPO_blk[0] | proc_94_start_FIFO_blk[0] | proc_94_TLF_FIFO_blk[0] | proc_94_input_sync_blk[0] | proc_94_output_sync_blk[0]);
    assign proc_94_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_3_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_3_1_x0186_blk_n);
    assign proc_94_data_PIPO_blk[1] = 1'b0;
    assign proc_94_start_FIFO_blk[1] = 1'b0;
    assign proc_94_TLF_FIFO_blk[1] = 1'b0;
    assign proc_94_input_sync_blk[1] = 1'b0;
    assign proc_94_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_94[1] = dl_detect_out ? proc_dep_vld_vec_94_reg[1] : (proc_94_data_FIFO_blk[1] | proc_94_data_PIPO_blk[1] | proc_94_start_FIFO_blk[1] | proc_94_TLF_FIFO_blk[1] | proc_94_input_sync_blk[1] | proc_94_output_sync_blk[1]);
    assign proc_94_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_3_1_x0_U0.fifo_D_drain_PE_1_3_x0154_blk_n);
    assign proc_94_data_PIPO_blk[2] = 1'b0;
    assign proc_94_start_FIFO_blk[2] = 1'b0;
    assign proc_94_TLF_FIFO_blk[2] = 1'b0;
    assign proc_94_input_sync_blk[2] = 1'b0;
    assign proc_94_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_94[2] = dl_detect_out ? proc_dep_vld_vec_94_reg[2] : (proc_94_data_FIFO_blk[2] | proc_94_data_PIPO_blk[2] | proc_94_start_FIFO_blk[2] | proc_94_TLF_FIFO_blk[2] | proc_94_input_sync_blk[2] | proc_94_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_94_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_94_reg <= proc_dep_vld_vec_94;
        end
    end
    assign in_chan_dep_vld_vec_94[0] = dep_chan_vld_39_94;
    assign in_chan_dep_data_vec_94[243 : 0] = dep_chan_data_39_94;
    assign token_in_vec_94[0] = token_39_94;
    assign in_chan_dep_vld_vec_94[1] = dep_chan_vld_93_94;
    assign in_chan_dep_data_vec_94[487 : 244] = dep_chan_data_93_94;
    assign token_in_vec_94[1] = token_93_94;
    assign in_chan_dep_vld_vec_94[2] = dep_chan_vld_95_94;
    assign in_chan_dep_data_vec_94[731 : 488] = dep_chan_data_95_94;
    assign token_in_vec_94[2] = token_95_94;
    assign dep_chan_vld_94_93 = out_chan_dep_vld_vec_94[0];
    assign dep_chan_data_94_93 = out_chan_dep_data_94;
    assign token_94_93 = token_out_vec_94[0];
    assign dep_chan_vld_94_95 = out_chan_dep_vld_vec_94[1];
    assign dep_chan_data_94_95 = out_chan_dep_data_94;
    assign token_94_95 = token_out_vec_94[1];
    assign dep_chan_vld_94_39 = out_chan_dep_vld_vec_94[2];
    assign dep_chan_data_94_39 = out_chan_dep_data_94;
    assign token_94_39 = token_out_vec_94[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_3_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 95, 3, 3) top_hls_deadlock_detect_unit_95 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_95),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_95),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_95),
        .token_in_vec(token_in_vec_95),
        .dl_detect_in(dl_detect_out),
        .origin(origin[95]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_95),
        .out_chan_dep_data(out_chan_dep_data_95),
        .token_out_vec(token_out_vec_95),
        .dl_detect_out(dl_in_vec[95]));

    assign proc_95_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_3_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_3_1_x0186_blk_n);
    assign proc_95_data_PIPO_blk[0] = 1'b0;
    assign proc_95_start_FIFO_blk[0] = 1'b0;
    assign proc_95_TLF_FIFO_blk[0] = 1'b0;
    assign proc_95_input_sync_blk[0] = 1'b0;
    assign proc_95_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_95[0] = dl_detect_out ? proc_dep_vld_vec_95_reg[0] : (proc_95_data_FIFO_blk[0] | proc_95_data_PIPO_blk[0] | proc_95_start_FIFO_blk[0] | proc_95_TLF_FIFO_blk[0] | proc_95_input_sync_blk[0] | proc_95_output_sync_blk[0]);
    assign proc_95_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_3_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_3_0_x0185_blk_n);
    assign proc_95_data_PIPO_blk[1] = 1'b0;
    assign proc_95_start_FIFO_blk[1] = 1'b0;
    assign proc_95_TLF_FIFO_blk[1] = 1'b0;
    assign proc_95_input_sync_blk[1] = 1'b0;
    assign proc_95_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_95[1] = dl_detect_out ? proc_dep_vld_vec_95_reg[1] : (proc_95_data_FIFO_blk[1] | proc_95_data_PIPO_blk[1] | proc_95_start_FIFO_blk[1] | proc_95_TLF_FIFO_blk[1] | proc_95_input_sync_blk[1] | proc_95_output_sync_blk[1]);
    assign proc_95_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_3_0_x0_U0.fifo_D_drain_PE_0_3_x0153_blk_n);
    assign proc_95_data_PIPO_blk[2] = 1'b0;
    assign proc_95_start_FIFO_blk[2] = 1'b0;
    assign proc_95_TLF_FIFO_blk[2] = 1'b0;
    assign proc_95_input_sync_blk[2] = 1'b0;
    assign proc_95_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_95[2] = dl_detect_out ? proc_dep_vld_vec_95_reg[2] : (proc_95_data_FIFO_blk[2] | proc_95_data_PIPO_blk[2] | proc_95_start_FIFO_blk[2] | proc_95_TLF_FIFO_blk[2] | proc_95_input_sync_blk[2] | proc_95_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_95_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_95_reg <= proc_dep_vld_vec_95;
        end
    end
    assign in_chan_dep_vld_vec_95[0] = dep_chan_vld_31_95;
    assign in_chan_dep_data_vec_95[243 : 0] = dep_chan_data_31_95;
    assign token_in_vec_95[0] = token_31_95;
    assign in_chan_dep_vld_vec_95[1] = dep_chan_vld_94_95;
    assign in_chan_dep_data_vec_95[487 : 244] = dep_chan_data_94_95;
    assign token_in_vec_95[1] = token_94_95;
    assign in_chan_dep_vld_vec_95[2] = dep_chan_vld_116_95;
    assign in_chan_dep_data_vec_95[731 : 488] = dep_chan_data_116_95;
    assign token_in_vec_95[2] = token_116_95;
    assign dep_chan_vld_95_94 = out_chan_dep_vld_vec_95[0];
    assign dep_chan_data_95_94 = out_chan_dep_data_95;
    assign token_95_94 = token_out_vec_95[0];
    assign dep_chan_vld_95_116 = out_chan_dep_vld_vec_95[1];
    assign dep_chan_data_95_116 = out_chan_dep_data_95;
    assign token_95_116 = token_out_vec_95[1];
    assign dep_chan_vld_95_31 = out_chan_dep_vld_vec_95[2];
    assign dep_chan_data_95_31 = out_chan_dep_data_95;
    assign token_95_31 = token_out_vec_95[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_4_x0_U0
    top_hls_deadlock_detect_unit #(244, 96, 2, 2) top_hls_deadlock_detect_unit_96 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_96),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_96),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_96),
        .token_in_vec(token_in_vec_96),
        .dl_detect_in(dl_detect_out),
        .origin(origin[96]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_96),
        .out_chan_dep_data(out_chan_dep_data_96),
        .token_out_vec(token_out_vec_96),
        .dl_detect_out(dl_in_vec[96]));

    assign proc_96_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_4_x0_U0.fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_blk_n);
    assign proc_96_data_PIPO_blk[0] = 1'b0;
    assign proc_96_start_FIFO_blk[0] = 1'b0;
    assign proc_96_TLF_FIFO_blk[0] = 1'b0;
    assign proc_96_input_sync_blk[0] = 1'b0;
    assign proc_96_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_96[0] = dl_detect_out ? proc_dep_vld_vec_96_reg[0] : (proc_96_data_FIFO_blk[0] | proc_96_data_PIPO_blk[0] | proc_96_start_FIFO_blk[0] | proc_96_TLF_FIFO_blk[0] | proc_96_input_sync_blk[0] | proc_96_output_sync_blk[0]);
    assign proc_96_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_4_x0_U0.fifo_D_drain_PE_3_4_x0160_blk_n);
    assign proc_96_data_PIPO_blk[1] = 1'b0;
    assign proc_96_start_FIFO_blk[1] = 1'b0;
    assign proc_96_TLF_FIFO_blk[1] = 1'b0;
    assign proc_96_input_sync_blk[1] = 1'b0;
    assign proc_96_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_96[1] = dl_detect_out ? proc_dep_vld_vec_96_reg[1] : (proc_96_data_FIFO_blk[1] | proc_96_data_PIPO_blk[1] | proc_96_start_FIFO_blk[1] | proc_96_TLF_FIFO_blk[1] | proc_96_input_sync_blk[1] | proc_96_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_96_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_96_reg <= proc_dep_vld_vec_96;
        end
    end
    assign in_chan_dep_vld_vec_96[0] = dep_chan_vld_56_96;
    assign in_chan_dep_data_vec_96[243 : 0] = dep_chan_data_56_96;
    assign token_in_vec_96[0] = token_56_96;
    assign in_chan_dep_vld_vec_96[1] = dep_chan_vld_97_96;
    assign in_chan_dep_data_vec_96[487 : 244] = dep_chan_data_97_96;
    assign token_in_vec_96[1] = token_97_96;
    assign dep_chan_vld_96_97 = out_chan_dep_vld_vec_96[0];
    assign dep_chan_data_96_97 = out_chan_dep_data_96;
    assign token_96_97 = token_out_vec_96[0];
    assign dep_chan_vld_96_56 = out_chan_dep_vld_vec_96[1];
    assign dep_chan_data_96_56 = out_chan_dep_data_96;
    assign token_96_56 = token_out_vec_96[1];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_4_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 97, 3, 3) top_hls_deadlock_detect_unit_97 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_97),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_97),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_97),
        .token_in_vec(token_in_vec_97),
        .dl_detect_in(dl_detect_out),
        .origin(origin[97]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_97),
        .out_chan_dep_data(out_chan_dep_data_97),
        .token_out_vec(token_out_vec_97),
        .dl_detect_out(dl_in_vec[97]));

    assign proc_97_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_4_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_4_3_x0192_blk_n);
    assign proc_97_data_PIPO_blk[0] = 1'b0;
    assign proc_97_start_FIFO_blk[0] = 1'b0;
    assign proc_97_TLF_FIFO_blk[0] = 1'b0;
    assign proc_97_input_sync_blk[0] = 1'b0;
    assign proc_97_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_97[0] = dl_detect_out ? proc_dep_vld_vec_97_reg[0] : (proc_97_data_FIFO_blk[0] | proc_97_data_PIPO_blk[0] | proc_97_start_FIFO_blk[0] | proc_97_TLF_FIFO_blk[0] | proc_97_input_sync_blk[0] | proc_97_output_sync_blk[0]);
    assign proc_97_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_4_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_4_2_x0191_blk_n);
    assign proc_97_data_PIPO_blk[1] = 1'b0;
    assign proc_97_start_FIFO_blk[1] = 1'b0;
    assign proc_97_TLF_FIFO_blk[1] = 1'b0;
    assign proc_97_input_sync_blk[1] = 1'b0;
    assign proc_97_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_97[1] = dl_detect_out ? proc_dep_vld_vec_97_reg[1] : (proc_97_data_FIFO_blk[1] | proc_97_data_PIPO_blk[1] | proc_97_start_FIFO_blk[1] | proc_97_TLF_FIFO_blk[1] | proc_97_input_sync_blk[1] | proc_97_output_sync_blk[1]);
    assign proc_97_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_4_2_x0_U0.fifo_D_drain_PE_2_4_x0159_blk_n);
    assign proc_97_data_PIPO_blk[2] = 1'b0;
    assign proc_97_start_FIFO_blk[2] = 1'b0;
    assign proc_97_TLF_FIFO_blk[2] = 1'b0;
    assign proc_97_input_sync_blk[2] = 1'b0;
    assign proc_97_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_97[2] = dl_detect_out ? proc_dep_vld_vec_97_reg[2] : (proc_97_data_FIFO_blk[2] | proc_97_data_PIPO_blk[2] | proc_97_start_FIFO_blk[2] | proc_97_TLF_FIFO_blk[2] | proc_97_input_sync_blk[2] | proc_97_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_97_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_97_reg <= proc_dep_vld_vec_97;
        end
    end
    assign in_chan_dep_vld_vec_97[0] = dep_chan_vld_48_97;
    assign in_chan_dep_data_vec_97[243 : 0] = dep_chan_data_48_97;
    assign token_in_vec_97[0] = token_48_97;
    assign in_chan_dep_vld_vec_97[1] = dep_chan_vld_96_97;
    assign in_chan_dep_data_vec_97[487 : 244] = dep_chan_data_96_97;
    assign token_in_vec_97[1] = token_96_97;
    assign in_chan_dep_vld_vec_97[2] = dep_chan_vld_98_97;
    assign in_chan_dep_data_vec_97[731 : 488] = dep_chan_data_98_97;
    assign token_in_vec_97[2] = token_98_97;
    assign dep_chan_vld_97_96 = out_chan_dep_vld_vec_97[0];
    assign dep_chan_data_97_96 = out_chan_dep_data_97;
    assign token_97_96 = token_out_vec_97[0];
    assign dep_chan_vld_97_98 = out_chan_dep_vld_vec_97[1];
    assign dep_chan_data_97_98 = out_chan_dep_data_97;
    assign token_97_98 = token_out_vec_97[1];
    assign dep_chan_vld_97_48 = out_chan_dep_vld_vec_97[2];
    assign dep_chan_data_97_48 = out_chan_dep_data_97;
    assign token_97_48 = token_out_vec_97[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_4_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 98, 3, 3) top_hls_deadlock_detect_unit_98 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_98),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_98),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_98),
        .token_in_vec(token_in_vec_98),
        .dl_detect_in(dl_detect_out),
        .origin(origin[98]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_98),
        .out_chan_dep_data(out_chan_dep_data_98),
        .token_out_vec(token_out_vec_98),
        .dl_detect_out(dl_in_vec[98]));

    assign proc_98_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_4_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_4_2_x0191_blk_n);
    assign proc_98_data_PIPO_blk[0] = 1'b0;
    assign proc_98_start_FIFO_blk[0] = 1'b0;
    assign proc_98_TLF_FIFO_blk[0] = 1'b0;
    assign proc_98_input_sync_blk[0] = 1'b0;
    assign proc_98_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_98[0] = dl_detect_out ? proc_dep_vld_vec_98_reg[0] : (proc_98_data_FIFO_blk[0] | proc_98_data_PIPO_blk[0] | proc_98_start_FIFO_blk[0] | proc_98_TLF_FIFO_blk[0] | proc_98_input_sync_blk[0] | proc_98_output_sync_blk[0]);
    assign proc_98_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_4_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_4_1_x0190_blk_n);
    assign proc_98_data_PIPO_blk[1] = 1'b0;
    assign proc_98_start_FIFO_blk[1] = 1'b0;
    assign proc_98_TLF_FIFO_blk[1] = 1'b0;
    assign proc_98_input_sync_blk[1] = 1'b0;
    assign proc_98_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_98[1] = dl_detect_out ? proc_dep_vld_vec_98_reg[1] : (proc_98_data_FIFO_blk[1] | proc_98_data_PIPO_blk[1] | proc_98_start_FIFO_blk[1] | proc_98_TLF_FIFO_blk[1] | proc_98_input_sync_blk[1] | proc_98_output_sync_blk[1]);
    assign proc_98_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_4_1_x0_U0.fifo_D_drain_PE_1_4_x0158_blk_n);
    assign proc_98_data_PIPO_blk[2] = 1'b0;
    assign proc_98_start_FIFO_blk[2] = 1'b0;
    assign proc_98_TLF_FIFO_blk[2] = 1'b0;
    assign proc_98_input_sync_blk[2] = 1'b0;
    assign proc_98_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_98[2] = dl_detect_out ? proc_dep_vld_vec_98_reg[2] : (proc_98_data_FIFO_blk[2] | proc_98_data_PIPO_blk[2] | proc_98_start_FIFO_blk[2] | proc_98_TLF_FIFO_blk[2] | proc_98_input_sync_blk[2] | proc_98_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_98_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_98_reg <= proc_dep_vld_vec_98;
        end
    end
    assign in_chan_dep_vld_vec_98[0] = dep_chan_vld_40_98;
    assign in_chan_dep_data_vec_98[243 : 0] = dep_chan_data_40_98;
    assign token_in_vec_98[0] = token_40_98;
    assign in_chan_dep_vld_vec_98[1] = dep_chan_vld_97_98;
    assign in_chan_dep_data_vec_98[487 : 244] = dep_chan_data_97_98;
    assign token_in_vec_98[1] = token_97_98;
    assign in_chan_dep_vld_vec_98[2] = dep_chan_vld_99_98;
    assign in_chan_dep_data_vec_98[731 : 488] = dep_chan_data_99_98;
    assign token_in_vec_98[2] = token_99_98;
    assign dep_chan_vld_98_97 = out_chan_dep_vld_vec_98[0];
    assign dep_chan_data_98_97 = out_chan_dep_data_98;
    assign token_98_97 = token_out_vec_98[0];
    assign dep_chan_vld_98_99 = out_chan_dep_vld_vec_98[1];
    assign dep_chan_data_98_99 = out_chan_dep_data_98;
    assign token_98_99 = token_out_vec_98[1];
    assign dep_chan_vld_98_40 = out_chan_dep_vld_vec_98[2];
    assign dep_chan_data_98_40 = out_chan_dep_data_98;
    assign token_98_40 = token_out_vec_98[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_4_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 99, 3, 3) top_hls_deadlock_detect_unit_99 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_99),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_99),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_99),
        .token_in_vec(token_in_vec_99),
        .dl_detect_in(dl_detect_out),
        .origin(origin[99]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_99),
        .out_chan_dep_data(out_chan_dep_data_99),
        .token_out_vec(token_out_vec_99),
        .dl_detect_out(dl_in_vec[99]));

    assign proc_99_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_4_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_4_1_x0190_blk_n);
    assign proc_99_data_PIPO_blk[0] = 1'b0;
    assign proc_99_start_FIFO_blk[0] = 1'b0;
    assign proc_99_TLF_FIFO_blk[0] = 1'b0;
    assign proc_99_input_sync_blk[0] = 1'b0;
    assign proc_99_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_99[0] = dl_detect_out ? proc_dep_vld_vec_99_reg[0] : (proc_99_data_FIFO_blk[0] | proc_99_data_PIPO_blk[0] | proc_99_start_FIFO_blk[0] | proc_99_TLF_FIFO_blk[0] | proc_99_input_sync_blk[0] | proc_99_output_sync_blk[0]);
    assign proc_99_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_4_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_4_0_x0189_blk_n);
    assign proc_99_data_PIPO_blk[1] = 1'b0;
    assign proc_99_start_FIFO_blk[1] = 1'b0;
    assign proc_99_TLF_FIFO_blk[1] = 1'b0;
    assign proc_99_input_sync_blk[1] = 1'b0;
    assign proc_99_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_99[1] = dl_detect_out ? proc_dep_vld_vec_99_reg[1] : (proc_99_data_FIFO_blk[1] | proc_99_data_PIPO_blk[1] | proc_99_start_FIFO_blk[1] | proc_99_TLF_FIFO_blk[1] | proc_99_input_sync_blk[1] | proc_99_output_sync_blk[1]);
    assign proc_99_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_4_0_x0_U0.fifo_D_drain_PE_0_4_x0157_blk_n);
    assign proc_99_data_PIPO_blk[2] = 1'b0;
    assign proc_99_start_FIFO_blk[2] = 1'b0;
    assign proc_99_TLF_FIFO_blk[2] = 1'b0;
    assign proc_99_input_sync_blk[2] = 1'b0;
    assign proc_99_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_99[2] = dl_detect_out ? proc_dep_vld_vec_99_reg[2] : (proc_99_data_FIFO_blk[2] | proc_99_data_PIPO_blk[2] | proc_99_start_FIFO_blk[2] | proc_99_TLF_FIFO_blk[2] | proc_99_input_sync_blk[2] | proc_99_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_99_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_99_reg <= proc_dep_vld_vec_99;
        end
    end
    assign in_chan_dep_vld_vec_99[0] = dep_chan_vld_32_99;
    assign in_chan_dep_data_vec_99[243 : 0] = dep_chan_data_32_99;
    assign token_in_vec_99[0] = token_32_99;
    assign in_chan_dep_vld_vec_99[1] = dep_chan_vld_98_99;
    assign in_chan_dep_data_vec_99[487 : 244] = dep_chan_data_98_99;
    assign token_in_vec_99[1] = token_98_99;
    assign in_chan_dep_vld_vec_99[2] = dep_chan_vld_115_99;
    assign in_chan_dep_data_vec_99[731 : 488] = dep_chan_data_115_99;
    assign token_in_vec_99[2] = token_115_99;
    assign dep_chan_vld_99_98 = out_chan_dep_vld_vec_99[0];
    assign dep_chan_data_99_98 = out_chan_dep_data_99;
    assign token_99_98 = token_out_vec_99[0];
    assign dep_chan_vld_99_115 = out_chan_dep_vld_vec_99[1];
    assign dep_chan_data_99_115 = out_chan_dep_data_99;
    assign token_99_115 = token_out_vec_99[1];
    assign dep_chan_vld_99_32 = out_chan_dep_vld_vec_99[2];
    assign dep_chan_data_99_32 = out_chan_dep_data_99;
    assign token_99_32 = token_out_vec_99[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_5_x0_U0
    top_hls_deadlock_detect_unit #(244, 100, 2, 2) top_hls_deadlock_detect_unit_100 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_100),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_100),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_100),
        .token_in_vec(token_in_vec_100),
        .dl_detect_in(dl_detect_out),
        .origin(origin[100]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_100),
        .out_chan_dep_data(out_chan_dep_data_100),
        .token_out_vec(token_out_vec_100),
        .dl_detect_out(dl_in_vec[100]));

    assign proc_100_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_5_x0_U0.fifo_D_drain_D_drain_IO_L1_out_5_3_x0196_blk_n);
    assign proc_100_data_PIPO_blk[0] = 1'b0;
    assign proc_100_start_FIFO_blk[0] = 1'b0;
    assign proc_100_TLF_FIFO_blk[0] = 1'b0;
    assign proc_100_input_sync_blk[0] = 1'b0;
    assign proc_100_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_100[0] = dl_detect_out ? proc_dep_vld_vec_100_reg[0] : (proc_100_data_FIFO_blk[0] | proc_100_data_PIPO_blk[0] | proc_100_start_FIFO_blk[0] | proc_100_TLF_FIFO_blk[0] | proc_100_input_sync_blk[0] | proc_100_output_sync_blk[0]);
    assign proc_100_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_5_x0_U0.fifo_D_drain_PE_3_5_x0164_blk_n);
    assign proc_100_data_PIPO_blk[1] = 1'b0;
    assign proc_100_start_FIFO_blk[1] = 1'b0;
    assign proc_100_TLF_FIFO_blk[1] = 1'b0;
    assign proc_100_input_sync_blk[1] = 1'b0;
    assign proc_100_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_100[1] = dl_detect_out ? proc_dep_vld_vec_100_reg[1] : (proc_100_data_FIFO_blk[1] | proc_100_data_PIPO_blk[1] | proc_100_start_FIFO_blk[1] | proc_100_TLF_FIFO_blk[1] | proc_100_input_sync_blk[1] | proc_100_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_100_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_100_reg <= proc_dep_vld_vec_100;
        end
    end
    assign in_chan_dep_vld_vec_100[0] = dep_chan_vld_57_100;
    assign in_chan_dep_data_vec_100[243 : 0] = dep_chan_data_57_100;
    assign token_in_vec_100[0] = token_57_100;
    assign in_chan_dep_vld_vec_100[1] = dep_chan_vld_101_100;
    assign in_chan_dep_data_vec_100[487 : 244] = dep_chan_data_101_100;
    assign token_in_vec_100[1] = token_101_100;
    assign dep_chan_vld_100_101 = out_chan_dep_vld_vec_100[0];
    assign dep_chan_data_100_101 = out_chan_dep_data_100;
    assign token_100_101 = token_out_vec_100[0];
    assign dep_chan_vld_100_57 = out_chan_dep_vld_vec_100[1];
    assign dep_chan_data_100_57 = out_chan_dep_data_100;
    assign token_100_57 = token_out_vec_100[1];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_5_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 101, 3, 3) top_hls_deadlock_detect_unit_101 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_101),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_101),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_101),
        .token_in_vec(token_in_vec_101),
        .dl_detect_in(dl_detect_out),
        .origin(origin[101]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_101),
        .out_chan_dep_data(out_chan_dep_data_101),
        .token_out_vec(token_out_vec_101),
        .dl_detect_out(dl_in_vec[101]));

    assign proc_101_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_5_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_5_3_x0196_blk_n);
    assign proc_101_data_PIPO_blk[0] = 1'b0;
    assign proc_101_start_FIFO_blk[0] = 1'b0;
    assign proc_101_TLF_FIFO_blk[0] = 1'b0;
    assign proc_101_input_sync_blk[0] = 1'b0;
    assign proc_101_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_101[0] = dl_detect_out ? proc_dep_vld_vec_101_reg[0] : (proc_101_data_FIFO_blk[0] | proc_101_data_PIPO_blk[0] | proc_101_start_FIFO_blk[0] | proc_101_TLF_FIFO_blk[0] | proc_101_input_sync_blk[0] | proc_101_output_sync_blk[0]);
    assign proc_101_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_5_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_5_2_x0195_blk_n);
    assign proc_101_data_PIPO_blk[1] = 1'b0;
    assign proc_101_start_FIFO_blk[1] = 1'b0;
    assign proc_101_TLF_FIFO_blk[1] = 1'b0;
    assign proc_101_input_sync_blk[1] = 1'b0;
    assign proc_101_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_101[1] = dl_detect_out ? proc_dep_vld_vec_101_reg[1] : (proc_101_data_FIFO_blk[1] | proc_101_data_PIPO_blk[1] | proc_101_start_FIFO_blk[1] | proc_101_TLF_FIFO_blk[1] | proc_101_input_sync_blk[1] | proc_101_output_sync_blk[1]);
    assign proc_101_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_5_2_x0_U0.fifo_D_drain_PE_2_5_x0163_blk_n);
    assign proc_101_data_PIPO_blk[2] = 1'b0;
    assign proc_101_start_FIFO_blk[2] = 1'b0;
    assign proc_101_TLF_FIFO_blk[2] = 1'b0;
    assign proc_101_input_sync_blk[2] = 1'b0;
    assign proc_101_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_101[2] = dl_detect_out ? proc_dep_vld_vec_101_reg[2] : (proc_101_data_FIFO_blk[2] | proc_101_data_PIPO_blk[2] | proc_101_start_FIFO_blk[2] | proc_101_TLF_FIFO_blk[2] | proc_101_input_sync_blk[2] | proc_101_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_101_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_101_reg <= proc_dep_vld_vec_101;
        end
    end
    assign in_chan_dep_vld_vec_101[0] = dep_chan_vld_49_101;
    assign in_chan_dep_data_vec_101[243 : 0] = dep_chan_data_49_101;
    assign token_in_vec_101[0] = token_49_101;
    assign in_chan_dep_vld_vec_101[1] = dep_chan_vld_100_101;
    assign in_chan_dep_data_vec_101[487 : 244] = dep_chan_data_100_101;
    assign token_in_vec_101[1] = token_100_101;
    assign in_chan_dep_vld_vec_101[2] = dep_chan_vld_102_101;
    assign in_chan_dep_data_vec_101[731 : 488] = dep_chan_data_102_101;
    assign token_in_vec_101[2] = token_102_101;
    assign dep_chan_vld_101_100 = out_chan_dep_vld_vec_101[0];
    assign dep_chan_data_101_100 = out_chan_dep_data_101;
    assign token_101_100 = token_out_vec_101[0];
    assign dep_chan_vld_101_102 = out_chan_dep_vld_vec_101[1];
    assign dep_chan_data_101_102 = out_chan_dep_data_101;
    assign token_101_102 = token_out_vec_101[1];
    assign dep_chan_vld_101_49 = out_chan_dep_vld_vec_101[2];
    assign dep_chan_data_101_49 = out_chan_dep_data_101;
    assign token_101_49 = token_out_vec_101[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_5_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 102, 3, 3) top_hls_deadlock_detect_unit_102 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_102),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_102),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_102),
        .token_in_vec(token_in_vec_102),
        .dl_detect_in(dl_detect_out),
        .origin(origin[102]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_102),
        .out_chan_dep_data(out_chan_dep_data_102),
        .token_out_vec(token_out_vec_102),
        .dl_detect_out(dl_in_vec[102]));

    assign proc_102_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_5_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_5_2_x0195_blk_n);
    assign proc_102_data_PIPO_blk[0] = 1'b0;
    assign proc_102_start_FIFO_blk[0] = 1'b0;
    assign proc_102_TLF_FIFO_blk[0] = 1'b0;
    assign proc_102_input_sync_blk[0] = 1'b0;
    assign proc_102_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_102[0] = dl_detect_out ? proc_dep_vld_vec_102_reg[0] : (proc_102_data_FIFO_blk[0] | proc_102_data_PIPO_blk[0] | proc_102_start_FIFO_blk[0] | proc_102_TLF_FIFO_blk[0] | proc_102_input_sync_blk[0] | proc_102_output_sync_blk[0]);
    assign proc_102_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_5_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_blk_n);
    assign proc_102_data_PIPO_blk[1] = 1'b0;
    assign proc_102_start_FIFO_blk[1] = 1'b0;
    assign proc_102_TLF_FIFO_blk[1] = 1'b0;
    assign proc_102_input_sync_blk[1] = 1'b0;
    assign proc_102_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_102[1] = dl_detect_out ? proc_dep_vld_vec_102_reg[1] : (proc_102_data_FIFO_blk[1] | proc_102_data_PIPO_blk[1] | proc_102_start_FIFO_blk[1] | proc_102_TLF_FIFO_blk[1] | proc_102_input_sync_blk[1] | proc_102_output_sync_blk[1]);
    assign proc_102_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_5_1_x0_U0.fifo_D_drain_PE_1_5_x0162_blk_n);
    assign proc_102_data_PIPO_blk[2] = 1'b0;
    assign proc_102_start_FIFO_blk[2] = 1'b0;
    assign proc_102_TLF_FIFO_blk[2] = 1'b0;
    assign proc_102_input_sync_blk[2] = 1'b0;
    assign proc_102_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_102[2] = dl_detect_out ? proc_dep_vld_vec_102_reg[2] : (proc_102_data_FIFO_blk[2] | proc_102_data_PIPO_blk[2] | proc_102_start_FIFO_blk[2] | proc_102_TLF_FIFO_blk[2] | proc_102_input_sync_blk[2] | proc_102_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_102_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_102_reg <= proc_dep_vld_vec_102;
        end
    end
    assign in_chan_dep_vld_vec_102[0] = dep_chan_vld_41_102;
    assign in_chan_dep_data_vec_102[243 : 0] = dep_chan_data_41_102;
    assign token_in_vec_102[0] = token_41_102;
    assign in_chan_dep_vld_vec_102[1] = dep_chan_vld_101_102;
    assign in_chan_dep_data_vec_102[487 : 244] = dep_chan_data_101_102;
    assign token_in_vec_102[1] = token_101_102;
    assign in_chan_dep_vld_vec_102[2] = dep_chan_vld_103_102;
    assign in_chan_dep_data_vec_102[731 : 488] = dep_chan_data_103_102;
    assign token_in_vec_102[2] = token_103_102;
    assign dep_chan_vld_102_101 = out_chan_dep_vld_vec_102[0];
    assign dep_chan_data_102_101 = out_chan_dep_data_102;
    assign token_102_101 = token_out_vec_102[0];
    assign dep_chan_vld_102_103 = out_chan_dep_vld_vec_102[1];
    assign dep_chan_data_102_103 = out_chan_dep_data_102;
    assign token_102_103 = token_out_vec_102[1];
    assign dep_chan_vld_102_41 = out_chan_dep_vld_vec_102[2];
    assign dep_chan_data_102_41 = out_chan_dep_data_102;
    assign token_102_41 = token_out_vec_102[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_5_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 103, 3, 3) top_hls_deadlock_detect_unit_103 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_103),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_103),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_103),
        .token_in_vec(token_in_vec_103),
        .dl_detect_in(dl_detect_out),
        .origin(origin[103]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_103),
        .out_chan_dep_data(out_chan_dep_data_103),
        .token_out_vec(token_out_vec_103),
        .dl_detect_out(dl_in_vec[103]));

    assign proc_103_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_5_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_5_1_x0194_blk_n);
    assign proc_103_data_PIPO_blk[0] = 1'b0;
    assign proc_103_start_FIFO_blk[0] = 1'b0;
    assign proc_103_TLF_FIFO_blk[0] = 1'b0;
    assign proc_103_input_sync_blk[0] = 1'b0;
    assign proc_103_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_103[0] = dl_detect_out ? proc_dep_vld_vec_103_reg[0] : (proc_103_data_FIFO_blk[0] | proc_103_data_PIPO_blk[0] | proc_103_start_FIFO_blk[0] | proc_103_TLF_FIFO_blk[0] | proc_103_input_sync_blk[0] | proc_103_output_sync_blk[0]);
    assign proc_103_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_5_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_5_0_x0193_blk_n);
    assign proc_103_data_PIPO_blk[1] = 1'b0;
    assign proc_103_start_FIFO_blk[1] = 1'b0;
    assign proc_103_TLF_FIFO_blk[1] = 1'b0;
    assign proc_103_input_sync_blk[1] = 1'b0;
    assign proc_103_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_103[1] = dl_detect_out ? proc_dep_vld_vec_103_reg[1] : (proc_103_data_FIFO_blk[1] | proc_103_data_PIPO_blk[1] | proc_103_start_FIFO_blk[1] | proc_103_TLF_FIFO_blk[1] | proc_103_input_sync_blk[1] | proc_103_output_sync_blk[1]);
    assign proc_103_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_5_0_x0_U0.fifo_D_drain_PE_0_5_x0161_blk_n);
    assign proc_103_data_PIPO_blk[2] = 1'b0;
    assign proc_103_start_FIFO_blk[2] = 1'b0;
    assign proc_103_TLF_FIFO_blk[2] = 1'b0;
    assign proc_103_input_sync_blk[2] = 1'b0;
    assign proc_103_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_103[2] = dl_detect_out ? proc_dep_vld_vec_103_reg[2] : (proc_103_data_FIFO_blk[2] | proc_103_data_PIPO_blk[2] | proc_103_start_FIFO_blk[2] | proc_103_TLF_FIFO_blk[2] | proc_103_input_sync_blk[2] | proc_103_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_103_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_103_reg <= proc_dep_vld_vec_103;
        end
    end
    assign in_chan_dep_vld_vec_103[0] = dep_chan_vld_33_103;
    assign in_chan_dep_data_vec_103[243 : 0] = dep_chan_data_33_103;
    assign token_in_vec_103[0] = token_33_103;
    assign in_chan_dep_vld_vec_103[1] = dep_chan_vld_102_103;
    assign in_chan_dep_data_vec_103[487 : 244] = dep_chan_data_102_103;
    assign token_in_vec_103[1] = token_102_103;
    assign in_chan_dep_vld_vec_103[2] = dep_chan_vld_114_103;
    assign in_chan_dep_data_vec_103[731 : 488] = dep_chan_data_114_103;
    assign token_in_vec_103[2] = token_114_103;
    assign dep_chan_vld_103_102 = out_chan_dep_vld_vec_103[0];
    assign dep_chan_data_103_102 = out_chan_dep_data_103;
    assign token_103_102 = token_out_vec_103[0];
    assign dep_chan_vld_103_114 = out_chan_dep_vld_vec_103[1];
    assign dep_chan_data_103_114 = out_chan_dep_data_103;
    assign token_103_114 = token_out_vec_103[1];
    assign dep_chan_vld_103_33 = out_chan_dep_vld_vec_103[2];
    assign dep_chan_data_103_33 = out_chan_dep_data_103;
    assign token_103_33 = token_out_vec_103[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_6_x0_U0
    top_hls_deadlock_detect_unit #(244, 104, 2, 2) top_hls_deadlock_detect_unit_104 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_104),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_104),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_104),
        .token_in_vec(token_in_vec_104),
        .dl_detect_in(dl_detect_out),
        .origin(origin[104]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_104),
        .out_chan_dep_data(out_chan_dep_data_104),
        .token_out_vec(token_out_vec_104),
        .dl_detect_out(dl_in_vec[104]));

    assign proc_104_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_6_x0_U0.fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_blk_n);
    assign proc_104_data_PIPO_blk[0] = 1'b0;
    assign proc_104_start_FIFO_blk[0] = 1'b0;
    assign proc_104_TLF_FIFO_blk[0] = 1'b0;
    assign proc_104_input_sync_blk[0] = 1'b0;
    assign proc_104_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_104[0] = dl_detect_out ? proc_dep_vld_vec_104_reg[0] : (proc_104_data_FIFO_blk[0] | proc_104_data_PIPO_blk[0] | proc_104_start_FIFO_blk[0] | proc_104_TLF_FIFO_blk[0] | proc_104_input_sync_blk[0] | proc_104_output_sync_blk[0]);
    assign proc_104_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_6_x0_U0.fifo_D_drain_PE_3_6_x0168_blk_n);
    assign proc_104_data_PIPO_blk[1] = 1'b0;
    assign proc_104_start_FIFO_blk[1] = 1'b0;
    assign proc_104_TLF_FIFO_blk[1] = 1'b0;
    assign proc_104_input_sync_blk[1] = 1'b0;
    assign proc_104_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_104[1] = dl_detect_out ? proc_dep_vld_vec_104_reg[1] : (proc_104_data_FIFO_blk[1] | proc_104_data_PIPO_blk[1] | proc_104_start_FIFO_blk[1] | proc_104_TLF_FIFO_blk[1] | proc_104_input_sync_blk[1] | proc_104_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_104_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_104_reg <= proc_dep_vld_vec_104;
        end
    end
    assign in_chan_dep_vld_vec_104[0] = dep_chan_vld_58_104;
    assign in_chan_dep_data_vec_104[243 : 0] = dep_chan_data_58_104;
    assign token_in_vec_104[0] = token_58_104;
    assign in_chan_dep_vld_vec_104[1] = dep_chan_vld_105_104;
    assign in_chan_dep_data_vec_104[487 : 244] = dep_chan_data_105_104;
    assign token_in_vec_104[1] = token_105_104;
    assign dep_chan_vld_104_105 = out_chan_dep_vld_vec_104[0];
    assign dep_chan_data_104_105 = out_chan_dep_data_104;
    assign token_104_105 = token_out_vec_104[0];
    assign dep_chan_vld_104_58 = out_chan_dep_vld_vec_104[1];
    assign dep_chan_data_104_58 = out_chan_dep_data_104;
    assign token_104_58 = token_out_vec_104[1];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_6_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 105, 3, 3) top_hls_deadlock_detect_unit_105 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_105),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_105),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_105),
        .token_in_vec(token_in_vec_105),
        .dl_detect_in(dl_detect_out),
        .origin(origin[105]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_105),
        .out_chan_dep_data(out_chan_dep_data_105),
        .token_out_vec(token_out_vec_105),
        .dl_detect_out(dl_in_vec[105]));

    assign proc_105_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_6_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_6_3_x0200_blk_n);
    assign proc_105_data_PIPO_blk[0] = 1'b0;
    assign proc_105_start_FIFO_blk[0] = 1'b0;
    assign proc_105_TLF_FIFO_blk[0] = 1'b0;
    assign proc_105_input_sync_blk[0] = 1'b0;
    assign proc_105_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_105[0] = dl_detect_out ? proc_dep_vld_vec_105_reg[0] : (proc_105_data_FIFO_blk[0] | proc_105_data_PIPO_blk[0] | proc_105_start_FIFO_blk[0] | proc_105_TLF_FIFO_blk[0] | proc_105_input_sync_blk[0] | proc_105_output_sync_blk[0]);
    assign proc_105_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_6_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_6_2_x0199_blk_n);
    assign proc_105_data_PIPO_blk[1] = 1'b0;
    assign proc_105_start_FIFO_blk[1] = 1'b0;
    assign proc_105_TLF_FIFO_blk[1] = 1'b0;
    assign proc_105_input_sync_blk[1] = 1'b0;
    assign proc_105_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_105[1] = dl_detect_out ? proc_dep_vld_vec_105_reg[1] : (proc_105_data_FIFO_blk[1] | proc_105_data_PIPO_blk[1] | proc_105_start_FIFO_blk[1] | proc_105_TLF_FIFO_blk[1] | proc_105_input_sync_blk[1] | proc_105_output_sync_blk[1]);
    assign proc_105_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_6_2_x0_U0.fifo_D_drain_PE_2_6_x0167_blk_n);
    assign proc_105_data_PIPO_blk[2] = 1'b0;
    assign proc_105_start_FIFO_blk[2] = 1'b0;
    assign proc_105_TLF_FIFO_blk[2] = 1'b0;
    assign proc_105_input_sync_blk[2] = 1'b0;
    assign proc_105_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_105[2] = dl_detect_out ? proc_dep_vld_vec_105_reg[2] : (proc_105_data_FIFO_blk[2] | proc_105_data_PIPO_blk[2] | proc_105_start_FIFO_blk[2] | proc_105_TLF_FIFO_blk[2] | proc_105_input_sync_blk[2] | proc_105_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_105_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_105_reg <= proc_dep_vld_vec_105;
        end
    end
    assign in_chan_dep_vld_vec_105[0] = dep_chan_vld_50_105;
    assign in_chan_dep_data_vec_105[243 : 0] = dep_chan_data_50_105;
    assign token_in_vec_105[0] = token_50_105;
    assign in_chan_dep_vld_vec_105[1] = dep_chan_vld_104_105;
    assign in_chan_dep_data_vec_105[487 : 244] = dep_chan_data_104_105;
    assign token_in_vec_105[1] = token_104_105;
    assign in_chan_dep_vld_vec_105[2] = dep_chan_vld_106_105;
    assign in_chan_dep_data_vec_105[731 : 488] = dep_chan_data_106_105;
    assign token_in_vec_105[2] = token_106_105;
    assign dep_chan_vld_105_104 = out_chan_dep_vld_vec_105[0];
    assign dep_chan_data_105_104 = out_chan_dep_data_105;
    assign token_105_104 = token_out_vec_105[0];
    assign dep_chan_vld_105_106 = out_chan_dep_vld_vec_105[1];
    assign dep_chan_data_105_106 = out_chan_dep_data_105;
    assign token_105_106 = token_out_vec_105[1];
    assign dep_chan_vld_105_50 = out_chan_dep_vld_vec_105[2];
    assign dep_chan_data_105_50 = out_chan_dep_data_105;
    assign token_105_50 = token_out_vec_105[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_6_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 106, 3, 3) top_hls_deadlock_detect_unit_106 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_106),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_106),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_106),
        .token_in_vec(token_in_vec_106),
        .dl_detect_in(dl_detect_out),
        .origin(origin[106]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_106),
        .out_chan_dep_data(out_chan_dep_data_106),
        .token_out_vec(token_out_vec_106),
        .dl_detect_out(dl_in_vec[106]));

    assign proc_106_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_6_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_6_2_x0199_blk_n);
    assign proc_106_data_PIPO_blk[0] = 1'b0;
    assign proc_106_start_FIFO_blk[0] = 1'b0;
    assign proc_106_TLF_FIFO_blk[0] = 1'b0;
    assign proc_106_input_sync_blk[0] = 1'b0;
    assign proc_106_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_106[0] = dl_detect_out ? proc_dep_vld_vec_106_reg[0] : (proc_106_data_FIFO_blk[0] | proc_106_data_PIPO_blk[0] | proc_106_start_FIFO_blk[0] | proc_106_TLF_FIFO_blk[0] | proc_106_input_sync_blk[0] | proc_106_output_sync_blk[0]);
    assign proc_106_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_6_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_6_1_x0198_blk_n);
    assign proc_106_data_PIPO_blk[1] = 1'b0;
    assign proc_106_start_FIFO_blk[1] = 1'b0;
    assign proc_106_TLF_FIFO_blk[1] = 1'b0;
    assign proc_106_input_sync_blk[1] = 1'b0;
    assign proc_106_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_106[1] = dl_detect_out ? proc_dep_vld_vec_106_reg[1] : (proc_106_data_FIFO_blk[1] | proc_106_data_PIPO_blk[1] | proc_106_start_FIFO_blk[1] | proc_106_TLF_FIFO_blk[1] | proc_106_input_sync_blk[1] | proc_106_output_sync_blk[1]);
    assign proc_106_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_6_1_x0_U0.fifo_D_drain_PE_1_6_x0166_blk_n);
    assign proc_106_data_PIPO_blk[2] = 1'b0;
    assign proc_106_start_FIFO_blk[2] = 1'b0;
    assign proc_106_TLF_FIFO_blk[2] = 1'b0;
    assign proc_106_input_sync_blk[2] = 1'b0;
    assign proc_106_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_106[2] = dl_detect_out ? proc_dep_vld_vec_106_reg[2] : (proc_106_data_FIFO_blk[2] | proc_106_data_PIPO_blk[2] | proc_106_start_FIFO_blk[2] | proc_106_TLF_FIFO_blk[2] | proc_106_input_sync_blk[2] | proc_106_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_106_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_106_reg <= proc_dep_vld_vec_106;
        end
    end
    assign in_chan_dep_vld_vec_106[0] = dep_chan_vld_42_106;
    assign in_chan_dep_data_vec_106[243 : 0] = dep_chan_data_42_106;
    assign token_in_vec_106[0] = token_42_106;
    assign in_chan_dep_vld_vec_106[1] = dep_chan_vld_105_106;
    assign in_chan_dep_data_vec_106[487 : 244] = dep_chan_data_105_106;
    assign token_in_vec_106[1] = token_105_106;
    assign in_chan_dep_vld_vec_106[2] = dep_chan_vld_107_106;
    assign in_chan_dep_data_vec_106[731 : 488] = dep_chan_data_107_106;
    assign token_in_vec_106[2] = token_107_106;
    assign dep_chan_vld_106_105 = out_chan_dep_vld_vec_106[0];
    assign dep_chan_data_106_105 = out_chan_dep_data_106;
    assign token_106_105 = token_out_vec_106[0];
    assign dep_chan_vld_106_107 = out_chan_dep_vld_vec_106[1];
    assign dep_chan_data_106_107 = out_chan_dep_data_106;
    assign token_106_107 = token_out_vec_106[1];
    assign dep_chan_vld_106_42 = out_chan_dep_vld_vec_106[2];
    assign dep_chan_data_106_42 = out_chan_dep_data_106;
    assign token_106_42 = token_out_vec_106[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_6_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 107, 3, 3) top_hls_deadlock_detect_unit_107 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_107),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_107),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_107),
        .token_in_vec(token_in_vec_107),
        .dl_detect_in(dl_detect_out),
        .origin(origin[107]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_107),
        .out_chan_dep_data(out_chan_dep_data_107),
        .token_out_vec(token_out_vec_107),
        .dl_detect_out(dl_in_vec[107]));

    assign proc_107_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_6_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_6_1_x0198_blk_n);
    assign proc_107_data_PIPO_blk[0] = 1'b0;
    assign proc_107_start_FIFO_blk[0] = 1'b0;
    assign proc_107_TLF_FIFO_blk[0] = 1'b0;
    assign proc_107_input_sync_blk[0] = 1'b0;
    assign proc_107_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_107[0] = dl_detect_out ? proc_dep_vld_vec_107_reg[0] : (proc_107_data_FIFO_blk[0] | proc_107_data_PIPO_blk[0] | proc_107_start_FIFO_blk[0] | proc_107_TLF_FIFO_blk[0] | proc_107_input_sync_blk[0] | proc_107_output_sync_blk[0]);
    assign proc_107_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_6_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_6_0_x0197_blk_n);
    assign proc_107_data_PIPO_blk[1] = 1'b0;
    assign proc_107_start_FIFO_blk[1] = 1'b0;
    assign proc_107_TLF_FIFO_blk[1] = 1'b0;
    assign proc_107_input_sync_blk[1] = 1'b0;
    assign proc_107_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_107[1] = dl_detect_out ? proc_dep_vld_vec_107_reg[1] : (proc_107_data_FIFO_blk[1] | proc_107_data_PIPO_blk[1] | proc_107_start_FIFO_blk[1] | proc_107_TLF_FIFO_blk[1] | proc_107_input_sync_blk[1] | proc_107_output_sync_blk[1]);
    assign proc_107_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_6_0_x0_U0.fifo_D_drain_PE_0_6_x0165_blk_n);
    assign proc_107_data_PIPO_blk[2] = 1'b0;
    assign proc_107_start_FIFO_blk[2] = 1'b0;
    assign proc_107_TLF_FIFO_blk[2] = 1'b0;
    assign proc_107_input_sync_blk[2] = 1'b0;
    assign proc_107_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_107[2] = dl_detect_out ? proc_dep_vld_vec_107_reg[2] : (proc_107_data_FIFO_blk[2] | proc_107_data_PIPO_blk[2] | proc_107_start_FIFO_blk[2] | proc_107_TLF_FIFO_blk[2] | proc_107_input_sync_blk[2] | proc_107_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_107_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_107_reg <= proc_dep_vld_vec_107;
        end
    end
    assign in_chan_dep_vld_vec_107[0] = dep_chan_vld_34_107;
    assign in_chan_dep_data_vec_107[243 : 0] = dep_chan_data_34_107;
    assign token_in_vec_107[0] = token_34_107;
    assign in_chan_dep_vld_vec_107[1] = dep_chan_vld_106_107;
    assign in_chan_dep_data_vec_107[487 : 244] = dep_chan_data_106_107;
    assign token_in_vec_107[1] = token_106_107;
    assign in_chan_dep_vld_vec_107[2] = dep_chan_vld_113_107;
    assign in_chan_dep_data_vec_107[731 : 488] = dep_chan_data_113_107;
    assign token_in_vec_107[2] = token_113_107;
    assign dep_chan_vld_107_106 = out_chan_dep_vld_vec_107[0];
    assign dep_chan_data_107_106 = out_chan_dep_data_107;
    assign token_107_106 = token_out_vec_107[0];
    assign dep_chan_vld_107_113 = out_chan_dep_vld_vec_107[1];
    assign dep_chan_data_107_113 = out_chan_dep_data_107;
    assign token_107_113 = token_out_vec_107[1];
    assign dep_chan_vld_107_34 = out_chan_dep_vld_vec_107[2];
    assign dep_chan_data_107_34 = out_chan_dep_data_107;
    assign token_107_34 = token_out_vec_107[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_7_x0_U0
    top_hls_deadlock_detect_unit #(244, 108, 2, 2) top_hls_deadlock_detect_unit_108 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_108),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_108),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_108),
        .token_in_vec(token_in_vec_108),
        .dl_detect_in(dl_detect_out),
        .origin(origin[108]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_108),
        .out_chan_dep_data(out_chan_dep_data_108),
        .token_out_vec(token_out_vec_108),
        .dl_detect_out(dl_in_vec[108]));

    assign proc_108_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_7_x0_U0.fifo_D_drain_D_drain_IO_L1_out_7_3_x0204_blk_n);
    assign proc_108_data_PIPO_blk[0] = 1'b0;
    assign proc_108_start_FIFO_blk[0] = 1'b0;
    assign proc_108_TLF_FIFO_blk[0] = 1'b0;
    assign proc_108_input_sync_blk[0] = 1'b0;
    assign proc_108_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_108[0] = dl_detect_out ? proc_dep_vld_vec_108_reg[0] : (proc_108_data_FIFO_blk[0] | proc_108_data_PIPO_blk[0] | proc_108_start_FIFO_blk[0] | proc_108_TLF_FIFO_blk[0] | proc_108_input_sync_blk[0] | proc_108_output_sync_blk[0]);
    assign proc_108_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_boundary_wrapper_7_x0_U0.fifo_D_drain_PE_3_7_x0172_blk_n);
    assign proc_108_data_PIPO_blk[1] = 1'b0;
    assign proc_108_start_FIFO_blk[1] = 1'b0;
    assign proc_108_TLF_FIFO_blk[1] = 1'b0;
    assign proc_108_input_sync_blk[1] = 1'b0;
    assign proc_108_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_108[1] = dl_detect_out ? proc_dep_vld_vec_108_reg[1] : (proc_108_data_FIFO_blk[1] | proc_108_data_PIPO_blk[1] | proc_108_start_FIFO_blk[1] | proc_108_TLF_FIFO_blk[1] | proc_108_input_sync_blk[1] | proc_108_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_108_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_108_reg <= proc_dep_vld_vec_108;
        end
    end
    assign in_chan_dep_vld_vec_108[0] = dep_chan_vld_59_108;
    assign in_chan_dep_data_vec_108[243 : 0] = dep_chan_data_59_108;
    assign token_in_vec_108[0] = token_59_108;
    assign in_chan_dep_vld_vec_108[1] = dep_chan_vld_109_108;
    assign in_chan_dep_data_vec_108[487 : 244] = dep_chan_data_109_108;
    assign token_in_vec_108[1] = token_109_108;
    assign dep_chan_vld_108_109 = out_chan_dep_vld_vec_108[0];
    assign dep_chan_data_108_109 = out_chan_dep_data_108;
    assign token_108_109 = token_out_vec_108[0];
    assign dep_chan_vld_108_59 = out_chan_dep_vld_vec_108[1];
    assign dep_chan_data_108_59 = out_chan_dep_data_108;
    assign token_108_59 = token_out_vec_108[1];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_7_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 109, 3, 3) top_hls_deadlock_detect_unit_109 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_109),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_109),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_109),
        .token_in_vec(token_in_vec_109),
        .dl_detect_in(dl_detect_out),
        .origin(origin[109]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_109),
        .out_chan_dep_data(out_chan_dep_data_109),
        .token_out_vec(token_out_vec_109),
        .dl_detect_out(dl_in_vec[109]));

    assign proc_109_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_7_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_7_3_x0204_blk_n);
    assign proc_109_data_PIPO_blk[0] = 1'b0;
    assign proc_109_start_FIFO_blk[0] = 1'b0;
    assign proc_109_TLF_FIFO_blk[0] = 1'b0;
    assign proc_109_input_sync_blk[0] = 1'b0;
    assign proc_109_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_109[0] = dl_detect_out ? proc_dep_vld_vec_109_reg[0] : (proc_109_data_FIFO_blk[0] | proc_109_data_PIPO_blk[0] | proc_109_start_FIFO_blk[0] | proc_109_TLF_FIFO_blk[0] | proc_109_input_sync_blk[0] | proc_109_output_sync_blk[0]);
    assign proc_109_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_7_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_blk_n);
    assign proc_109_data_PIPO_blk[1] = 1'b0;
    assign proc_109_start_FIFO_blk[1] = 1'b0;
    assign proc_109_TLF_FIFO_blk[1] = 1'b0;
    assign proc_109_input_sync_blk[1] = 1'b0;
    assign proc_109_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_109[1] = dl_detect_out ? proc_dep_vld_vec_109_reg[1] : (proc_109_data_FIFO_blk[1] | proc_109_data_PIPO_blk[1] | proc_109_start_FIFO_blk[1] | proc_109_TLF_FIFO_blk[1] | proc_109_input_sync_blk[1] | proc_109_output_sync_blk[1]);
    assign proc_109_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_7_2_x0_U0.fifo_D_drain_PE_2_7_x0171_blk_n);
    assign proc_109_data_PIPO_blk[2] = 1'b0;
    assign proc_109_start_FIFO_blk[2] = 1'b0;
    assign proc_109_TLF_FIFO_blk[2] = 1'b0;
    assign proc_109_input_sync_blk[2] = 1'b0;
    assign proc_109_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_109[2] = dl_detect_out ? proc_dep_vld_vec_109_reg[2] : (proc_109_data_FIFO_blk[2] | proc_109_data_PIPO_blk[2] | proc_109_start_FIFO_blk[2] | proc_109_TLF_FIFO_blk[2] | proc_109_input_sync_blk[2] | proc_109_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_109_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_109_reg <= proc_dep_vld_vec_109;
        end
    end
    assign in_chan_dep_vld_vec_109[0] = dep_chan_vld_51_109;
    assign in_chan_dep_data_vec_109[243 : 0] = dep_chan_data_51_109;
    assign token_in_vec_109[0] = token_51_109;
    assign in_chan_dep_vld_vec_109[1] = dep_chan_vld_108_109;
    assign in_chan_dep_data_vec_109[487 : 244] = dep_chan_data_108_109;
    assign token_in_vec_109[1] = token_108_109;
    assign in_chan_dep_vld_vec_109[2] = dep_chan_vld_110_109;
    assign in_chan_dep_data_vec_109[731 : 488] = dep_chan_data_110_109;
    assign token_in_vec_109[2] = token_110_109;
    assign dep_chan_vld_109_108 = out_chan_dep_vld_vec_109[0];
    assign dep_chan_data_109_108 = out_chan_dep_data_109;
    assign token_109_108 = token_out_vec_109[0];
    assign dep_chan_vld_109_110 = out_chan_dep_vld_vec_109[1];
    assign dep_chan_data_109_110 = out_chan_dep_data_109;
    assign token_109_110 = token_out_vec_109[1];
    assign dep_chan_vld_109_51 = out_chan_dep_vld_vec_109[2];
    assign dep_chan_data_109_51 = out_chan_dep_data_109;
    assign token_109_51 = token_out_vec_109[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_7_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 110, 3, 3) top_hls_deadlock_detect_unit_110 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_110),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_110),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_110),
        .token_in_vec(token_in_vec_110),
        .dl_detect_in(dl_detect_out),
        .origin(origin[110]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_110),
        .out_chan_dep_data(out_chan_dep_data_110),
        .token_out_vec(token_out_vec_110),
        .dl_detect_out(dl_in_vec[110]));

    assign proc_110_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_7_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_7_2_x0203_blk_n);
    assign proc_110_data_PIPO_blk[0] = 1'b0;
    assign proc_110_start_FIFO_blk[0] = 1'b0;
    assign proc_110_TLF_FIFO_blk[0] = 1'b0;
    assign proc_110_input_sync_blk[0] = 1'b0;
    assign proc_110_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_110[0] = dl_detect_out ? proc_dep_vld_vec_110_reg[0] : (proc_110_data_FIFO_blk[0] | proc_110_data_PIPO_blk[0] | proc_110_start_FIFO_blk[0] | proc_110_TLF_FIFO_blk[0] | proc_110_input_sync_blk[0] | proc_110_output_sync_blk[0]);
    assign proc_110_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_7_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_7_1_x0202_blk_n);
    assign proc_110_data_PIPO_blk[1] = 1'b0;
    assign proc_110_start_FIFO_blk[1] = 1'b0;
    assign proc_110_TLF_FIFO_blk[1] = 1'b0;
    assign proc_110_input_sync_blk[1] = 1'b0;
    assign proc_110_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_110[1] = dl_detect_out ? proc_dep_vld_vec_110_reg[1] : (proc_110_data_FIFO_blk[1] | proc_110_data_PIPO_blk[1] | proc_110_start_FIFO_blk[1] | proc_110_TLF_FIFO_blk[1] | proc_110_input_sync_blk[1] | proc_110_output_sync_blk[1]);
    assign proc_110_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_7_1_x0_U0.fifo_D_drain_PE_1_7_x0170_blk_n);
    assign proc_110_data_PIPO_blk[2] = 1'b0;
    assign proc_110_start_FIFO_blk[2] = 1'b0;
    assign proc_110_TLF_FIFO_blk[2] = 1'b0;
    assign proc_110_input_sync_blk[2] = 1'b0;
    assign proc_110_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_110[2] = dl_detect_out ? proc_dep_vld_vec_110_reg[2] : (proc_110_data_FIFO_blk[2] | proc_110_data_PIPO_blk[2] | proc_110_start_FIFO_blk[2] | proc_110_TLF_FIFO_blk[2] | proc_110_input_sync_blk[2] | proc_110_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_110_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_110_reg <= proc_dep_vld_vec_110;
        end
    end
    assign in_chan_dep_vld_vec_110[0] = dep_chan_vld_43_110;
    assign in_chan_dep_data_vec_110[243 : 0] = dep_chan_data_43_110;
    assign token_in_vec_110[0] = token_43_110;
    assign in_chan_dep_vld_vec_110[1] = dep_chan_vld_109_110;
    assign in_chan_dep_data_vec_110[487 : 244] = dep_chan_data_109_110;
    assign token_in_vec_110[1] = token_109_110;
    assign in_chan_dep_vld_vec_110[2] = dep_chan_vld_111_110;
    assign in_chan_dep_data_vec_110[731 : 488] = dep_chan_data_111_110;
    assign token_in_vec_110[2] = token_111_110;
    assign dep_chan_vld_110_109 = out_chan_dep_vld_vec_110[0];
    assign dep_chan_data_110_109 = out_chan_dep_data_110;
    assign token_110_109 = token_out_vec_110[0];
    assign dep_chan_vld_110_111 = out_chan_dep_vld_vec_110[1];
    assign dep_chan_data_110_111 = out_chan_dep_data_110;
    assign token_110_111 = token_out_vec_110[1];
    assign dep_chan_vld_110_43 = out_chan_dep_vld_vec_110[2];
    assign dep_chan_data_110_43 = out_chan_dep_data_110;
    assign token_110_43 = token_out_vec_110[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_7_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 111, 3, 3) top_hls_deadlock_detect_unit_111 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_111),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_111),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_111),
        .token_in_vec(token_in_vec_111),
        .dl_detect_in(dl_detect_out),
        .origin(origin[111]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_111),
        .out_chan_dep_data(out_chan_dep_data_111),
        .token_out_vec(token_out_vec_111),
        .dl_detect_out(dl_in_vec[111]));

    assign proc_111_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_7_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_7_1_x0202_blk_n);
    assign proc_111_data_PIPO_blk[0] = 1'b0;
    assign proc_111_start_FIFO_blk[0] = 1'b0;
    assign proc_111_TLF_FIFO_blk[0] = 1'b0;
    assign proc_111_input_sync_blk[0] = 1'b0;
    assign proc_111_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_111[0] = dl_detect_out ? proc_dep_vld_vec_111_reg[0] : (proc_111_data_FIFO_blk[0] | proc_111_data_PIPO_blk[0] | proc_111_start_FIFO_blk[0] | proc_111_TLF_FIFO_blk[0] | proc_111_input_sync_blk[0] | proc_111_output_sync_blk[0]);
    assign proc_111_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_7_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_7_0_x0201_blk_n);
    assign proc_111_data_PIPO_blk[1] = 1'b0;
    assign proc_111_start_FIFO_blk[1] = 1'b0;
    assign proc_111_TLF_FIFO_blk[1] = 1'b0;
    assign proc_111_input_sync_blk[1] = 1'b0;
    assign proc_111_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_111[1] = dl_detect_out ? proc_dep_vld_vec_111_reg[1] : (proc_111_data_FIFO_blk[1] | proc_111_data_PIPO_blk[1] | proc_111_start_FIFO_blk[1] | proc_111_TLF_FIFO_blk[1] | proc_111_input_sync_blk[1] | proc_111_output_sync_blk[1]);
    assign proc_111_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L1_out_wrapper_7_0_x0_U0.fifo_D_drain_PE_0_7_x0169_blk_n);
    assign proc_111_data_PIPO_blk[2] = 1'b0;
    assign proc_111_start_FIFO_blk[2] = 1'b0;
    assign proc_111_TLF_FIFO_blk[2] = 1'b0;
    assign proc_111_input_sync_blk[2] = 1'b0;
    assign proc_111_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_111[2] = dl_detect_out ? proc_dep_vld_vec_111_reg[2] : (proc_111_data_FIFO_blk[2] | proc_111_data_PIPO_blk[2] | proc_111_start_FIFO_blk[2] | proc_111_TLF_FIFO_blk[2] | proc_111_input_sync_blk[2] | proc_111_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_111_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_111_reg <= proc_dep_vld_vec_111;
        end
    end
    assign in_chan_dep_vld_vec_111[0] = dep_chan_vld_35_111;
    assign in_chan_dep_data_vec_111[243 : 0] = dep_chan_data_35_111;
    assign token_in_vec_111[0] = token_35_111;
    assign in_chan_dep_vld_vec_111[1] = dep_chan_vld_110_111;
    assign in_chan_dep_data_vec_111[487 : 244] = dep_chan_data_110_111;
    assign token_in_vec_111[1] = token_110_111;
    assign in_chan_dep_vld_vec_111[2] = dep_chan_vld_112_111;
    assign in_chan_dep_data_vec_111[731 : 488] = dep_chan_data_112_111;
    assign token_in_vec_111[2] = token_112_111;
    assign dep_chan_vld_111_110 = out_chan_dep_vld_vec_111[0];
    assign dep_chan_data_111_110 = out_chan_dep_data_111;
    assign token_111_110 = token_out_vec_111[0];
    assign dep_chan_vld_111_112 = out_chan_dep_vld_vec_111[1];
    assign dep_chan_data_111_112 = out_chan_dep_data_111;
    assign token_111_112 = token_out_vec_111[1];
    assign dep_chan_vld_111_35 = out_chan_dep_vld_vec_111[2];
    assign dep_chan_data_111_35 = out_chan_dep_data_111;
    assign token_111_35 = token_out_vec_111[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L2_out_boundary_x0_U0
    top_hls_deadlock_detect_unit #(244, 112, 2, 2) top_hls_deadlock_detect_unit_112 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_112),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_112),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_112),
        .token_in_vec(token_in_vec_112),
        .dl_detect_in(dl_detect_out),
        .origin(origin[112]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_112),
        .out_chan_dep_data(out_chan_dep_data_112),
        .token_out_vec(token_out_vec_112),
        .dl_detect_out(dl_in_vec[112]));

    assign proc_112_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_boundary_x0_U0.fifo_D_drain_D_drain_IO_L2_out_7_x0212_blk_n);
    assign proc_112_data_PIPO_blk[0] = 1'b0;
    assign proc_112_start_FIFO_blk[0] = 1'b0;
    assign proc_112_TLF_FIFO_blk[0] = 1'b0;
    assign proc_112_input_sync_blk[0] = 1'b0;
    assign proc_112_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_112[0] = dl_detect_out ? proc_dep_vld_vec_112_reg[0] : (proc_112_data_FIFO_blk[0] | proc_112_data_PIPO_blk[0] | proc_112_start_FIFO_blk[0] | proc_112_TLF_FIFO_blk[0] | proc_112_input_sync_blk[0] | proc_112_output_sync_blk[0]);
    assign proc_112_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_boundary_x0_U0.fifo_D_drain_D_drain_IO_L1_out_7_0_x0201_blk_n);
    assign proc_112_data_PIPO_blk[1] = 1'b0;
    assign proc_112_start_FIFO_blk[1] = 1'b0;
    assign proc_112_TLF_FIFO_blk[1] = 1'b0;
    assign proc_112_input_sync_blk[1] = 1'b0;
    assign proc_112_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_112[1] = dl_detect_out ? proc_dep_vld_vec_112_reg[1] : (proc_112_data_FIFO_blk[1] | proc_112_data_PIPO_blk[1] | proc_112_start_FIFO_blk[1] | proc_112_TLF_FIFO_blk[1] | proc_112_input_sync_blk[1] | proc_112_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_112_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_112_reg <= proc_dep_vld_vec_112;
        end
    end
    assign in_chan_dep_vld_vec_112[0] = dep_chan_vld_111_112;
    assign in_chan_dep_data_vec_112[243 : 0] = dep_chan_data_111_112;
    assign token_in_vec_112[0] = token_111_112;
    assign in_chan_dep_vld_vec_112[1] = dep_chan_vld_113_112;
    assign in_chan_dep_data_vec_112[487 : 244] = dep_chan_data_113_112;
    assign token_in_vec_112[1] = token_113_112;
    assign dep_chan_vld_112_113 = out_chan_dep_vld_vec_112[0];
    assign dep_chan_data_112_113 = out_chan_dep_data_112;
    assign token_112_113 = token_out_vec_112[0];
    assign dep_chan_vld_112_111 = out_chan_dep_vld_vec_112[1];
    assign dep_chan_data_112_111 = out_chan_dep_data_112;
    assign token_112_111 = token_out_vec_112[1];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L2_out_6_x0_U0
    top_hls_deadlock_detect_unit #(244, 113, 3, 3) top_hls_deadlock_detect_unit_113 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_113),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_113),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_113),
        .token_in_vec(token_in_vec_113),
        .dl_detect_in(dl_detect_out),
        .origin(origin[113]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_113),
        .out_chan_dep_data(out_chan_dep_data_113),
        .token_out_vec(token_out_vec_113),
        .dl_detect_out(dl_in_vec[113]));

    assign proc_113_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_6_x0_U0.fifo_D_drain_D_drain_IO_L2_out_7_x0212_blk_n);
    assign proc_113_data_PIPO_blk[0] = 1'b0;
    assign proc_113_start_FIFO_blk[0] = 1'b0;
    assign proc_113_TLF_FIFO_blk[0] = 1'b0;
    assign proc_113_input_sync_blk[0] = 1'b0;
    assign proc_113_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_113[0] = dl_detect_out ? proc_dep_vld_vec_113_reg[0] : (proc_113_data_FIFO_blk[0] | proc_113_data_PIPO_blk[0] | proc_113_start_FIFO_blk[0] | proc_113_TLF_FIFO_blk[0] | proc_113_input_sync_blk[0] | proc_113_output_sync_blk[0]);
    assign proc_113_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_6_x0_U0.fifo_D_drain_D_drain_IO_L2_out_6_x0211_blk_n);
    assign proc_113_data_PIPO_blk[1] = 1'b0;
    assign proc_113_start_FIFO_blk[1] = 1'b0;
    assign proc_113_TLF_FIFO_blk[1] = 1'b0;
    assign proc_113_input_sync_blk[1] = 1'b0;
    assign proc_113_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_113[1] = dl_detect_out ? proc_dep_vld_vec_113_reg[1] : (proc_113_data_FIFO_blk[1] | proc_113_data_PIPO_blk[1] | proc_113_start_FIFO_blk[1] | proc_113_TLF_FIFO_blk[1] | proc_113_input_sync_blk[1] | proc_113_output_sync_blk[1]);
    assign proc_113_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_6_x0_U0.fifo_D_drain_D_drain_IO_L1_out_6_0_x0197_blk_n);
    assign proc_113_data_PIPO_blk[2] = 1'b0;
    assign proc_113_start_FIFO_blk[2] = 1'b0;
    assign proc_113_TLF_FIFO_blk[2] = 1'b0;
    assign proc_113_input_sync_blk[2] = 1'b0;
    assign proc_113_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_113[2] = dl_detect_out ? proc_dep_vld_vec_113_reg[2] : (proc_113_data_FIFO_blk[2] | proc_113_data_PIPO_blk[2] | proc_113_start_FIFO_blk[2] | proc_113_TLF_FIFO_blk[2] | proc_113_input_sync_blk[2] | proc_113_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_113_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_113_reg <= proc_dep_vld_vec_113;
        end
    end
    assign in_chan_dep_vld_vec_113[0] = dep_chan_vld_107_113;
    assign in_chan_dep_data_vec_113[243 : 0] = dep_chan_data_107_113;
    assign token_in_vec_113[0] = token_107_113;
    assign in_chan_dep_vld_vec_113[1] = dep_chan_vld_112_113;
    assign in_chan_dep_data_vec_113[487 : 244] = dep_chan_data_112_113;
    assign token_in_vec_113[1] = token_112_113;
    assign in_chan_dep_vld_vec_113[2] = dep_chan_vld_114_113;
    assign in_chan_dep_data_vec_113[731 : 488] = dep_chan_data_114_113;
    assign token_in_vec_113[2] = token_114_113;
    assign dep_chan_vld_113_112 = out_chan_dep_vld_vec_113[0];
    assign dep_chan_data_113_112 = out_chan_dep_data_113;
    assign token_113_112 = token_out_vec_113[0];
    assign dep_chan_vld_113_114 = out_chan_dep_vld_vec_113[1];
    assign dep_chan_data_113_114 = out_chan_dep_data_113;
    assign token_113_114 = token_out_vec_113[1];
    assign dep_chan_vld_113_107 = out_chan_dep_vld_vec_113[2];
    assign dep_chan_data_113_107 = out_chan_dep_data_113;
    assign token_113_107 = token_out_vec_113[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L2_out_5_x0_U0
    top_hls_deadlock_detect_unit #(244, 114, 3, 3) top_hls_deadlock_detect_unit_114 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_114),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_114),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_114),
        .token_in_vec(token_in_vec_114),
        .dl_detect_in(dl_detect_out),
        .origin(origin[114]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_114),
        .out_chan_dep_data(out_chan_dep_data_114),
        .token_out_vec(token_out_vec_114),
        .dl_detect_out(dl_in_vec[114]));

    assign proc_114_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_5_x0_U0.fifo_D_drain_D_drain_IO_L2_out_6_x0211_blk_n);
    assign proc_114_data_PIPO_blk[0] = 1'b0;
    assign proc_114_start_FIFO_blk[0] = 1'b0;
    assign proc_114_TLF_FIFO_blk[0] = 1'b0;
    assign proc_114_input_sync_blk[0] = 1'b0;
    assign proc_114_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_114[0] = dl_detect_out ? proc_dep_vld_vec_114_reg[0] : (proc_114_data_FIFO_blk[0] | proc_114_data_PIPO_blk[0] | proc_114_start_FIFO_blk[0] | proc_114_TLF_FIFO_blk[0] | proc_114_input_sync_blk[0] | proc_114_output_sync_blk[0]);
    assign proc_114_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_5_x0_U0.fifo_D_drain_D_drain_IO_L2_out_5_x0210_blk_n);
    assign proc_114_data_PIPO_blk[1] = 1'b0;
    assign proc_114_start_FIFO_blk[1] = 1'b0;
    assign proc_114_TLF_FIFO_blk[1] = 1'b0;
    assign proc_114_input_sync_blk[1] = 1'b0;
    assign proc_114_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_114[1] = dl_detect_out ? proc_dep_vld_vec_114_reg[1] : (proc_114_data_FIFO_blk[1] | proc_114_data_PIPO_blk[1] | proc_114_start_FIFO_blk[1] | proc_114_TLF_FIFO_blk[1] | proc_114_input_sync_blk[1] | proc_114_output_sync_blk[1]);
    assign proc_114_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_5_x0_U0.fifo_D_drain_D_drain_IO_L1_out_5_0_x0193_blk_n);
    assign proc_114_data_PIPO_blk[2] = 1'b0;
    assign proc_114_start_FIFO_blk[2] = 1'b0;
    assign proc_114_TLF_FIFO_blk[2] = 1'b0;
    assign proc_114_input_sync_blk[2] = 1'b0;
    assign proc_114_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_114[2] = dl_detect_out ? proc_dep_vld_vec_114_reg[2] : (proc_114_data_FIFO_blk[2] | proc_114_data_PIPO_blk[2] | proc_114_start_FIFO_blk[2] | proc_114_TLF_FIFO_blk[2] | proc_114_input_sync_blk[2] | proc_114_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_114_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_114_reg <= proc_dep_vld_vec_114;
        end
    end
    assign in_chan_dep_vld_vec_114[0] = dep_chan_vld_103_114;
    assign in_chan_dep_data_vec_114[243 : 0] = dep_chan_data_103_114;
    assign token_in_vec_114[0] = token_103_114;
    assign in_chan_dep_vld_vec_114[1] = dep_chan_vld_113_114;
    assign in_chan_dep_data_vec_114[487 : 244] = dep_chan_data_113_114;
    assign token_in_vec_114[1] = token_113_114;
    assign in_chan_dep_vld_vec_114[2] = dep_chan_vld_115_114;
    assign in_chan_dep_data_vec_114[731 : 488] = dep_chan_data_115_114;
    assign token_in_vec_114[2] = token_115_114;
    assign dep_chan_vld_114_113 = out_chan_dep_vld_vec_114[0];
    assign dep_chan_data_114_113 = out_chan_dep_data_114;
    assign token_114_113 = token_out_vec_114[0];
    assign dep_chan_vld_114_115 = out_chan_dep_vld_vec_114[1];
    assign dep_chan_data_114_115 = out_chan_dep_data_114;
    assign token_114_115 = token_out_vec_114[1];
    assign dep_chan_vld_114_103 = out_chan_dep_vld_vec_114[2];
    assign dep_chan_data_114_103 = out_chan_dep_data_114;
    assign token_114_103 = token_out_vec_114[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L2_out_4_x0_U0
    top_hls_deadlock_detect_unit #(244, 115, 3, 3) top_hls_deadlock_detect_unit_115 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_115),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_115),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_115),
        .token_in_vec(token_in_vec_115),
        .dl_detect_in(dl_detect_out),
        .origin(origin[115]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_115),
        .out_chan_dep_data(out_chan_dep_data_115),
        .token_out_vec(token_out_vec_115),
        .dl_detect_out(dl_in_vec[115]));

    assign proc_115_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_4_x0_U0.fifo_D_drain_D_drain_IO_L2_out_5_x0210_blk_n);
    assign proc_115_data_PIPO_blk[0] = 1'b0;
    assign proc_115_start_FIFO_blk[0] = 1'b0;
    assign proc_115_TLF_FIFO_blk[0] = 1'b0;
    assign proc_115_input_sync_blk[0] = 1'b0;
    assign proc_115_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_115[0] = dl_detect_out ? proc_dep_vld_vec_115_reg[0] : (proc_115_data_FIFO_blk[0] | proc_115_data_PIPO_blk[0] | proc_115_start_FIFO_blk[0] | proc_115_TLF_FIFO_blk[0] | proc_115_input_sync_blk[0] | proc_115_output_sync_blk[0]);
    assign proc_115_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_4_x0_U0.fifo_D_drain_D_drain_IO_L2_out_4_x0209_blk_n);
    assign proc_115_data_PIPO_blk[1] = 1'b0;
    assign proc_115_start_FIFO_blk[1] = 1'b0;
    assign proc_115_TLF_FIFO_blk[1] = 1'b0;
    assign proc_115_input_sync_blk[1] = 1'b0;
    assign proc_115_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_115[1] = dl_detect_out ? proc_dep_vld_vec_115_reg[1] : (proc_115_data_FIFO_blk[1] | proc_115_data_PIPO_blk[1] | proc_115_start_FIFO_blk[1] | proc_115_TLF_FIFO_blk[1] | proc_115_input_sync_blk[1] | proc_115_output_sync_blk[1]);
    assign proc_115_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_4_x0_U0.fifo_D_drain_D_drain_IO_L1_out_4_0_x0189_blk_n);
    assign proc_115_data_PIPO_blk[2] = 1'b0;
    assign proc_115_start_FIFO_blk[2] = 1'b0;
    assign proc_115_TLF_FIFO_blk[2] = 1'b0;
    assign proc_115_input_sync_blk[2] = 1'b0;
    assign proc_115_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_115[2] = dl_detect_out ? proc_dep_vld_vec_115_reg[2] : (proc_115_data_FIFO_blk[2] | proc_115_data_PIPO_blk[2] | proc_115_start_FIFO_blk[2] | proc_115_TLF_FIFO_blk[2] | proc_115_input_sync_blk[2] | proc_115_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_115_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_115_reg <= proc_dep_vld_vec_115;
        end
    end
    assign in_chan_dep_vld_vec_115[0] = dep_chan_vld_99_115;
    assign in_chan_dep_data_vec_115[243 : 0] = dep_chan_data_99_115;
    assign token_in_vec_115[0] = token_99_115;
    assign in_chan_dep_vld_vec_115[1] = dep_chan_vld_114_115;
    assign in_chan_dep_data_vec_115[487 : 244] = dep_chan_data_114_115;
    assign token_in_vec_115[1] = token_114_115;
    assign in_chan_dep_vld_vec_115[2] = dep_chan_vld_116_115;
    assign in_chan_dep_data_vec_115[731 : 488] = dep_chan_data_116_115;
    assign token_in_vec_115[2] = token_116_115;
    assign dep_chan_vld_115_114 = out_chan_dep_vld_vec_115[0];
    assign dep_chan_data_115_114 = out_chan_dep_data_115;
    assign token_115_114 = token_out_vec_115[0];
    assign dep_chan_vld_115_116 = out_chan_dep_vld_vec_115[1];
    assign dep_chan_data_115_116 = out_chan_dep_data_115;
    assign token_115_116 = token_out_vec_115[1];
    assign dep_chan_vld_115_99 = out_chan_dep_vld_vec_115[2];
    assign dep_chan_data_115_99 = out_chan_dep_data_115;
    assign token_115_99 = token_out_vec_115[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L2_out_3_x0_U0
    top_hls_deadlock_detect_unit #(244, 116, 3, 3) top_hls_deadlock_detect_unit_116 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_116),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_116),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_116),
        .token_in_vec(token_in_vec_116),
        .dl_detect_in(dl_detect_out),
        .origin(origin[116]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_116),
        .out_chan_dep_data(out_chan_dep_data_116),
        .token_out_vec(token_out_vec_116),
        .dl_detect_out(dl_in_vec[116]));

    assign proc_116_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_3_x0_U0.fifo_D_drain_D_drain_IO_L2_out_4_x0209_blk_n);
    assign proc_116_data_PIPO_blk[0] = 1'b0;
    assign proc_116_start_FIFO_blk[0] = 1'b0;
    assign proc_116_TLF_FIFO_blk[0] = 1'b0;
    assign proc_116_input_sync_blk[0] = 1'b0;
    assign proc_116_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_116[0] = dl_detect_out ? proc_dep_vld_vec_116_reg[0] : (proc_116_data_FIFO_blk[0] | proc_116_data_PIPO_blk[0] | proc_116_start_FIFO_blk[0] | proc_116_TLF_FIFO_blk[0] | proc_116_input_sync_blk[0] | proc_116_output_sync_blk[0]);
    assign proc_116_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_3_x0_U0.fifo_D_drain_D_drain_IO_L2_out_3_x0208_blk_n);
    assign proc_116_data_PIPO_blk[1] = 1'b0;
    assign proc_116_start_FIFO_blk[1] = 1'b0;
    assign proc_116_TLF_FIFO_blk[1] = 1'b0;
    assign proc_116_input_sync_blk[1] = 1'b0;
    assign proc_116_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_116[1] = dl_detect_out ? proc_dep_vld_vec_116_reg[1] : (proc_116_data_FIFO_blk[1] | proc_116_data_PIPO_blk[1] | proc_116_start_FIFO_blk[1] | proc_116_TLF_FIFO_blk[1] | proc_116_input_sync_blk[1] | proc_116_output_sync_blk[1]);
    assign proc_116_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_3_x0_U0.fifo_D_drain_D_drain_IO_L1_out_3_0_x0185_blk_n);
    assign proc_116_data_PIPO_blk[2] = 1'b0;
    assign proc_116_start_FIFO_blk[2] = 1'b0;
    assign proc_116_TLF_FIFO_blk[2] = 1'b0;
    assign proc_116_input_sync_blk[2] = 1'b0;
    assign proc_116_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_116[2] = dl_detect_out ? proc_dep_vld_vec_116_reg[2] : (proc_116_data_FIFO_blk[2] | proc_116_data_PIPO_blk[2] | proc_116_start_FIFO_blk[2] | proc_116_TLF_FIFO_blk[2] | proc_116_input_sync_blk[2] | proc_116_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_116_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_116_reg <= proc_dep_vld_vec_116;
        end
    end
    assign in_chan_dep_vld_vec_116[0] = dep_chan_vld_95_116;
    assign in_chan_dep_data_vec_116[243 : 0] = dep_chan_data_95_116;
    assign token_in_vec_116[0] = token_95_116;
    assign in_chan_dep_vld_vec_116[1] = dep_chan_vld_115_116;
    assign in_chan_dep_data_vec_116[487 : 244] = dep_chan_data_115_116;
    assign token_in_vec_116[1] = token_115_116;
    assign in_chan_dep_vld_vec_116[2] = dep_chan_vld_117_116;
    assign in_chan_dep_data_vec_116[731 : 488] = dep_chan_data_117_116;
    assign token_in_vec_116[2] = token_117_116;
    assign dep_chan_vld_116_115 = out_chan_dep_vld_vec_116[0];
    assign dep_chan_data_116_115 = out_chan_dep_data_116;
    assign token_116_115 = token_out_vec_116[0];
    assign dep_chan_vld_116_117 = out_chan_dep_vld_vec_116[1];
    assign dep_chan_data_116_117 = out_chan_dep_data_116;
    assign token_116_117 = token_out_vec_116[1];
    assign dep_chan_vld_116_95 = out_chan_dep_vld_vec_116[2];
    assign dep_chan_data_116_95 = out_chan_dep_data_116;
    assign token_116_95 = token_out_vec_116[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L2_out_2_x0_U0
    top_hls_deadlock_detect_unit #(244, 117, 3, 3) top_hls_deadlock_detect_unit_117 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_117),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_117),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_117),
        .token_in_vec(token_in_vec_117),
        .dl_detect_in(dl_detect_out),
        .origin(origin[117]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_117),
        .out_chan_dep_data(out_chan_dep_data_117),
        .token_out_vec(token_out_vec_117),
        .dl_detect_out(dl_in_vec[117]));

    assign proc_117_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_2_x0_U0.fifo_D_drain_D_drain_IO_L2_out_3_x0208_blk_n);
    assign proc_117_data_PIPO_blk[0] = 1'b0;
    assign proc_117_start_FIFO_blk[0] = 1'b0;
    assign proc_117_TLF_FIFO_blk[0] = 1'b0;
    assign proc_117_input_sync_blk[0] = 1'b0;
    assign proc_117_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_117[0] = dl_detect_out ? proc_dep_vld_vec_117_reg[0] : (proc_117_data_FIFO_blk[0] | proc_117_data_PIPO_blk[0] | proc_117_start_FIFO_blk[0] | proc_117_TLF_FIFO_blk[0] | proc_117_input_sync_blk[0] | proc_117_output_sync_blk[0]);
    assign proc_117_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_2_x0_U0.fifo_D_drain_D_drain_IO_L2_out_2_x0207_blk_n);
    assign proc_117_data_PIPO_blk[1] = 1'b0;
    assign proc_117_start_FIFO_blk[1] = 1'b0;
    assign proc_117_TLF_FIFO_blk[1] = 1'b0;
    assign proc_117_input_sync_blk[1] = 1'b0;
    assign proc_117_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_117[1] = dl_detect_out ? proc_dep_vld_vec_117_reg[1] : (proc_117_data_FIFO_blk[1] | proc_117_data_PIPO_blk[1] | proc_117_start_FIFO_blk[1] | proc_117_TLF_FIFO_blk[1] | proc_117_input_sync_blk[1] | proc_117_output_sync_blk[1]);
    assign proc_117_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_2_x0_U0.fifo_D_drain_D_drain_IO_L1_out_2_0_x0181_blk_n);
    assign proc_117_data_PIPO_blk[2] = 1'b0;
    assign proc_117_start_FIFO_blk[2] = 1'b0;
    assign proc_117_TLF_FIFO_blk[2] = 1'b0;
    assign proc_117_input_sync_blk[2] = 1'b0;
    assign proc_117_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_117[2] = dl_detect_out ? proc_dep_vld_vec_117_reg[2] : (proc_117_data_FIFO_blk[2] | proc_117_data_PIPO_blk[2] | proc_117_start_FIFO_blk[2] | proc_117_TLF_FIFO_blk[2] | proc_117_input_sync_blk[2] | proc_117_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_117_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_117_reg <= proc_dep_vld_vec_117;
        end
    end
    assign in_chan_dep_vld_vec_117[0] = dep_chan_vld_91_117;
    assign in_chan_dep_data_vec_117[243 : 0] = dep_chan_data_91_117;
    assign token_in_vec_117[0] = token_91_117;
    assign in_chan_dep_vld_vec_117[1] = dep_chan_vld_116_117;
    assign in_chan_dep_data_vec_117[487 : 244] = dep_chan_data_116_117;
    assign token_in_vec_117[1] = token_116_117;
    assign in_chan_dep_vld_vec_117[2] = dep_chan_vld_118_117;
    assign in_chan_dep_data_vec_117[731 : 488] = dep_chan_data_118_117;
    assign token_in_vec_117[2] = token_118_117;
    assign dep_chan_vld_117_116 = out_chan_dep_vld_vec_117[0];
    assign dep_chan_data_117_116 = out_chan_dep_data_117;
    assign token_117_116 = token_out_vec_117[0];
    assign dep_chan_vld_117_118 = out_chan_dep_vld_vec_117[1];
    assign dep_chan_data_117_118 = out_chan_dep_data_117;
    assign token_117_118 = token_out_vec_117[1];
    assign dep_chan_vld_117_91 = out_chan_dep_vld_vec_117[2];
    assign dep_chan_data_117_91 = out_chan_dep_data_117;
    assign token_117_91 = token_out_vec_117[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L2_out_1_x0_U0
    top_hls_deadlock_detect_unit #(244, 118, 3, 3) top_hls_deadlock_detect_unit_118 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_118),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_118),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_118),
        .token_in_vec(token_in_vec_118),
        .dl_detect_in(dl_detect_out),
        .origin(origin[118]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_118),
        .out_chan_dep_data(out_chan_dep_data_118),
        .token_out_vec(token_out_vec_118),
        .dl_detect_out(dl_in_vec[118]));

    assign proc_118_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_1_x0_U0.fifo_D_drain_D_drain_IO_L2_out_2_x0207_blk_n);
    assign proc_118_data_PIPO_blk[0] = 1'b0;
    assign proc_118_start_FIFO_blk[0] = 1'b0;
    assign proc_118_TLF_FIFO_blk[0] = 1'b0;
    assign proc_118_input_sync_blk[0] = 1'b0;
    assign proc_118_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_118[0] = dl_detect_out ? proc_dep_vld_vec_118_reg[0] : (proc_118_data_FIFO_blk[0] | proc_118_data_PIPO_blk[0] | proc_118_start_FIFO_blk[0] | proc_118_TLF_FIFO_blk[0] | proc_118_input_sync_blk[0] | proc_118_output_sync_blk[0]);
    assign proc_118_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_1_x0_U0.fifo_D_drain_D_drain_IO_L2_out_1_x0206_blk_n);
    assign proc_118_data_PIPO_blk[1] = 1'b0;
    assign proc_118_start_FIFO_blk[1] = 1'b0;
    assign proc_118_TLF_FIFO_blk[1] = 1'b0;
    assign proc_118_input_sync_blk[1] = 1'b0;
    assign proc_118_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_118[1] = dl_detect_out ? proc_dep_vld_vec_118_reg[1] : (proc_118_data_FIFO_blk[1] | proc_118_data_PIPO_blk[1] | proc_118_start_FIFO_blk[1] | proc_118_TLF_FIFO_blk[1] | proc_118_input_sync_blk[1] | proc_118_output_sync_blk[1]);
    assign proc_118_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_1_x0_U0.fifo_D_drain_D_drain_IO_L1_out_1_0_x0177_blk_n);
    assign proc_118_data_PIPO_blk[2] = 1'b0;
    assign proc_118_start_FIFO_blk[2] = 1'b0;
    assign proc_118_TLF_FIFO_blk[2] = 1'b0;
    assign proc_118_input_sync_blk[2] = 1'b0;
    assign proc_118_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_118[2] = dl_detect_out ? proc_dep_vld_vec_118_reg[2] : (proc_118_data_FIFO_blk[2] | proc_118_data_PIPO_blk[2] | proc_118_start_FIFO_blk[2] | proc_118_TLF_FIFO_blk[2] | proc_118_input_sync_blk[2] | proc_118_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_118_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_118_reg <= proc_dep_vld_vec_118;
        end
    end
    assign in_chan_dep_vld_vec_118[0] = dep_chan_vld_87_118;
    assign in_chan_dep_data_vec_118[243 : 0] = dep_chan_data_87_118;
    assign token_in_vec_118[0] = token_87_118;
    assign in_chan_dep_vld_vec_118[1] = dep_chan_vld_117_118;
    assign in_chan_dep_data_vec_118[487 : 244] = dep_chan_data_117_118;
    assign token_in_vec_118[1] = token_117_118;
    assign in_chan_dep_vld_vec_118[2] = dep_chan_vld_119_118;
    assign in_chan_dep_data_vec_118[731 : 488] = dep_chan_data_119_118;
    assign token_in_vec_118[2] = token_119_118;
    assign dep_chan_vld_118_117 = out_chan_dep_vld_vec_118[0];
    assign dep_chan_data_118_117 = out_chan_dep_data_118;
    assign token_118_117 = token_out_vec_118[0];
    assign dep_chan_vld_118_119 = out_chan_dep_vld_vec_118[1];
    assign dep_chan_data_118_119 = out_chan_dep_data_118;
    assign token_118_119 = token_out_vec_118[1];
    assign dep_chan_vld_118_87 = out_chan_dep_vld_vec_118[2];
    assign dep_chan_data_118_87 = out_chan_dep_data_118;
    assign token_118_87 = token_out_vec_118[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L2_out_0_x0_U0
    top_hls_deadlock_detect_unit #(244, 119, 3, 3) top_hls_deadlock_detect_unit_119 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_119),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_119),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_119),
        .token_in_vec(token_in_vec_119),
        .dl_detect_in(dl_detect_out),
        .origin(origin[119]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_119),
        .out_chan_dep_data(out_chan_dep_data_119),
        .token_out_vec(token_out_vec_119),
        .dl_detect_out(dl_in_vec[119]));

    assign proc_119_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_0_x0_U0.fifo_D_drain_D_drain_IO_L2_out_1_x0206_blk_n);
    assign proc_119_data_PIPO_blk[0] = 1'b0;
    assign proc_119_start_FIFO_blk[0] = 1'b0;
    assign proc_119_TLF_FIFO_blk[0] = 1'b0;
    assign proc_119_input_sync_blk[0] = 1'b0;
    assign proc_119_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_119[0] = dl_detect_out ? proc_dep_vld_vec_119_reg[0] : (proc_119_data_FIFO_blk[0] | proc_119_data_PIPO_blk[0] | proc_119_start_FIFO_blk[0] | proc_119_TLF_FIFO_blk[0] | proc_119_input_sync_blk[0] | proc_119_output_sync_blk[0]);
    assign proc_119_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_0_x0_U0.fifo_D_drain_D_drain_IO_L2_out_0_x0205_blk_n);
    assign proc_119_data_PIPO_blk[1] = 1'b0;
    assign proc_119_start_FIFO_blk[1] = 1'b0;
    assign proc_119_TLF_FIFO_blk[1] = 1'b0;
    assign proc_119_input_sync_blk[1] = 1'b0;
    assign proc_119_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_119[1] = dl_detect_out ? proc_dep_vld_vec_119_reg[1] : (proc_119_data_FIFO_blk[1] | proc_119_data_PIPO_blk[1] | proc_119_start_FIFO_blk[1] | proc_119_TLF_FIFO_blk[1] | proc_119_input_sync_blk[1] | proc_119_output_sync_blk[1]);
    assign proc_119_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L2_out_0_x0_U0.fifo_D_drain_D_drain_IO_L1_out_0_0_x0173_blk_n);
    assign proc_119_data_PIPO_blk[2] = 1'b0;
    assign proc_119_start_FIFO_blk[2] = 1'b0;
    assign proc_119_TLF_FIFO_blk[2] = 1'b0;
    assign proc_119_input_sync_blk[2] = 1'b0;
    assign proc_119_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_119[2] = dl_detect_out ? proc_dep_vld_vec_119_reg[2] : (proc_119_data_FIFO_blk[2] | proc_119_data_PIPO_blk[2] | proc_119_start_FIFO_blk[2] | proc_119_TLF_FIFO_blk[2] | proc_119_input_sync_blk[2] | proc_119_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_119_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_119_reg <= proc_dep_vld_vec_119;
        end
    end
    assign in_chan_dep_vld_vec_119[0] = dep_chan_vld_83_119;
    assign in_chan_dep_data_vec_119[243 : 0] = dep_chan_data_83_119;
    assign token_in_vec_119[0] = token_83_119;
    assign in_chan_dep_vld_vec_119[1] = dep_chan_vld_118_119;
    assign in_chan_dep_data_vec_119[487 : 244] = dep_chan_data_118_119;
    assign token_in_vec_119[1] = token_118_119;
    assign in_chan_dep_vld_vec_119[2] = dep_chan_vld_120_119;
    assign in_chan_dep_data_vec_119[731 : 488] = dep_chan_data_120_119;
    assign token_in_vec_119[2] = token_120_119;
    assign dep_chan_vld_119_118 = out_chan_dep_vld_vec_119[0];
    assign dep_chan_data_119_118 = out_chan_dep_data_119;
    assign token_119_118 = token_out_vec_119[0];
    assign dep_chan_vld_119_120 = out_chan_dep_vld_vec_119[1];
    assign dep_chan_data_119_120 = out_chan_dep_data_119;
    assign token_119_120 = token_out_vec_119[1];
    assign dep_chan_vld_119_83 = out_chan_dep_vld_vec_119[2];
    assign dep_chan_data_119_83 = out_chan_dep_data_119;
    assign token_119_83 = token_out_vec_119[2];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L3_out_x0_U0
    top_hls_deadlock_detect_unit #(244, 120, 2, 2) top_hls_deadlock_detect_unit_120 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_120),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_120),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_120),
        .token_in_vec(token_in_vec_120),
        .dl_detect_in(dl_detect_out),
        .origin(origin[120]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_120),
        .out_chan_dep_data(out_chan_dep_data_120),
        .token_out_vec(token_out_vec_120),
        .dl_detect_out(dl_in_vec[120]));

    assign proc_120_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_x0_U0.fifo_D_drain_out_blk_n);
    assign proc_120_data_PIPO_blk[0] = 1'b0;
    assign proc_120_start_FIFO_blk[0] = 1'b0;
    assign proc_120_TLF_FIFO_blk[0] = 1'b0;
    assign proc_120_input_sync_blk[0] = 1'b0;
    assign proc_120_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_120[0] = dl_detect_out ? proc_dep_vld_vec_120_reg[0] : (proc_120_data_FIFO_blk[0] | proc_120_data_PIPO_blk[0] | proc_120_start_FIFO_blk[0] | proc_120_TLF_FIFO_blk[0] | proc_120_input_sync_blk[0] | proc_120_output_sync_blk[0]);
    assign proc_120_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_x0_U0.fifo_D_drain_local_in_blk_n);
    assign proc_120_data_PIPO_blk[1] = 1'b0;
    assign proc_120_start_FIFO_blk[1] = 1'b0;
    assign proc_120_TLF_FIFO_blk[1] = 1'b0;
    assign proc_120_input_sync_blk[1] = 1'b0;
    assign proc_120_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_120[1] = dl_detect_out ? proc_dep_vld_vec_120_reg[1] : (proc_120_data_FIFO_blk[1] | proc_120_data_PIPO_blk[1] | proc_120_start_FIFO_blk[1] | proc_120_TLF_FIFO_blk[1] | proc_120_input_sync_blk[1] | proc_120_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_120_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_120_reg <= proc_dep_vld_vec_120;
        end
    end
    assign in_chan_dep_vld_vec_120[0] = dep_chan_vld_119_120;
    assign in_chan_dep_data_vec_120[243 : 0] = dep_chan_data_119_120;
    assign token_in_vec_120[0] = token_119_120;
    assign in_chan_dep_vld_vec_120[1] = dep_chan_vld_121_120;
    assign in_chan_dep_data_vec_120[487 : 244] = dep_chan_data_121_120;
    assign token_in_vec_120[1] = token_121_120;
    assign dep_chan_vld_120_121 = out_chan_dep_vld_vec_120[0];
    assign dep_chan_data_120_121 = out_chan_dep_data_120;
    assign token_120_121 = token_out_vec_120[0];
    assign dep_chan_vld_120_119 = out_chan_dep_vld_vec_120[1];
    assign dep_chan_data_120_119 = out_chan_dep_data_120;
    assign token_120_119 = token_out_vec_120[1];

    // Process: grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0
    top_hls_deadlock_detect_unit #(244, 121, 21, 21) top_hls_deadlock_detect_unit_121 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_121),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_121),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_121),
        .token_in_vec(token_in_vec_121),
        .dl_detect_in(dl_detect_out),
        .origin(origin[121]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_121),
        .out_chan_dep_data(out_chan_dep_data_121),
        .token_out_vec(token_out_vec_121),
        .dl_detect_out(dl_in_vec[121]));

    assign proc_121_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.fifo_D_drain_D_drain_IO_L3_out_serialize_x04_blk_n);
    assign proc_121_data_PIPO_blk[0] = 1'b0;
    assign proc_121_start_FIFO_blk[0] = 1'b0;
    assign proc_121_TLF_FIFO_blk[0] = 1'b0;
    assign proc_121_input_sync_blk[0] = 1'b0;
    assign proc_121_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_121[0] = dl_detect_out ? proc_dep_vld_vec_121_reg[0] : (proc_121_data_FIFO_blk[0] | proc_121_data_PIPO_blk[0] | proc_121_start_FIFO_blk[0] | proc_121_TLF_FIFO_blk[0] | proc_121_input_sync_blk[0] | proc_121_output_sync_blk[0]);
    assign proc_121_data_FIFO_blk[1] = 1'b0;
    assign proc_121_data_PIPO_blk[1] = 1'b0;
    assign proc_121_start_FIFO_blk[1] = 1'b0;
    assign proc_121_TLF_FIFO_blk[1] = 1'b0;
    assign proc_121_input_sync_blk[1] = 1'b0;
    assign proc_121_output_sync_blk[1] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[1] = dl_detect_out ? proc_dep_vld_vec_121_reg[1] : (proc_121_data_FIFO_blk[1] | proc_121_data_PIPO_blk[1] | proc_121_start_FIFO_blk[1] | proc_121_TLF_FIFO_blk[1] | proc_121_input_sync_blk[1] | proc_121_output_sync_blk[1]);
    assign proc_121_data_FIFO_blk[2] = 1'b0;
    assign proc_121_data_PIPO_blk[2] = 1'b0;
    assign proc_121_start_FIFO_blk[2] = 1'b0;
    assign proc_121_TLF_FIFO_blk[2] = 1'b0;
    assign proc_121_input_sync_blk[2] = 1'b0;
    assign proc_121_output_sync_blk[2] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[2] = dl_detect_out ? proc_dep_vld_vec_121_reg[2] : (proc_121_data_FIFO_blk[2] | proc_121_data_PIPO_blk[2] | proc_121_start_FIFO_blk[2] | proc_121_TLF_FIFO_blk[2] | proc_121_input_sync_blk[2] | proc_121_output_sync_blk[2]);
    assign proc_121_data_FIFO_blk[3] = 1'b0;
    assign proc_121_data_PIPO_blk[3] = 1'b0;
    assign proc_121_start_FIFO_blk[3] = 1'b0;
    assign proc_121_TLF_FIFO_blk[3] = 1'b0;
    assign proc_121_input_sync_blk[3] = 1'b0;
    assign proc_121_output_sync_blk[3] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[3] = dl_detect_out ? proc_dep_vld_vec_121_reg[3] : (proc_121_data_FIFO_blk[3] | proc_121_data_PIPO_blk[3] | proc_121_start_FIFO_blk[3] | proc_121_TLF_FIFO_blk[3] | proc_121_input_sync_blk[3] | proc_121_output_sync_blk[3]);
    assign proc_121_data_FIFO_blk[4] = 1'b0;
    assign proc_121_data_PIPO_blk[4] = 1'b0;
    assign proc_121_start_FIFO_blk[4] = 1'b0;
    assign proc_121_TLF_FIFO_blk[4] = 1'b0;
    assign proc_121_input_sync_blk[4] = 1'b0;
    assign proc_121_output_sync_blk[4] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.A_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[4] = dl_detect_out ? proc_dep_vld_vec_121_reg[4] : (proc_121_data_FIFO_blk[4] | proc_121_data_PIPO_blk[4] | proc_121_start_FIFO_blk[4] | proc_121_TLF_FIFO_blk[4] | proc_121_input_sync_blk[4] | proc_121_output_sync_blk[4]);
    assign proc_121_data_FIFO_blk[5] = 1'b0;
    assign proc_121_data_PIPO_blk[5] = 1'b0;
    assign proc_121_start_FIFO_blk[5] = 1'b0;
    assign proc_121_TLF_FIFO_blk[5] = 1'b0;
    assign proc_121_input_sync_blk[5] = 1'b0;
    assign proc_121_output_sync_blk[5] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[5] = dl_detect_out ? proc_dep_vld_vec_121_reg[5] : (proc_121_data_FIFO_blk[5] | proc_121_data_PIPO_blk[5] | proc_121_start_FIFO_blk[5] | proc_121_TLF_FIFO_blk[5] | proc_121_input_sync_blk[5] | proc_121_output_sync_blk[5]);
    assign proc_121_data_FIFO_blk[6] = 1'b0;
    assign proc_121_data_PIPO_blk[6] = 1'b0;
    assign proc_121_start_FIFO_blk[6] = 1'b0;
    assign proc_121_TLF_FIFO_blk[6] = 1'b0;
    assign proc_121_input_sync_blk[6] = 1'b0;
    assign proc_121_output_sync_blk[6] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[6] = dl_detect_out ? proc_dep_vld_vec_121_reg[6] : (proc_121_data_FIFO_blk[6] | proc_121_data_PIPO_blk[6] | proc_121_start_FIFO_blk[6] | proc_121_TLF_FIFO_blk[6] | proc_121_input_sync_blk[6] | proc_121_output_sync_blk[6]);
    assign proc_121_data_FIFO_blk[7] = 1'b0;
    assign proc_121_data_PIPO_blk[7] = 1'b0;
    assign proc_121_start_FIFO_blk[7] = 1'b0;
    assign proc_121_TLF_FIFO_blk[7] = 1'b0;
    assign proc_121_input_sync_blk[7] = 1'b0;
    assign proc_121_output_sync_blk[7] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[7] = dl_detect_out ? proc_dep_vld_vec_121_reg[7] : (proc_121_data_FIFO_blk[7] | proc_121_data_PIPO_blk[7] | proc_121_start_FIFO_blk[7] | proc_121_TLF_FIFO_blk[7] | proc_121_input_sync_blk[7] | proc_121_output_sync_blk[7]);
    assign proc_121_data_FIFO_blk[8] = 1'b0;
    assign proc_121_data_PIPO_blk[8] = 1'b0;
    assign proc_121_start_FIFO_blk[8] = 1'b0;
    assign proc_121_TLF_FIFO_blk[8] = 1'b0;
    assign proc_121_input_sync_blk[8] = 1'b0;
    assign proc_121_output_sync_blk[8] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[8] = dl_detect_out ? proc_dep_vld_vec_121_reg[8] : (proc_121_data_FIFO_blk[8] | proc_121_data_PIPO_blk[8] | proc_121_start_FIFO_blk[8] | proc_121_TLF_FIFO_blk[8] | proc_121_input_sync_blk[8] | proc_121_output_sync_blk[8]);
    assign proc_121_data_FIFO_blk[9] = 1'b0;
    assign proc_121_data_PIPO_blk[9] = 1'b0;
    assign proc_121_start_FIFO_blk[9] = 1'b0;
    assign proc_121_TLF_FIFO_blk[9] = 1'b0;
    assign proc_121_input_sync_blk[9] = 1'b0;
    assign proc_121_output_sync_blk[9] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[9] = dl_detect_out ? proc_dep_vld_vec_121_reg[9] : (proc_121_data_FIFO_blk[9] | proc_121_data_PIPO_blk[9] | proc_121_start_FIFO_blk[9] | proc_121_TLF_FIFO_blk[9] | proc_121_input_sync_blk[9] | proc_121_output_sync_blk[9]);
    assign proc_121_data_FIFO_blk[10] = 1'b0;
    assign proc_121_data_PIPO_blk[10] = 1'b0;
    assign proc_121_start_FIFO_blk[10] = 1'b0;
    assign proc_121_TLF_FIFO_blk[10] = 1'b0;
    assign proc_121_input_sync_blk[10] = 1'b0;
    assign proc_121_output_sync_blk[10] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[10] = dl_detect_out ? proc_dep_vld_vec_121_reg[10] : (proc_121_data_FIFO_blk[10] | proc_121_data_PIPO_blk[10] | proc_121_start_FIFO_blk[10] | proc_121_TLF_FIFO_blk[10] | proc_121_input_sync_blk[10] | proc_121_output_sync_blk[10]);
    assign proc_121_data_FIFO_blk[11] = 1'b0;
    assign proc_121_data_PIPO_blk[11] = 1'b0;
    assign proc_121_start_FIFO_blk[11] = 1'b0;
    assign proc_121_TLF_FIFO_blk[11] = 1'b0;
    assign proc_121_input_sync_blk[11] = 1'b0;
    assign proc_121_output_sync_blk[11] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[11] = dl_detect_out ? proc_dep_vld_vec_121_reg[11] : (proc_121_data_FIFO_blk[11] | proc_121_data_PIPO_blk[11] | proc_121_start_FIFO_blk[11] | proc_121_TLF_FIFO_blk[11] | proc_121_input_sync_blk[11] | proc_121_output_sync_blk[11]);
    assign proc_121_data_FIFO_blk[12] = 1'b0;
    assign proc_121_data_PIPO_blk[12] = 1'b0;
    assign proc_121_start_FIFO_blk[12] = 1'b0;
    assign proc_121_TLF_FIFO_blk[12] = 1'b0;
    assign proc_121_input_sync_blk[12] = 1'b0;
    assign proc_121_output_sync_blk[12] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.B_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[12] = dl_detect_out ? proc_dep_vld_vec_121_reg[12] : (proc_121_data_FIFO_blk[12] | proc_121_data_PIPO_blk[12] | proc_121_start_FIFO_blk[12] | proc_121_TLF_FIFO_blk[12] | proc_121_input_sync_blk[12] | proc_121_output_sync_blk[12]);
    assign proc_121_data_FIFO_blk[13] = 1'b0;
    assign proc_121_data_PIPO_blk[13] = 1'b0;
    assign proc_121_start_FIFO_blk[13] = 1'b0;
    assign proc_121_TLF_FIFO_blk[13] = 1'b0;
    assign proc_121_input_sync_blk[13] = 1'b0;
    assign proc_121_output_sync_blk[13] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_0_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[13] = dl_detect_out ? proc_dep_vld_vec_121_reg[13] : (proc_121_data_FIFO_blk[13] | proc_121_data_PIPO_blk[13] | proc_121_start_FIFO_blk[13] | proc_121_TLF_FIFO_blk[13] | proc_121_input_sync_blk[13] | proc_121_output_sync_blk[13]);
    assign proc_121_data_FIFO_blk[14] = 1'b0;
    assign proc_121_data_PIPO_blk[14] = 1'b0;
    assign proc_121_start_FIFO_blk[14] = 1'b0;
    assign proc_121_TLF_FIFO_blk[14] = 1'b0;
    assign proc_121_input_sync_blk[14] = 1'b0;
    assign proc_121_output_sync_blk[14] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_1_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[14] = dl_detect_out ? proc_dep_vld_vec_121_reg[14] : (proc_121_data_FIFO_blk[14] | proc_121_data_PIPO_blk[14] | proc_121_start_FIFO_blk[14] | proc_121_TLF_FIFO_blk[14] | proc_121_input_sync_blk[14] | proc_121_output_sync_blk[14]);
    assign proc_121_data_FIFO_blk[15] = 1'b0;
    assign proc_121_data_PIPO_blk[15] = 1'b0;
    assign proc_121_start_FIFO_blk[15] = 1'b0;
    assign proc_121_TLF_FIFO_blk[15] = 1'b0;
    assign proc_121_input_sync_blk[15] = 1'b0;
    assign proc_121_output_sync_blk[15] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_2_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[15] = dl_detect_out ? proc_dep_vld_vec_121_reg[15] : (proc_121_data_FIFO_blk[15] | proc_121_data_PIPO_blk[15] | proc_121_start_FIFO_blk[15] | proc_121_TLF_FIFO_blk[15] | proc_121_input_sync_blk[15] | proc_121_output_sync_blk[15]);
    assign proc_121_data_FIFO_blk[16] = 1'b0;
    assign proc_121_data_PIPO_blk[16] = 1'b0;
    assign proc_121_start_FIFO_blk[16] = 1'b0;
    assign proc_121_TLF_FIFO_blk[16] = 1'b0;
    assign proc_121_input_sync_blk[16] = 1'b0;
    assign proc_121_output_sync_blk[16] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_3_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[16] = dl_detect_out ? proc_dep_vld_vec_121_reg[16] : (proc_121_data_FIFO_blk[16] | proc_121_data_PIPO_blk[16] | proc_121_start_FIFO_blk[16] | proc_121_TLF_FIFO_blk[16] | proc_121_input_sync_blk[16] | proc_121_output_sync_blk[16]);
    assign proc_121_data_FIFO_blk[17] = 1'b0;
    assign proc_121_data_PIPO_blk[17] = 1'b0;
    assign proc_121_start_FIFO_blk[17] = 1'b0;
    assign proc_121_TLF_FIFO_blk[17] = 1'b0;
    assign proc_121_input_sync_blk[17] = 1'b0;
    assign proc_121_output_sync_blk[17] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_4_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[17] = dl_detect_out ? proc_dep_vld_vec_121_reg[17] : (proc_121_data_FIFO_blk[17] | proc_121_data_PIPO_blk[17] | proc_121_start_FIFO_blk[17] | proc_121_TLF_FIFO_blk[17] | proc_121_input_sync_blk[17] | proc_121_output_sync_blk[17]);
    assign proc_121_data_FIFO_blk[18] = 1'b0;
    assign proc_121_data_PIPO_blk[18] = 1'b0;
    assign proc_121_start_FIFO_blk[18] = 1'b0;
    assign proc_121_TLF_FIFO_blk[18] = 1'b0;
    assign proc_121_input_sync_blk[18] = 1'b0;
    assign proc_121_output_sync_blk[18] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_5_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[18] = dl_detect_out ? proc_dep_vld_vec_121_reg[18] : (proc_121_data_FIFO_blk[18] | proc_121_data_PIPO_blk[18] | proc_121_start_FIFO_blk[18] | proc_121_TLF_FIFO_blk[18] | proc_121_input_sync_blk[18] | proc_121_output_sync_blk[18]);
    assign proc_121_data_FIFO_blk[19] = 1'b0;
    assign proc_121_data_PIPO_blk[19] = 1'b0;
    assign proc_121_start_FIFO_blk[19] = 1'b0;
    assign proc_121_TLF_FIFO_blk[19] = 1'b0;
    assign proc_121_input_sync_blk[19] = 1'b0;
    assign proc_121_output_sync_blk[19] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_6_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[19] = dl_detect_out ? proc_dep_vld_vec_121_reg[19] : (proc_121_data_FIFO_blk[19] | proc_121_data_PIPO_blk[19] | proc_121_start_FIFO_blk[19] | proc_121_TLF_FIFO_blk[19] | proc_121_input_sync_blk[19] | proc_121_output_sync_blk[19]);
    assign proc_121_data_FIFO_blk[20] = 1'b0;
    assign proc_121_data_PIPO_blk[20] = 1'b0;
    assign proc_121_start_FIFO_blk[20] = 1'b0;
    assign proc_121_TLF_FIFO_blk[20] = 1'b0;
    assign proc_121_input_sync_blk[20] = 1'b0;
    assign proc_121_output_sync_blk[20] = 1'b0 | (ap_done_reg_20 & grp_kernel0_x0_fu_114.D_drain_IO_L3_out_serialize_x0_U0.ap_done & ~grp_kernel0_x0_fu_114.C_PE_dummy_in_7_x0_U0.ap_done);
    assign proc_dep_vld_vec_121[20] = dl_detect_out ? proc_dep_vld_vec_121_reg[20] : (proc_121_data_FIFO_blk[20] | proc_121_data_PIPO_blk[20] | proc_121_start_FIFO_blk[20] | proc_121_TLF_FIFO_blk[20] | proc_121_input_sync_blk[20] | proc_121_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_121_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_121_reg <= proc_dep_vld_vec_121;
        end
    end
    assign in_chan_dep_vld_vec_121[0] = dep_chan_vld_60_121;
    assign in_chan_dep_data_vec_121[243 : 0] = dep_chan_data_60_121;
    assign token_in_vec_121[0] = token_60_121;
    assign in_chan_dep_vld_vec_121[1] = dep_chan_vld_61_121;
    assign in_chan_dep_data_vec_121[487 : 244] = dep_chan_data_61_121;
    assign token_in_vec_121[1] = token_61_121;
    assign in_chan_dep_vld_vec_121[2] = dep_chan_vld_62_121;
    assign in_chan_dep_data_vec_121[731 : 488] = dep_chan_data_62_121;
    assign token_in_vec_121[2] = token_62_121;
    assign in_chan_dep_vld_vec_121[3] = dep_chan_vld_63_121;
    assign in_chan_dep_data_vec_121[975 : 732] = dep_chan_data_63_121;
    assign token_in_vec_121[3] = token_63_121;
    assign in_chan_dep_vld_vec_121[4] = dep_chan_vld_64_121;
    assign in_chan_dep_data_vec_121[1219 : 976] = dep_chan_data_64_121;
    assign token_in_vec_121[4] = token_64_121;
    assign in_chan_dep_vld_vec_121[5] = dep_chan_vld_65_121;
    assign in_chan_dep_data_vec_121[1463 : 1220] = dep_chan_data_65_121;
    assign token_in_vec_121[5] = token_65_121;
    assign in_chan_dep_vld_vec_121[6] = dep_chan_vld_66_121;
    assign in_chan_dep_data_vec_121[1707 : 1464] = dep_chan_data_66_121;
    assign token_in_vec_121[6] = token_66_121;
    assign in_chan_dep_vld_vec_121[7] = dep_chan_vld_67_121;
    assign in_chan_dep_data_vec_121[1951 : 1708] = dep_chan_data_67_121;
    assign token_in_vec_121[7] = token_67_121;
    assign in_chan_dep_vld_vec_121[8] = dep_chan_vld_68_121;
    assign in_chan_dep_data_vec_121[2195 : 1952] = dep_chan_data_68_121;
    assign token_in_vec_121[8] = token_68_121;
    assign in_chan_dep_vld_vec_121[9] = dep_chan_vld_69_121;
    assign in_chan_dep_data_vec_121[2439 : 2196] = dep_chan_data_69_121;
    assign token_in_vec_121[9] = token_69_121;
    assign in_chan_dep_vld_vec_121[10] = dep_chan_vld_70_121;
    assign in_chan_dep_data_vec_121[2683 : 2440] = dep_chan_data_70_121;
    assign token_in_vec_121[10] = token_70_121;
    assign in_chan_dep_vld_vec_121[11] = dep_chan_vld_71_121;
    assign in_chan_dep_data_vec_121[2927 : 2684] = dep_chan_data_71_121;
    assign token_in_vec_121[11] = token_71_121;
    assign in_chan_dep_vld_vec_121[12] = dep_chan_vld_72_121;
    assign in_chan_dep_data_vec_121[3171 : 2928] = dep_chan_data_72_121;
    assign token_in_vec_121[12] = token_72_121;
    assign in_chan_dep_vld_vec_121[13] = dep_chan_vld_73_121;
    assign in_chan_dep_data_vec_121[3415 : 3172] = dep_chan_data_73_121;
    assign token_in_vec_121[13] = token_73_121;
    assign in_chan_dep_vld_vec_121[14] = dep_chan_vld_74_121;
    assign in_chan_dep_data_vec_121[3659 : 3416] = dep_chan_data_74_121;
    assign token_in_vec_121[14] = token_74_121;
    assign in_chan_dep_vld_vec_121[15] = dep_chan_vld_75_121;
    assign in_chan_dep_data_vec_121[3903 : 3660] = dep_chan_data_75_121;
    assign token_in_vec_121[15] = token_75_121;
    assign in_chan_dep_vld_vec_121[16] = dep_chan_vld_76_121;
    assign in_chan_dep_data_vec_121[4147 : 3904] = dep_chan_data_76_121;
    assign token_in_vec_121[16] = token_76_121;
    assign in_chan_dep_vld_vec_121[17] = dep_chan_vld_77_121;
    assign in_chan_dep_data_vec_121[4391 : 4148] = dep_chan_data_77_121;
    assign token_in_vec_121[17] = token_77_121;
    assign in_chan_dep_vld_vec_121[18] = dep_chan_vld_78_121;
    assign in_chan_dep_data_vec_121[4635 : 4392] = dep_chan_data_78_121;
    assign token_in_vec_121[18] = token_78_121;
    assign in_chan_dep_vld_vec_121[19] = dep_chan_vld_79_121;
    assign in_chan_dep_data_vec_121[4879 : 4636] = dep_chan_data_79_121;
    assign token_in_vec_121[19] = token_79_121;
    assign in_chan_dep_vld_vec_121[20] = dep_chan_vld_120_121;
    assign in_chan_dep_data_vec_121[5123 : 4880] = dep_chan_data_120_121;
    assign token_in_vec_121[20] = token_120_121;
    assign dep_chan_vld_121_120 = out_chan_dep_vld_vec_121[0];
    assign dep_chan_data_121_120 = out_chan_dep_data_121;
    assign token_121_120 = token_out_vec_121[0];
    assign dep_chan_vld_121_60 = out_chan_dep_vld_vec_121[1];
    assign dep_chan_data_121_60 = out_chan_dep_data_121;
    assign token_121_60 = token_out_vec_121[1];
    assign dep_chan_vld_121_61 = out_chan_dep_vld_vec_121[2];
    assign dep_chan_data_121_61 = out_chan_dep_data_121;
    assign token_121_61 = token_out_vec_121[2];
    assign dep_chan_vld_121_62 = out_chan_dep_vld_vec_121[3];
    assign dep_chan_data_121_62 = out_chan_dep_data_121;
    assign token_121_62 = token_out_vec_121[3];
    assign dep_chan_vld_121_63 = out_chan_dep_vld_vec_121[4];
    assign dep_chan_data_121_63 = out_chan_dep_data_121;
    assign token_121_63 = token_out_vec_121[4];
    assign dep_chan_vld_121_64 = out_chan_dep_vld_vec_121[5];
    assign dep_chan_data_121_64 = out_chan_dep_data_121;
    assign token_121_64 = token_out_vec_121[5];
    assign dep_chan_vld_121_65 = out_chan_dep_vld_vec_121[6];
    assign dep_chan_data_121_65 = out_chan_dep_data_121;
    assign token_121_65 = token_out_vec_121[6];
    assign dep_chan_vld_121_66 = out_chan_dep_vld_vec_121[7];
    assign dep_chan_data_121_66 = out_chan_dep_data_121;
    assign token_121_66 = token_out_vec_121[7];
    assign dep_chan_vld_121_67 = out_chan_dep_vld_vec_121[8];
    assign dep_chan_data_121_67 = out_chan_dep_data_121;
    assign token_121_67 = token_out_vec_121[8];
    assign dep_chan_vld_121_68 = out_chan_dep_vld_vec_121[9];
    assign dep_chan_data_121_68 = out_chan_dep_data_121;
    assign token_121_68 = token_out_vec_121[9];
    assign dep_chan_vld_121_69 = out_chan_dep_vld_vec_121[10];
    assign dep_chan_data_121_69 = out_chan_dep_data_121;
    assign token_121_69 = token_out_vec_121[10];
    assign dep_chan_vld_121_70 = out_chan_dep_vld_vec_121[11];
    assign dep_chan_data_121_70 = out_chan_dep_data_121;
    assign token_121_70 = token_out_vec_121[11];
    assign dep_chan_vld_121_71 = out_chan_dep_vld_vec_121[12];
    assign dep_chan_data_121_71 = out_chan_dep_data_121;
    assign token_121_71 = token_out_vec_121[12];
    assign dep_chan_vld_121_72 = out_chan_dep_vld_vec_121[13];
    assign dep_chan_data_121_72 = out_chan_dep_data_121;
    assign token_121_72 = token_out_vec_121[13];
    assign dep_chan_vld_121_73 = out_chan_dep_vld_vec_121[14];
    assign dep_chan_data_121_73 = out_chan_dep_data_121;
    assign token_121_73 = token_out_vec_121[14];
    assign dep_chan_vld_121_74 = out_chan_dep_vld_vec_121[15];
    assign dep_chan_data_121_74 = out_chan_dep_data_121;
    assign token_121_74 = token_out_vec_121[15];
    assign dep_chan_vld_121_75 = out_chan_dep_vld_vec_121[16];
    assign dep_chan_data_121_75 = out_chan_dep_data_121;
    assign token_121_75 = token_out_vec_121[16];
    assign dep_chan_vld_121_76 = out_chan_dep_vld_vec_121[17];
    assign dep_chan_data_121_76 = out_chan_dep_data_121;
    assign token_121_76 = token_out_vec_121[17];
    assign dep_chan_vld_121_77 = out_chan_dep_vld_vec_121[18];
    assign dep_chan_data_121_77 = out_chan_dep_data_121;
    assign token_121_77 = token_out_vec_121[18];
    assign dep_chan_vld_121_78 = out_chan_dep_vld_vec_121[19];
    assign dep_chan_data_121_78 = out_chan_dep_data_121;
    assign token_121_78 = token_out_vec_121[19];
    assign dep_chan_vld_121_79 = out_chan_dep_vld_vec_121[20];
    assign dep_chan_data_121_79 = out_chan_dep_data_121;
    assign token_121_79 = token_out_vec_121[20];

    // Process: grp_kernel0_x1_fu_130.kernel0_x1_entry8_U0
    top_hls_deadlock_detect_unit #(244, 122, 4, 4) top_hls_deadlock_detect_unit_122 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_122),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_122),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_122),
        .token_in_vec(token_in_vec_122),
        .dl_detect_in(dl_detect_out),
        .origin(origin[122]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_122),
        .out_chan_dep_data(out_chan_dep_data_122),
        .token_out_vec(token_out_vec_122),
        .dl_detect_out(dl_in_vec[122]));

    assign proc_122_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.kernel0_x1_entry8_U0.C_out_blk_n) | (~grp_kernel0_x1_fu_130.kernel0_x1_entry8_U0.D_out_blk_n);
    assign proc_122_data_PIPO_blk[0] = 1'b0;
    assign proc_122_start_FIFO_blk[0] = 1'b0;
    assign proc_122_TLF_FIFO_blk[0] = 1'b0;
    assign proc_122_input_sync_blk[0] = 1'b0;
    assign proc_122_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_122[0] = dl_detect_out ? proc_dep_vld_vec_122_reg[0] : (proc_122_data_FIFO_blk[0] | proc_122_data_PIPO_blk[0] | proc_122_start_FIFO_blk[0] | proc_122_TLF_FIFO_blk[0] | proc_122_input_sync_blk[0] | proc_122_output_sync_blk[0]);
    assign proc_122_data_FIFO_blk[1] = 1'b0;
    assign proc_122_data_PIPO_blk[1] = 1'b0;
    assign proc_122_start_FIFO_blk[1] = 1'b0;
    assign proc_122_TLF_FIFO_blk[1] = 1'b0;
    assign proc_122_input_sync_blk[1] = 1'b0 | (grp_kernel0_x1_fu_130.ap_sync_kernel0_x1_entry8_U0_ap_ready & grp_kernel0_x1_fu_130.kernel0_x1_entry8_U0.ap_idle & ~grp_kernel0_x1_fu_130.ap_sync_A_IO_L3_in_serialize_x1_U0_ap_ready);
    assign proc_122_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_122[1] = dl_detect_out ? proc_dep_vld_vec_122_reg[1] : (proc_122_data_FIFO_blk[1] | proc_122_data_PIPO_blk[1] | proc_122_start_FIFO_blk[1] | proc_122_TLF_FIFO_blk[1] | proc_122_input_sync_blk[1] | proc_122_output_sync_blk[1]);
    assign proc_122_data_FIFO_blk[2] = 1'b0;
    assign proc_122_data_PIPO_blk[2] = 1'b0;
    assign proc_122_start_FIFO_blk[2] = 1'b0;
    assign proc_122_TLF_FIFO_blk[2] = 1'b0;
    assign proc_122_input_sync_blk[2] = 1'b0 | (grp_kernel0_x1_fu_130.ap_sync_kernel0_x1_entry8_U0_ap_ready & grp_kernel0_x1_fu_130.kernel0_x1_entry8_U0.ap_idle & ~grp_kernel0_x1_fu_130.ap_sync_B_IO_L3_in_serialize_x1_U0_ap_ready);
    assign proc_122_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_122[2] = dl_detect_out ? proc_dep_vld_vec_122_reg[2] : (proc_122_data_FIFO_blk[2] | proc_122_data_PIPO_blk[2] | proc_122_start_FIFO_blk[2] | proc_122_TLF_FIFO_blk[2] | proc_122_input_sync_blk[2] | proc_122_output_sync_blk[2]);
    assign proc_122_data_FIFO_blk[3] = 1'b0;
    assign proc_122_data_PIPO_blk[3] = 1'b0;
    assign proc_122_start_FIFO_blk[3] = 1'b0;
    assign proc_122_TLF_FIFO_blk[3] = 1'b0;
    assign proc_122_input_sync_blk[3] = 1'b0 | (grp_kernel0_x1_fu_130.ap_sync_kernel0_x1_entry8_U0_ap_ready & grp_kernel0_x1_fu_130.kernel0_x1_entry8_U0.ap_idle & ~grp_kernel0_x1_fu_130.ap_sync_C_IO_L3_in_serialize_x1_U0_ap_ready);
    assign proc_122_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_122[3] = dl_detect_out ? proc_dep_vld_vec_122_reg[3] : (proc_122_data_FIFO_blk[3] | proc_122_data_PIPO_blk[3] | proc_122_start_FIFO_blk[3] | proc_122_TLF_FIFO_blk[3] | proc_122_input_sync_blk[3] | proc_122_output_sync_blk[3]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_122_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_122_reg <= proc_dep_vld_vec_122;
        end
    end
    assign in_chan_dep_vld_vec_122[0] = dep_chan_vld_123_122;
    assign in_chan_dep_data_vec_122[243 : 0] = dep_chan_data_123_122;
    assign token_in_vec_122[0] = token_123_122;
    assign in_chan_dep_vld_vec_122[1] = dep_chan_vld_124_122;
    assign in_chan_dep_data_vec_122[487 : 244] = dep_chan_data_124_122;
    assign token_in_vec_122[1] = token_124_122;
    assign in_chan_dep_vld_vec_122[2] = dep_chan_vld_130_122;
    assign in_chan_dep_data_vec_122[731 : 488] = dep_chan_data_130_122;
    assign token_in_vec_122[2] = token_130_122;
    assign in_chan_dep_vld_vec_122[3] = dep_chan_vld_140_122;
    assign in_chan_dep_data_vec_122[975 : 732] = dep_chan_data_140_122;
    assign token_in_vec_122[3] = token_140_122;
    assign dep_chan_vld_122_123 = out_chan_dep_vld_vec_122[0];
    assign dep_chan_data_122_123 = out_chan_dep_data_122;
    assign token_122_123 = token_out_vec_122[0];
    assign dep_chan_vld_122_124 = out_chan_dep_vld_vec_122[1];
    assign dep_chan_data_122_124 = out_chan_dep_data_122;
    assign token_122_124 = token_out_vec_122[1];
    assign dep_chan_vld_122_130 = out_chan_dep_vld_vec_122[2];
    assign dep_chan_data_122_130 = out_chan_dep_data_122;
    assign token_122_130 = token_out_vec_122[2];
    assign dep_chan_vld_122_140 = out_chan_dep_vld_vec_122[3];
    assign dep_chan_data_122_140 = out_chan_dep_data_122;
    assign token_122_140 = token_out_vec_122[3];

    // Process: grp_kernel0_x1_fu_130.kernel0_x1_entry19_U0
    top_hls_deadlock_detect_unit #(244, 123, 3, 3) top_hls_deadlock_detect_unit_123 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_123),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_123),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_123),
        .token_in_vec(token_in_vec_123),
        .dl_detect_in(dl_detect_out),
        .origin(origin[123]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_123),
        .out_chan_dep_data(out_chan_dep_data_123),
        .token_out_vec(token_out_vec_123),
        .dl_detect_out(dl_in_vec[123]));

    assign proc_123_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.kernel0_x1_entry19_U0.C_blk_n) | (~grp_kernel0_x1_fu_130.kernel0_x1_entry19_U0.D_blk_n);
    assign proc_123_data_PIPO_blk[0] = 1'b0;
    assign proc_123_start_FIFO_blk[0] = 1'b0;
    assign proc_123_TLF_FIFO_blk[0] = 1'b0;
    assign proc_123_input_sync_blk[0] = 1'b0;
    assign proc_123_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_123[0] = dl_detect_out ? proc_dep_vld_vec_123_reg[0] : (proc_123_data_FIFO_blk[0] | proc_123_data_PIPO_blk[0] | proc_123_start_FIFO_blk[0] | proc_123_TLF_FIFO_blk[0] | proc_123_input_sync_blk[0] | proc_123_output_sync_blk[0]);
    assign proc_123_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.kernel0_x1_entry19_U0.C_out_blk_n);
    assign proc_123_data_PIPO_blk[1] = 1'b0;
    assign proc_123_start_FIFO_blk[1] = 1'b0;
    assign proc_123_TLF_FIFO_blk[1] = 1'b0;
    assign proc_123_input_sync_blk[1] = 1'b0;
    assign proc_123_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_123[1] = dl_detect_out ? proc_dep_vld_vec_123_reg[1] : (proc_123_data_FIFO_blk[1] | proc_123_data_PIPO_blk[1] | proc_123_start_FIFO_blk[1] | proc_123_TLF_FIFO_blk[1] | proc_123_input_sync_blk[1] | proc_123_output_sync_blk[1]);
    assign proc_123_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.kernel0_x1_entry19_U0.D_out_blk_n);
    assign proc_123_data_PIPO_blk[2] = 1'b0;
    assign proc_123_start_FIFO_blk[2] = 1'b0;
    assign proc_123_TLF_FIFO_blk[2] = 1'b0;
    assign proc_123_input_sync_blk[2] = 1'b0;
    assign proc_123_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_123[2] = dl_detect_out ? proc_dep_vld_vec_123_reg[2] : (proc_123_data_FIFO_blk[2] | proc_123_data_PIPO_blk[2] | proc_123_start_FIFO_blk[2] | proc_123_TLF_FIFO_blk[2] | proc_123_input_sync_blk[2] | proc_123_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_123_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_123_reg <= proc_dep_vld_vec_123;
        end
    end
    assign in_chan_dep_vld_vec_123[0] = dep_chan_vld_122_123;
    assign in_chan_dep_data_vec_123[243 : 0] = dep_chan_data_122_123;
    assign token_in_vec_123[0] = token_122_123;
    assign in_chan_dep_vld_vec_123[1] = dep_chan_vld_140_123;
    assign in_chan_dep_data_vec_123[487 : 244] = dep_chan_data_140_123;
    assign token_in_vec_123[1] = token_140_123;
    assign in_chan_dep_vld_vec_123[2] = dep_chan_vld_243_123;
    assign in_chan_dep_data_vec_123[731 : 488] = dep_chan_data_243_123;
    assign token_in_vec_123[2] = token_243_123;
    assign dep_chan_vld_123_122 = out_chan_dep_vld_vec_123[0];
    assign dep_chan_data_123_122 = out_chan_dep_data_123;
    assign token_123_122 = token_out_vec_123[0];
    assign dep_chan_vld_123_140 = out_chan_dep_vld_vec_123[1];
    assign dep_chan_data_123_140 = out_chan_dep_data_123;
    assign token_123_140 = token_out_vec_123[1];
    assign dep_chan_vld_123_243 = out_chan_dep_vld_vec_123[2];
    assign dep_chan_data_123_243 = out_chan_dep_data_123;
    assign token_123_243 = token_out_vec_123[2];

    // Process: grp_kernel0_x1_fu_130.A_IO_L3_in_serialize_x1_U0
    top_hls_deadlock_detect_unit #(244, 124, 4, 4) top_hls_deadlock_detect_unit_124 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_124),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_124),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_124),
        .token_in_vec(token_in_vec_124),
        .dl_detect_in(dl_detect_out),
        .origin(origin[124]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_124),
        .out_chan_dep_data(out_chan_dep_data_124),
        .token_out_vec(token_out_vec_124),
        .dl_detect_out(dl_in_vec[124]));

    assign proc_124_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.A_IO_L3_in_serialize_x1_U0.fifo_A_A_IO_L3_in_serialize_x11_blk_n);
    assign proc_124_data_PIPO_blk[0] = 1'b0;
    assign proc_124_start_FIFO_blk[0] = 1'b0;
    assign proc_124_TLF_FIFO_blk[0] = 1'b0;
    assign proc_124_input_sync_blk[0] = 1'b0;
    assign proc_124_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_124[0] = dl_detect_out ? proc_dep_vld_vec_124_reg[0] : (proc_124_data_FIFO_blk[0] | proc_124_data_PIPO_blk[0] | proc_124_start_FIFO_blk[0] | proc_124_TLF_FIFO_blk[0] | proc_124_input_sync_blk[0] | proc_124_output_sync_blk[0]);
    assign proc_124_data_FIFO_blk[1] = 1'b0;
    assign proc_124_data_PIPO_blk[1] = 1'b0;
    assign proc_124_start_FIFO_blk[1] = 1'b0;
    assign proc_124_TLF_FIFO_blk[1] = 1'b0;
    assign proc_124_input_sync_blk[1] = 1'b0 | (grp_kernel0_x1_fu_130.ap_sync_A_IO_L3_in_serialize_x1_U0_ap_ready & grp_kernel0_x1_fu_130.A_IO_L3_in_serialize_x1_U0.ap_idle & ~grp_kernel0_x1_fu_130.ap_sync_kernel0_x1_entry8_U0_ap_ready);
    assign proc_124_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_124[1] = dl_detect_out ? proc_dep_vld_vec_124_reg[1] : (proc_124_data_FIFO_blk[1] | proc_124_data_PIPO_blk[1] | proc_124_start_FIFO_blk[1] | proc_124_TLF_FIFO_blk[1] | proc_124_input_sync_blk[1] | proc_124_output_sync_blk[1]);
    assign proc_124_data_FIFO_blk[2] = 1'b0;
    assign proc_124_data_PIPO_blk[2] = 1'b0;
    assign proc_124_start_FIFO_blk[2] = 1'b0;
    assign proc_124_TLF_FIFO_blk[2] = 1'b0;
    assign proc_124_input_sync_blk[2] = 1'b0 | (grp_kernel0_x1_fu_130.ap_sync_A_IO_L3_in_serialize_x1_U0_ap_ready & grp_kernel0_x1_fu_130.A_IO_L3_in_serialize_x1_U0.ap_idle & ~grp_kernel0_x1_fu_130.ap_sync_B_IO_L3_in_serialize_x1_U0_ap_ready);
    assign proc_124_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_124[2] = dl_detect_out ? proc_dep_vld_vec_124_reg[2] : (proc_124_data_FIFO_blk[2] | proc_124_data_PIPO_blk[2] | proc_124_start_FIFO_blk[2] | proc_124_TLF_FIFO_blk[2] | proc_124_input_sync_blk[2] | proc_124_output_sync_blk[2]);
    assign proc_124_data_FIFO_blk[3] = 1'b0;
    assign proc_124_data_PIPO_blk[3] = 1'b0;
    assign proc_124_start_FIFO_blk[3] = 1'b0;
    assign proc_124_TLF_FIFO_blk[3] = 1'b0;
    assign proc_124_input_sync_blk[3] = 1'b0 | (grp_kernel0_x1_fu_130.ap_sync_A_IO_L3_in_serialize_x1_U0_ap_ready & grp_kernel0_x1_fu_130.A_IO_L3_in_serialize_x1_U0.ap_idle & ~grp_kernel0_x1_fu_130.ap_sync_C_IO_L3_in_serialize_x1_U0_ap_ready);
    assign proc_124_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_124[3] = dl_detect_out ? proc_dep_vld_vec_124_reg[3] : (proc_124_data_FIFO_blk[3] | proc_124_data_PIPO_blk[3] | proc_124_start_FIFO_blk[3] | proc_124_TLF_FIFO_blk[3] | proc_124_input_sync_blk[3] | proc_124_output_sync_blk[3]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_124_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_124_reg <= proc_dep_vld_vec_124;
        end
    end
    assign in_chan_dep_vld_vec_124[0] = dep_chan_vld_122_124;
    assign in_chan_dep_data_vec_124[243 : 0] = dep_chan_data_122_124;
    assign token_in_vec_124[0] = token_122_124;
    assign in_chan_dep_vld_vec_124[1] = dep_chan_vld_125_124;
    assign in_chan_dep_data_vec_124[487 : 244] = dep_chan_data_125_124;
    assign token_in_vec_124[1] = token_125_124;
    assign in_chan_dep_vld_vec_124[2] = dep_chan_vld_130_124;
    assign in_chan_dep_data_vec_124[731 : 488] = dep_chan_data_130_124;
    assign token_in_vec_124[2] = token_130_124;
    assign in_chan_dep_vld_vec_124[3] = dep_chan_vld_140_124;
    assign in_chan_dep_data_vec_124[975 : 732] = dep_chan_data_140_124;
    assign token_in_vec_124[3] = token_140_124;
    assign dep_chan_vld_124_125 = out_chan_dep_vld_vec_124[0];
    assign dep_chan_data_124_125 = out_chan_dep_data_124;
    assign token_124_125 = token_out_vec_124[0];
    assign dep_chan_vld_124_122 = out_chan_dep_vld_vec_124[1];
    assign dep_chan_data_124_122 = out_chan_dep_data_124;
    assign token_124_122 = token_out_vec_124[1];
    assign dep_chan_vld_124_130 = out_chan_dep_vld_vec_124[2];
    assign dep_chan_data_124_130 = out_chan_dep_data_124;
    assign token_124_130 = token_out_vec_124[2];
    assign dep_chan_vld_124_140 = out_chan_dep_vld_vec_124[3];
    assign dep_chan_data_124_140 = out_chan_dep_data_124;
    assign token_124_140 = token_out_vec_124[3];

    // Process: grp_kernel0_x1_fu_130.A_IO_L3_in_x1_U0
    top_hls_deadlock_detect_unit #(244, 125, 2, 2) top_hls_deadlock_detect_unit_125 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_125),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_125),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_125),
        .token_in_vec(token_in_vec_125),
        .dl_detect_in(dl_detect_out),
        .origin(origin[125]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_125),
        .out_chan_dep_data(out_chan_dep_data_125),
        .token_out_vec(token_out_vec_125),
        .dl_detect_out(dl_in_vec[125]));

    assign proc_125_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.A_IO_L3_in_x1_U0.fifo_A_in_blk_n);
    assign proc_125_data_PIPO_blk[0] = 1'b0;
    assign proc_125_start_FIFO_blk[0] = 1'b0;
    assign proc_125_TLF_FIFO_blk[0] = 1'b0;
    assign proc_125_input_sync_blk[0] = 1'b0;
    assign proc_125_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_125[0] = dl_detect_out ? proc_dep_vld_vec_125_reg[0] : (proc_125_data_FIFO_blk[0] | proc_125_data_PIPO_blk[0] | proc_125_start_FIFO_blk[0] | proc_125_TLF_FIFO_blk[0] | proc_125_input_sync_blk[0] | proc_125_output_sync_blk[0]);
    assign proc_125_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.A_IO_L3_in_x1_U0.fifo_A_local_out_blk_n);
    assign proc_125_data_PIPO_blk[1] = 1'b0;
    assign proc_125_start_FIFO_blk[1] = 1'b0;
    assign proc_125_TLF_FIFO_blk[1] = 1'b0;
    assign proc_125_input_sync_blk[1] = 1'b0;
    assign proc_125_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_125[1] = dl_detect_out ? proc_dep_vld_vec_125_reg[1] : (proc_125_data_FIFO_blk[1] | proc_125_data_PIPO_blk[1] | proc_125_start_FIFO_blk[1] | proc_125_TLF_FIFO_blk[1] | proc_125_input_sync_blk[1] | proc_125_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_125_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_125_reg <= proc_dep_vld_vec_125;
        end
    end
    assign in_chan_dep_vld_vec_125[0] = dep_chan_vld_124_125;
    assign in_chan_dep_data_vec_125[243 : 0] = dep_chan_data_124_125;
    assign token_in_vec_125[0] = token_124_125;
    assign in_chan_dep_vld_vec_125[1] = dep_chan_vld_126_125;
    assign in_chan_dep_data_vec_125[487 : 244] = dep_chan_data_126_125;
    assign token_in_vec_125[1] = token_126_125;
    assign dep_chan_vld_125_124 = out_chan_dep_vld_vec_125[0];
    assign dep_chan_data_125_124 = out_chan_dep_data_125;
    assign token_125_124 = token_out_vec_125[0];
    assign dep_chan_vld_125_126 = out_chan_dep_vld_vec_125[1];
    assign dep_chan_data_125_126 = out_chan_dep_data_125;
    assign token_125_126 = token_out_vec_125[1];

    // Process: grp_kernel0_x1_fu_130.A_IO_L2_in_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 126, 3, 3) top_hls_deadlock_detect_unit_126 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_126),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_126),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_126),
        .token_in_vec(token_in_vec_126),
        .dl_detect_in(dl_detect_out),
        .origin(origin[126]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_126),
        .out_chan_dep_data(out_chan_dep_data_126),
        .token_out_vec(token_out_vec_126),
        .dl_detect_out(dl_in_vec[126]));

    assign proc_126_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.A_IO_L2_in_0_x1_U0.fifo_A_A_IO_L2_in_0_x15_blk_n);
    assign proc_126_data_PIPO_blk[0] = 1'b0;
    assign proc_126_start_FIFO_blk[0] = 1'b0;
    assign proc_126_TLF_FIFO_blk[0] = 1'b0;
    assign proc_126_input_sync_blk[0] = 1'b0;
    assign proc_126_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_126[0] = dl_detect_out ? proc_dep_vld_vec_126_reg[0] : (proc_126_data_FIFO_blk[0] | proc_126_data_PIPO_blk[0] | proc_126_start_FIFO_blk[0] | proc_126_TLF_FIFO_blk[0] | proc_126_input_sync_blk[0] | proc_126_output_sync_blk[0]);
    assign proc_126_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.A_IO_L2_in_0_x1_U0.fifo_A_A_IO_L2_in_1_x16_blk_n);
    assign proc_126_data_PIPO_blk[1] = 1'b0;
    assign proc_126_start_FIFO_blk[1] = 1'b0;
    assign proc_126_TLF_FIFO_blk[1] = 1'b0;
    assign proc_126_input_sync_blk[1] = 1'b0;
    assign proc_126_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_126[1] = dl_detect_out ? proc_dep_vld_vec_126_reg[1] : (proc_126_data_FIFO_blk[1] | proc_126_data_PIPO_blk[1] | proc_126_start_FIFO_blk[1] | proc_126_TLF_FIFO_blk[1] | proc_126_input_sync_blk[1] | proc_126_output_sync_blk[1]);
    assign proc_126_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.A_IO_L2_in_0_x1_U0.fifo_A_PE_0_0_x125_blk_n);
    assign proc_126_data_PIPO_blk[2] = 1'b0;
    assign proc_126_start_FIFO_blk[2] = 1'b0;
    assign proc_126_TLF_FIFO_blk[2] = 1'b0;
    assign proc_126_input_sync_blk[2] = 1'b0;
    assign proc_126_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_126[2] = dl_detect_out ? proc_dep_vld_vec_126_reg[2] : (proc_126_data_FIFO_blk[2] | proc_126_data_PIPO_blk[2] | proc_126_start_FIFO_blk[2] | proc_126_TLF_FIFO_blk[2] | proc_126_input_sync_blk[2] | proc_126_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_126_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_126_reg <= proc_dep_vld_vec_126;
        end
    end
    assign in_chan_dep_vld_vec_126[0] = dep_chan_vld_125_126;
    assign in_chan_dep_data_vec_126[243 : 0] = dep_chan_data_125_126;
    assign token_in_vec_126[0] = token_125_126;
    assign in_chan_dep_vld_vec_126[1] = dep_chan_vld_127_126;
    assign in_chan_dep_data_vec_126[487 : 244] = dep_chan_data_127_126;
    assign token_in_vec_126[1] = token_127_126;
    assign in_chan_dep_vld_vec_126[2] = dep_chan_vld_150_126;
    assign in_chan_dep_data_vec_126[731 : 488] = dep_chan_data_150_126;
    assign token_in_vec_126[2] = token_150_126;
    assign dep_chan_vld_126_125 = out_chan_dep_vld_vec_126[0];
    assign dep_chan_data_126_125 = out_chan_dep_data_126;
    assign token_126_125 = token_out_vec_126[0];
    assign dep_chan_vld_126_127 = out_chan_dep_vld_vec_126[1];
    assign dep_chan_data_126_127 = out_chan_dep_data_126;
    assign token_126_127 = token_out_vec_126[1];
    assign dep_chan_vld_126_150 = out_chan_dep_vld_vec_126[2];
    assign dep_chan_data_126_150 = out_chan_dep_data_126;
    assign token_126_150 = token_out_vec_126[2];

    // Process: grp_kernel0_x1_fu_130.A_IO_L2_in_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 127, 3, 3) top_hls_deadlock_detect_unit_127 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_127),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_127),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_127),
        .token_in_vec(token_in_vec_127),
        .dl_detect_in(dl_detect_out),
        .origin(origin[127]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_127),
        .out_chan_dep_data(out_chan_dep_data_127),
        .token_out_vec(token_out_vec_127),
        .dl_detect_out(dl_in_vec[127]));

    assign proc_127_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.A_IO_L2_in_1_x1_U0.fifo_A_A_IO_L2_in_1_x16_blk_n);
    assign proc_127_data_PIPO_blk[0] = 1'b0;
    assign proc_127_start_FIFO_blk[0] = 1'b0;
    assign proc_127_TLF_FIFO_blk[0] = 1'b0;
    assign proc_127_input_sync_blk[0] = 1'b0;
    assign proc_127_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_127[0] = dl_detect_out ? proc_dep_vld_vec_127_reg[0] : (proc_127_data_FIFO_blk[0] | proc_127_data_PIPO_blk[0] | proc_127_start_FIFO_blk[0] | proc_127_TLF_FIFO_blk[0] | proc_127_input_sync_blk[0] | proc_127_output_sync_blk[0]);
    assign proc_127_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.A_IO_L2_in_1_x1_U0.fifo_A_A_IO_L2_in_2_x17_blk_n);
    assign proc_127_data_PIPO_blk[1] = 1'b0;
    assign proc_127_start_FIFO_blk[1] = 1'b0;
    assign proc_127_TLF_FIFO_blk[1] = 1'b0;
    assign proc_127_input_sync_blk[1] = 1'b0;
    assign proc_127_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_127[1] = dl_detect_out ? proc_dep_vld_vec_127_reg[1] : (proc_127_data_FIFO_blk[1] | proc_127_data_PIPO_blk[1] | proc_127_start_FIFO_blk[1] | proc_127_TLF_FIFO_blk[1] | proc_127_input_sync_blk[1] | proc_127_output_sync_blk[1]);
    assign proc_127_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.A_IO_L2_in_1_x1_U0.fifo_A_PE_1_0_x134_blk_n);
    assign proc_127_data_PIPO_blk[2] = 1'b0;
    assign proc_127_start_FIFO_blk[2] = 1'b0;
    assign proc_127_TLF_FIFO_blk[2] = 1'b0;
    assign proc_127_input_sync_blk[2] = 1'b0;
    assign proc_127_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_127[2] = dl_detect_out ? proc_dep_vld_vec_127_reg[2] : (proc_127_data_FIFO_blk[2] | proc_127_data_PIPO_blk[2] | proc_127_start_FIFO_blk[2] | proc_127_TLF_FIFO_blk[2] | proc_127_input_sync_blk[2] | proc_127_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_127_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_127_reg <= proc_dep_vld_vec_127;
        end
    end
    assign in_chan_dep_vld_vec_127[0] = dep_chan_vld_126_127;
    assign in_chan_dep_data_vec_127[243 : 0] = dep_chan_data_126_127;
    assign token_in_vec_127[0] = token_126_127;
    assign in_chan_dep_vld_vec_127[1] = dep_chan_vld_128_127;
    assign in_chan_dep_data_vec_127[487 : 244] = dep_chan_data_128_127;
    assign token_in_vec_127[1] = token_128_127;
    assign in_chan_dep_vld_vec_127[2] = dep_chan_vld_158_127;
    assign in_chan_dep_data_vec_127[731 : 488] = dep_chan_data_158_127;
    assign token_in_vec_127[2] = token_158_127;
    assign dep_chan_vld_127_126 = out_chan_dep_vld_vec_127[0];
    assign dep_chan_data_127_126 = out_chan_dep_data_127;
    assign token_127_126 = token_out_vec_127[0];
    assign dep_chan_vld_127_128 = out_chan_dep_vld_vec_127[1];
    assign dep_chan_data_127_128 = out_chan_dep_data_127;
    assign token_127_128 = token_out_vec_127[1];
    assign dep_chan_vld_127_158 = out_chan_dep_vld_vec_127[2];
    assign dep_chan_data_127_158 = out_chan_dep_data_127;
    assign token_127_158 = token_out_vec_127[2];

    // Process: grp_kernel0_x1_fu_130.A_IO_L2_in_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 128, 3, 3) top_hls_deadlock_detect_unit_128 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_128),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_128),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_128),
        .token_in_vec(token_in_vec_128),
        .dl_detect_in(dl_detect_out),
        .origin(origin[128]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_128),
        .out_chan_dep_data(out_chan_dep_data_128),
        .token_out_vec(token_out_vec_128),
        .dl_detect_out(dl_in_vec[128]));

    assign proc_128_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.A_IO_L2_in_2_x1_U0.fifo_A_A_IO_L2_in_2_x17_blk_n);
    assign proc_128_data_PIPO_blk[0] = 1'b0;
    assign proc_128_start_FIFO_blk[0] = 1'b0;
    assign proc_128_TLF_FIFO_blk[0] = 1'b0;
    assign proc_128_input_sync_blk[0] = 1'b0;
    assign proc_128_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_128[0] = dl_detect_out ? proc_dep_vld_vec_128_reg[0] : (proc_128_data_FIFO_blk[0] | proc_128_data_PIPO_blk[0] | proc_128_start_FIFO_blk[0] | proc_128_TLF_FIFO_blk[0] | proc_128_input_sync_blk[0] | proc_128_output_sync_blk[0]);
    assign proc_128_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.A_IO_L2_in_2_x1_U0.fifo_A_A_IO_L2_in_3_x18_blk_n);
    assign proc_128_data_PIPO_blk[1] = 1'b0;
    assign proc_128_start_FIFO_blk[1] = 1'b0;
    assign proc_128_TLF_FIFO_blk[1] = 1'b0;
    assign proc_128_input_sync_blk[1] = 1'b0;
    assign proc_128_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_128[1] = dl_detect_out ? proc_dep_vld_vec_128_reg[1] : (proc_128_data_FIFO_blk[1] | proc_128_data_PIPO_blk[1] | proc_128_start_FIFO_blk[1] | proc_128_TLF_FIFO_blk[1] | proc_128_input_sync_blk[1] | proc_128_output_sync_blk[1]);
    assign proc_128_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.A_IO_L2_in_2_x1_U0.fifo_A_PE_2_0_x143_blk_n);
    assign proc_128_data_PIPO_blk[2] = 1'b0;
    assign proc_128_start_FIFO_blk[2] = 1'b0;
    assign proc_128_TLF_FIFO_blk[2] = 1'b0;
    assign proc_128_input_sync_blk[2] = 1'b0;
    assign proc_128_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_128[2] = dl_detect_out ? proc_dep_vld_vec_128_reg[2] : (proc_128_data_FIFO_blk[2] | proc_128_data_PIPO_blk[2] | proc_128_start_FIFO_blk[2] | proc_128_TLF_FIFO_blk[2] | proc_128_input_sync_blk[2] | proc_128_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_128_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_128_reg <= proc_dep_vld_vec_128;
        end
    end
    assign in_chan_dep_vld_vec_128[0] = dep_chan_vld_127_128;
    assign in_chan_dep_data_vec_128[243 : 0] = dep_chan_data_127_128;
    assign token_in_vec_128[0] = token_127_128;
    assign in_chan_dep_vld_vec_128[1] = dep_chan_vld_129_128;
    assign in_chan_dep_data_vec_128[487 : 244] = dep_chan_data_129_128;
    assign token_in_vec_128[1] = token_129_128;
    assign in_chan_dep_vld_vec_128[2] = dep_chan_vld_166_128;
    assign in_chan_dep_data_vec_128[731 : 488] = dep_chan_data_166_128;
    assign token_in_vec_128[2] = token_166_128;
    assign dep_chan_vld_128_127 = out_chan_dep_vld_vec_128[0];
    assign dep_chan_data_128_127 = out_chan_dep_data_128;
    assign token_128_127 = token_out_vec_128[0];
    assign dep_chan_vld_128_129 = out_chan_dep_vld_vec_128[1];
    assign dep_chan_data_128_129 = out_chan_dep_data_128;
    assign token_128_129 = token_out_vec_128[1];
    assign dep_chan_vld_128_166 = out_chan_dep_vld_vec_128[2];
    assign dep_chan_data_128_166 = out_chan_dep_data_128;
    assign token_128_166 = token_out_vec_128[2];

    // Process: grp_kernel0_x1_fu_130.A_IO_L2_in_boundary_x1_U0
    top_hls_deadlock_detect_unit #(244, 129, 2, 2) top_hls_deadlock_detect_unit_129 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_129),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_129),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_129),
        .token_in_vec(token_in_vec_129),
        .dl_detect_in(dl_detect_out),
        .origin(origin[129]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_129),
        .out_chan_dep_data(out_chan_dep_data_129),
        .token_out_vec(token_out_vec_129),
        .dl_detect_out(dl_in_vec[129]));

    assign proc_129_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.A_IO_L2_in_boundary_x1_U0.fifo_A_A_IO_L2_in_3_x18_blk_n);
    assign proc_129_data_PIPO_blk[0] = 1'b0;
    assign proc_129_start_FIFO_blk[0] = 1'b0;
    assign proc_129_TLF_FIFO_blk[0] = 1'b0;
    assign proc_129_input_sync_blk[0] = 1'b0;
    assign proc_129_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_129[0] = dl_detect_out ? proc_dep_vld_vec_129_reg[0] : (proc_129_data_FIFO_blk[0] | proc_129_data_PIPO_blk[0] | proc_129_start_FIFO_blk[0] | proc_129_TLF_FIFO_blk[0] | proc_129_input_sync_blk[0] | proc_129_output_sync_blk[0]);
    assign proc_129_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.A_IO_L2_in_boundary_x1_U0.fifo_A_PE_3_0_x152_blk_n);
    assign proc_129_data_PIPO_blk[1] = 1'b0;
    assign proc_129_start_FIFO_blk[1] = 1'b0;
    assign proc_129_TLF_FIFO_blk[1] = 1'b0;
    assign proc_129_input_sync_blk[1] = 1'b0;
    assign proc_129_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_129[1] = dl_detect_out ? proc_dep_vld_vec_129_reg[1] : (proc_129_data_FIFO_blk[1] | proc_129_data_PIPO_blk[1] | proc_129_start_FIFO_blk[1] | proc_129_TLF_FIFO_blk[1] | proc_129_input_sync_blk[1] | proc_129_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_129_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_129_reg <= proc_dep_vld_vec_129;
        end
    end
    assign in_chan_dep_vld_vec_129[0] = dep_chan_vld_128_129;
    assign in_chan_dep_data_vec_129[243 : 0] = dep_chan_data_128_129;
    assign token_in_vec_129[0] = token_128_129;
    assign in_chan_dep_vld_vec_129[1] = dep_chan_vld_174_129;
    assign in_chan_dep_data_vec_129[487 : 244] = dep_chan_data_174_129;
    assign token_in_vec_129[1] = token_174_129;
    assign dep_chan_vld_129_128 = out_chan_dep_vld_vec_129[0];
    assign dep_chan_data_129_128 = out_chan_dep_data_129;
    assign token_129_128 = token_out_vec_129[0];
    assign dep_chan_vld_129_174 = out_chan_dep_vld_vec_129[1];
    assign dep_chan_data_129_174 = out_chan_dep_data_129;
    assign token_129_174 = token_out_vec_129[1];

    // Process: grp_kernel0_x1_fu_130.B_IO_L3_in_serialize_x1_U0
    top_hls_deadlock_detect_unit #(244, 130, 4, 4) top_hls_deadlock_detect_unit_130 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_130),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_130),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_130),
        .token_in_vec(token_in_vec_130),
        .dl_detect_in(dl_detect_out),
        .origin(origin[130]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_130),
        .out_chan_dep_data(out_chan_dep_data_130),
        .token_out_vec(token_out_vec_130),
        .dl_detect_out(dl_in_vec[130]));

    assign proc_130_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L3_in_serialize_x1_U0.fifo_B_B_IO_L3_in_serialize_x12_blk_n);
    assign proc_130_data_PIPO_blk[0] = 1'b0;
    assign proc_130_start_FIFO_blk[0] = 1'b0;
    assign proc_130_TLF_FIFO_blk[0] = 1'b0;
    assign proc_130_input_sync_blk[0] = 1'b0;
    assign proc_130_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_130[0] = dl_detect_out ? proc_dep_vld_vec_130_reg[0] : (proc_130_data_FIFO_blk[0] | proc_130_data_PIPO_blk[0] | proc_130_start_FIFO_blk[0] | proc_130_TLF_FIFO_blk[0] | proc_130_input_sync_blk[0] | proc_130_output_sync_blk[0]);
    assign proc_130_data_FIFO_blk[1] = 1'b0;
    assign proc_130_data_PIPO_blk[1] = 1'b0;
    assign proc_130_start_FIFO_blk[1] = 1'b0;
    assign proc_130_TLF_FIFO_blk[1] = 1'b0;
    assign proc_130_input_sync_blk[1] = 1'b0 | (grp_kernel0_x1_fu_130.ap_sync_B_IO_L3_in_serialize_x1_U0_ap_ready & grp_kernel0_x1_fu_130.B_IO_L3_in_serialize_x1_U0.ap_idle & ~grp_kernel0_x1_fu_130.ap_sync_kernel0_x1_entry8_U0_ap_ready);
    assign proc_130_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_130[1] = dl_detect_out ? proc_dep_vld_vec_130_reg[1] : (proc_130_data_FIFO_blk[1] | proc_130_data_PIPO_blk[1] | proc_130_start_FIFO_blk[1] | proc_130_TLF_FIFO_blk[1] | proc_130_input_sync_blk[1] | proc_130_output_sync_blk[1]);
    assign proc_130_data_FIFO_blk[2] = 1'b0;
    assign proc_130_data_PIPO_blk[2] = 1'b0;
    assign proc_130_start_FIFO_blk[2] = 1'b0;
    assign proc_130_TLF_FIFO_blk[2] = 1'b0;
    assign proc_130_input_sync_blk[2] = 1'b0 | (grp_kernel0_x1_fu_130.ap_sync_B_IO_L3_in_serialize_x1_U0_ap_ready & grp_kernel0_x1_fu_130.B_IO_L3_in_serialize_x1_U0.ap_idle & ~grp_kernel0_x1_fu_130.ap_sync_A_IO_L3_in_serialize_x1_U0_ap_ready);
    assign proc_130_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_130[2] = dl_detect_out ? proc_dep_vld_vec_130_reg[2] : (proc_130_data_FIFO_blk[2] | proc_130_data_PIPO_blk[2] | proc_130_start_FIFO_blk[2] | proc_130_TLF_FIFO_blk[2] | proc_130_input_sync_blk[2] | proc_130_output_sync_blk[2]);
    assign proc_130_data_FIFO_blk[3] = 1'b0;
    assign proc_130_data_PIPO_blk[3] = 1'b0;
    assign proc_130_start_FIFO_blk[3] = 1'b0;
    assign proc_130_TLF_FIFO_blk[3] = 1'b0;
    assign proc_130_input_sync_blk[3] = 1'b0 | (grp_kernel0_x1_fu_130.ap_sync_B_IO_L3_in_serialize_x1_U0_ap_ready & grp_kernel0_x1_fu_130.B_IO_L3_in_serialize_x1_U0.ap_idle & ~grp_kernel0_x1_fu_130.ap_sync_C_IO_L3_in_serialize_x1_U0_ap_ready);
    assign proc_130_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_130[3] = dl_detect_out ? proc_dep_vld_vec_130_reg[3] : (proc_130_data_FIFO_blk[3] | proc_130_data_PIPO_blk[3] | proc_130_start_FIFO_blk[3] | proc_130_TLF_FIFO_blk[3] | proc_130_input_sync_blk[3] | proc_130_output_sync_blk[3]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_130_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_130_reg <= proc_dep_vld_vec_130;
        end
    end
    assign in_chan_dep_vld_vec_130[0] = dep_chan_vld_122_130;
    assign in_chan_dep_data_vec_130[243 : 0] = dep_chan_data_122_130;
    assign token_in_vec_130[0] = token_122_130;
    assign in_chan_dep_vld_vec_130[1] = dep_chan_vld_124_130;
    assign in_chan_dep_data_vec_130[487 : 244] = dep_chan_data_124_130;
    assign token_in_vec_130[1] = token_124_130;
    assign in_chan_dep_vld_vec_130[2] = dep_chan_vld_131_130;
    assign in_chan_dep_data_vec_130[731 : 488] = dep_chan_data_131_130;
    assign token_in_vec_130[2] = token_131_130;
    assign in_chan_dep_vld_vec_130[3] = dep_chan_vld_140_130;
    assign in_chan_dep_data_vec_130[975 : 732] = dep_chan_data_140_130;
    assign token_in_vec_130[3] = token_140_130;
    assign dep_chan_vld_130_131 = out_chan_dep_vld_vec_130[0];
    assign dep_chan_data_130_131 = out_chan_dep_data_130;
    assign token_130_131 = token_out_vec_130[0];
    assign dep_chan_vld_130_122 = out_chan_dep_vld_vec_130[1];
    assign dep_chan_data_130_122 = out_chan_dep_data_130;
    assign token_130_122 = token_out_vec_130[1];
    assign dep_chan_vld_130_124 = out_chan_dep_vld_vec_130[2];
    assign dep_chan_data_130_124 = out_chan_dep_data_130;
    assign token_130_124 = token_out_vec_130[2];
    assign dep_chan_vld_130_140 = out_chan_dep_vld_vec_130[3];
    assign dep_chan_data_130_140 = out_chan_dep_data_130;
    assign token_130_140 = token_out_vec_130[3];

    // Process: grp_kernel0_x1_fu_130.B_IO_L3_in_x1_U0
    top_hls_deadlock_detect_unit #(244, 131, 2, 2) top_hls_deadlock_detect_unit_131 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_131),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_131),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_131),
        .token_in_vec(token_in_vec_131),
        .dl_detect_in(dl_detect_out),
        .origin(origin[131]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_131),
        .out_chan_dep_data(out_chan_dep_data_131),
        .token_out_vec(token_out_vec_131),
        .dl_detect_out(dl_in_vec[131]));

    assign proc_131_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L3_in_x1_U0.fifo_B_in_blk_n);
    assign proc_131_data_PIPO_blk[0] = 1'b0;
    assign proc_131_start_FIFO_blk[0] = 1'b0;
    assign proc_131_TLF_FIFO_blk[0] = 1'b0;
    assign proc_131_input_sync_blk[0] = 1'b0;
    assign proc_131_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_131[0] = dl_detect_out ? proc_dep_vld_vec_131_reg[0] : (proc_131_data_FIFO_blk[0] | proc_131_data_PIPO_blk[0] | proc_131_start_FIFO_blk[0] | proc_131_TLF_FIFO_blk[0] | proc_131_input_sync_blk[0] | proc_131_output_sync_blk[0]);
    assign proc_131_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L3_in_x1_U0.fifo_B_local_out_blk_n);
    assign proc_131_data_PIPO_blk[1] = 1'b0;
    assign proc_131_start_FIFO_blk[1] = 1'b0;
    assign proc_131_TLF_FIFO_blk[1] = 1'b0;
    assign proc_131_input_sync_blk[1] = 1'b0;
    assign proc_131_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_131[1] = dl_detect_out ? proc_dep_vld_vec_131_reg[1] : (proc_131_data_FIFO_blk[1] | proc_131_data_PIPO_blk[1] | proc_131_start_FIFO_blk[1] | proc_131_TLF_FIFO_blk[1] | proc_131_input_sync_blk[1] | proc_131_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_131_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_131_reg <= proc_dep_vld_vec_131;
        end
    end
    assign in_chan_dep_vld_vec_131[0] = dep_chan_vld_130_131;
    assign in_chan_dep_data_vec_131[243 : 0] = dep_chan_data_130_131;
    assign token_in_vec_131[0] = token_130_131;
    assign in_chan_dep_vld_vec_131[1] = dep_chan_vld_132_131;
    assign in_chan_dep_data_vec_131[487 : 244] = dep_chan_data_132_131;
    assign token_in_vec_131[1] = token_132_131;
    assign dep_chan_vld_131_130 = out_chan_dep_vld_vec_131[0];
    assign dep_chan_data_131_130 = out_chan_dep_data_131;
    assign token_131_130 = token_out_vec_131[0];
    assign dep_chan_vld_131_132 = out_chan_dep_vld_vec_131[1];
    assign dep_chan_data_131_132 = out_chan_dep_data_131;
    assign token_131_132 = token_out_vec_131[1];

    // Process: grp_kernel0_x1_fu_130.B_IO_L2_in_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 132, 3, 3) top_hls_deadlock_detect_unit_132 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_132),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_132),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_132),
        .token_in_vec(token_in_vec_132),
        .dl_detect_in(dl_detect_out),
        .origin(origin[132]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_132),
        .out_chan_dep_data(out_chan_dep_data_132),
        .token_out_vec(token_out_vec_132),
        .dl_detect_out(dl_in_vec[132]));

    assign proc_132_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_0_x1_U0.fifo_B_B_IO_L2_in_0_x19_blk_n);
    assign proc_132_data_PIPO_blk[0] = 1'b0;
    assign proc_132_start_FIFO_blk[0] = 1'b0;
    assign proc_132_TLF_FIFO_blk[0] = 1'b0;
    assign proc_132_input_sync_blk[0] = 1'b0;
    assign proc_132_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_132[0] = dl_detect_out ? proc_dep_vld_vec_132_reg[0] : (proc_132_data_FIFO_blk[0] | proc_132_data_PIPO_blk[0] | proc_132_start_FIFO_blk[0] | proc_132_TLF_FIFO_blk[0] | proc_132_input_sync_blk[0] | proc_132_output_sync_blk[0]);
    assign proc_132_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_0_x1_U0.fifo_B_B_IO_L2_in_1_x110_blk_n);
    assign proc_132_data_PIPO_blk[1] = 1'b0;
    assign proc_132_start_FIFO_blk[1] = 1'b0;
    assign proc_132_TLF_FIFO_blk[1] = 1'b0;
    assign proc_132_input_sync_blk[1] = 1'b0;
    assign proc_132_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_132[1] = dl_detect_out ? proc_dep_vld_vec_132_reg[1] : (proc_132_data_FIFO_blk[1] | proc_132_data_PIPO_blk[1] | proc_132_start_FIFO_blk[1] | proc_132_TLF_FIFO_blk[1] | proc_132_input_sync_blk[1] | proc_132_output_sync_blk[1]);
    assign proc_132_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_0_x1_U0.fifo_B_PE_0_0_x161_blk_n);
    assign proc_132_data_PIPO_blk[2] = 1'b0;
    assign proc_132_start_FIFO_blk[2] = 1'b0;
    assign proc_132_TLF_FIFO_blk[2] = 1'b0;
    assign proc_132_input_sync_blk[2] = 1'b0;
    assign proc_132_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_132[2] = dl_detect_out ? proc_dep_vld_vec_132_reg[2] : (proc_132_data_FIFO_blk[2] | proc_132_data_PIPO_blk[2] | proc_132_start_FIFO_blk[2] | proc_132_TLF_FIFO_blk[2] | proc_132_input_sync_blk[2] | proc_132_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_132_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_132_reg <= proc_dep_vld_vec_132;
        end
    end
    assign in_chan_dep_vld_vec_132[0] = dep_chan_vld_131_132;
    assign in_chan_dep_data_vec_132[243 : 0] = dep_chan_data_131_132;
    assign token_in_vec_132[0] = token_131_132;
    assign in_chan_dep_vld_vec_132[1] = dep_chan_vld_133_132;
    assign in_chan_dep_data_vec_132[487 : 244] = dep_chan_data_133_132;
    assign token_in_vec_132[1] = token_133_132;
    assign in_chan_dep_vld_vec_132[2] = dep_chan_vld_150_132;
    assign in_chan_dep_data_vec_132[731 : 488] = dep_chan_data_150_132;
    assign token_in_vec_132[2] = token_150_132;
    assign dep_chan_vld_132_131 = out_chan_dep_vld_vec_132[0];
    assign dep_chan_data_132_131 = out_chan_dep_data_132;
    assign token_132_131 = token_out_vec_132[0];
    assign dep_chan_vld_132_133 = out_chan_dep_vld_vec_132[1];
    assign dep_chan_data_132_133 = out_chan_dep_data_132;
    assign token_132_133 = token_out_vec_132[1];
    assign dep_chan_vld_132_150 = out_chan_dep_vld_vec_132[2];
    assign dep_chan_data_132_150 = out_chan_dep_data_132;
    assign token_132_150 = token_out_vec_132[2];

    // Process: grp_kernel0_x1_fu_130.B_IO_L2_in_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 133, 3, 3) top_hls_deadlock_detect_unit_133 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_133),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_133),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_133),
        .token_in_vec(token_in_vec_133),
        .dl_detect_in(dl_detect_out),
        .origin(origin[133]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_133),
        .out_chan_dep_data(out_chan_dep_data_133),
        .token_out_vec(token_out_vec_133),
        .dl_detect_out(dl_in_vec[133]));

    assign proc_133_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_1_x1_U0.fifo_B_B_IO_L2_in_1_x110_blk_n);
    assign proc_133_data_PIPO_blk[0] = 1'b0;
    assign proc_133_start_FIFO_blk[0] = 1'b0;
    assign proc_133_TLF_FIFO_blk[0] = 1'b0;
    assign proc_133_input_sync_blk[0] = 1'b0;
    assign proc_133_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_133[0] = dl_detect_out ? proc_dep_vld_vec_133_reg[0] : (proc_133_data_FIFO_blk[0] | proc_133_data_PIPO_blk[0] | proc_133_start_FIFO_blk[0] | proc_133_TLF_FIFO_blk[0] | proc_133_input_sync_blk[0] | proc_133_output_sync_blk[0]);
    assign proc_133_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_1_x1_U0.fifo_B_B_IO_L2_in_2_x111_blk_n);
    assign proc_133_data_PIPO_blk[1] = 1'b0;
    assign proc_133_start_FIFO_blk[1] = 1'b0;
    assign proc_133_TLF_FIFO_blk[1] = 1'b0;
    assign proc_133_input_sync_blk[1] = 1'b0;
    assign proc_133_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_133[1] = dl_detect_out ? proc_dep_vld_vec_133_reg[1] : (proc_133_data_FIFO_blk[1] | proc_133_data_PIPO_blk[1] | proc_133_start_FIFO_blk[1] | proc_133_TLF_FIFO_blk[1] | proc_133_input_sync_blk[1] | proc_133_output_sync_blk[1]);
    assign proc_133_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_1_x1_U0.fifo_B_PE_0_1_x166_blk_n);
    assign proc_133_data_PIPO_blk[2] = 1'b0;
    assign proc_133_start_FIFO_blk[2] = 1'b0;
    assign proc_133_TLF_FIFO_blk[2] = 1'b0;
    assign proc_133_input_sync_blk[2] = 1'b0;
    assign proc_133_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_133[2] = dl_detect_out ? proc_dep_vld_vec_133_reg[2] : (proc_133_data_FIFO_blk[2] | proc_133_data_PIPO_blk[2] | proc_133_start_FIFO_blk[2] | proc_133_TLF_FIFO_blk[2] | proc_133_input_sync_blk[2] | proc_133_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_133_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_133_reg <= proc_dep_vld_vec_133;
        end
    end
    assign in_chan_dep_vld_vec_133[0] = dep_chan_vld_132_133;
    assign in_chan_dep_data_vec_133[243 : 0] = dep_chan_data_132_133;
    assign token_in_vec_133[0] = token_132_133;
    assign in_chan_dep_vld_vec_133[1] = dep_chan_vld_134_133;
    assign in_chan_dep_data_vec_133[487 : 244] = dep_chan_data_134_133;
    assign token_in_vec_133[1] = token_134_133;
    assign in_chan_dep_vld_vec_133[2] = dep_chan_vld_151_133;
    assign in_chan_dep_data_vec_133[731 : 488] = dep_chan_data_151_133;
    assign token_in_vec_133[2] = token_151_133;
    assign dep_chan_vld_133_132 = out_chan_dep_vld_vec_133[0];
    assign dep_chan_data_133_132 = out_chan_dep_data_133;
    assign token_133_132 = token_out_vec_133[0];
    assign dep_chan_vld_133_134 = out_chan_dep_vld_vec_133[1];
    assign dep_chan_data_133_134 = out_chan_dep_data_133;
    assign token_133_134 = token_out_vec_133[1];
    assign dep_chan_vld_133_151 = out_chan_dep_vld_vec_133[2];
    assign dep_chan_data_133_151 = out_chan_dep_data_133;
    assign token_133_151 = token_out_vec_133[2];

    // Process: grp_kernel0_x1_fu_130.B_IO_L2_in_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 134, 3, 3) top_hls_deadlock_detect_unit_134 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_134),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_134),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_134),
        .token_in_vec(token_in_vec_134),
        .dl_detect_in(dl_detect_out),
        .origin(origin[134]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_134),
        .out_chan_dep_data(out_chan_dep_data_134),
        .token_out_vec(token_out_vec_134),
        .dl_detect_out(dl_in_vec[134]));

    assign proc_134_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_2_x1_U0.fifo_B_B_IO_L2_in_2_x111_blk_n);
    assign proc_134_data_PIPO_blk[0] = 1'b0;
    assign proc_134_start_FIFO_blk[0] = 1'b0;
    assign proc_134_TLF_FIFO_blk[0] = 1'b0;
    assign proc_134_input_sync_blk[0] = 1'b0;
    assign proc_134_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_134[0] = dl_detect_out ? proc_dep_vld_vec_134_reg[0] : (proc_134_data_FIFO_blk[0] | proc_134_data_PIPO_blk[0] | proc_134_start_FIFO_blk[0] | proc_134_TLF_FIFO_blk[0] | proc_134_input_sync_blk[0] | proc_134_output_sync_blk[0]);
    assign proc_134_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_2_x1_U0.fifo_B_B_IO_L2_in_3_x112_blk_n);
    assign proc_134_data_PIPO_blk[1] = 1'b0;
    assign proc_134_start_FIFO_blk[1] = 1'b0;
    assign proc_134_TLF_FIFO_blk[1] = 1'b0;
    assign proc_134_input_sync_blk[1] = 1'b0;
    assign proc_134_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_134[1] = dl_detect_out ? proc_dep_vld_vec_134_reg[1] : (proc_134_data_FIFO_blk[1] | proc_134_data_PIPO_blk[1] | proc_134_start_FIFO_blk[1] | proc_134_TLF_FIFO_blk[1] | proc_134_input_sync_blk[1] | proc_134_output_sync_blk[1]);
    assign proc_134_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_2_x1_U0.fifo_B_PE_0_2_x171_blk_n);
    assign proc_134_data_PIPO_blk[2] = 1'b0;
    assign proc_134_start_FIFO_blk[2] = 1'b0;
    assign proc_134_TLF_FIFO_blk[2] = 1'b0;
    assign proc_134_input_sync_blk[2] = 1'b0;
    assign proc_134_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_134[2] = dl_detect_out ? proc_dep_vld_vec_134_reg[2] : (proc_134_data_FIFO_blk[2] | proc_134_data_PIPO_blk[2] | proc_134_start_FIFO_blk[2] | proc_134_TLF_FIFO_blk[2] | proc_134_input_sync_blk[2] | proc_134_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_134_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_134_reg <= proc_dep_vld_vec_134;
        end
    end
    assign in_chan_dep_vld_vec_134[0] = dep_chan_vld_133_134;
    assign in_chan_dep_data_vec_134[243 : 0] = dep_chan_data_133_134;
    assign token_in_vec_134[0] = token_133_134;
    assign in_chan_dep_vld_vec_134[1] = dep_chan_vld_135_134;
    assign in_chan_dep_data_vec_134[487 : 244] = dep_chan_data_135_134;
    assign token_in_vec_134[1] = token_135_134;
    assign in_chan_dep_vld_vec_134[2] = dep_chan_vld_152_134;
    assign in_chan_dep_data_vec_134[731 : 488] = dep_chan_data_152_134;
    assign token_in_vec_134[2] = token_152_134;
    assign dep_chan_vld_134_133 = out_chan_dep_vld_vec_134[0];
    assign dep_chan_data_134_133 = out_chan_dep_data_134;
    assign token_134_133 = token_out_vec_134[0];
    assign dep_chan_vld_134_135 = out_chan_dep_vld_vec_134[1];
    assign dep_chan_data_134_135 = out_chan_dep_data_134;
    assign token_134_135 = token_out_vec_134[1];
    assign dep_chan_vld_134_152 = out_chan_dep_vld_vec_134[2];
    assign dep_chan_data_134_152 = out_chan_dep_data_134;
    assign token_134_152 = token_out_vec_134[2];

    // Process: grp_kernel0_x1_fu_130.B_IO_L2_in_3_x1_U0
    top_hls_deadlock_detect_unit #(244, 135, 3, 3) top_hls_deadlock_detect_unit_135 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_135),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_135),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_135),
        .token_in_vec(token_in_vec_135),
        .dl_detect_in(dl_detect_out),
        .origin(origin[135]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_135),
        .out_chan_dep_data(out_chan_dep_data_135),
        .token_out_vec(token_out_vec_135),
        .dl_detect_out(dl_in_vec[135]));

    assign proc_135_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_3_x1_U0.fifo_B_B_IO_L2_in_3_x112_blk_n);
    assign proc_135_data_PIPO_blk[0] = 1'b0;
    assign proc_135_start_FIFO_blk[0] = 1'b0;
    assign proc_135_TLF_FIFO_blk[0] = 1'b0;
    assign proc_135_input_sync_blk[0] = 1'b0;
    assign proc_135_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_135[0] = dl_detect_out ? proc_dep_vld_vec_135_reg[0] : (proc_135_data_FIFO_blk[0] | proc_135_data_PIPO_blk[0] | proc_135_start_FIFO_blk[0] | proc_135_TLF_FIFO_blk[0] | proc_135_input_sync_blk[0] | proc_135_output_sync_blk[0]);
    assign proc_135_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_3_x1_U0.fifo_B_B_IO_L2_in_4_x113_blk_n);
    assign proc_135_data_PIPO_blk[1] = 1'b0;
    assign proc_135_start_FIFO_blk[1] = 1'b0;
    assign proc_135_TLF_FIFO_blk[1] = 1'b0;
    assign proc_135_input_sync_blk[1] = 1'b0;
    assign proc_135_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_135[1] = dl_detect_out ? proc_dep_vld_vec_135_reg[1] : (proc_135_data_FIFO_blk[1] | proc_135_data_PIPO_blk[1] | proc_135_start_FIFO_blk[1] | proc_135_TLF_FIFO_blk[1] | proc_135_input_sync_blk[1] | proc_135_output_sync_blk[1]);
    assign proc_135_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_3_x1_U0.fifo_B_PE_0_3_x176_blk_n);
    assign proc_135_data_PIPO_blk[2] = 1'b0;
    assign proc_135_start_FIFO_blk[2] = 1'b0;
    assign proc_135_TLF_FIFO_blk[2] = 1'b0;
    assign proc_135_input_sync_blk[2] = 1'b0;
    assign proc_135_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_135[2] = dl_detect_out ? proc_dep_vld_vec_135_reg[2] : (proc_135_data_FIFO_blk[2] | proc_135_data_PIPO_blk[2] | proc_135_start_FIFO_blk[2] | proc_135_TLF_FIFO_blk[2] | proc_135_input_sync_blk[2] | proc_135_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_135_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_135_reg <= proc_dep_vld_vec_135;
        end
    end
    assign in_chan_dep_vld_vec_135[0] = dep_chan_vld_134_135;
    assign in_chan_dep_data_vec_135[243 : 0] = dep_chan_data_134_135;
    assign token_in_vec_135[0] = token_134_135;
    assign in_chan_dep_vld_vec_135[1] = dep_chan_vld_136_135;
    assign in_chan_dep_data_vec_135[487 : 244] = dep_chan_data_136_135;
    assign token_in_vec_135[1] = token_136_135;
    assign in_chan_dep_vld_vec_135[2] = dep_chan_vld_153_135;
    assign in_chan_dep_data_vec_135[731 : 488] = dep_chan_data_153_135;
    assign token_in_vec_135[2] = token_153_135;
    assign dep_chan_vld_135_134 = out_chan_dep_vld_vec_135[0];
    assign dep_chan_data_135_134 = out_chan_dep_data_135;
    assign token_135_134 = token_out_vec_135[0];
    assign dep_chan_vld_135_136 = out_chan_dep_vld_vec_135[1];
    assign dep_chan_data_135_136 = out_chan_dep_data_135;
    assign token_135_136 = token_out_vec_135[1];
    assign dep_chan_vld_135_153 = out_chan_dep_vld_vec_135[2];
    assign dep_chan_data_135_153 = out_chan_dep_data_135;
    assign token_135_153 = token_out_vec_135[2];

    // Process: grp_kernel0_x1_fu_130.B_IO_L2_in_4_x1_U0
    top_hls_deadlock_detect_unit #(244, 136, 3, 3) top_hls_deadlock_detect_unit_136 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_136),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_136),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_136),
        .token_in_vec(token_in_vec_136),
        .dl_detect_in(dl_detect_out),
        .origin(origin[136]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_136),
        .out_chan_dep_data(out_chan_dep_data_136),
        .token_out_vec(token_out_vec_136),
        .dl_detect_out(dl_in_vec[136]));

    assign proc_136_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_4_x1_U0.fifo_B_B_IO_L2_in_4_x113_blk_n);
    assign proc_136_data_PIPO_blk[0] = 1'b0;
    assign proc_136_start_FIFO_blk[0] = 1'b0;
    assign proc_136_TLF_FIFO_blk[0] = 1'b0;
    assign proc_136_input_sync_blk[0] = 1'b0;
    assign proc_136_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_136[0] = dl_detect_out ? proc_dep_vld_vec_136_reg[0] : (proc_136_data_FIFO_blk[0] | proc_136_data_PIPO_blk[0] | proc_136_start_FIFO_blk[0] | proc_136_TLF_FIFO_blk[0] | proc_136_input_sync_blk[0] | proc_136_output_sync_blk[0]);
    assign proc_136_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_4_x1_U0.fifo_B_B_IO_L2_in_5_x114_blk_n);
    assign proc_136_data_PIPO_blk[1] = 1'b0;
    assign proc_136_start_FIFO_blk[1] = 1'b0;
    assign proc_136_TLF_FIFO_blk[1] = 1'b0;
    assign proc_136_input_sync_blk[1] = 1'b0;
    assign proc_136_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_136[1] = dl_detect_out ? proc_dep_vld_vec_136_reg[1] : (proc_136_data_FIFO_blk[1] | proc_136_data_PIPO_blk[1] | proc_136_start_FIFO_blk[1] | proc_136_TLF_FIFO_blk[1] | proc_136_input_sync_blk[1] | proc_136_output_sync_blk[1]);
    assign proc_136_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_4_x1_U0.fifo_B_PE_0_4_x181_blk_n);
    assign proc_136_data_PIPO_blk[2] = 1'b0;
    assign proc_136_start_FIFO_blk[2] = 1'b0;
    assign proc_136_TLF_FIFO_blk[2] = 1'b0;
    assign proc_136_input_sync_blk[2] = 1'b0;
    assign proc_136_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_136[2] = dl_detect_out ? proc_dep_vld_vec_136_reg[2] : (proc_136_data_FIFO_blk[2] | proc_136_data_PIPO_blk[2] | proc_136_start_FIFO_blk[2] | proc_136_TLF_FIFO_blk[2] | proc_136_input_sync_blk[2] | proc_136_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_136_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_136_reg <= proc_dep_vld_vec_136;
        end
    end
    assign in_chan_dep_vld_vec_136[0] = dep_chan_vld_135_136;
    assign in_chan_dep_data_vec_136[243 : 0] = dep_chan_data_135_136;
    assign token_in_vec_136[0] = token_135_136;
    assign in_chan_dep_vld_vec_136[1] = dep_chan_vld_137_136;
    assign in_chan_dep_data_vec_136[487 : 244] = dep_chan_data_137_136;
    assign token_in_vec_136[1] = token_137_136;
    assign in_chan_dep_vld_vec_136[2] = dep_chan_vld_154_136;
    assign in_chan_dep_data_vec_136[731 : 488] = dep_chan_data_154_136;
    assign token_in_vec_136[2] = token_154_136;
    assign dep_chan_vld_136_135 = out_chan_dep_vld_vec_136[0];
    assign dep_chan_data_136_135 = out_chan_dep_data_136;
    assign token_136_135 = token_out_vec_136[0];
    assign dep_chan_vld_136_137 = out_chan_dep_vld_vec_136[1];
    assign dep_chan_data_136_137 = out_chan_dep_data_136;
    assign token_136_137 = token_out_vec_136[1];
    assign dep_chan_vld_136_154 = out_chan_dep_vld_vec_136[2];
    assign dep_chan_data_136_154 = out_chan_dep_data_136;
    assign token_136_154 = token_out_vec_136[2];

    // Process: grp_kernel0_x1_fu_130.B_IO_L2_in_5_x1_U0
    top_hls_deadlock_detect_unit #(244, 137, 3, 3) top_hls_deadlock_detect_unit_137 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_137),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_137),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_137),
        .token_in_vec(token_in_vec_137),
        .dl_detect_in(dl_detect_out),
        .origin(origin[137]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_137),
        .out_chan_dep_data(out_chan_dep_data_137),
        .token_out_vec(token_out_vec_137),
        .dl_detect_out(dl_in_vec[137]));

    assign proc_137_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_5_x1_U0.fifo_B_B_IO_L2_in_5_x114_blk_n);
    assign proc_137_data_PIPO_blk[0] = 1'b0;
    assign proc_137_start_FIFO_blk[0] = 1'b0;
    assign proc_137_TLF_FIFO_blk[0] = 1'b0;
    assign proc_137_input_sync_blk[0] = 1'b0;
    assign proc_137_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_137[0] = dl_detect_out ? proc_dep_vld_vec_137_reg[0] : (proc_137_data_FIFO_blk[0] | proc_137_data_PIPO_blk[0] | proc_137_start_FIFO_blk[0] | proc_137_TLF_FIFO_blk[0] | proc_137_input_sync_blk[0] | proc_137_output_sync_blk[0]);
    assign proc_137_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_5_x1_U0.fifo_B_B_IO_L2_in_6_x115_blk_n);
    assign proc_137_data_PIPO_blk[1] = 1'b0;
    assign proc_137_start_FIFO_blk[1] = 1'b0;
    assign proc_137_TLF_FIFO_blk[1] = 1'b0;
    assign proc_137_input_sync_blk[1] = 1'b0;
    assign proc_137_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_137[1] = dl_detect_out ? proc_dep_vld_vec_137_reg[1] : (proc_137_data_FIFO_blk[1] | proc_137_data_PIPO_blk[1] | proc_137_start_FIFO_blk[1] | proc_137_TLF_FIFO_blk[1] | proc_137_input_sync_blk[1] | proc_137_output_sync_blk[1]);
    assign proc_137_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_5_x1_U0.fifo_B_PE_0_5_x186_blk_n);
    assign proc_137_data_PIPO_blk[2] = 1'b0;
    assign proc_137_start_FIFO_blk[2] = 1'b0;
    assign proc_137_TLF_FIFO_blk[2] = 1'b0;
    assign proc_137_input_sync_blk[2] = 1'b0;
    assign proc_137_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_137[2] = dl_detect_out ? proc_dep_vld_vec_137_reg[2] : (proc_137_data_FIFO_blk[2] | proc_137_data_PIPO_blk[2] | proc_137_start_FIFO_blk[2] | proc_137_TLF_FIFO_blk[2] | proc_137_input_sync_blk[2] | proc_137_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_137_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_137_reg <= proc_dep_vld_vec_137;
        end
    end
    assign in_chan_dep_vld_vec_137[0] = dep_chan_vld_136_137;
    assign in_chan_dep_data_vec_137[243 : 0] = dep_chan_data_136_137;
    assign token_in_vec_137[0] = token_136_137;
    assign in_chan_dep_vld_vec_137[1] = dep_chan_vld_138_137;
    assign in_chan_dep_data_vec_137[487 : 244] = dep_chan_data_138_137;
    assign token_in_vec_137[1] = token_138_137;
    assign in_chan_dep_vld_vec_137[2] = dep_chan_vld_155_137;
    assign in_chan_dep_data_vec_137[731 : 488] = dep_chan_data_155_137;
    assign token_in_vec_137[2] = token_155_137;
    assign dep_chan_vld_137_136 = out_chan_dep_vld_vec_137[0];
    assign dep_chan_data_137_136 = out_chan_dep_data_137;
    assign token_137_136 = token_out_vec_137[0];
    assign dep_chan_vld_137_138 = out_chan_dep_vld_vec_137[1];
    assign dep_chan_data_137_138 = out_chan_dep_data_137;
    assign token_137_138 = token_out_vec_137[1];
    assign dep_chan_vld_137_155 = out_chan_dep_vld_vec_137[2];
    assign dep_chan_data_137_155 = out_chan_dep_data_137;
    assign token_137_155 = token_out_vec_137[2];

    // Process: grp_kernel0_x1_fu_130.B_IO_L2_in_6_x1_U0
    top_hls_deadlock_detect_unit #(244, 138, 3, 3) top_hls_deadlock_detect_unit_138 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_138),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_138),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_138),
        .token_in_vec(token_in_vec_138),
        .dl_detect_in(dl_detect_out),
        .origin(origin[138]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_138),
        .out_chan_dep_data(out_chan_dep_data_138),
        .token_out_vec(token_out_vec_138),
        .dl_detect_out(dl_in_vec[138]));

    assign proc_138_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_6_x1_U0.fifo_B_B_IO_L2_in_6_x115_blk_n);
    assign proc_138_data_PIPO_blk[0] = 1'b0;
    assign proc_138_start_FIFO_blk[0] = 1'b0;
    assign proc_138_TLF_FIFO_blk[0] = 1'b0;
    assign proc_138_input_sync_blk[0] = 1'b0;
    assign proc_138_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_138[0] = dl_detect_out ? proc_dep_vld_vec_138_reg[0] : (proc_138_data_FIFO_blk[0] | proc_138_data_PIPO_blk[0] | proc_138_start_FIFO_blk[0] | proc_138_TLF_FIFO_blk[0] | proc_138_input_sync_blk[0] | proc_138_output_sync_blk[0]);
    assign proc_138_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_6_x1_U0.fifo_B_B_IO_L2_in_7_x116_blk_n);
    assign proc_138_data_PIPO_blk[1] = 1'b0;
    assign proc_138_start_FIFO_blk[1] = 1'b0;
    assign proc_138_TLF_FIFO_blk[1] = 1'b0;
    assign proc_138_input_sync_blk[1] = 1'b0;
    assign proc_138_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_138[1] = dl_detect_out ? proc_dep_vld_vec_138_reg[1] : (proc_138_data_FIFO_blk[1] | proc_138_data_PIPO_blk[1] | proc_138_start_FIFO_blk[1] | proc_138_TLF_FIFO_blk[1] | proc_138_input_sync_blk[1] | proc_138_output_sync_blk[1]);
    assign proc_138_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_6_x1_U0.fifo_B_PE_0_6_x191_blk_n);
    assign proc_138_data_PIPO_blk[2] = 1'b0;
    assign proc_138_start_FIFO_blk[2] = 1'b0;
    assign proc_138_TLF_FIFO_blk[2] = 1'b0;
    assign proc_138_input_sync_blk[2] = 1'b0;
    assign proc_138_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_138[2] = dl_detect_out ? proc_dep_vld_vec_138_reg[2] : (proc_138_data_FIFO_blk[2] | proc_138_data_PIPO_blk[2] | proc_138_start_FIFO_blk[2] | proc_138_TLF_FIFO_blk[2] | proc_138_input_sync_blk[2] | proc_138_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_138_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_138_reg <= proc_dep_vld_vec_138;
        end
    end
    assign in_chan_dep_vld_vec_138[0] = dep_chan_vld_137_138;
    assign in_chan_dep_data_vec_138[243 : 0] = dep_chan_data_137_138;
    assign token_in_vec_138[0] = token_137_138;
    assign in_chan_dep_vld_vec_138[1] = dep_chan_vld_139_138;
    assign in_chan_dep_data_vec_138[487 : 244] = dep_chan_data_139_138;
    assign token_in_vec_138[1] = token_139_138;
    assign in_chan_dep_vld_vec_138[2] = dep_chan_vld_156_138;
    assign in_chan_dep_data_vec_138[731 : 488] = dep_chan_data_156_138;
    assign token_in_vec_138[2] = token_156_138;
    assign dep_chan_vld_138_137 = out_chan_dep_vld_vec_138[0];
    assign dep_chan_data_138_137 = out_chan_dep_data_138;
    assign token_138_137 = token_out_vec_138[0];
    assign dep_chan_vld_138_139 = out_chan_dep_vld_vec_138[1];
    assign dep_chan_data_138_139 = out_chan_dep_data_138;
    assign token_138_139 = token_out_vec_138[1];
    assign dep_chan_vld_138_156 = out_chan_dep_vld_vec_138[2];
    assign dep_chan_data_138_156 = out_chan_dep_data_138;
    assign token_138_156 = token_out_vec_138[2];

    // Process: grp_kernel0_x1_fu_130.B_IO_L2_in_boundary_x1_U0
    top_hls_deadlock_detect_unit #(244, 139, 2, 2) top_hls_deadlock_detect_unit_139 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_139),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_139),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_139),
        .token_in_vec(token_in_vec_139),
        .dl_detect_in(dl_detect_out),
        .origin(origin[139]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_139),
        .out_chan_dep_data(out_chan_dep_data_139),
        .token_out_vec(token_out_vec_139),
        .dl_detect_out(dl_in_vec[139]));

    assign proc_139_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_boundary_x1_U0.fifo_B_B_IO_L2_in_7_x116_blk_n);
    assign proc_139_data_PIPO_blk[0] = 1'b0;
    assign proc_139_start_FIFO_blk[0] = 1'b0;
    assign proc_139_TLF_FIFO_blk[0] = 1'b0;
    assign proc_139_input_sync_blk[0] = 1'b0;
    assign proc_139_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_139[0] = dl_detect_out ? proc_dep_vld_vec_139_reg[0] : (proc_139_data_FIFO_blk[0] | proc_139_data_PIPO_blk[0] | proc_139_start_FIFO_blk[0] | proc_139_TLF_FIFO_blk[0] | proc_139_input_sync_blk[0] | proc_139_output_sync_blk[0]);
    assign proc_139_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.B_IO_L2_in_boundary_x1_U0.fifo_B_PE_0_7_x196_blk_n);
    assign proc_139_data_PIPO_blk[1] = 1'b0;
    assign proc_139_start_FIFO_blk[1] = 1'b0;
    assign proc_139_TLF_FIFO_blk[1] = 1'b0;
    assign proc_139_input_sync_blk[1] = 1'b0;
    assign proc_139_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_139[1] = dl_detect_out ? proc_dep_vld_vec_139_reg[1] : (proc_139_data_FIFO_blk[1] | proc_139_data_PIPO_blk[1] | proc_139_start_FIFO_blk[1] | proc_139_TLF_FIFO_blk[1] | proc_139_input_sync_blk[1] | proc_139_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_139_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_139_reg <= proc_dep_vld_vec_139;
        end
    end
    assign in_chan_dep_vld_vec_139[0] = dep_chan_vld_138_139;
    assign in_chan_dep_data_vec_139[243 : 0] = dep_chan_data_138_139;
    assign token_in_vec_139[0] = token_138_139;
    assign in_chan_dep_vld_vec_139[1] = dep_chan_vld_157_139;
    assign in_chan_dep_data_vec_139[487 : 244] = dep_chan_data_157_139;
    assign token_in_vec_139[1] = token_157_139;
    assign dep_chan_vld_139_138 = out_chan_dep_vld_vec_139[0];
    assign dep_chan_data_139_138 = out_chan_dep_data_139;
    assign token_139_138 = token_out_vec_139[0];
    assign dep_chan_vld_139_157 = out_chan_dep_vld_vec_139[1];
    assign dep_chan_data_139_157 = out_chan_dep_data_139;
    assign token_139_157 = token_out_vec_139[1];

    // Process: grp_kernel0_x1_fu_130.C_IO_L3_in_serialize_x1_U0
    top_hls_deadlock_detect_unit #(244, 140, 5, 5) top_hls_deadlock_detect_unit_140 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_140),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_140),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_140),
        .token_in_vec(token_in_vec_140),
        .dl_detect_in(dl_detect_out),
        .origin(origin[140]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_140),
        .out_chan_dep_data(out_chan_dep_data_140),
        .token_out_vec(token_out_vec_140),
        .dl_detect_out(dl_in_vec[140]));

    assign proc_140_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L3_in_serialize_x1_U0.fifo_C_local_out_blk_n);
    assign proc_140_data_PIPO_blk[0] = 1'b0;
    assign proc_140_start_FIFO_blk[0] = 1'b0;
    assign proc_140_TLF_FIFO_blk[0] = 1'b0;
    assign proc_140_input_sync_blk[0] = 1'b0;
    assign proc_140_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_140[0] = dl_detect_out ? proc_dep_vld_vec_140_reg[0] : (proc_140_data_FIFO_blk[0] | proc_140_data_PIPO_blk[0] | proc_140_start_FIFO_blk[0] | proc_140_TLF_FIFO_blk[0] | proc_140_input_sync_blk[0] | proc_140_output_sync_blk[0]);
    assign proc_140_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L3_in_serialize_x1_U0.C_blk_n);
    assign proc_140_data_PIPO_blk[1] = 1'b0;
    assign proc_140_start_FIFO_blk[1] = 1'b0;
    assign proc_140_TLF_FIFO_blk[1] = 1'b0;
    assign proc_140_input_sync_blk[1] = 1'b0;
    assign proc_140_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_140[1] = dl_detect_out ? proc_dep_vld_vec_140_reg[1] : (proc_140_data_FIFO_blk[1] | proc_140_data_PIPO_blk[1] | proc_140_start_FIFO_blk[1] | proc_140_TLF_FIFO_blk[1] | proc_140_input_sync_blk[1] | proc_140_output_sync_blk[1]);
    assign proc_140_data_FIFO_blk[2] = 1'b0;
    assign proc_140_data_PIPO_blk[2] = 1'b0;
    assign proc_140_start_FIFO_blk[2] = 1'b0;
    assign proc_140_TLF_FIFO_blk[2] = 1'b0;
    assign proc_140_input_sync_blk[2] = 1'b0 | (grp_kernel0_x1_fu_130.ap_sync_C_IO_L3_in_serialize_x1_U0_ap_ready & grp_kernel0_x1_fu_130.C_IO_L3_in_serialize_x1_U0.ap_idle & ~grp_kernel0_x1_fu_130.ap_sync_kernel0_x1_entry8_U0_ap_ready);
    assign proc_140_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_140[2] = dl_detect_out ? proc_dep_vld_vec_140_reg[2] : (proc_140_data_FIFO_blk[2] | proc_140_data_PIPO_blk[2] | proc_140_start_FIFO_blk[2] | proc_140_TLF_FIFO_blk[2] | proc_140_input_sync_blk[2] | proc_140_output_sync_blk[2]);
    assign proc_140_data_FIFO_blk[3] = 1'b0;
    assign proc_140_data_PIPO_blk[3] = 1'b0;
    assign proc_140_start_FIFO_blk[3] = 1'b0;
    assign proc_140_TLF_FIFO_blk[3] = 1'b0;
    assign proc_140_input_sync_blk[3] = 1'b0 | (grp_kernel0_x1_fu_130.ap_sync_C_IO_L3_in_serialize_x1_U0_ap_ready & grp_kernel0_x1_fu_130.C_IO_L3_in_serialize_x1_U0.ap_idle & ~grp_kernel0_x1_fu_130.ap_sync_A_IO_L3_in_serialize_x1_U0_ap_ready);
    assign proc_140_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_140[3] = dl_detect_out ? proc_dep_vld_vec_140_reg[3] : (proc_140_data_FIFO_blk[3] | proc_140_data_PIPO_blk[3] | proc_140_start_FIFO_blk[3] | proc_140_TLF_FIFO_blk[3] | proc_140_input_sync_blk[3] | proc_140_output_sync_blk[3]);
    assign proc_140_data_FIFO_blk[4] = 1'b0;
    assign proc_140_data_PIPO_blk[4] = 1'b0;
    assign proc_140_start_FIFO_blk[4] = 1'b0;
    assign proc_140_TLF_FIFO_blk[4] = 1'b0;
    assign proc_140_input_sync_blk[4] = 1'b0 | (grp_kernel0_x1_fu_130.ap_sync_C_IO_L3_in_serialize_x1_U0_ap_ready & grp_kernel0_x1_fu_130.C_IO_L3_in_serialize_x1_U0.ap_idle & ~grp_kernel0_x1_fu_130.ap_sync_B_IO_L3_in_serialize_x1_U0_ap_ready);
    assign proc_140_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_140[4] = dl_detect_out ? proc_dep_vld_vec_140_reg[4] : (proc_140_data_FIFO_blk[4] | proc_140_data_PIPO_blk[4] | proc_140_start_FIFO_blk[4] | proc_140_TLF_FIFO_blk[4] | proc_140_input_sync_blk[4] | proc_140_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_140_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_140_reg <= proc_dep_vld_vec_140;
        end
    end
    assign in_chan_dep_vld_vec_140[0] = dep_chan_vld_122_140;
    assign in_chan_dep_data_vec_140[243 : 0] = dep_chan_data_122_140;
    assign token_in_vec_140[0] = token_122_140;
    assign in_chan_dep_vld_vec_140[1] = dep_chan_vld_123_140;
    assign in_chan_dep_data_vec_140[487 : 244] = dep_chan_data_123_140;
    assign token_in_vec_140[1] = token_123_140;
    assign in_chan_dep_vld_vec_140[2] = dep_chan_vld_124_140;
    assign in_chan_dep_data_vec_140[731 : 488] = dep_chan_data_124_140;
    assign token_in_vec_140[2] = token_124_140;
    assign in_chan_dep_vld_vec_140[3] = dep_chan_vld_130_140;
    assign in_chan_dep_data_vec_140[975 : 732] = dep_chan_data_130_140;
    assign token_in_vec_140[3] = token_130_140;
    assign in_chan_dep_vld_vec_140[4] = dep_chan_vld_141_140;
    assign in_chan_dep_data_vec_140[1219 : 976] = dep_chan_data_141_140;
    assign token_in_vec_140[4] = token_141_140;
    assign dep_chan_vld_140_141 = out_chan_dep_vld_vec_140[0];
    assign dep_chan_data_140_141 = out_chan_dep_data_140;
    assign token_140_141 = token_out_vec_140[0];
    assign dep_chan_vld_140_123 = out_chan_dep_vld_vec_140[1];
    assign dep_chan_data_140_123 = out_chan_dep_data_140;
    assign token_140_123 = token_out_vec_140[1];
    assign dep_chan_vld_140_122 = out_chan_dep_vld_vec_140[2];
    assign dep_chan_data_140_122 = out_chan_dep_data_140;
    assign token_140_122 = token_out_vec_140[2];
    assign dep_chan_vld_140_124 = out_chan_dep_vld_vec_140[3];
    assign dep_chan_data_140_124 = out_chan_dep_data_140;
    assign token_140_124 = token_out_vec_140[3];
    assign dep_chan_vld_140_130 = out_chan_dep_vld_vec_140[4];
    assign dep_chan_data_140_130 = out_chan_dep_data_140;
    assign token_140_130 = token_out_vec_140[4];

    // Process: grp_kernel0_x1_fu_130.C_IO_L3_in_x1_U0
    top_hls_deadlock_detect_unit #(244, 141, 2, 2) top_hls_deadlock_detect_unit_141 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_141),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_141),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_141),
        .token_in_vec(token_in_vec_141),
        .dl_detect_in(dl_detect_out),
        .origin(origin[141]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_141),
        .out_chan_dep_data(out_chan_dep_data_141),
        .token_out_vec(token_out_vec_141),
        .dl_detect_out(dl_in_vec[141]));

    assign proc_141_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L3_in_x1_U0.fifo_C_in_blk_n);
    assign proc_141_data_PIPO_blk[0] = 1'b0;
    assign proc_141_start_FIFO_blk[0] = 1'b0;
    assign proc_141_TLF_FIFO_blk[0] = 1'b0;
    assign proc_141_input_sync_blk[0] = 1'b0;
    assign proc_141_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_141[0] = dl_detect_out ? proc_dep_vld_vec_141_reg[0] : (proc_141_data_FIFO_blk[0] | proc_141_data_PIPO_blk[0] | proc_141_start_FIFO_blk[0] | proc_141_TLF_FIFO_blk[0] | proc_141_input_sync_blk[0] | proc_141_output_sync_blk[0]);
    assign proc_141_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L3_in_x1_U0.fifo_C_local_out_blk_n);
    assign proc_141_data_PIPO_blk[1] = 1'b0;
    assign proc_141_start_FIFO_blk[1] = 1'b0;
    assign proc_141_TLF_FIFO_blk[1] = 1'b0;
    assign proc_141_input_sync_blk[1] = 1'b0;
    assign proc_141_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_141[1] = dl_detect_out ? proc_dep_vld_vec_141_reg[1] : (proc_141_data_FIFO_blk[1] | proc_141_data_PIPO_blk[1] | proc_141_start_FIFO_blk[1] | proc_141_TLF_FIFO_blk[1] | proc_141_input_sync_blk[1] | proc_141_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_141_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_141_reg <= proc_dep_vld_vec_141;
        end
    end
    assign in_chan_dep_vld_vec_141[0] = dep_chan_vld_140_141;
    assign in_chan_dep_data_vec_141[243 : 0] = dep_chan_data_140_141;
    assign token_in_vec_141[0] = token_140_141;
    assign in_chan_dep_vld_vec_141[1] = dep_chan_vld_142_141;
    assign in_chan_dep_data_vec_141[487 : 244] = dep_chan_data_142_141;
    assign token_in_vec_141[1] = token_142_141;
    assign dep_chan_vld_141_140 = out_chan_dep_vld_vec_141[0];
    assign dep_chan_data_141_140 = out_chan_dep_data_141;
    assign token_141_140 = token_out_vec_141[0];
    assign dep_chan_vld_141_142 = out_chan_dep_vld_vec_141[1];
    assign dep_chan_data_141_142 = out_chan_dep_data_141;
    assign token_141_142 = token_out_vec_141[1];

    // Process: grp_kernel0_x1_fu_130.C_IO_L2_in_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 142, 3, 3) top_hls_deadlock_detect_unit_142 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_142),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_142),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_142),
        .token_in_vec(token_in_vec_142),
        .dl_detect_in(dl_detect_out),
        .origin(origin[142]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_142),
        .out_chan_dep_data(out_chan_dep_data_142),
        .token_out_vec(token_out_vec_142),
        .dl_detect_out(dl_in_vec[142]));

    assign proc_142_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_0_x1_U0.fifo_C_C_IO_L2_in_0_x117_blk_n);
    assign proc_142_data_PIPO_blk[0] = 1'b0;
    assign proc_142_start_FIFO_blk[0] = 1'b0;
    assign proc_142_TLF_FIFO_blk[0] = 1'b0;
    assign proc_142_input_sync_blk[0] = 1'b0;
    assign proc_142_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_142[0] = dl_detect_out ? proc_dep_vld_vec_142_reg[0] : (proc_142_data_FIFO_blk[0] | proc_142_data_PIPO_blk[0] | proc_142_start_FIFO_blk[0] | proc_142_TLF_FIFO_blk[0] | proc_142_input_sync_blk[0] | proc_142_output_sync_blk[0]);
    assign proc_142_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_0_x1_U0.fifo_C_C_IO_L2_in_1_x118_blk_n);
    assign proc_142_data_PIPO_blk[1] = 1'b0;
    assign proc_142_start_FIFO_blk[1] = 1'b0;
    assign proc_142_TLF_FIFO_blk[1] = 1'b0;
    assign proc_142_input_sync_blk[1] = 1'b0;
    assign proc_142_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_142[1] = dl_detect_out ? proc_dep_vld_vec_142_reg[1] : (proc_142_data_FIFO_blk[1] | proc_142_data_PIPO_blk[1] | proc_142_start_FIFO_blk[1] | proc_142_TLF_FIFO_blk[1] | proc_142_input_sync_blk[1] | proc_142_output_sync_blk[1]);
    assign proc_142_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_0_x1_U0.fifo_C_PE_0_0_x1101_blk_n);
    assign proc_142_data_PIPO_blk[2] = 1'b0;
    assign proc_142_start_FIFO_blk[2] = 1'b0;
    assign proc_142_TLF_FIFO_blk[2] = 1'b0;
    assign proc_142_input_sync_blk[2] = 1'b0;
    assign proc_142_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_142[2] = dl_detect_out ? proc_dep_vld_vec_142_reg[2] : (proc_142_data_FIFO_blk[2] | proc_142_data_PIPO_blk[2] | proc_142_start_FIFO_blk[2] | proc_142_TLF_FIFO_blk[2] | proc_142_input_sync_blk[2] | proc_142_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_142_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_142_reg <= proc_dep_vld_vec_142;
        end
    end
    assign in_chan_dep_vld_vec_142[0] = dep_chan_vld_141_142;
    assign in_chan_dep_data_vec_142[243 : 0] = dep_chan_data_141_142;
    assign token_in_vec_142[0] = token_141_142;
    assign in_chan_dep_vld_vec_142[1] = dep_chan_vld_143_142;
    assign in_chan_dep_data_vec_142[487 : 244] = dep_chan_data_143_142;
    assign token_in_vec_142[1] = token_143_142;
    assign in_chan_dep_vld_vec_142[2] = dep_chan_vld_150_142;
    assign in_chan_dep_data_vec_142[731 : 488] = dep_chan_data_150_142;
    assign token_in_vec_142[2] = token_150_142;
    assign dep_chan_vld_142_141 = out_chan_dep_vld_vec_142[0];
    assign dep_chan_data_142_141 = out_chan_dep_data_142;
    assign token_142_141 = token_out_vec_142[0];
    assign dep_chan_vld_142_143 = out_chan_dep_vld_vec_142[1];
    assign dep_chan_data_142_143 = out_chan_dep_data_142;
    assign token_142_143 = token_out_vec_142[1];
    assign dep_chan_vld_142_150 = out_chan_dep_vld_vec_142[2];
    assign dep_chan_data_142_150 = out_chan_dep_data_142;
    assign token_142_150 = token_out_vec_142[2];

    // Process: grp_kernel0_x1_fu_130.C_IO_L2_in_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 143, 3, 3) top_hls_deadlock_detect_unit_143 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_143),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_143),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_143),
        .token_in_vec(token_in_vec_143),
        .dl_detect_in(dl_detect_out),
        .origin(origin[143]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_143),
        .out_chan_dep_data(out_chan_dep_data_143),
        .token_out_vec(token_out_vec_143),
        .dl_detect_out(dl_in_vec[143]));

    assign proc_143_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_1_x1_U0.fifo_C_C_IO_L2_in_1_x118_blk_n);
    assign proc_143_data_PIPO_blk[0] = 1'b0;
    assign proc_143_start_FIFO_blk[0] = 1'b0;
    assign proc_143_TLF_FIFO_blk[0] = 1'b0;
    assign proc_143_input_sync_blk[0] = 1'b0;
    assign proc_143_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_143[0] = dl_detect_out ? proc_dep_vld_vec_143_reg[0] : (proc_143_data_FIFO_blk[0] | proc_143_data_PIPO_blk[0] | proc_143_start_FIFO_blk[0] | proc_143_TLF_FIFO_blk[0] | proc_143_input_sync_blk[0] | proc_143_output_sync_blk[0]);
    assign proc_143_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_1_x1_U0.fifo_C_C_IO_L2_in_2_x119_blk_n);
    assign proc_143_data_PIPO_blk[1] = 1'b0;
    assign proc_143_start_FIFO_blk[1] = 1'b0;
    assign proc_143_TLF_FIFO_blk[1] = 1'b0;
    assign proc_143_input_sync_blk[1] = 1'b0;
    assign proc_143_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_143[1] = dl_detect_out ? proc_dep_vld_vec_143_reg[1] : (proc_143_data_FIFO_blk[1] | proc_143_data_PIPO_blk[1] | proc_143_start_FIFO_blk[1] | proc_143_TLF_FIFO_blk[1] | proc_143_input_sync_blk[1] | proc_143_output_sync_blk[1]);
    assign proc_143_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_1_x1_U0.fifo_C_PE_0_1_x1106_blk_n);
    assign proc_143_data_PIPO_blk[2] = 1'b0;
    assign proc_143_start_FIFO_blk[2] = 1'b0;
    assign proc_143_TLF_FIFO_blk[2] = 1'b0;
    assign proc_143_input_sync_blk[2] = 1'b0;
    assign proc_143_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_143[2] = dl_detect_out ? proc_dep_vld_vec_143_reg[2] : (proc_143_data_FIFO_blk[2] | proc_143_data_PIPO_blk[2] | proc_143_start_FIFO_blk[2] | proc_143_TLF_FIFO_blk[2] | proc_143_input_sync_blk[2] | proc_143_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_143_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_143_reg <= proc_dep_vld_vec_143;
        end
    end
    assign in_chan_dep_vld_vec_143[0] = dep_chan_vld_142_143;
    assign in_chan_dep_data_vec_143[243 : 0] = dep_chan_data_142_143;
    assign token_in_vec_143[0] = token_142_143;
    assign in_chan_dep_vld_vec_143[1] = dep_chan_vld_144_143;
    assign in_chan_dep_data_vec_143[487 : 244] = dep_chan_data_144_143;
    assign token_in_vec_143[1] = token_144_143;
    assign in_chan_dep_vld_vec_143[2] = dep_chan_vld_151_143;
    assign in_chan_dep_data_vec_143[731 : 488] = dep_chan_data_151_143;
    assign token_in_vec_143[2] = token_151_143;
    assign dep_chan_vld_143_142 = out_chan_dep_vld_vec_143[0];
    assign dep_chan_data_143_142 = out_chan_dep_data_143;
    assign token_143_142 = token_out_vec_143[0];
    assign dep_chan_vld_143_144 = out_chan_dep_vld_vec_143[1];
    assign dep_chan_data_143_144 = out_chan_dep_data_143;
    assign token_143_144 = token_out_vec_143[1];
    assign dep_chan_vld_143_151 = out_chan_dep_vld_vec_143[2];
    assign dep_chan_data_143_151 = out_chan_dep_data_143;
    assign token_143_151 = token_out_vec_143[2];

    // Process: grp_kernel0_x1_fu_130.C_IO_L2_in_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 144, 3, 3) top_hls_deadlock_detect_unit_144 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_144),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_144),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_144),
        .token_in_vec(token_in_vec_144),
        .dl_detect_in(dl_detect_out),
        .origin(origin[144]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_144),
        .out_chan_dep_data(out_chan_dep_data_144),
        .token_out_vec(token_out_vec_144),
        .dl_detect_out(dl_in_vec[144]));

    assign proc_144_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_2_x1_U0.fifo_C_C_IO_L2_in_2_x119_blk_n);
    assign proc_144_data_PIPO_blk[0] = 1'b0;
    assign proc_144_start_FIFO_blk[0] = 1'b0;
    assign proc_144_TLF_FIFO_blk[0] = 1'b0;
    assign proc_144_input_sync_blk[0] = 1'b0;
    assign proc_144_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_144[0] = dl_detect_out ? proc_dep_vld_vec_144_reg[0] : (proc_144_data_FIFO_blk[0] | proc_144_data_PIPO_blk[0] | proc_144_start_FIFO_blk[0] | proc_144_TLF_FIFO_blk[0] | proc_144_input_sync_blk[0] | proc_144_output_sync_blk[0]);
    assign proc_144_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_2_x1_U0.fifo_C_C_IO_L2_in_3_x120_blk_n);
    assign proc_144_data_PIPO_blk[1] = 1'b0;
    assign proc_144_start_FIFO_blk[1] = 1'b0;
    assign proc_144_TLF_FIFO_blk[1] = 1'b0;
    assign proc_144_input_sync_blk[1] = 1'b0;
    assign proc_144_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_144[1] = dl_detect_out ? proc_dep_vld_vec_144_reg[1] : (proc_144_data_FIFO_blk[1] | proc_144_data_PIPO_blk[1] | proc_144_start_FIFO_blk[1] | proc_144_TLF_FIFO_blk[1] | proc_144_input_sync_blk[1] | proc_144_output_sync_blk[1]);
    assign proc_144_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_2_x1_U0.fifo_C_PE_0_2_x1111_blk_n);
    assign proc_144_data_PIPO_blk[2] = 1'b0;
    assign proc_144_start_FIFO_blk[2] = 1'b0;
    assign proc_144_TLF_FIFO_blk[2] = 1'b0;
    assign proc_144_input_sync_blk[2] = 1'b0;
    assign proc_144_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_144[2] = dl_detect_out ? proc_dep_vld_vec_144_reg[2] : (proc_144_data_FIFO_blk[2] | proc_144_data_PIPO_blk[2] | proc_144_start_FIFO_blk[2] | proc_144_TLF_FIFO_blk[2] | proc_144_input_sync_blk[2] | proc_144_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_144_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_144_reg <= proc_dep_vld_vec_144;
        end
    end
    assign in_chan_dep_vld_vec_144[0] = dep_chan_vld_143_144;
    assign in_chan_dep_data_vec_144[243 : 0] = dep_chan_data_143_144;
    assign token_in_vec_144[0] = token_143_144;
    assign in_chan_dep_vld_vec_144[1] = dep_chan_vld_145_144;
    assign in_chan_dep_data_vec_144[487 : 244] = dep_chan_data_145_144;
    assign token_in_vec_144[1] = token_145_144;
    assign in_chan_dep_vld_vec_144[2] = dep_chan_vld_152_144;
    assign in_chan_dep_data_vec_144[731 : 488] = dep_chan_data_152_144;
    assign token_in_vec_144[2] = token_152_144;
    assign dep_chan_vld_144_143 = out_chan_dep_vld_vec_144[0];
    assign dep_chan_data_144_143 = out_chan_dep_data_144;
    assign token_144_143 = token_out_vec_144[0];
    assign dep_chan_vld_144_145 = out_chan_dep_vld_vec_144[1];
    assign dep_chan_data_144_145 = out_chan_dep_data_144;
    assign token_144_145 = token_out_vec_144[1];
    assign dep_chan_vld_144_152 = out_chan_dep_vld_vec_144[2];
    assign dep_chan_data_144_152 = out_chan_dep_data_144;
    assign token_144_152 = token_out_vec_144[2];

    // Process: grp_kernel0_x1_fu_130.C_IO_L2_in_3_x1_U0
    top_hls_deadlock_detect_unit #(244, 145, 3, 3) top_hls_deadlock_detect_unit_145 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_145),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_145),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_145),
        .token_in_vec(token_in_vec_145),
        .dl_detect_in(dl_detect_out),
        .origin(origin[145]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_145),
        .out_chan_dep_data(out_chan_dep_data_145),
        .token_out_vec(token_out_vec_145),
        .dl_detect_out(dl_in_vec[145]));

    assign proc_145_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_3_x1_U0.fifo_C_C_IO_L2_in_3_x120_blk_n);
    assign proc_145_data_PIPO_blk[0] = 1'b0;
    assign proc_145_start_FIFO_blk[0] = 1'b0;
    assign proc_145_TLF_FIFO_blk[0] = 1'b0;
    assign proc_145_input_sync_blk[0] = 1'b0;
    assign proc_145_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_145[0] = dl_detect_out ? proc_dep_vld_vec_145_reg[0] : (proc_145_data_FIFO_blk[0] | proc_145_data_PIPO_blk[0] | proc_145_start_FIFO_blk[0] | proc_145_TLF_FIFO_blk[0] | proc_145_input_sync_blk[0] | proc_145_output_sync_blk[0]);
    assign proc_145_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_3_x1_U0.fifo_C_C_IO_L2_in_4_x121_blk_n);
    assign proc_145_data_PIPO_blk[1] = 1'b0;
    assign proc_145_start_FIFO_blk[1] = 1'b0;
    assign proc_145_TLF_FIFO_blk[1] = 1'b0;
    assign proc_145_input_sync_blk[1] = 1'b0;
    assign proc_145_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_145[1] = dl_detect_out ? proc_dep_vld_vec_145_reg[1] : (proc_145_data_FIFO_blk[1] | proc_145_data_PIPO_blk[1] | proc_145_start_FIFO_blk[1] | proc_145_TLF_FIFO_blk[1] | proc_145_input_sync_blk[1] | proc_145_output_sync_blk[1]);
    assign proc_145_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_3_x1_U0.fifo_C_PE_0_3_x1116_blk_n);
    assign proc_145_data_PIPO_blk[2] = 1'b0;
    assign proc_145_start_FIFO_blk[2] = 1'b0;
    assign proc_145_TLF_FIFO_blk[2] = 1'b0;
    assign proc_145_input_sync_blk[2] = 1'b0;
    assign proc_145_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_145[2] = dl_detect_out ? proc_dep_vld_vec_145_reg[2] : (proc_145_data_FIFO_blk[2] | proc_145_data_PIPO_blk[2] | proc_145_start_FIFO_blk[2] | proc_145_TLF_FIFO_blk[2] | proc_145_input_sync_blk[2] | proc_145_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_145_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_145_reg <= proc_dep_vld_vec_145;
        end
    end
    assign in_chan_dep_vld_vec_145[0] = dep_chan_vld_144_145;
    assign in_chan_dep_data_vec_145[243 : 0] = dep_chan_data_144_145;
    assign token_in_vec_145[0] = token_144_145;
    assign in_chan_dep_vld_vec_145[1] = dep_chan_vld_146_145;
    assign in_chan_dep_data_vec_145[487 : 244] = dep_chan_data_146_145;
    assign token_in_vec_145[1] = token_146_145;
    assign in_chan_dep_vld_vec_145[2] = dep_chan_vld_153_145;
    assign in_chan_dep_data_vec_145[731 : 488] = dep_chan_data_153_145;
    assign token_in_vec_145[2] = token_153_145;
    assign dep_chan_vld_145_144 = out_chan_dep_vld_vec_145[0];
    assign dep_chan_data_145_144 = out_chan_dep_data_145;
    assign token_145_144 = token_out_vec_145[0];
    assign dep_chan_vld_145_146 = out_chan_dep_vld_vec_145[1];
    assign dep_chan_data_145_146 = out_chan_dep_data_145;
    assign token_145_146 = token_out_vec_145[1];
    assign dep_chan_vld_145_153 = out_chan_dep_vld_vec_145[2];
    assign dep_chan_data_145_153 = out_chan_dep_data_145;
    assign token_145_153 = token_out_vec_145[2];

    // Process: grp_kernel0_x1_fu_130.C_IO_L2_in_4_x1_U0
    top_hls_deadlock_detect_unit #(244, 146, 3, 3) top_hls_deadlock_detect_unit_146 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_146),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_146),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_146),
        .token_in_vec(token_in_vec_146),
        .dl_detect_in(dl_detect_out),
        .origin(origin[146]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_146),
        .out_chan_dep_data(out_chan_dep_data_146),
        .token_out_vec(token_out_vec_146),
        .dl_detect_out(dl_in_vec[146]));

    assign proc_146_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_4_x1_U0.fifo_C_C_IO_L2_in_4_x121_blk_n);
    assign proc_146_data_PIPO_blk[0] = 1'b0;
    assign proc_146_start_FIFO_blk[0] = 1'b0;
    assign proc_146_TLF_FIFO_blk[0] = 1'b0;
    assign proc_146_input_sync_blk[0] = 1'b0;
    assign proc_146_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_146[0] = dl_detect_out ? proc_dep_vld_vec_146_reg[0] : (proc_146_data_FIFO_blk[0] | proc_146_data_PIPO_blk[0] | proc_146_start_FIFO_blk[0] | proc_146_TLF_FIFO_blk[0] | proc_146_input_sync_blk[0] | proc_146_output_sync_blk[0]);
    assign proc_146_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_4_x1_U0.fifo_C_C_IO_L2_in_5_x122_blk_n);
    assign proc_146_data_PIPO_blk[1] = 1'b0;
    assign proc_146_start_FIFO_blk[1] = 1'b0;
    assign proc_146_TLF_FIFO_blk[1] = 1'b0;
    assign proc_146_input_sync_blk[1] = 1'b0;
    assign proc_146_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_146[1] = dl_detect_out ? proc_dep_vld_vec_146_reg[1] : (proc_146_data_FIFO_blk[1] | proc_146_data_PIPO_blk[1] | proc_146_start_FIFO_blk[1] | proc_146_TLF_FIFO_blk[1] | proc_146_input_sync_blk[1] | proc_146_output_sync_blk[1]);
    assign proc_146_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_4_x1_U0.fifo_C_PE_0_4_x1121_blk_n);
    assign proc_146_data_PIPO_blk[2] = 1'b0;
    assign proc_146_start_FIFO_blk[2] = 1'b0;
    assign proc_146_TLF_FIFO_blk[2] = 1'b0;
    assign proc_146_input_sync_blk[2] = 1'b0;
    assign proc_146_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_146[2] = dl_detect_out ? proc_dep_vld_vec_146_reg[2] : (proc_146_data_FIFO_blk[2] | proc_146_data_PIPO_blk[2] | proc_146_start_FIFO_blk[2] | proc_146_TLF_FIFO_blk[2] | proc_146_input_sync_blk[2] | proc_146_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_146_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_146_reg <= proc_dep_vld_vec_146;
        end
    end
    assign in_chan_dep_vld_vec_146[0] = dep_chan_vld_145_146;
    assign in_chan_dep_data_vec_146[243 : 0] = dep_chan_data_145_146;
    assign token_in_vec_146[0] = token_145_146;
    assign in_chan_dep_vld_vec_146[1] = dep_chan_vld_147_146;
    assign in_chan_dep_data_vec_146[487 : 244] = dep_chan_data_147_146;
    assign token_in_vec_146[1] = token_147_146;
    assign in_chan_dep_vld_vec_146[2] = dep_chan_vld_154_146;
    assign in_chan_dep_data_vec_146[731 : 488] = dep_chan_data_154_146;
    assign token_in_vec_146[2] = token_154_146;
    assign dep_chan_vld_146_145 = out_chan_dep_vld_vec_146[0];
    assign dep_chan_data_146_145 = out_chan_dep_data_146;
    assign token_146_145 = token_out_vec_146[0];
    assign dep_chan_vld_146_147 = out_chan_dep_vld_vec_146[1];
    assign dep_chan_data_146_147 = out_chan_dep_data_146;
    assign token_146_147 = token_out_vec_146[1];
    assign dep_chan_vld_146_154 = out_chan_dep_vld_vec_146[2];
    assign dep_chan_data_146_154 = out_chan_dep_data_146;
    assign token_146_154 = token_out_vec_146[2];

    // Process: grp_kernel0_x1_fu_130.C_IO_L2_in_5_x1_U0
    top_hls_deadlock_detect_unit #(244, 147, 3, 3) top_hls_deadlock_detect_unit_147 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_147),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_147),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_147),
        .token_in_vec(token_in_vec_147),
        .dl_detect_in(dl_detect_out),
        .origin(origin[147]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_147),
        .out_chan_dep_data(out_chan_dep_data_147),
        .token_out_vec(token_out_vec_147),
        .dl_detect_out(dl_in_vec[147]));

    assign proc_147_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_5_x1_U0.fifo_C_C_IO_L2_in_5_x122_blk_n);
    assign proc_147_data_PIPO_blk[0] = 1'b0;
    assign proc_147_start_FIFO_blk[0] = 1'b0;
    assign proc_147_TLF_FIFO_blk[0] = 1'b0;
    assign proc_147_input_sync_blk[0] = 1'b0;
    assign proc_147_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_147[0] = dl_detect_out ? proc_dep_vld_vec_147_reg[0] : (proc_147_data_FIFO_blk[0] | proc_147_data_PIPO_blk[0] | proc_147_start_FIFO_blk[0] | proc_147_TLF_FIFO_blk[0] | proc_147_input_sync_blk[0] | proc_147_output_sync_blk[0]);
    assign proc_147_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_5_x1_U0.fifo_C_C_IO_L2_in_6_x123_blk_n);
    assign proc_147_data_PIPO_blk[1] = 1'b0;
    assign proc_147_start_FIFO_blk[1] = 1'b0;
    assign proc_147_TLF_FIFO_blk[1] = 1'b0;
    assign proc_147_input_sync_blk[1] = 1'b0;
    assign proc_147_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_147[1] = dl_detect_out ? proc_dep_vld_vec_147_reg[1] : (proc_147_data_FIFO_blk[1] | proc_147_data_PIPO_blk[1] | proc_147_start_FIFO_blk[1] | proc_147_TLF_FIFO_blk[1] | proc_147_input_sync_blk[1] | proc_147_output_sync_blk[1]);
    assign proc_147_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_5_x1_U0.fifo_C_PE_0_5_x1126_blk_n);
    assign proc_147_data_PIPO_blk[2] = 1'b0;
    assign proc_147_start_FIFO_blk[2] = 1'b0;
    assign proc_147_TLF_FIFO_blk[2] = 1'b0;
    assign proc_147_input_sync_blk[2] = 1'b0;
    assign proc_147_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_147[2] = dl_detect_out ? proc_dep_vld_vec_147_reg[2] : (proc_147_data_FIFO_blk[2] | proc_147_data_PIPO_blk[2] | proc_147_start_FIFO_blk[2] | proc_147_TLF_FIFO_blk[2] | proc_147_input_sync_blk[2] | proc_147_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_147_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_147_reg <= proc_dep_vld_vec_147;
        end
    end
    assign in_chan_dep_vld_vec_147[0] = dep_chan_vld_146_147;
    assign in_chan_dep_data_vec_147[243 : 0] = dep_chan_data_146_147;
    assign token_in_vec_147[0] = token_146_147;
    assign in_chan_dep_vld_vec_147[1] = dep_chan_vld_148_147;
    assign in_chan_dep_data_vec_147[487 : 244] = dep_chan_data_148_147;
    assign token_in_vec_147[1] = token_148_147;
    assign in_chan_dep_vld_vec_147[2] = dep_chan_vld_155_147;
    assign in_chan_dep_data_vec_147[731 : 488] = dep_chan_data_155_147;
    assign token_in_vec_147[2] = token_155_147;
    assign dep_chan_vld_147_146 = out_chan_dep_vld_vec_147[0];
    assign dep_chan_data_147_146 = out_chan_dep_data_147;
    assign token_147_146 = token_out_vec_147[0];
    assign dep_chan_vld_147_148 = out_chan_dep_vld_vec_147[1];
    assign dep_chan_data_147_148 = out_chan_dep_data_147;
    assign token_147_148 = token_out_vec_147[1];
    assign dep_chan_vld_147_155 = out_chan_dep_vld_vec_147[2];
    assign dep_chan_data_147_155 = out_chan_dep_data_147;
    assign token_147_155 = token_out_vec_147[2];

    // Process: grp_kernel0_x1_fu_130.C_IO_L2_in_6_x1_U0
    top_hls_deadlock_detect_unit #(244, 148, 3, 3) top_hls_deadlock_detect_unit_148 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_148),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_148),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_148),
        .token_in_vec(token_in_vec_148),
        .dl_detect_in(dl_detect_out),
        .origin(origin[148]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_148),
        .out_chan_dep_data(out_chan_dep_data_148),
        .token_out_vec(token_out_vec_148),
        .dl_detect_out(dl_in_vec[148]));

    assign proc_148_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_6_x1_U0.fifo_C_C_IO_L2_in_6_x123_blk_n);
    assign proc_148_data_PIPO_blk[0] = 1'b0;
    assign proc_148_start_FIFO_blk[0] = 1'b0;
    assign proc_148_TLF_FIFO_blk[0] = 1'b0;
    assign proc_148_input_sync_blk[0] = 1'b0;
    assign proc_148_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_148[0] = dl_detect_out ? proc_dep_vld_vec_148_reg[0] : (proc_148_data_FIFO_blk[0] | proc_148_data_PIPO_blk[0] | proc_148_start_FIFO_blk[0] | proc_148_TLF_FIFO_blk[0] | proc_148_input_sync_blk[0] | proc_148_output_sync_blk[0]);
    assign proc_148_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_6_x1_U0.fifo_C_C_IO_L2_in_7_x124_blk_n);
    assign proc_148_data_PIPO_blk[1] = 1'b0;
    assign proc_148_start_FIFO_blk[1] = 1'b0;
    assign proc_148_TLF_FIFO_blk[1] = 1'b0;
    assign proc_148_input_sync_blk[1] = 1'b0;
    assign proc_148_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_148[1] = dl_detect_out ? proc_dep_vld_vec_148_reg[1] : (proc_148_data_FIFO_blk[1] | proc_148_data_PIPO_blk[1] | proc_148_start_FIFO_blk[1] | proc_148_TLF_FIFO_blk[1] | proc_148_input_sync_blk[1] | proc_148_output_sync_blk[1]);
    assign proc_148_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_6_x1_U0.fifo_C_PE_0_6_x1131_blk_n);
    assign proc_148_data_PIPO_blk[2] = 1'b0;
    assign proc_148_start_FIFO_blk[2] = 1'b0;
    assign proc_148_TLF_FIFO_blk[2] = 1'b0;
    assign proc_148_input_sync_blk[2] = 1'b0;
    assign proc_148_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_148[2] = dl_detect_out ? proc_dep_vld_vec_148_reg[2] : (proc_148_data_FIFO_blk[2] | proc_148_data_PIPO_blk[2] | proc_148_start_FIFO_blk[2] | proc_148_TLF_FIFO_blk[2] | proc_148_input_sync_blk[2] | proc_148_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_148_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_148_reg <= proc_dep_vld_vec_148;
        end
    end
    assign in_chan_dep_vld_vec_148[0] = dep_chan_vld_147_148;
    assign in_chan_dep_data_vec_148[243 : 0] = dep_chan_data_147_148;
    assign token_in_vec_148[0] = token_147_148;
    assign in_chan_dep_vld_vec_148[1] = dep_chan_vld_149_148;
    assign in_chan_dep_data_vec_148[487 : 244] = dep_chan_data_149_148;
    assign token_in_vec_148[1] = token_149_148;
    assign in_chan_dep_vld_vec_148[2] = dep_chan_vld_156_148;
    assign in_chan_dep_data_vec_148[731 : 488] = dep_chan_data_156_148;
    assign token_in_vec_148[2] = token_156_148;
    assign dep_chan_vld_148_147 = out_chan_dep_vld_vec_148[0];
    assign dep_chan_data_148_147 = out_chan_dep_data_148;
    assign token_148_147 = token_out_vec_148[0];
    assign dep_chan_vld_148_149 = out_chan_dep_vld_vec_148[1];
    assign dep_chan_data_148_149 = out_chan_dep_data_148;
    assign token_148_149 = token_out_vec_148[1];
    assign dep_chan_vld_148_156 = out_chan_dep_vld_vec_148[2];
    assign dep_chan_data_148_156 = out_chan_dep_data_148;
    assign token_148_156 = token_out_vec_148[2];

    // Process: grp_kernel0_x1_fu_130.C_IO_L2_in_boundary_x1_U0
    top_hls_deadlock_detect_unit #(244, 149, 2, 2) top_hls_deadlock_detect_unit_149 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_149),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_149),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_149),
        .token_in_vec(token_in_vec_149),
        .dl_detect_in(dl_detect_out),
        .origin(origin[149]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_149),
        .out_chan_dep_data(out_chan_dep_data_149),
        .token_out_vec(token_out_vec_149),
        .dl_detect_out(dl_in_vec[149]));

    assign proc_149_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_boundary_x1_U0.fifo_C_C_IO_L2_in_7_x124_blk_n);
    assign proc_149_data_PIPO_blk[0] = 1'b0;
    assign proc_149_start_FIFO_blk[0] = 1'b0;
    assign proc_149_TLF_FIFO_blk[0] = 1'b0;
    assign proc_149_input_sync_blk[0] = 1'b0;
    assign proc_149_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_149[0] = dl_detect_out ? proc_dep_vld_vec_149_reg[0] : (proc_149_data_FIFO_blk[0] | proc_149_data_PIPO_blk[0] | proc_149_start_FIFO_blk[0] | proc_149_TLF_FIFO_blk[0] | proc_149_input_sync_blk[0] | proc_149_output_sync_blk[0]);
    assign proc_149_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.C_IO_L2_in_boundary_x1_U0.fifo_C_PE_0_7_x1136_blk_n);
    assign proc_149_data_PIPO_blk[1] = 1'b0;
    assign proc_149_start_FIFO_blk[1] = 1'b0;
    assign proc_149_TLF_FIFO_blk[1] = 1'b0;
    assign proc_149_input_sync_blk[1] = 1'b0;
    assign proc_149_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_149[1] = dl_detect_out ? proc_dep_vld_vec_149_reg[1] : (proc_149_data_FIFO_blk[1] | proc_149_data_PIPO_blk[1] | proc_149_start_FIFO_blk[1] | proc_149_TLF_FIFO_blk[1] | proc_149_input_sync_blk[1] | proc_149_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_149_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_149_reg <= proc_dep_vld_vec_149;
        end
    end
    assign in_chan_dep_vld_vec_149[0] = dep_chan_vld_148_149;
    assign in_chan_dep_data_vec_149[243 : 0] = dep_chan_data_148_149;
    assign token_in_vec_149[0] = token_148_149;
    assign in_chan_dep_vld_vec_149[1] = dep_chan_vld_157_149;
    assign in_chan_dep_data_vec_149[487 : 244] = dep_chan_data_157_149;
    assign token_in_vec_149[1] = token_157_149;
    assign dep_chan_vld_149_148 = out_chan_dep_vld_vec_149[0];
    assign dep_chan_data_149_148 = out_chan_dep_data_149;
    assign token_149_148 = token_out_vec_149[0];
    assign dep_chan_vld_149_157 = out_chan_dep_vld_vec_149[1];
    assign dep_chan_data_149_157 = out_chan_dep_data_149;
    assign token_149_157 = token_out_vec_149[1];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_0_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 150, 6, 6) top_hls_deadlock_detect_unit_150 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_150),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_150),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_150),
        .token_in_vec(token_in_vec_150),
        .dl_detect_in(dl_detect_out),
        .origin(origin[150]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_150),
        .out_chan_dep_data(out_chan_dep_data_150),
        .token_out_vec(token_out_vec_150),
        .dl_detect_out(dl_in_vec[150]));

    assign proc_150_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_0_x1_U0.fifo_A_PE_0_0_x125_blk_n);
    assign proc_150_data_PIPO_blk[0] = 1'b0;
    assign proc_150_start_FIFO_blk[0] = 1'b0;
    assign proc_150_TLF_FIFO_blk[0] = 1'b0;
    assign proc_150_input_sync_blk[0] = 1'b0;
    assign proc_150_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_150[0] = dl_detect_out ? proc_dep_vld_vec_150_reg[0] : (proc_150_data_FIFO_blk[0] | proc_150_data_PIPO_blk[0] | proc_150_start_FIFO_blk[0] | proc_150_TLF_FIFO_blk[0] | proc_150_input_sync_blk[0] | proc_150_output_sync_blk[0]);
    assign proc_150_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_0_x1_U0.fifo_A_PE_0_1_x126_blk_n);
    assign proc_150_data_PIPO_blk[1] = 1'b0;
    assign proc_150_start_FIFO_blk[1] = 1'b0;
    assign proc_150_TLF_FIFO_blk[1] = 1'b0;
    assign proc_150_input_sync_blk[1] = 1'b0;
    assign proc_150_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_150[1] = dl_detect_out ? proc_dep_vld_vec_150_reg[1] : (proc_150_data_FIFO_blk[1] | proc_150_data_PIPO_blk[1] | proc_150_start_FIFO_blk[1] | proc_150_TLF_FIFO_blk[1] | proc_150_input_sync_blk[1] | proc_150_output_sync_blk[1]);
    assign proc_150_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_0_x1_U0.fifo_B_PE_0_0_x161_blk_n);
    assign proc_150_data_PIPO_blk[2] = 1'b0;
    assign proc_150_start_FIFO_blk[2] = 1'b0;
    assign proc_150_TLF_FIFO_blk[2] = 1'b0;
    assign proc_150_input_sync_blk[2] = 1'b0;
    assign proc_150_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_150[2] = dl_detect_out ? proc_dep_vld_vec_150_reg[2] : (proc_150_data_FIFO_blk[2] | proc_150_data_PIPO_blk[2] | proc_150_start_FIFO_blk[2] | proc_150_TLF_FIFO_blk[2] | proc_150_input_sync_blk[2] | proc_150_output_sync_blk[2]);
    assign proc_150_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_0_x1_U0.fifo_B_PE_1_0_x162_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_0_0_x1_U0.fifo_C_PE_1_0_x1102_blk_n);
    assign proc_150_data_PIPO_blk[3] = 1'b0;
    assign proc_150_start_FIFO_blk[3] = 1'b0;
    assign proc_150_TLF_FIFO_blk[3] = 1'b0;
    assign proc_150_input_sync_blk[3] = 1'b0;
    assign proc_150_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_150[3] = dl_detect_out ? proc_dep_vld_vec_150_reg[3] : (proc_150_data_FIFO_blk[3] | proc_150_data_PIPO_blk[3] | proc_150_start_FIFO_blk[3] | proc_150_TLF_FIFO_blk[3] | proc_150_input_sync_blk[3] | proc_150_output_sync_blk[3]);
    assign proc_150_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_0_x1_U0.fifo_C_PE_0_0_x1101_blk_n);
    assign proc_150_data_PIPO_blk[4] = 1'b0;
    assign proc_150_start_FIFO_blk[4] = 1'b0;
    assign proc_150_TLF_FIFO_blk[4] = 1'b0;
    assign proc_150_input_sync_blk[4] = 1'b0;
    assign proc_150_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_150[4] = dl_detect_out ? proc_dep_vld_vec_150_reg[4] : (proc_150_data_FIFO_blk[4] | proc_150_data_PIPO_blk[4] | proc_150_start_FIFO_blk[4] | proc_150_TLF_FIFO_blk[4] | proc_150_input_sync_blk[4] | proc_150_output_sync_blk[4]);
    assign proc_150_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_0_x1_U0.fifo_D_drain_PE_0_0_x1141_blk_n);
    assign proc_150_data_PIPO_blk[5] = 1'b0;
    assign proc_150_start_FIFO_blk[5] = 1'b0;
    assign proc_150_TLF_FIFO_blk[5] = 1'b0;
    assign proc_150_input_sync_blk[5] = 1'b0;
    assign proc_150_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_150[5] = dl_detect_out ? proc_dep_vld_vec_150_reg[5] : (proc_150_data_FIFO_blk[5] | proc_150_data_PIPO_blk[5] | proc_150_start_FIFO_blk[5] | proc_150_TLF_FIFO_blk[5] | proc_150_input_sync_blk[5] | proc_150_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_150_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_150_reg <= proc_dep_vld_vec_150;
        end
    end
    assign in_chan_dep_vld_vec_150[0] = dep_chan_vld_126_150;
    assign in_chan_dep_data_vec_150[243 : 0] = dep_chan_data_126_150;
    assign token_in_vec_150[0] = token_126_150;
    assign in_chan_dep_vld_vec_150[1] = dep_chan_vld_132_150;
    assign in_chan_dep_data_vec_150[487 : 244] = dep_chan_data_132_150;
    assign token_in_vec_150[1] = token_132_150;
    assign in_chan_dep_vld_vec_150[2] = dep_chan_vld_142_150;
    assign in_chan_dep_data_vec_150[731 : 488] = dep_chan_data_142_150;
    assign token_in_vec_150[2] = token_142_150;
    assign in_chan_dep_vld_vec_150[3] = dep_chan_vld_151_150;
    assign in_chan_dep_data_vec_150[975 : 732] = dep_chan_data_151_150;
    assign token_in_vec_150[3] = token_151_150;
    assign in_chan_dep_vld_vec_150[4] = dep_chan_vld_158_150;
    assign in_chan_dep_data_vec_150[1219 : 976] = dep_chan_data_158_150;
    assign token_in_vec_150[4] = token_158_150;
    assign in_chan_dep_vld_vec_150[5] = dep_chan_vld_205_150;
    assign in_chan_dep_data_vec_150[1463 : 1220] = dep_chan_data_205_150;
    assign token_in_vec_150[5] = token_205_150;
    assign dep_chan_vld_150_126 = out_chan_dep_vld_vec_150[0];
    assign dep_chan_data_150_126 = out_chan_dep_data_150;
    assign token_150_126 = token_out_vec_150[0];
    assign dep_chan_vld_150_151 = out_chan_dep_vld_vec_150[1];
    assign dep_chan_data_150_151 = out_chan_dep_data_150;
    assign token_150_151 = token_out_vec_150[1];
    assign dep_chan_vld_150_132 = out_chan_dep_vld_vec_150[2];
    assign dep_chan_data_150_132 = out_chan_dep_data_150;
    assign token_150_132 = token_out_vec_150[2];
    assign dep_chan_vld_150_158 = out_chan_dep_vld_vec_150[3];
    assign dep_chan_data_150_158 = out_chan_dep_data_150;
    assign token_150_158 = token_out_vec_150[3];
    assign dep_chan_vld_150_142 = out_chan_dep_vld_vec_150[4];
    assign dep_chan_data_150_142 = out_chan_dep_data_150;
    assign token_150_142 = token_out_vec_150[4];
    assign dep_chan_vld_150_205 = out_chan_dep_vld_vec_150[5];
    assign dep_chan_data_150_205 = out_chan_dep_data_150;
    assign token_150_205 = token_out_vec_150[5];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_0_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 151, 6, 6) top_hls_deadlock_detect_unit_151 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_151),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_151),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_151),
        .token_in_vec(token_in_vec_151),
        .dl_detect_in(dl_detect_out),
        .origin(origin[151]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_151),
        .out_chan_dep_data(out_chan_dep_data_151),
        .token_out_vec(token_out_vec_151),
        .dl_detect_out(dl_in_vec[151]));

    assign proc_151_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_1_x1_U0.fifo_A_PE_0_1_x126_blk_n);
    assign proc_151_data_PIPO_blk[0] = 1'b0;
    assign proc_151_start_FIFO_blk[0] = 1'b0;
    assign proc_151_TLF_FIFO_blk[0] = 1'b0;
    assign proc_151_input_sync_blk[0] = 1'b0;
    assign proc_151_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_151[0] = dl_detect_out ? proc_dep_vld_vec_151_reg[0] : (proc_151_data_FIFO_blk[0] | proc_151_data_PIPO_blk[0] | proc_151_start_FIFO_blk[0] | proc_151_TLF_FIFO_blk[0] | proc_151_input_sync_blk[0] | proc_151_output_sync_blk[0]);
    assign proc_151_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_1_x1_U0.fifo_A_PE_0_2_x127_blk_n);
    assign proc_151_data_PIPO_blk[1] = 1'b0;
    assign proc_151_start_FIFO_blk[1] = 1'b0;
    assign proc_151_TLF_FIFO_blk[1] = 1'b0;
    assign proc_151_input_sync_blk[1] = 1'b0;
    assign proc_151_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_151[1] = dl_detect_out ? proc_dep_vld_vec_151_reg[1] : (proc_151_data_FIFO_blk[1] | proc_151_data_PIPO_blk[1] | proc_151_start_FIFO_blk[1] | proc_151_TLF_FIFO_blk[1] | proc_151_input_sync_blk[1] | proc_151_output_sync_blk[1]);
    assign proc_151_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_1_x1_U0.fifo_B_PE_0_1_x166_blk_n);
    assign proc_151_data_PIPO_blk[2] = 1'b0;
    assign proc_151_start_FIFO_blk[2] = 1'b0;
    assign proc_151_TLF_FIFO_blk[2] = 1'b0;
    assign proc_151_input_sync_blk[2] = 1'b0;
    assign proc_151_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_151[2] = dl_detect_out ? proc_dep_vld_vec_151_reg[2] : (proc_151_data_FIFO_blk[2] | proc_151_data_PIPO_blk[2] | proc_151_start_FIFO_blk[2] | proc_151_TLF_FIFO_blk[2] | proc_151_input_sync_blk[2] | proc_151_output_sync_blk[2]);
    assign proc_151_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_1_x1_U0.fifo_B_PE_1_1_x167_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_0_1_x1_U0.fifo_C_PE_1_1_x1107_blk_n);
    assign proc_151_data_PIPO_blk[3] = 1'b0;
    assign proc_151_start_FIFO_blk[3] = 1'b0;
    assign proc_151_TLF_FIFO_blk[3] = 1'b0;
    assign proc_151_input_sync_blk[3] = 1'b0;
    assign proc_151_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_151[3] = dl_detect_out ? proc_dep_vld_vec_151_reg[3] : (proc_151_data_FIFO_blk[3] | proc_151_data_PIPO_blk[3] | proc_151_start_FIFO_blk[3] | proc_151_TLF_FIFO_blk[3] | proc_151_input_sync_blk[3] | proc_151_output_sync_blk[3]);
    assign proc_151_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_1_x1_U0.fifo_C_PE_0_1_x1106_blk_n);
    assign proc_151_data_PIPO_blk[4] = 1'b0;
    assign proc_151_start_FIFO_blk[4] = 1'b0;
    assign proc_151_TLF_FIFO_blk[4] = 1'b0;
    assign proc_151_input_sync_blk[4] = 1'b0;
    assign proc_151_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_151[4] = dl_detect_out ? proc_dep_vld_vec_151_reg[4] : (proc_151_data_FIFO_blk[4] | proc_151_data_PIPO_blk[4] | proc_151_start_FIFO_blk[4] | proc_151_TLF_FIFO_blk[4] | proc_151_input_sync_blk[4] | proc_151_output_sync_blk[4]);
    assign proc_151_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_1_x1_U0.fifo_D_drain_PE_0_1_x1145_blk_n);
    assign proc_151_data_PIPO_blk[5] = 1'b0;
    assign proc_151_start_FIFO_blk[5] = 1'b0;
    assign proc_151_TLF_FIFO_blk[5] = 1'b0;
    assign proc_151_input_sync_blk[5] = 1'b0;
    assign proc_151_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_151[5] = dl_detect_out ? proc_dep_vld_vec_151_reg[5] : (proc_151_data_FIFO_blk[5] | proc_151_data_PIPO_blk[5] | proc_151_start_FIFO_blk[5] | proc_151_TLF_FIFO_blk[5] | proc_151_input_sync_blk[5] | proc_151_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_151_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_151_reg <= proc_dep_vld_vec_151;
        end
    end
    assign in_chan_dep_vld_vec_151[0] = dep_chan_vld_133_151;
    assign in_chan_dep_data_vec_151[243 : 0] = dep_chan_data_133_151;
    assign token_in_vec_151[0] = token_133_151;
    assign in_chan_dep_vld_vec_151[1] = dep_chan_vld_143_151;
    assign in_chan_dep_data_vec_151[487 : 244] = dep_chan_data_143_151;
    assign token_in_vec_151[1] = token_143_151;
    assign in_chan_dep_vld_vec_151[2] = dep_chan_vld_150_151;
    assign in_chan_dep_data_vec_151[731 : 488] = dep_chan_data_150_151;
    assign token_in_vec_151[2] = token_150_151;
    assign in_chan_dep_vld_vec_151[3] = dep_chan_vld_152_151;
    assign in_chan_dep_data_vec_151[975 : 732] = dep_chan_data_152_151;
    assign token_in_vec_151[3] = token_152_151;
    assign in_chan_dep_vld_vec_151[4] = dep_chan_vld_159_151;
    assign in_chan_dep_data_vec_151[1219 : 976] = dep_chan_data_159_151;
    assign token_in_vec_151[4] = token_159_151;
    assign in_chan_dep_vld_vec_151[5] = dep_chan_vld_209_151;
    assign in_chan_dep_data_vec_151[1463 : 1220] = dep_chan_data_209_151;
    assign token_in_vec_151[5] = token_209_151;
    assign dep_chan_vld_151_150 = out_chan_dep_vld_vec_151[0];
    assign dep_chan_data_151_150 = out_chan_dep_data_151;
    assign token_151_150 = token_out_vec_151[0];
    assign dep_chan_vld_151_152 = out_chan_dep_vld_vec_151[1];
    assign dep_chan_data_151_152 = out_chan_dep_data_151;
    assign token_151_152 = token_out_vec_151[1];
    assign dep_chan_vld_151_133 = out_chan_dep_vld_vec_151[2];
    assign dep_chan_data_151_133 = out_chan_dep_data_151;
    assign token_151_133 = token_out_vec_151[2];
    assign dep_chan_vld_151_159 = out_chan_dep_vld_vec_151[3];
    assign dep_chan_data_151_159 = out_chan_dep_data_151;
    assign token_151_159 = token_out_vec_151[3];
    assign dep_chan_vld_151_143 = out_chan_dep_vld_vec_151[4];
    assign dep_chan_data_151_143 = out_chan_dep_data_151;
    assign token_151_143 = token_out_vec_151[4];
    assign dep_chan_vld_151_209 = out_chan_dep_vld_vec_151[5];
    assign dep_chan_data_151_209 = out_chan_dep_data_151;
    assign token_151_209 = token_out_vec_151[5];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_0_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 152, 6, 6) top_hls_deadlock_detect_unit_152 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_152),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_152),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_152),
        .token_in_vec(token_in_vec_152),
        .dl_detect_in(dl_detect_out),
        .origin(origin[152]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_152),
        .out_chan_dep_data(out_chan_dep_data_152),
        .token_out_vec(token_out_vec_152),
        .dl_detect_out(dl_in_vec[152]));

    assign proc_152_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_2_x1_U0.fifo_A_PE_0_2_x127_blk_n);
    assign proc_152_data_PIPO_blk[0] = 1'b0;
    assign proc_152_start_FIFO_blk[0] = 1'b0;
    assign proc_152_TLF_FIFO_blk[0] = 1'b0;
    assign proc_152_input_sync_blk[0] = 1'b0;
    assign proc_152_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_152[0] = dl_detect_out ? proc_dep_vld_vec_152_reg[0] : (proc_152_data_FIFO_blk[0] | proc_152_data_PIPO_blk[0] | proc_152_start_FIFO_blk[0] | proc_152_TLF_FIFO_blk[0] | proc_152_input_sync_blk[0] | proc_152_output_sync_blk[0]);
    assign proc_152_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_2_x1_U0.fifo_A_PE_0_3_x128_blk_n);
    assign proc_152_data_PIPO_blk[1] = 1'b0;
    assign proc_152_start_FIFO_blk[1] = 1'b0;
    assign proc_152_TLF_FIFO_blk[1] = 1'b0;
    assign proc_152_input_sync_blk[1] = 1'b0;
    assign proc_152_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_152[1] = dl_detect_out ? proc_dep_vld_vec_152_reg[1] : (proc_152_data_FIFO_blk[1] | proc_152_data_PIPO_blk[1] | proc_152_start_FIFO_blk[1] | proc_152_TLF_FIFO_blk[1] | proc_152_input_sync_blk[1] | proc_152_output_sync_blk[1]);
    assign proc_152_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_2_x1_U0.fifo_B_PE_0_2_x171_blk_n);
    assign proc_152_data_PIPO_blk[2] = 1'b0;
    assign proc_152_start_FIFO_blk[2] = 1'b0;
    assign proc_152_TLF_FIFO_blk[2] = 1'b0;
    assign proc_152_input_sync_blk[2] = 1'b0;
    assign proc_152_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_152[2] = dl_detect_out ? proc_dep_vld_vec_152_reg[2] : (proc_152_data_FIFO_blk[2] | proc_152_data_PIPO_blk[2] | proc_152_start_FIFO_blk[2] | proc_152_TLF_FIFO_blk[2] | proc_152_input_sync_blk[2] | proc_152_output_sync_blk[2]);
    assign proc_152_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_2_x1_U0.fifo_B_PE_1_2_x172_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_0_2_x1_U0.fifo_C_PE_1_2_x1112_blk_n);
    assign proc_152_data_PIPO_blk[3] = 1'b0;
    assign proc_152_start_FIFO_blk[3] = 1'b0;
    assign proc_152_TLF_FIFO_blk[3] = 1'b0;
    assign proc_152_input_sync_blk[3] = 1'b0;
    assign proc_152_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_152[3] = dl_detect_out ? proc_dep_vld_vec_152_reg[3] : (proc_152_data_FIFO_blk[3] | proc_152_data_PIPO_blk[3] | proc_152_start_FIFO_blk[3] | proc_152_TLF_FIFO_blk[3] | proc_152_input_sync_blk[3] | proc_152_output_sync_blk[3]);
    assign proc_152_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_2_x1_U0.fifo_C_PE_0_2_x1111_blk_n);
    assign proc_152_data_PIPO_blk[4] = 1'b0;
    assign proc_152_start_FIFO_blk[4] = 1'b0;
    assign proc_152_TLF_FIFO_blk[4] = 1'b0;
    assign proc_152_input_sync_blk[4] = 1'b0;
    assign proc_152_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_152[4] = dl_detect_out ? proc_dep_vld_vec_152_reg[4] : (proc_152_data_FIFO_blk[4] | proc_152_data_PIPO_blk[4] | proc_152_start_FIFO_blk[4] | proc_152_TLF_FIFO_blk[4] | proc_152_input_sync_blk[4] | proc_152_output_sync_blk[4]);
    assign proc_152_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_2_x1_U0.fifo_D_drain_PE_0_2_x1149_blk_n);
    assign proc_152_data_PIPO_blk[5] = 1'b0;
    assign proc_152_start_FIFO_blk[5] = 1'b0;
    assign proc_152_TLF_FIFO_blk[5] = 1'b0;
    assign proc_152_input_sync_blk[5] = 1'b0;
    assign proc_152_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_152[5] = dl_detect_out ? proc_dep_vld_vec_152_reg[5] : (proc_152_data_FIFO_blk[5] | proc_152_data_PIPO_blk[5] | proc_152_start_FIFO_blk[5] | proc_152_TLF_FIFO_blk[5] | proc_152_input_sync_blk[5] | proc_152_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_152_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_152_reg <= proc_dep_vld_vec_152;
        end
    end
    assign in_chan_dep_vld_vec_152[0] = dep_chan_vld_134_152;
    assign in_chan_dep_data_vec_152[243 : 0] = dep_chan_data_134_152;
    assign token_in_vec_152[0] = token_134_152;
    assign in_chan_dep_vld_vec_152[1] = dep_chan_vld_144_152;
    assign in_chan_dep_data_vec_152[487 : 244] = dep_chan_data_144_152;
    assign token_in_vec_152[1] = token_144_152;
    assign in_chan_dep_vld_vec_152[2] = dep_chan_vld_151_152;
    assign in_chan_dep_data_vec_152[731 : 488] = dep_chan_data_151_152;
    assign token_in_vec_152[2] = token_151_152;
    assign in_chan_dep_vld_vec_152[3] = dep_chan_vld_153_152;
    assign in_chan_dep_data_vec_152[975 : 732] = dep_chan_data_153_152;
    assign token_in_vec_152[3] = token_153_152;
    assign in_chan_dep_vld_vec_152[4] = dep_chan_vld_160_152;
    assign in_chan_dep_data_vec_152[1219 : 976] = dep_chan_data_160_152;
    assign token_in_vec_152[4] = token_160_152;
    assign in_chan_dep_vld_vec_152[5] = dep_chan_vld_213_152;
    assign in_chan_dep_data_vec_152[1463 : 1220] = dep_chan_data_213_152;
    assign token_in_vec_152[5] = token_213_152;
    assign dep_chan_vld_152_151 = out_chan_dep_vld_vec_152[0];
    assign dep_chan_data_152_151 = out_chan_dep_data_152;
    assign token_152_151 = token_out_vec_152[0];
    assign dep_chan_vld_152_153 = out_chan_dep_vld_vec_152[1];
    assign dep_chan_data_152_153 = out_chan_dep_data_152;
    assign token_152_153 = token_out_vec_152[1];
    assign dep_chan_vld_152_134 = out_chan_dep_vld_vec_152[2];
    assign dep_chan_data_152_134 = out_chan_dep_data_152;
    assign token_152_134 = token_out_vec_152[2];
    assign dep_chan_vld_152_160 = out_chan_dep_vld_vec_152[3];
    assign dep_chan_data_152_160 = out_chan_dep_data_152;
    assign token_152_160 = token_out_vec_152[3];
    assign dep_chan_vld_152_144 = out_chan_dep_vld_vec_152[4];
    assign dep_chan_data_152_144 = out_chan_dep_data_152;
    assign token_152_144 = token_out_vec_152[4];
    assign dep_chan_vld_152_213 = out_chan_dep_vld_vec_152[5];
    assign dep_chan_data_152_213 = out_chan_dep_data_152;
    assign token_152_213 = token_out_vec_152[5];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_0_3_x1_U0
    top_hls_deadlock_detect_unit #(244, 153, 6, 6) top_hls_deadlock_detect_unit_153 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_153),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_153),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_153),
        .token_in_vec(token_in_vec_153),
        .dl_detect_in(dl_detect_out),
        .origin(origin[153]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_153),
        .out_chan_dep_data(out_chan_dep_data_153),
        .token_out_vec(token_out_vec_153),
        .dl_detect_out(dl_in_vec[153]));

    assign proc_153_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_3_x1_U0.fifo_A_PE_0_3_x128_blk_n);
    assign proc_153_data_PIPO_blk[0] = 1'b0;
    assign proc_153_start_FIFO_blk[0] = 1'b0;
    assign proc_153_TLF_FIFO_blk[0] = 1'b0;
    assign proc_153_input_sync_blk[0] = 1'b0;
    assign proc_153_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_153[0] = dl_detect_out ? proc_dep_vld_vec_153_reg[0] : (proc_153_data_FIFO_blk[0] | proc_153_data_PIPO_blk[0] | proc_153_start_FIFO_blk[0] | proc_153_TLF_FIFO_blk[0] | proc_153_input_sync_blk[0] | proc_153_output_sync_blk[0]);
    assign proc_153_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_3_x1_U0.fifo_A_PE_0_4_x129_blk_n);
    assign proc_153_data_PIPO_blk[1] = 1'b0;
    assign proc_153_start_FIFO_blk[1] = 1'b0;
    assign proc_153_TLF_FIFO_blk[1] = 1'b0;
    assign proc_153_input_sync_blk[1] = 1'b0;
    assign proc_153_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_153[1] = dl_detect_out ? proc_dep_vld_vec_153_reg[1] : (proc_153_data_FIFO_blk[1] | proc_153_data_PIPO_blk[1] | proc_153_start_FIFO_blk[1] | proc_153_TLF_FIFO_blk[1] | proc_153_input_sync_blk[1] | proc_153_output_sync_blk[1]);
    assign proc_153_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_3_x1_U0.fifo_B_PE_0_3_x176_blk_n);
    assign proc_153_data_PIPO_blk[2] = 1'b0;
    assign proc_153_start_FIFO_blk[2] = 1'b0;
    assign proc_153_TLF_FIFO_blk[2] = 1'b0;
    assign proc_153_input_sync_blk[2] = 1'b0;
    assign proc_153_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_153[2] = dl_detect_out ? proc_dep_vld_vec_153_reg[2] : (proc_153_data_FIFO_blk[2] | proc_153_data_PIPO_blk[2] | proc_153_start_FIFO_blk[2] | proc_153_TLF_FIFO_blk[2] | proc_153_input_sync_blk[2] | proc_153_output_sync_blk[2]);
    assign proc_153_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_3_x1_U0.fifo_B_PE_1_3_x177_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_0_3_x1_U0.fifo_C_PE_1_3_x1117_blk_n);
    assign proc_153_data_PIPO_blk[3] = 1'b0;
    assign proc_153_start_FIFO_blk[3] = 1'b0;
    assign proc_153_TLF_FIFO_blk[3] = 1'b0;
    assign proc_153_input_sync_blk[3] = 1'b0;
    assign proc_153_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_153[3] = dl_detect_out ? proc_dep_vld_vec_153_reg[3] : (proc_153_data_FIFO_blk[3] | proc_153_data_PIPO_blk[3] | proc_153_start_FIFO_blk[3] | proc_153_TLF_FIFO_blk[3] | proc_153_input_sync_blk[3] | proc_153_output_sync_blk[3]);
    assign proc_153_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_3_x1_U0.fifo_C_PE_0_3_x1116_blk_n);
    assign proc_153_data_PIPO_blk[4] = 1'b0;
    assign proc_153_start_FIFO_blk[4] = 1'b0;
    assign proc_153_TLF_FIFO_blk[4] = 1'b0;
    assign proc_153_input_sync_blk[4] = 1'b0;
    assign proc_153_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_153[4] = dl_detect_out ? proc_dep_vld_vec_153_reg[4] : (proc_153_data_FIFO_blk[4] | proc_153_data_PIPO_blk[4] | proc_153_start_FIFO_blk[4] | proc_153_TLF_FIFO_blk[4] | proc_153_input_sync_blk[4] | proc_153_output_sync_blk[4]);
    assign proc_153_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_3_x1_U0.fifo_D_drain_PE_0_3_x1153_blk_n);
    assign proc_153_data_PIPO_blk[5] = 1'b0;
    assign proc_153_start_FIFO_blk[5] = 1'b0;
    assign proc_153_TLF_FIFO_blk[5] = 1'b0;
    assign proc_153_input_sync_blk[5] = 1'b0;
    assign proc_153_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_153[5] = dl_detect_out ? proc_dep_vld_vec_153_reg[5] : (proc_153_data_FIFO_blk[5] | proc_153_data_PIPO_blk[5] | proc_153_start_FIFO_blk[5] | proc_153_TLF_FIFO_blk[5] | proc_153_input_sync_blk[5] | proc_153_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_153_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_153_reg <= proc_dep_vld_vec_153;
        end
    end
    assign in_chan_dep_vld_vec_153[0] = dep_chan_vld_135_153;
    assign in_chan_dep_data_vec_153[243 : 0] = dep_chan_data_135_153;
    assign token_in_vec_153[0] = token_135_153;
    assign in_chan_dep_vld_vec_153[1] = dep_chan_vld_145_153;
    assign in_chan_dep_data_vec_153[487 : 244] = dep_chan_data_145_153;
    assign token_in_vec_153[1] = token_145_153;
    assign in_chan_dep_vld_vec_153[2] = dep_chan_vld_152_153;
    assign in_chan_dep_data_vec_153[731 : 488] = dep_chan_data_152_153;
    assign token_in_vec_153[2] = token_152_153;
    assign in_chan_dep_vld_vec_153[3] = dep_chan_vld_154_153;
    assign in_chan_dep_data_vec_153[975 : 732] = dep_chan_data_154_153;
    assign token_in_vec_153[3] = token_154_153;
    assign in_chan_dep_vld_vec_153[4] = dep_chan_vld_161_153;
    assign in_chan_dep_data_vec_153[1219 : 976] = dep_chan_data_161_153;
    assign token_in_vec_153[4] = token_161_153;
    assign in_chan_dep_vld_vec_153[5] = dep_chan_vld_217_153;
    assign in_chan_dep_data_vec_153[1463 : 1220] = dep_chan_data_217_153;
    assign token_in_vec_153[5] = token_217_153;
    assign dep_chan_vld_153_152 = out_chan_dep_vld_vec_153[0];
    assign dep_chan_data_153_152 = out_chan_dep_data_153;
    assign token_153_152 = token_out_vec_153[0];
    assign dep_chan_vld_153_154 = out_chan_dep_vld_vec_153[1];
    assign dep_chan_data_153_154 = out_chan_dep_data_153;
    assign token_153_154 = token_out_vec_153[1];
    assign dep_chan_vld_153_135 = out_chan_dep_vld_vec_153[2];
    assign dep_chan_data_153_135 = out_chan_dep_data_153;
    assign token_153_135 = token_out_vec_153[2];
    assign dep_chan_vld_153_161 = out_chan_dep_vld_vec_153[3];
    assign dep_chan_data_153_161 = out_chan_dep_data_153;
    assign token_153_161 = token_out_vec_153[3];
    assign dep_chan_vld_153_145 = out_chan_dep_vld_vec_153[4];
    assign dep_chan_data_153_145 = out_chan_dep_data_153;
    assign token_153_145 = token_out_vec_153[4];
    assign dep_chan_vld_153_217 = out_chan_dep_vld_vec_153[5];
    assign dep_chan_data_153_217 = out_chan_dep_data_153;
    assign token_153_217 = token_out_vec_153[5];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_0_4_x1_U0
    top_hls_deadlock_detect_unit #(244, 154, 6, 6) top_hls_deadlock_detect_unit_154 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_154),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_154),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_154),
        .token_in_vec(token_in_vec_154),
        .dl_detect_in(dl_detect_out),
        .origin(origin[154]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_154),
        .out_chan_dep_data(out_chan_dep_data_154),
        .token_out_vec(token_out_vec_154),
        .dl_detect_out(dl_in_vec[154]));

    assign proc_154_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_4_x1_U0.fifo_A_PE_0_4_x129_blk_n);
    assign proc_154_data_PIPO_blk[0] = 1'b0;
    assign proc_154_start_FIFO_blk[0] = 1'b0;
    assign proc_154_TLF_FIFO_blk[0] = 1'b0;
    assign proc_154_input_sync_blk[0] = 1'b0;
    assign proc_154_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_154[0] = dl_detect_out ? proc_dep_vld_vec_154_reg[0] : (proc_154_data_FIFO_blk[0] | proc_154_data_PIPO_blk[0] | proc_154_start_FIFO_blk[0] | proc_154_TLF_FIFO_blk[0] | proc_154_input_sync_blk[0] | proc_154_output_sync_blk[0]);
    assign proc_154_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_4_x1_U0.fifo_A_PE_0_5_x130_blk_n);
    assign proc_154_data_PIPO_blk[1] = 1'b0;
    assign proc_154_start_FIFO_blk[1] = 1'b0;
    assign proc_154_TLF_FIFO_blk[1] = 1'b0;
    assign proc_154_input_sync_blk[1] = 1'b0;
    assign proc_154_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_154[1] = dl_detect_out ? proc_dep_vld_vec_154_reg[1] : (proc_154_data_FIFO_blk[1] | proc_154_data_PIPO_blk[1] | proc_154_start_FIFO_blk[1] | proc_154_TLF_FIFO_blk[1] | proc_154_input_sync_blk[1] | proc_154_output_sync_blk[1]);
    assign proc_154_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_4_x1_U0.fifo_B_PE_0_4_x181_blk_n);
    assign proc_154_data_PIPO_blk[2] = 1'b0;
    assign proc_154_start_FIFO_blk[2] = 1'b0;
    assign proc_154_TLF_FIFO_blk[2] = 1'b0;
    assign proc_154_input_sync_blk[2] = 1'b0;
    assign proc_154_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_154[2] = dl_detect_out ? proc_dep_vld_vec_154_reg[2] : (proc_154_data_FIFO_blk[2] | proc_154_data_PIPO_blk[2] | proc_154_start_FIFO_blk[2] | proc_154_TLF_FIFO_blk[2] | proc_154_input_sync_blk[2] | proc_154_output_sync_blk[2]);
    assign proc_154_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_4_x1_U0.fifo_B_PE_1_4_x182_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_0_4_x1_U0.fifo_C_PE_1_4_x1122_blk_n);
    assign proc_154_data_PIPO_blk[3] = 1'b0;
    assign proc_154_start_FIFO_blk[3] = 1'b0;
    assign proc_154_TLF_FIFO_blk[3] = 1'b0;
    assign proc_154_input_sync_blk[3] = 1'b0;
    assign proc_154_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_154[3] = dl_detect_out ? proc_dep_vld_vec_154_reg[3] : (proc_154_data_FIFO_blk[3] | proc_154_data_PIPO_blk[3] | proc_154_start_FIFO_blk[3] | proc_154_TLF_FIFO_blk[3] | proc_154_input_sync_blk[3] | proc_154_output_sync_blk[3]);
    assign proc_154_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_4_x1_U0.fifo_C_PE_0_4_x1121_blk_n);
    assign proc_154_data_PIPO_blk[4] = 1'b0;
    assign proc_154_start_FIFO_blk[4] = 1'b0;
    assign proc_154_TLF_FIFO_blk[4] = 1'b0;
    assign proc_154_input_sync_blk[4] = 1'b0;
    assign proc_154_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_154[4] = dl_detect_out ? proc_dep_vld_vec_154_reg[4] : (proc_154_data_FIFO_blk[4] | proc_154_data_PIPO_blk[4] | proc_154_start_FIFO_blk[4] | proc_154_TLF_FIFO_blk[4] | proc_154_input_sync_blk[4] | proc_154_output_sync_blk[4]);
    assign proc_154_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_4_x1_U0.fifo_D_drain_PE_0_4_x1157_blk_n);
    assign proc_154_data_PIPO_blk[5] = 1'b0;
    assign proc_154_start_FIFO_blk[5] = 1'b0;
    assign proc_154_TLF_FIFO_blk[5] = 1'b0;
    assign proc_154_input_sync_blk[5] = 1'b0;
    assign proc_154_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_154[5] = dl_detect_out ? proc_dep_vld_vec_154_reg[5] : (proc_154_data_FIFO_blk[5] | proc_154_data_PIPO_blk[5] | proc_154_start_FIFO_blk[5] | proc_154_TLF_FIFO_blk[5] | proc_154_input_sync_blk[5] | proc_154_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_154_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_154_reg <= proc_dep_vld_vec_154;
        end
    end
    assign in_chan_dep_vld_vec_154[0] = dep_chan_vld_136_154;
    assign in_chan_dep_data_vec_154[243 : 0] = dep_chan_data_136_154;
    assign token_in_vec_154[0] = token_136_154;
    assign in_chan_dep_vld_vec_154[1] = dep_chan_vld_146_154;
    assign in_chan_dep_data_vec_154[487 : 244] = dep_chan_data_146_154;
    assign token_in_vec_154[1] = token_146_154;
    assign in_chan_dep_vld_vec_154[2] = dep_chan_vld_153_154;
    assign in_chan_dep_data_vec_154[731 : 488] = dep_chan_data_153_154;
    assign token_in_vec_154[2] = token_153_154;
    assign in_chan_dep_vld_vec_154[3] = dep_chan_vld_155_154;
    assign in_chan_dep_data_vec_154[975 : 732] = dep_chan_data_155_154;
    assign token_in_vec_154[3] = token_155_154;
    assign in_chan_dep_vld_vec_154[4] = dep_chan_vld_162_154;
    assign in_chan_dep_data_vec_154[1219 : 976] = dep_chan_data_162_154;
    assign token_in_vec_154[4] = token_162_154;
    assign in_chan_dep_vld_vec_154[5] = dep_chan_vld_221_154;
    assign in_chan_dep_data_vec_154[1463 : 1220] = dep_chan_data_221_154;
    assign token_in_vec_154[5] = token_221_154;
    assign dep_chan_vld_154_153 = out_chan_dep_vld_vec_154[0];
    assign dep_chan_data_154_153 = out_chan_dep_data_154;
    assign token_154_153 = token_out_vec_154[0];
    assign dep_chan_vld_154_155 = out_chan_dep_vld_vec_154[1];
    assign dep_chan_data_154_155 = out_chan_dep_data_154;
    assign token_154_155 = token_out_vec_154[1];
    assign dep_chan_vld_154_136 = out_chan_dep_vld_vec_154[2];
    assign dep_chan_data_154_136 = out_chan_dep_data_154;
    assign token_154_136 = token_out_vec_154[2];
    assign dep_chan_vld_154_162 = out_chan_dep_vld_vec_154[3];
    assign dep_chan_data_154_162 = out_chan_dep_data_154;
    assign token_154_162 = token_out_vec_154[3];
    assign dep_chan_vld_154_146 = out_chan_dep_vld_vec_154[4];
    assign dep_chan_data_154_146 = out_chan_dep_data_154;
    assign token_154_146 = token_out_vec_154[4];
    assign dep_chan_vld_154_221 = out_chan_dep_vld_vec_154[5];
    assign dep_chan_data_154_221 = out_chan_dep_data_154;
    assign token_154_221 = token_out_vec_154[5];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_0_5_x1_U0
    top_hls_deadlock_detect_unit #(244, 155, 6, 6) top_hls_deadlock_detect_unit_155 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_155),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_155),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_155),
        .token_in_vec(token_in_vec_155),
        .dl_detect_in(dl_detect_out),
        .origin(origin[155]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_155),
        .out_chan_dep_data(out_chan_dep_data_155),
        .token_out_vec(token_out_vec_155),
        .dl_detect_out(dl_in_vec[155]));

    assign proc_155_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_5_x1_U0.fifo_A_PE_0_5_x130_blk_n);
    assign proc_155_data_PIPO_blk[0] = 1'b0;
    assign proc_155_start_FIFO_blk[0] = 1'b0;
    assign proc_155_TLF_FIFO_blk[0] = 1'b0;
    assign proc_155_input_sync_blk[0] = 1'b0;
    assign proc_155_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_155[0] = dl_detect_out ? proc_dep_vld_vec_155_reg[0] : (proc_155_data_FIFO_blk[0] | proc_155_data_PIPO_blk[0] | proc_155_start_FIFO_blk[0] | proc_155_TLF_FIFO_blk[0] | proc_155_input_sync_blk[0] | proc_155_output_sync_blk[0]);
    assign proc_155_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_5_x1_U0.fifo_A_PE_0_6_x131_blk_n);
    assign proc_155_data_PIPO_blk[1] = 1'b0;
    assign proc_155_start_FIFO_blk[1] = 1'b0;
    assign proc_155_TLF_FIFO_blk[1] = 1'b0;
    assign proc_155_input_sync_blk[1] = 1'b0;
    assign proc_155_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_155[1] = dl_detect_out ? proc_dep_vld_vec_155_reg[1] : (proc_155_data_FIFO_blk[1] | proc_155_data_PIPO_blk[1] | proc_155_start_FIFO_blk[1] | proc_155_TLF_FIFO_blk[1] | proc_155_input_sync_blk[1] | proc_155_output_sync_blk[1]);
    assign proc_155_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_5_x1_U0.fifo_B_PE_0_5_x186_blk_n);
    assign proc_155_data_PIPO_blk[2] = 1'b0;
    assign proc_155_start_FIFO_blk[2] = 1'b0;
    assign proc_155_TLF_FIFO_blk[2] = 1'b0;
    assign proc_155_input_sync_blk[2] = 1'b0;
    assign proc_155_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_155[2] = dl_detect_out ? proc_dep_vld_vec_155_reg[2] : (proc_155_data_FIFO_blk[2] | proc_155_data_PIPO_blk[2] | proc_155_start_FIFO_blk[2] | proc_155_TLF_FIFO_blk[2] | proc_155_input_sync_blk[2] | proc_155_output_sync_blk[2]);
    assign proc_155_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_5_x1_U0.fifo_B_PE_1_5_x187_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_0_5_x1_U0.fifo_C_PE_1_5_x1127_blk_n);
    assign proc_155_data_PIPO_blk[3] = 1'b0;
    assign proc_155_start_FIFO_blk[3] = 1'b0;
    assign proc_155_TLF_FIFO_blk[3] = 1'b0;
    assign proc_155_input_sync_blk[3] = 1'b0;
    assign proc_155_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_155[3] = dl_detect_out ? proc_dep_vld_vec_155_reg[3] : (proc_155_data_FIFO_blk[3] | proc_155_data_PIPO_blk[3] | proc_155_start_FIFO_blk[3] | proc_155_TLF_FIFO_blk[3] | proc_155_input_sync_blk[3] | proc_155_output_sync_blk[3]);
    assign proc_155_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_5_x1_U0.fifo_C_PE_0_5_x1126_blk_n);
    assign proc_155_data_PIPO_blk[4] = 1'b0;
    assign proc_155_start_FIFO_blk[4] = 1'b0;
    assign proc_155_TLF_FIFO_blk[4] = 1'b0;
    assign proc_155_input_sync_blk[4] = 1'b0;
    assign proc_155_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_155[4] = dl_detect_out ? proc_dep_vld_vec_155_reg[4] : (proc_155_data_FIFO_blk[4] | proc_155_data_PIPO_blk[4] | proc_155_start_FIFO_blk[4] | proc_155_TLF_FIFO_blk[4] | proc_155_input_sync_blk[4] | proc_155_output_sync_blk[4]);
    assign proc_155_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_5_x1_U0.fifo_D_drain_PE_0_5_x1161_blk_n);
    assign proc_155_data_PIPO_blk[5] = 1'b0;
    assign proc_155_start_FIFO_blk[5] = 1'b0;
    assign proc_155_TLF_FIFO_blk[5] = 1'b0;
    assign proc_155_input_sync_blk[5] = 1'b0;
    assign proc_155_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_155[5] = dl_detect_out ? proc_dep_vld_vec_155_reg[5] : (proc_155_data_FIFO_blk[5] | proc_155_data_PIPO_blk[5] | proc_155_start_FIFO_blk[5] | proc_155_TLF_FIFO_blk[5] | proc_155_input_sync_blk[5] | proc_155_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_155_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_155_reg <= proc_dep_vld_vec_155;
        end
    end
    assign in_chan_dep_vld_vec_155[0] = dep_chan_vld_137_155;
    assign in_chan_dep_data_vec_155[243 : 0] = dep_chan_data_137_155;
    assign token_in_vec_155[0] = token_137_155;
    assign in_chan_dep_vld_vec_155[1] = dep_chan_vld_147_155;
    assign in_chan_dep_data_vec_155[487 : 244] = dep_chan_data_147_155;
    assign token_in_vec_155[1] = token_147_155;
    assign in_chan_dep_vld_vec_155[2] = dep_chan_vld_154_155;
    assign in_chan_dep_data_vec_155[731 : 488] = dep_chan_data_154_155;
    assign token_in_vec_155[2] = token_154_155;
    assign in_chan_dep_vld_vec_155[3] = dep_chan_vld_156_155;
    assign in_chan_dep_data_vec_155[975 : 732] = dep_chan_data_156_155;
    assign token_in_vec_155[3] = token_156_155;
    assign in_chan_dep_vld_vec_155[4] = dep_chan_vld_163_155;
    assign in_chan_dep_data_vec_155[1219 : 976] = dep_chan_data_163_155;
    assign token_in_vec_155[4] = token_163_155;
    assign in_chan_dep_vld_vec_155[5] = dep_chan_vld_225_155;
    assign in_chan_dep_data_vec_155[1463 : 1220] = dep_chan_data_225_155;
    assign token_in_vec_155[5] = token_225_155;
    assign dep_chan_vld_155_154 = out_chan_dep_vld_vec_155[0];
    assign dep_chan_data_155_154 = out_chan_dep_data_155;
    assign token_155_154 = token_out_vec_155[0];
    assign dep_chan_vld_155_156 = out_chan_dep_vld_vec_155[1];
    assign dep_chan_data_155_156 = out_chan_dep_data_155;
    assign token_155_156 = token_out_vec_155[1];
    assign dep_chan_vld_155_137 = out_chan_dep_vld_vec_155[2];
    assign dep_chan_data_155_137 = out_chan_dep_data_155;
    assign token_155_137 = token_out_vec_155[2];
    assign dep_chan_vld_155_163 = out_chan_dep_vld_vec_155[3];
    assign dep_chan_data_155_163 = out_chan_dep_data_155;
    assign token_155_163 = token_out_vec_155[3];
    assign dep_chan_vld_155_147 = out_chan_dep_vld_vec_155[4];
    assign dep_chan_data_155_147 = out_chan_dep_data_155;
    assign token_155_147 = token_out_vec_155[4];
    assign dep_chan_vld_155_225 = out_chan_dep_vld_vec_155[5];
    assign dep_chan_data_155_225 = out_chan_dep_data_155;
    assign token_155_225 = token_out_vec_155[5];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_0_6_x1_U0
    top_hls_deadlock_detect_unit #(244, 156, 6, 6) top_hls_deadlock_detect_unit_156 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_156),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_156),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_156),
        .token_in_vec(token_in_vec_156),
        .dl_detect_in(dl_detect_out),
        .origin(origin[156]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_156),
        .out_chan_dep_data(out_chan_dep_data_156),
        .token_out_vec(token_out_vec_156),
        .dl_detect_out(dl_in_vec[156]));

    assign proc_156_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_6_x1_U0.fifo_A_PE_0_6_x131_blk_n);
    assign proc_156_data_PIPO_blk[0] = 1'b0;
    assign proc_156_start_FIFO_blk[0] = 1'b0;
    assign proc_156_TLF_FIFO_blk[0] = 1'b0;
    assign proc_156_input_sync_blk[0] = 1'b0;
    assign proc_156_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_156[0] = dl_detect_out ? proc_dep_vld_vec_156_reg[0] : (proc_156_data_FIFO_blk[0] | proc_156_data_PIPO_blk[0] | proc_156_start_FIFO_blk[0] | proc_156_TLF_FIFO_blk[0] | proc_156_input_sync_blk[0] | proc_156_output_sync_blk[0]);
    assign proc_156_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_6_x1_U0.fifo_A_PE_0_7_x132_blk_n);
    assign proc_156_data_PIPO_blk[1] = 1'b0;
    assign proc_156_start_FIFO_blk[1] = 1'b0;
    assign proc_156_TLF_FIFO_blk[1] = 1'b0;
    assign proc_156_input_sync_blk[1] = 1'b0;
    assign proc_156_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_156[1] = dl_detect_out ? proc_dep_vld_vec_156_reg[1] : (proc_156_data_FIFO_blk[1] | proc_156_data_PIPO_blk[1] | proc_156_start_FIFO_blk[1] | proc_156_TLF_FIFO_blk[1] | proc_156_input_sync_blk[1] | proc_156_output_sync_blk[1]);
    assign proc_156_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_6_x1_U0.fifo_B_PE_0_6_x191_blk_n);
    assign proc_156_data_PIPO_blk[2] = 1'b0;
    assign proc_156_start_FIFO_blk[2] = 1'b0;
    assign proc_156_TLF_FIFO_blk[2] = 1'b0;
    assign proc_156_input_sync_blk[2] = 1'b0;
    assign proc_156_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_156[2] = dl_detect_out ? proc_dep_vld_vec_156_reg[2] : (proc_156_data_FIFO_blk[2] | proc_156_data_PIPO_blk[2] | proc_156_start_FIFO_blk[2] | proc_156_TLF_FIFO_blk[2] | proc_156_input_sync_blk[2] | proc_156_output_sync_blk[2]);
    assign proc_156_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_6_x1_U0.fifo_B_PE_1_6_x192_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_0_6_x1_U0.fifo_C_PE_1_6_x1132_blk_n);
    assign proc_156_data_PIPO_blk[3] = 1'b0;
    assign proc_156_start_FIFO_blk[3] = 1'b0;
    assign proc_156_TLF_FIFO_blk[3] = 1'b0;
    assign proc_156_input_sync_blk[3] = 1'b0;
    assign proc_156_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_156[3] = dl_detect_out ? proc_dep_vld_vec_156_reg[3] : (proc_156_data_FIFO_blk[3] | proc_156_data_PIPO_blk[3] | proc_156_start_FIFO_blk[3] | proc_156_TLF_FIFO_blk[3] | proc_156_input_sync_blk[3] | proc_156_output_sync_blk[3]);
    assign proc_156_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_6_x1_U0.fifo_C_PE_0_6_x1131_blk_n);
    assign proc_156_data_PIPO_blk[4] = 1'b0;
    assign proc_156_start_FIFO_blk[4] = 1'b0;
    assign proc_156_TLF_FIFO_blk[4] = 1'b0;
    assign proc_156_input_sync_blk[4] = 1'b0;
    assign proc_156_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_156[4] = dl_detect_out ? proc_dep_vld_vec_156_reg[4] : (proc_156_data_FIFO_blk[4] | proc_156_data_PIPO_blk[4] | proc_156_start_FIFO_blk[4] | proc_156_TLF_FIFO_blk[4] | proc_156_input_sync_blk[4] | proc_156_output_sync_blk[4]);
    assign proc_156_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_6_x1_U0.fifo_D_drain_PE_0_6_x1165_blk_n);
    assign proc_156_data_PIPO_blk[5] = 1'b0;
    assign proc_156_start_FIFO_blk[5] = 1'b0;
    assign proc_156_TLF_FIFO_blk[5] = 1'b0;
    assign proc_156_input_sync_blk[5] = 1'b0;
    assign proc_156_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_156[5] = dl_detect_out ? proc_dep_vld_vec_156_reg[5] : (proc_156_data_FIFO_blk[5] | proc_156_data_PIPO_blk[5] | proc_156_start_FIFO_blk[5] | proc_156_TLF_FIFO_blk[5] | proc_156_input_sync_blk[5] | proc_156_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_156_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_156_reg <= proc_dep_vld_vec_156;
        end
    end
    assign in_chan_dep_vld_vec_156[0] = dep_chan_vld_138_156;
    assign in_chan_dep_data_vec_156[243 : 0] = dep_chan_data_138_156;
    assign token_in_vec_156[0] = token_138_156;
    assign in_chan_dep_vld_vec_156[1] = dep_chan_vld_148_156;
    assign in_chan_dep_data_vec_156[487 : 244] = dep_chan_data_148_156;
    assign token_in_vec_156[1] = token_148_156;
    assign in_chan_dep_vld_vec_156[2] = dep_chan_vld_155_156;
    assign in_chan_dep_data_vec_156[731 : 488] = dep_chan_data_155_156;
    assign token_in_vec_156[2] = token_155_156;
    assign in_chan_dep_vld_vec_156[3] = dep_chan_vld_157_156;
    assign in_chan_dep_data_vec_156[975 : 732] = dep_chan_data_157_156;
    assign token_in_vec_156[3] = token_157_156;
    assign in_chan_dep_vld_vec_156[4] = dep_chan_vld_164_156;
    assign in_chan_dep_data_vec_156[1219 : 976] = dep_chan_data_164_156;
    assign token_in_vec_156[4] = token_164_156;
    assign in_chan_dep_vld_vec_156[5] = dep_chan_vld_229_156;
    assign in_chan_dep_data_vec_156[1463 : 1220] = dep_chan_data_229_156;
    assign token_in_vec_156[5] = token_229_156;
    assign dep_chan_vld_156_155 = out_chan_dep_vld_vec_156[0];
    assign dep_chan_data_156_155 = out_chan_dep_data_156;
    assign token_156_155 = token_out_vec_156[0];
    assign dep_chan_vld_156_157 = out_chan_dep_vld_vec_156[1];
    assign dep_chan_data_156_157 = out_chan_dep_data_156;
    assign token_156_157 = token_out_vec_156[1];
    assign dep_chan_vld_156_138 = out_chan_dep_vld_vec_156[2];
    assign dep_chan_data_156_138 = out_chan_dep_data_156;
    assign token_156_138 = token_out_vec_156[2];
    assign dep_chan_vld_156_164 = out_chan_dep_vld_vec_156[3];
    assign dep_chan_data_156_164 = out_chan_dep_data_156;
    assign token_156_164 = token_out_vec_156[3];
    assign dep_chan_vld_156_148 = out_chan_dep_vld_vec_156[4];
    assign dep_chan_data_156_148 = out_chan_dep_data_156;
    assign token_156_148 = token_out_vec_156[4];
    assign dep_chan_vld_156_229 = out_chan_dep_vld_vec_156[5];
    assign dep_chan_data_156_229 = out_chan_dep_data_156;
    assign token_156_229 = token_out_vec_156[5];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_0_7_x1_U0
    top_hls_deadlock_detect_unit #(244, 157, 6, 6) top_hls_deadlock_detect_unit_157 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_157),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_157),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_157),
        .token_in_vec(token_in_vec_157),
        .dl_detect_in(dl_detect_out),
        .origin(origin[157]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_157),
        .out_chan_dep_data(out_chan_dep_data_157),
        .token_out_vec(token_out_vec_157),
        .dl_detect_out(dl_in_vec[157]));

    assign proc_157_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_7_x1_U0.fifo_A_PE_0_7_x132_blk_n);
    assign proc_157_data_PIPO_blk[0] = 1'b0;
    assign proc_157_start_FIFO_blk[0] = 1'b0;
    assign proc_157_TLF_FIFO_blk[0] = 1'b0;
    assign proc_157_input_sync_blk[0] = 1'b0;
    assign proc_157_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_157[0] = dl_detect_out ? proc_dep_vld_vec_157_reg[0] : (proc_157_data_FIFO_blk[0] | proc_157_data_PIPO_blk[0] | proc_157_start_FIFO_blk[0] | proc_157_TLF_FIFO_blk[0] | proc_157_input_sync_blk[0] | proc_157_output_sync_blk[0]);
    assign proc_157_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_7_x1_U0.fifo_A_PE_0_8_x133_blk_n);
    assign proc_157_data_PIPO_blk[1] = 1'b0;
    assign proc_157_start_FIFO_blk[1] = 1'b0;
    assign proc_157_TLF_FIFO_blk[1] = 1'b0;
    assign proc_157_input_sync_blk[1] = 1'b0;
    assign proc_157_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_157[1] = dl_detect_out ? proc_dep_vld_vec_157_reg[1] : (proc_157_data_FIFO_blk[1] | proc_157_data_PIPO_blk[1] | proc_157_start_FIFO_blk[1] | proc_157_TLF_FIFO_blk[1] | proc_157_input_sync_blk[1] | proc_157_output_sync_blk[1]);
    assign proc_157_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_7_x1_U0.fifo_B_PE_0_7_x196_blk_n);
    assign proc_157_data_PIPO_blk[2] = 1'b0;
    assign proc_157_start_FIFO_blk[2] = 1'b0;
    assign proc_157_TLF_FIFO_blk[2] = 1'b0;
    assign proc_157_input_sync_blk[2] = 1'b0;
    assign proc_157_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_157[2] = dl_detect_out ? proc_dep_vld_vec_157_reg[2] : (proc_157_data_FIFO_blk[2] | proc_157_data_PIPO_blk[2] | proc_157_start_FIFO_blk[2] | proc_157_TLF_FIFO_blk[2] | proc_157_input_sync_blk[2] | proc_157_output_sync_blk[2]);
    assign proc_157_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_7_x1_U0.fifo_B_PE_1_7_x197_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_0_7_x1_U0.fifo_C_PE_1_7_x1137_blk_n);
    assign proc_157_data_PIPO_blk[3] = 1'b0;
    assign proc_157_start_FIFO_blk[3] = 1'b0;
    assign proc_157_TLF_FIFO_blk[3] = 1'b0;
    assign proc_157_input_sync_blk[3] = 1'b0;
    assign proc_157_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_157[3] = dl_detect_out ? proc_dep_vld_vec_157_reg[3] : (proc_157_data_FIFO_blk[3] | proc_157_data_PIPO_blk[3] | proc_157_start_FIFO_blk[3] | proc_157_TLF_FIFO_blk[3] | proc_157_input_sync_blk[3] | proc_157_output_sync_blk[3]);
    assign proc_157_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_7_x1_U0.fifo_C_PE_0_7_x1136_blk_n);
    assign proc_157_data_PIPO_blk[4] = 1'b0;
    assign proc_157_start_FIFO_blk[4] = 1'b0;
    assign proc_157_TLF_FIFO_blk[4] = 1'b0;
    assign proc_157_input_sync_blk[4] = 1'b0;
    assign proc_157_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_157[4] = dl_detect_out ? proc_dep_vld_vec_157_reg[4] : (proc_157_data_FIFO_blk[4] | proc_157_data_PIPO_blk[4] | proc_157_start_FIFO_blk[4] | proc_157_TLF_FIFO_blk[4] | proc_157_input_sync_blk[4] | proc_157_output_sync_blk[4]);
    assign proc_157_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_0_7_x1_U0.fifo_D_drain_PE_0_7_x1169_blk_n);
    assign proc_157_data_PIPO_blk[5] = 1'b0;
    assign proc_157_start_FIFO_blk[5] = 1'b0;
    assign proc_157_TLF_FIFO_blk[5] = 1'b0;
    assign proc_157_input_sync_blk[5] = 1'b0;
    assign proc_157_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_157[5] = dl_detect_out ? proc_dep_vld_vec_157_reg[5] : (proc_157_data_FIFO_blk[5] | proc_157_data_PIPO_blk[5] | proc_157_start_FIFO_blk[5] | proc_157_TLF_FIFO_blk[5] | proc_157_input_sync_blk[5] | proc_157_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_157_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_157_reg <= proc_dep_vld_vec_157;
        end
    end
    assign in_chan_dep_vld_vec_157[0] = dep_chan_vld_139_157;
    assign in_chan_dep_data_vec_157[243 : 0] = dep_chan_data_139_157;
    assign token_in_vec_157[0] = token_139_157;
    assign in_chan_dep_vld_vec_157[1] = dep_chan_vld_149_157;
    assign in_chan_dep_data_vec_157[487 : 244] = dep_chan_data_149_157;
    assign token_in_vec_157[1] = token_149_157;
    assign in_chan_dep_vld_vec_157[2] = dep_chan_vld_156_157;
    assign in_chan_dep_data_vec_157[731 : 488] = dep_chan_data_156_157;
    assign token_in_vec_157[2] = token_156_157;
    assign in_chan_dep_vld_vec_157[3] = dep_chan_vld_165_157;
    assign in_chan_dep_data_vec_157[975 : 732] = dep_chan_data_165_157;
    assign token_in_vec_157[3] = token_165_157;
    assign in_chan_dep_vld_vec_157[4] = dep_chan_vld_182_157;
    assign in_chan_dep_data_vec_157[1219 : 976] = dep_chan_data_182_157;
    assign token_in_vec_157[4] = token_182_157;
    assign in_chan_dep_vld_vec_157[5] = dep_chan_vld_233_157;
    assign in_chan_dep_data_vec_157[1463 : 1220] = dep_chan_data_233_157;
    assign token_in_vec_157[5] = token_233_157;
    assign dep_chan_vld_157_156 = out_chan_dep_vld_vec_157[0];
    assign dep_chan_data_157_156 = out_chan_dep_data_157;
    assign token_157_156 = token_out_vec_157[0];
    assign dep_chan_vld_157_182 = out_chan_dep_vld_vec_157[1];
    assign dep_chan_data_157_182 = out_chan_dep_data_157;
    assign token_157_182 = token_out_vec_157[1];
    assign dep_chan_vld_157_139 = out_chan_dep_vld_vec_157[2];
    assign dep_chan_data_157_139 = out_chan_dep_data_157;
    assign token_157_139 = token_out_vec_157[2];
    assign dep_chan_vld_157_165 = out_chan_dep_vld_vec_157[3];
    assign dep_chan_data_157_165 = out_chan_dep_data_157;
    assign token_157_165 = token_out_vec_157[3];
    assign dep_chan_vld_157_149 = out_chan_dep_vld_vec_157[4];
    assign dep_chan_data_157_149 = out_chan_dep_data_157;
    assign token_157_149 = token_out_vec_157[4];
    assign dep_chan_vld_157_233 = out_chan_dep_vld_vec_157[5];
    assign dep_chan_data_157_233 = out_chan_dep_data_157;
    assign token_157_233 = token_out_vec_157[5];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_1_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 158, 5, 5) top_hls_deadlock_detect_unit_158 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_158),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_158),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_158),
        .token_in_vec(token_in_vec_158),
        .dl_detect_in(dl_detect_out),
        .origin(origin[158]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_158),
        .out_chan_dep_data(out_chan_dep_data_158),
        .token_out_vec(token_out_vec_158),
        .dl_detect_out(dl_in_vec[158]));

    assign proc_158_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_0_x1_U0.fifo_A_PE_1_0_x134_blk_n);
    assign proc_158_data_PIPO_blk[0] = 1'b0;
    assign proc_158_start_FIFO_blk[0] = 1'b0;
    assign proc_158_TLF_FIFO_blk[0] = 1'b0;
    assign proc_158_input_sync_blk[0] = 1'b0;
    assign proc_158_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_158[0] = dl_detect_out ? proc_dep_vld_vec_158_reg[0] : (proc_158_data_FIFO_blk[0] | proc_158_data_PIPO_blk[0] | proc_158_start_FIFO_blk[0] | proc_158_TLF_FIFO_blk[0] | proc_158_input_sync_blk[0] | proc_158_output_sync_blk[0]);
    assign proc_158_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_0_x1_U0.fifo_A_PE_1_1_x135_blk_n);
    assign proc_158_data_PIPO_blk[1] = 1'b0;
    assign proc_158_start_FIFO_blk[1] = 1'b0;
    assign proc_158_TLF_FIFO_blk[1] = 1'b0;
    assign proc_158_input_sync_blk[1] = 1'b0;
    assign proc_158_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_158[1] = dl_detect_out ? proc_dep_vld_vec_158_reg[1] : (proc_158_data_FIFO_blk[1] | proc_158_data_PIPO_blk[1] | proc_158_start_FIFO_blk[1] | proc_158_TLF_FIFO_blk[1] | proc_158_input_sync_blk[1] | proc_158_output_sync_blk[1]);
    assign proc_158_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_0_x1_U0.fifo_B_PE_1_0_x162_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_1_0_x1_U0.fifo_C_PE_1_0_x1102_blk_n);
    assign proc_158_data_PIPO_blk[2] = 1'b0;
    assign proc_158_start_FIFO_blk[2] = 1'b0;
    assign proc_158_TLF_FIFO_blk[2] = 1'b0;
    assign proc_158_input_sync_blk[2] = 1'b0;
    assign proc_158_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_158[2] = dl_detect_out ? proc_dep_vld_vec_158_reg[2] : (proc_158_data_FIFO_blk[2] | proc_158_data_PIPO_blk[2] | proc_158_start_FIFO_blk[2] | proc_158_TLF_FIFO_blk[2] | proc_158_input_sync_blk[2] | proc_158_output_sync_blk[2]);
    assign proc_158_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_0_x1_U0.fifo_B_PE_2_0_x163_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_1_0_x1_U0.fifo_C_PE_2_0_x1103_blk_n);
    assign proc_158_data_PIPO_blk[3] = 1'b0;
    assign proc_158_start_FIFO_blk[3] = 1'b0;
    assign proc_158_TLF_FIFO_blk[3] = 1'b0;
    assign proc_158_input_sync_blk[3] = 1'b0;
    assign proc_158_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_158[3] = dl_detect_out ? proc_dep_vld_vec_158_reg[3] : (proc_158_data_FIFO_blk[3] | proc_158_data_PIPO_blk[3] | proc_158_start_FIFO_blk[3] | proc_158_TLF_FIFO_blk[3] | proc_158_input_sync_blk[3] | proc_158_output_sync_blk[3]);
    assign proc_158_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_0_x1_U0.fifo_D_drain_PE_1_0_x1142_blk_n);
    assign proc_158_data_PIPO_blk[4] = 1'b0;
    assign proc_158_start_FIFO_blk[4] = 1'b0;
    assign proc_158_TLF_FIFO_blk[4] = 1'b0;
    assign proc_158_input_sync_blk[4] = 1'b0;
    assign proc_158_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_158[4] = dl_detect_out ? proc_dep_vld_vec_158_reg[4] : (proc_158_data_FIFO_blk[4] | proc_158_data_PIPO_blk[4] | proc_158_start_FIFO_blk[4] | proc_158_TLF_FIFO_blk[4] | proc_158_input_sync_blk[4] | proc_158_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_158_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_158_reg <= proc_dep_vld_vec_158;
        end
    end
    assign in_chan_dep_vld_vec_158[0] = dep_chan_vld_127_158;
    assign in_chan_dep_data_vec_158[243 : 0] = dep_chan_data_127_158;
    assign token_in_vec_158[0] = token_127_158;
    assign in_chan_dep_vld_vec_158[1] = dep_chan_vld_150_158;
    assign in_chan_dep_data_vec_158[487 : 244] = dep_chan_data_150_158;
    assign token_in_vec_158[1] = token_150_158;
    assign in_chan_dep_vld_vec_158[2] = dep_chan_vld_159_158;
    assign in_chan_dep_data_vec_158[731 : 488] = dep_chan_data_159_158;
    assign token_in_vec_158[2] = token_159_158;
    assign in_chan_dep_vld_vec_158[3] = dep_chan_vld_166_158;
    assign in_chan_dep_data_vec_158[975 : 732] = dep_chan_data_166_158;
    assign token_in_vec_158[3] = token_166_158;
    assign in_chan_dep_vld_vec_158[4] = dep_chan_vld_204_158;
    assign in_chan_dep_data_vec_158[1219 : 976] = dep_chan_data_204_158;
    assign token_in_vec_158[4] = token_204_158;
    assign dep_chan_vld_158_127 = out_chan_dep_vld_vec_158[0];
    assign dep_chan_data_158_127 = out_chan_dep_data_158;
    assign token_158_127 = token_out_vec_158[0];
    assign dep_chan_vld_158_159 = out_chan_dep_vld_vec_158[1];
    assign dep_chan_data_158_159 = out_chan_dep_data_158;
    assign token_158_159 = token_out_vec_158[1];
    assign dep_chan_vld_158_150 = out_chan_dep_vld_vec_158[2];
    assign dep_chan_data_158_150 = out_chan_dep_data_158;
    assign token_158_150 = token_out_vec_158[2];
    assign dep_chan_vld_158_166 = out_chan_dep_vld_vec_158[3];
    assign dep_chan_data_158_166 = out_chan_dep_data_158;
    assign token_158_166 = token_out_vec_158[3];
    assign dep_chan_vld_158_204 = out_chan_dep_vld_vec_158[4];
    assign dep_chan_data_158_204 = out_chan_dep_data_158;
    assign token_158_204 = token_out_vec_158[4];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_1_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 159, 5, 5) top_hls_deadlock_detect_unit_159 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_159),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_159),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_159),
        .token_in_vec(token_in_vec_159),
        .dl_detect_in(dl_detect_out),
        .origin(origin[159]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_159),
        .out_chan_dep_data(out_chan_dep_data_159),
        .token_out_vec(token_out_vec_159),
        .dl_detect_out(dl_in_vec[159]));

    assign proc_159_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_1_x1_U0.fifo_A_PE_1_1_x135_blk_n);
    assign proc_159_data_PIPO_blk[0] = 1'b0;
    assign proc_159_start_FIFO_blk[0] = 1'b0;
    assign proc_159_TLF_FIFO_blk[0] = 1'b0;
    assign proc_159_input_sync_blk[0] = 1'b0;
    assign proc_159_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_159[0] = dl_detect_out ? proc_dep_vld_vec_159_reg[0] : (proc_159_data_FIFO_blk[0] | proc_159_data_PIPO_blk[0] | proc_159_start_FIFO_blk[0] | proc_159_TLF_FIFO_blk[0] | proc_159_input_sync_blk[0] | proc_159_output_sync_blk[0]);
    assign proc_159_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_1_x1_U0.fifo_A_PE_1_2_x136_blk_n);
    assign proc_159_data_PIPO_blk[1] = 1'b0;
    assign proc_159_start_FIFO_blk[1] = 1'b0;
    assign proc_159_TLF_FIFO_blk[1] = 1'b0;
    assign proc_159_input_sync_blk[1] = 1'b0;
    assign proc_159_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_159[1] = dl_detect_out ? proc_dep_vld_vec_159_reg[1] : (proc_159_data_FIFO_blk[1] | proc_159_data_PIPO_blk[1] | proc_159_start_FIFO_blk[1] | proc_159_TLF_FIFO_blk[1] | proc_159_input_sync_blk[1] | proc_159_output_sync_blk[1]);
    assign proc_159_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_1_x1_U0.fifo_B_PE_1_1_x167_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_1_1_x1_U0.fifo_C_PE_1_1_x1107_blk_n);
    assign proc_159_data_PIPO_blk[2] = 1'b0;
    assign proc_159_start_FIFO_blk[2] = 1'b0;
    assign proc_159_TLF_FIFO_blk[2] = 1'b0;
    assign proc_159_input_sync_blk[2] = 1'b0;
    assign proc_159_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_159[2] = dl_detect_out ? proc_dep_vld_vec_159_reg[2] : (proc_159_data_FIFO_blk[2] | proc_159_data_PIPO_blk[2] | proc_159_start_FIFO_blk[2] | proc_159_TLF_FIFO_blk[2] | proc_159_input_sync_blk[2] | proc_159_output_sync_blk[2]);
    assign proc_159_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_1_x1_U0.fifo_B_PE_2_1_x168_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_1_1_x1_U0.fifo_C_PE_2_1_x1108_blk_n);
    assign proc_159_data_PIPO_blk[3] = 1'b0;
    assign proc_159_start_FIFO_blk[3] = 1'b0;
    assign proc_159_TLF_FIFO_blk[3] = 1'b0;
    assign proc_159_input_sync_blk[3] = 1'b0;
    assign proc_159_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_159[3] = dl_detect_out ? proc_dep_vld_vec_159_reg[3] : (proc_159_data_FIFO_blk[3] | proc_159_data_PIPO_blk[3] | proc_159_start_FIFO_blk[3] | proc_159_TLF_FIFO_blk[3] | proc_159_input_sync_blk[3] | proc_159_output_sync_blk[3]);
    assign proc_159_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_1_x1_U0.fifo_D_drain_PE_1_1_x1146_blk_n);
    assign proc_159_data_PIPO_blk[4] = 1'b0;
    assign proc_159_start_FIFO_blk[4] = 1'b0;
    assign proc_159_TLF_FIFO_blk[4] = 1'b0;
    assign proc_159_input_sync_blk[4] = 1'b0;
    assign proc_159_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_159[4] = dl_detect_out ? proc_dep_vld_vec_159_reg[4] : (proc_159_data_FIFO_blk[4] | proc_159_data_PIPO_blk[4] | proc_159_start_FIFO_blk[4] | proc_159_TLF_FIFO_blk[4] | proc_159_input_sync_blk[4] | proc_159_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_159_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_159_reg <= proc_dep_vld_vec_159;
        end
    end
    assign in_chan_dep_vld_vec_159[0] = dep_chan_vld_151_159;
    assign in_chan_dep_data_vec_159[243 : 0] = dep_chan_data_151_159;
    assign token_in_vec_159[0] = token_151_159;
    assign in_chan_dep_vld_vec_159[1] = dep_chan_vld_158_159;
    assign in_chan_dep_data_vec_159[487 : 244] = dep_chan_data_158_159;
    assign token_in_vec_159[1] = token_158_159;
    assign in_chan_dep_vld_vec_159[2] = dep_chan_vld_160_159;
    assign in_chan_dep_data_vec_159[731 : 488] = dep_chan_data_160_159;
    assign token_in_vec_159[2] = token_160_159;
    assign in_chan_dep_vld_vec_159[3] = dep_chan_vld_167_159;
    assign in_chan_dep_data_vec_159[975 : 732] = dep_chan_data_167_159;
    assign token_in_vec_159[3] = token_167_159;
    assign in_chan_dep_vld_vec_159[4] = dep_chan_vld_208_159;
    assign in_chan_dep_data_vec_159[1219 : 976] = dep_chan_data_208_159;
    assign token_in_vec_159[4] = token_208_159;
    assign dep_chan_vld_159_158 = out_chan_dep_vld_vec_159[0];
    assign dep_chan_data_159_158 = out_chan_dep_data_159;
    assign token_159_158 = token_out_vec_159[0];
    assign dep_chan_vld_159_160 = out_chan_dep_vld_vec_159[1];
    assign dep_chan_data_159_160 = out_chan_dep_data_159;
    assign token_159_160 = token_out_vec_159[1];
    assign dep_chan_vld_159_151 = out_chan_dep_vld_vec_159[2];
    assign dep_chan_data_159_151 = out_chan_dep_data_159;
    assign token_159_151 = token_out_vec_159[2];
    assign dep_chan_vld_159_167 = out_chan_dep_vld_vec_159[3];
    assign dep_chan_data_159_167 = out_chan_dep_data_159;
    assign token_159_167 = token_out_vec_159[3];
    assign dep_chan_vld_159_208 = out_chan_dep_vld_vec_159[4];
    assign dep_chan_data_159_208 = out_chan_dep_data_159;
    assign token_159_208 = token_out_vec_159[4];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_1_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 160, 5, 5) top_hls_deadlock_detect_unit_160 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_160),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_160),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_160),
        .token_in_vec(token_in_vec_160),
        .dl_detect_in(dl_detect_out),
        .origin(origin[160]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_160),
        .out_chan_dep_data(out_chan_dep_data_160),
        .token_out_vec(token_out_vec_160),
        .dl_detect_out(dl_in_vec[160]));

    assign proc_160_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_2_x1_U0.fifo_A_PE_1_2_x136_blk_n);
    assign proc_160_data_PIPO_blk[0] = 1'b0;
    assign proc_160_start_FIFO_blk[0] = 1'b0;
    assign proc_160_TLF_FIFO_blk[0] = 1'b0;
    assign proc_160_input_sync_blk[0] = 1'b0;
    assign proc_160_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_160[0] = dl_detect_out ? proc_dep_vld_vec_160_reg[0] : (proc_160_data_FIFO_blk[0] | proc_160_data_PIPO_blk[0] | proc_160_start_FIFO_blk[0] | proc_160_TLF_FIFO_blk[0] | proc_160_input_sync_blk[0] | proc_160_output_sync_blk[0]);
    assign proc_160_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_2_x1_U0.fifo_A_PE_1_3_x137_blk_n);
    assign proc_160_data_PIPO_blk[1] = 1'b0;
    assign proc_160_start_FIFO_blk[1] = 1'b0;
    assign proc_160_TLF_FIFO_blk[1] = 1'b0;
    assign proc_160_input_sync_blk[1] = 1'b0;
    assign proc_160_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_160[1] = dl_detect_out ? proc_dep_vld_vec_160_reg[1] : (proc_160_data_FIFO_blk[1] | proc_160_data_PIPO_blk[1] | proc_160_start_FIFO_blk[1] | proc_160_TLF_FIFO_blk[1] | proc_160_input_sync_blk[1] | proc_160_output_sync_blk[1]);
    assign proc_160_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_2_x1_U0.fifo_B_PE_1_2_x172_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_1_2_x1_U0.fifo_C_PE_1_2_x1112_blk_n);
    assign proc_160_data_PIPO_blk[2] = 1'b0;
    assign proc_160_start_FIFO_blk[2] = 1'b0;
    assign proc_160_TLF_FIFO_blk[2] = 1'b0;
    assign proc_160_input_sync_blk[2] = 1'b0;
    assign proc_160_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_160[2] = dl_detect_out ? proc_dep_vld_vec_160_reg[2] : (proc_160_data_FIFO_blk[2] | proc_160_data_PIPO_blk[2] | proc_160_start_FIFO_blk[2] | proc_160_TLF_FIFO_blk[2] | proc_160_input_sync_blk[2] | proc_160_output_sync_blk[2]);
    assign proc_160_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_2_x1_U0.fifo_B_PE_2_2_x173_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_1_2_x1_U0.fifo_C_PE_2_2_x1113_blk_n);
    assign proc_160_data_PIPO_blk[3] = 1'b0;
    assign proc_160_start_FIFO_blk[3] = 1'b0;
    assign proc_160_TLF_FIFO_blk[3] = 1'b0;
    assign proc_160_input_sync_blk[3] = 1'b0;
    assign proc_160_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_160[3] = dl_detect_out ? proc_dep_vld_vec_160_reg[3] : (proc_160_data_FIFO_blk[3] | proc_160_data_PIPO_blk[3] | proc_160_start_FIFO_blk[3] | proc_160_TLF_FIFO_blk[3] | proc_160_input_sync_blk[3] | proc_160_output_sync_blk[3]);
    assign proc_160_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_2_x1_U0.fifo_D_drain_PE_1_2_x1150_blk_n);
    assign proc_160_data_PIPO_blk[4] = 1'b0;
    assign proc_160_start_FIFO_blk[4] = 1'b0;
    assign proc_160_TLF_FIFO_blk[4] = 1'b0;
    assign proc_160_input_sync_blk[4] = 1'b0;
    assign proc_160_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_160[4] = dl_detect_out ? proc_dep_vld_vec_160_reg[4] : (proc_160_data_FIFO_blk[4] | proc_160_data_PIPO_blk[4] | proc_160_start_FIFO_blk[4] | proc_160_TLF_FIFO_blk[4] | proc_160_input_sync_blk[4] | proc_160_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_160_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_160_reg <= proc_dep_vld_vec_160;
        end
    end
    assign in_chan_dep_vld_vec_160[0] = dep_chan_vld_152_160;
    assign in_chan_dep_data_vec_160[243 : 0] = dep_chan_data_152_160;
    assign token_in_vec_160[0] = token_152_160;
    assign in_chan_dep_vld_vec_160[1] = dep_chan_vld_159_160;
    assign in_chan_dep_data_vec_160[487 : 244] = dep_chan_data_159_160;
    assign token_in_vec_160[1] = token_159_160;
    assign in_chan_dep_vld_vec_160[2] = dep_chan_vld_161_160;
    assign in_chan_dep_data_vec_160[731 : 488] = dep_chan_data_161_160;
    assign token_in_vec_160[2] = token_161_160;
    assign in_chan_dep_vld_vec_160[3] = dep_chan_vld_168_160;
    assign in_chan_dep_data_vec_160[975 : 732] = dep_chan_data_168_160;
    assign token_in_vec_160[3] = token_168_160;
    assign in_chan_dep_vld_vec_160[4] = dep_chan_vld_212_160;
    assign in_chan_dep_data_vec_160[1219 : 976] = dep_chan_data_212_160;
    assign token_in_vec_160[4] = token_212_160;
    assign dep_chan_vld_160_159 = out_chan_dep_vld_vec_160[0];
    assign dep_chan_data_160_159 = out_chan_dep_data_160;
    assign token_160_159 = token_out_vec_160[0];
    assign dep_chan_vld_160_161 = out_chan_dep_vld_vec_160[1];
    assign dep_chan_data_160_161 = out_chan_dep_data_160;
    assign token_160_161 = token_out_vec_160[1];
    assign dep_chan_vld_160_152 = out_chan_dep_vld_vec_160[2];
    assign dep_chan_data_160_152 = out_chan_dep_data_160;
    assign token_160_152 = token_out_vec_160[2];
    assign dep_chan_vld_160_168 = out_chan_dep_vld_vec_160[3];
    assign dep_chan_data_160_168 = out_chan_dep_data_160;
    assign token_160_168 = token_out_vec_160[3];
    assign dep_chan_vld_160_212 = out_chan_dep_vld_vec_160[4];
    assign dep_chan_data_160_212 = out_chan_dep_data_160;
    assign token_160_212 = token_out_vec_160[4];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_1_3_x1_U0
    top_hls_deadlock_detect_unit #(244, 161, 5, 5) top_hls_deadlock_detect_unit_161 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_161),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_161),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_161),
        .token_in_vec(token_in_vec_161),
        .dl_detect_in(dl_detect_out),
        .origin(origin[161]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_161),
        .out_chan_dep_data(out_chan_dep_data_161),
        .token_out_vec(token_out_vec_161),
        .dl_detect_out(dl_in_vec[161]));

    assign proc_161_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_3_x1_U0.fifo_A_PE_1_3_x137_blk_n);
    assign proc_161_data_PIPO_blk[0] = 1'b0;
    assign proc_161_start_FIFO_blk[0] = 1'b0;
    assign proc_161_TLF_FIFO_blk[0] = 1'b0;
    assign proc_161_input_sync_blk[0] = 1'b0;
    assign proc_161_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_161[0] = dl_detect_out ? proc_dep_vld_vec_161_reg[0] : (proc_161_data_FIFO_blk[0] | proc_161_data_PIPO_blk[0] | proc_161_start_FIFO_blk[0] | proc_161_TLF_FIFO_blk[0] | proc_161_input_sync_blk[0] | proc_161_output_sync_blk[0]);
    assign proc_161_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_3_x1_U0.fifo_A_PE_1_4_x138_blk_n);
    assign proc_161_data_PIPO_blk[1] = 1'b0;
    assign proc_161_start_FIFO_blk[1] = 1'b0;
    assign proc_161_TLF_FIFO_blk[1] = 1'b0;
    assign proc_161_input_sync_blk[1] = 1'b0;
    assign proc_161_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_161[1] = dl_detect_out ? proc_dep_vld_vec_161_reg[1] : (proc_161_data_FIFO_blk[1] | proc_161_data_PIPO_blk[1] | proc_161_start_FIFO_blk[1] | proc_161_TLF_FIFO_blk[1] | proc_161_input_sync_blk[1] | proc_161_output_sync_blk[1]);
    assign proc_161_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_3_x1_U0.fifo_B_PE_1_3_x177_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_1_3_x1_U0.fifo_C_PE_1_3_x1117_blk_n);
    assign proc_161_data_PIPO_blk[2] = 1'b0;
    assign proc_161_start_FIFO_blk[2] = 1'b0;
    assign proc_161_TLF_FIFO_blk[2] = 1'b0;
    assign proc_161_input_sync_blk[2] = 1'b0;
    assign proc_161_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_161[2] = dl_detect_out ? proc_dep_vld_vec_161_reg[2] : (proc_161_data_FIFO_blk[2] | proc_161_data_PIPO_blk[2] | proc_161_start_FIFO_blk[2] | proc_161_TLF_FIFO_blk[2] | proc_161_input_sync_blk[2] | proc_161_output_sync_blk[2]);
    assign proc_161_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_3_x1_U0.fifo_B_PE_2_3_x178_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_1_3_x1_U0.fifo_C_PE_2_3_x1118_blk_n);
    assign proc_161_data_PIPO_blk[3] = 1'b0;
    assign proc_161_start_FIFO_blk[3] = 1'b0;
    assign proc_161_TLF_FIFO_blk[3] = 1'b0;
    assign proc_161_input_sync_blk[3] = 1'b0;
    assign proc_161_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_161[3] = dl_detect_out ? proc_dep_vld_vec_161_reg[3] : (proc_161_data_FIFO_blk[3] | proc_161_data_PIPO_blk[3] | proc_161_start_FIFO_blk[3] | proc_161_TLF_FIFO_blk[3] | proc_161_input_sync_blk[3] | proc_161_output_sync_blk[3]);
    assign proc_161_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_3_x1_U0.fifo_D_drain_PE_1_3_x1154_blk_n);
    assign proc_161_data_PIPO_blk[4] = 1'b0;
    assign proc_161_start_FIFO_blk[4] = 1'b0;
    assign proc_161_TLF_FIFO_blk[4] = 1'b0;
    assign proc_161_input_sync_blk[4] = 1'b0;
    assign proc_161_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_161[4] = dl_detect_out ? proc_dep_vld_vec_161_reg[4] : (proc_161_data_FIFO_blk[4] | proc_161_data_PIPO_blk[4] | proc_161_start_FIFO_blk[4] | proc_161_TLF_FIFO_blk[4] | proc_161_input_sync_blk[4] | proc_161_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_161_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_161_reg <= proc_dep_vld_vec_161;
        end
    end
    assign in_chan_dep_vld_vec_161[0] = dep_chan_vld_153_161;
    assign in_chan_dep_data_vec_161[243 : 0] = dep_chan_data_153_161;
    assign token_in_vec_161[0] = token_153_161;
    assign in_chan_dep_vld_vec_161[1] = dep_chan_vld_160_161;
    assign in_chan_dep_data_vec_161[487 : 244] = dep_chan_data_160_161;
    assign token_in_vec_161[1] = token_160_161;
    assign in_chan_dep_vld_vec_161[2] = dep_chan_vld_162_161;
    assign in_chan_dep_data_vec_161[731 : 488] = dep_chan_data_162_161;
    assign token_in_vec_161[2] = token_162_161;
    assign in_chan_dep_vld_vec_161[3] = dep_chan_vld_169_161;
    assign in_chan_dep_data_vec_161[975 : 732] = dep_chan_data_169_161;
    assign token_in_vec_161[3] = token_169_161;
    assign in_chan_dep_vld_vec_161[4] = dep_chan_vld_216_161;
    assign in_chan_dep_data_vec_161[1219 : 976] = dep_chan_data_216_161;
    assign token_in_vec_161[4] = token_216_161;
    assign dep_chan_vld_161_160 = out_chan_dep_vld_vec_161[0];
    assign dep_chan_data_161_160 = out_chan_dep_data_161;
    assign token_161_160 = token_out_vec_161[0];
    assign dep_chan_vld_161_162 = out_chan_dep_vld_vec_161[1];
    assign dep_chan_data_161_162 = out_chan_dep_data_161;
    assign token_161_162 = token_out_vec_161[1];
    assign dep_chan_vld_161_153 = out_chan_dep_vld_vec_161[2];
    assign dep_chan_data_161_153 = out_chan_dep_data_161;
    assign token_161_153 = token_out_vec_161[2];
    assign dep_chan_vld_161_169 = out_chan_dep_vld_vec_161[3];
    assign dep_chan_data_161_169 = out_chan_dep_data_161;
    assign token_161_169 = token_out_vec_161[3];
    assign dep_chan_vld_161_216 = out_chan_dep_vld_vec_161[4];
    assign dep_chan_data_161_216 = out_chan_dep_data_161;
    assign token_161_216 = token_out_vec_161[4];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_1_4_x1_U0
    top_hls_deadlock_detect_unit #(244, 162, 5, 5) top_hls_deadlock_detect_unit_162 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_162),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_162),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_162),
        .token_in_vec(token_in_vec_162),
        .dl_detect_in(dl_detect_out),
        .origin(origin[162]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_162),
        .out_chan_dep_data(out_chan_dep_data_162),
        .token_out_vec(token_out_vec_162),
        .dl_detect_out(dl_in_vec[162]));

    assign proc_162_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_4_x1_U0.fifo_A_PE_1_4_x138_blk_n);
    assign proc_162_data_PIPO_blk[0] = 1'b0;
    assign proc_162_start_FIFO_blk[0] = 1'b0;
    assign proc_162_TLF_FIFO_blk[0] = 1'b0;
    assign proc_162_input_sync_blk[0] = 1'b0;
    assign proc_162_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_162[0] = dl_detect_out ? proc_dep_vld_vec_162_reg[0] : (proc_162_data_FIFO_blk[0] | proc_162_data_PIPO_blk[0] | proc_162_start_FIFO_blk[0] | proc_162_TLF_FIFO_blk[0] | proc_162_input_sync_blk[0] | proc_162_output_sync_blk[0]);
    assign proc_162_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_4_x1_U0.fifo_A_PE_1_5_x139_blk_n);
    assign proc_162_data_PIPO_blk[1] = 1'b0;
    assign proc_162_start_FIFO_blk[1] = 1'b0;
    assign proc_162_TLF_FIFO_blk[1] = 1'b0;
    assign proc_162_input_sync_blk[1] = 1'b0;
    assign proc_162_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_162[1] = dl_detect_out ? proc_dep_vld_vec_162_reg[1] : (proc_162_data_FIFO_blk[1] | proc_162_data_PIPO_blk[1] | proc_162_start_FIFO_blk[1] | proc_162_TLF_FIFO_blk[1] | proc_162_input_sync_blk[1] | proc_162_output_sync_blk[1]);
    assign proc_162_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_4_x1_U0.fifo_B_PE_1_4_x182_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_1_4_x1_U0.fifo_C_PE_1_4_x1122_blk_n);
    assign proc_162_data_PIPO_blk[2] = 1'b0;
    assign proc_162_start_FIFO_blk[2] = 1'b0;
    assign proc_162_TLF_FIFO_blk[2] = 1'b0;
    assign proc_162_input_sync_blk[2] = 1'b0;
    assign proc_162_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_162[2] = dl_detect_out ? proc_dep_vld_vec_162_reg[2] : (proc_162_data_FIFO_blk[2] | proc_162_data_PIPO_blk[2] | proc_162_start_FIFO_blk[2] | proc_162_TLF_FIFO_blk[2] | proc_162_input_sync_blk[2] | proc_162_output_sync_blk[2]);
    assign proc_162_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_4_x1_U0.fifo_B_PE_2_4_x183_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_1_4_x1_U0.fifo_C_PE_2_4_x1123_blk_n);
    assign proc_162_data_PIPO_blk[3] = 1'b0;
    assign proc_162_start_FIFO_blk[3] = 1'b0;
    assign proc_162_TLF_FIFO_blk[3] = 1'b0;
    assign proc_162_input_sync_blk[3] = 1'b0;
    assign proc_162_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_162[3] = dl_detect_out ? proc_dep_vld_vec_162_reg[3] : (proc_162_data_FIFO_blk[3] | proc_162_data_PIPO_blk[3] | proc_162_start_FIFO_blk[3] | proc_162_TLF_FIFO_blk[3] | proc_162_input_sync_blk[3] | proc_162_output_sync_blk[3]);
    assign proc_162_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_4_x1_U0.fifo_D_drain_PE_1_4_x1158_blk_n);
    assign proc_162_data_PIPO_blk[4] = 1'b0;
    assign proc_162_start_FIFO_blk[4] = 1'b0;
    assign proc_162_TLF_FIFO_blk[4] = 1'b0;
    assign proc_162_input_sync_blk[4] = 1'b0;
    assign proc_162_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_162[4] = dl_detect_out ? proc_dep_vld_vec_162_reg[4] : (proc_162_data_FIFO_blk[4] | proc_162_data_PIPO_blk[4] | proc_162_start_FIFO_blk[4] | proc_162_TLF_FIFO_blk[4] | proc_162_input_sync_blk[4] | proc_162_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_162_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_162_reg <= proc_dep_vld_vec_162;
        end
    end
    assign in_chan_dep_vld_vec_162[0] = dep_chan_vld_154_162;
    assign in_chan_dep_data_vec_162[243 : 0] = dep_chan_data_154_162;
    assign token_in_vec_162[0] = token_154_162;
    assign in_chan_dep_vld_vec_162[1] = dep_chan_vld_161_162;
    assign in_chan_dep_data_vec_162[487 : 244] = dep_chan_data_161_162;
    assign token_in_vec_162[1] = token_161_162;
    assign in_chan_dep_vld_vec_162[2] = dep_chan_vld_163_162;
    assign in_chan_dep_data_vec_162[731 : 488] = dep_chan_data_163_162;
    assign token_in_vec_162[2] = token_163_162;
    assign in_chan_dep_vld_vec_162[3] = dep_chan_vld_170_162;
    assign in_chan_dep_data_vec_162[975 : 732] = dep_chan_data_170_162;
    assign token_in_vec_162[3] = token_170_162;
    assign in_chan_dep_vld_vec_162[4] = dep_chan_vld_220_162;
    assign in_chan_dep_data_vec_162[1219 : 976] = dep_chan_data_220_162;
    assign token_in_vec_162[4] = token_220_162;
    assign dep_chan_vld_162_161 = out_chan_dep_vld_vec_162[0];
    assign dep_chan_data_162_161 = out_chan_dep_data_162;
    assign token_162_161 = token_out_vec_162[0];
    assign dep_chan_vld_162_163 = out_chan_dep_vld_vec_162[1];
    assign dep_chan_data_162_163 = out_chan_dep_data_162;
    assign token_162_163 = token_out_vec_162[1];
    assign dep_chan_vld_162_154 = out_chan_dep_vld_vec_162[2];
    assign dep_chan_data_162_154 = out_chan_dep_data_162;
    assign token_162_154 = token_out_vec_162[2];
    assign dep_chan_vld_162_170 = out_chan_dep_vld_vec_162[3];
    assign dep_chan_data_162_170 = out_chan_dep_data_162;
    assign token_162_170 = token_out_vec_162[3];
    assign dep_chan_vld_162_220 = out_chan_dep_vld_vec_162[4];
    assign dep_chan_data_162_220 = out_chan_dep_data_162;
    assign token_162_220 = token_out_vec_162[4];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_1_5_x1_U0
    top_hls_deadlock_detect_unit #(244, 163, 5, 5) top_hls_deadlock_detect_unit_163 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_163),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_163),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_163),
        .token_in_vec(token_in_vec_163),
        .dl_detect_in(dl_detect_out),
        .origin(origin[163]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_163),
        .out_chan_dep_data(out_chan_dep_data_163),
        .token_out_vec(token_out_vec_163),
        .dl_detect_out(dl_in_vec[163]));

    assign proc_163_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_5_x1_U0.fifo_A_PE_1_5_x139_blk_n);
    assign proc_163_data_PIPO_blk[0] = 1'b0;
    assign proc_163_start_FIFO_blk[0] = 1'b0;
    assign proc_163_TLF_FIFO_blk[0] = 1'b0;
    assign proc_163_input_sync_blk[0] = 1'b0;
    assign proc_163_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_163[0] = dl_detect_out ? proc_dep_vld_vec_163_reg[0] : (proc_163_data_FIFO_blk[0] | proc_163_data_PIPO_blk[0] | proc_163_start_FIFO_blk[0] | proc_163_TLF_FIFO_blk[0] | proc_163_input_sync_blk[0] | proc_163_output_sync_blk[0]);
    assign proc_163_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_5_x1_U0.fifo_A_PE_1_6_x140_blk_n);
    assign proc_163_data_PIPO_blk[1] = 1'b0;
    assign proc_163_start_FIFO_blk[1] = 1'b0;
    assign proc_163_TLF_FIFO_blk[1] = 1'b0;
    assign proc_163_input_sync_blk[1] = 1'b0;
    assign proc_163_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_163[1] = dl_detect_out ? proc_dep_vld_vec_163_reg[1] : (proc_163_data_FIFO_blk[1] | proc_163_data_PIPO_blk[1] | proc_163_start_FIFO_blk[1] | proc_163_TLF_FIFO_blk[1] | proc_163_input_sync_blk[1] | proc_163_output_sync_blk[1]);
    assign proc_163_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_5_x1_U0.fifo_B_PE_1_5_x187_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_1_5_x1_U0.fifo_C_PE_1_5_x1127_blk_n);
    assign proc_163_data_PIPO_blk[2] = 1'b0;
    assign proc_163_start_FIFO_blk[2] = 1'b0;
    assign proc_163_TLF_FIFO_blk[2] = 1'b0;
    assign proc_163_input_sync_blk[2] = 1'b0;
    assign proc_163_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_163[2] = dl_detect_out ? proc_dep_vld_vec_163_reg[2] : (proc_163_data_FIFO_blk[2] | proc_163_data_PIPO_blk[2] | proc_163_start_FIFO_blk[2] | proc_163_TLF_FIFO_blk[2] | proc_163_input_sync_blk[2] | proc_163_output_sync_blk[2]);
    assign proc_163_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_5_x1_U0.fifo_B_PE_2_5_x188_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_1_5_x1_U0.fifo_C_PE_2_5_x1128_blk_n);
    assign proc_163_data_PIPO_blk[3] = 1'b0;
    assign proc_163_start_FIFO_blk[3] = 1'b0;
    assign proc_163_TLF_FIFO_blk[3] = 1'b0;
    assign proc_163_input_sync_blk[3] = 1'b0;
    assign proc_163_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_163[3] = dl_detect_out ? proc_dep_vld_vec_163_reg[3] : (proc_163_data_FIFO_blk[3] | proc_163_data_PIPO_blk[3] | proc_163_start_FIFO_blk[3] | proc_163_TLF_FIFO_blk[3] | proc_163_input_sync_blk[3] | proc_163_output_sync_blk[3]);
    assign proc_163_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_5_x1_U0.fifo_D_drain_PE_1_5_x1162_blk_n);
    assign proc_163_data_PIPO_blk[4] = 1'b0;
    assign proc_163_start_FIFO_blk[4] = 1'b0;
    assign proc_163_TLF_FIFO_blk[4] = 1'b0;
    assign proc_163_input_sync_blk[4] = 1'b0;
    assign proc_163_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_163[4] = dl_detect_out ? proc_dep_vld_vec_163_reg[4] : (proc_163_data_FIFO_blk[4] | proc_163_data_PIPO_blk[4] | proc_163_start_FIFO_blk[4] | proc_163_TLF_FIFO_blk[4] | proc_163_input_sync_blk[4] | proc_163_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_163_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_163_reg <= proc_dep_vld_vec_163;
        end
    end
    assign in_chan_dep_vld_vec_163[0] = dep_chan_vld_155_163;
    assign in_chan_dep_data_vec_163[243 : 0] = dep_chan_data_155_163;
    assign token_in_vec_163[0] = token_155_163;
    assign in_chan_dep_vld_vec_163[1] = dep_chan_vld_162_163;
    assign in_chan_dep_data_vec_163[487 : 244] = dep_chan_data_162_163;
    assign token_in_vec_163[1] = token_162_163;
    assign in_chan_dep_vld_vec_163[2] = dep_chan_vld_164_163;
    assign in_chan_dep_data_vec_163[731 : 488] = dep_chan_data_164_163;
    assign token_in_vec_163[2] = token_164_163;
    assign in_chan_dep_vld_vec_163[3] = dep_chan_vld_171_163;
    assign in_chan_dep_data_vec_163[975 : 732] = dep_chan_data_171_163;
    assign token_in_vec_163[3] = token_171_163;
    assign in_chan_dep_vld_vec_163[4] = dep_chan_vld_224_163;
    assign in_chan_dep_data_vec_163[1219 : 976] = dep_chan_data_224_163;
    assign token_in_vec_163[4] = token_224_163;
    assign dep_chan_vld_163_162 = out_chan_dep_vld_vec_163[0];
    assign dep_chan_data_163_162 = out_chan_dep_data_163;
    assign token_163_162 = token_out_vec_163[0];
    assign dep_chan_vld_163_164 = out_chan_dep_vld_vec_163[1];
    assign dep_chan_data_163_164 = out_chan_dep_data_163;
    assign token_163_164 = token_out_vec_163[1];
    assign dep_chan_vld_163_155 = out_chan_dep_vld_vec_163[2];
    assign dep_chan_data_163_155 = out_chan_dep_data_163;
    assign token_163_155 = token_out_vec_163[2];
    assign dep_chan_vld_163_171 = out_chan_dep_vld_vec_163[3];
    assign dep_chan_data_163_171 = out_chan_dep_data_163;
    assign token_163_171 = token_out_vec_163[3];
    assign dep_chan_vld_163_224 = out_chan_dep_vld_vec_163[4];
    assign dep_chan_data_163_224 = out_chan_dep_data_163;
    assign token_163_224 = token_out_vec_163[4];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_1_6_x1_U0
    top_hls_deadlock_detect_unit #(244, 164, 5, 5) top_hls_deadlock_detect_unit_164 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_164),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_164),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_164),
        .token_in_vec(token_in_vec_164),
        .dl_detect_in(dl_detect_out),
        .origin(origin[164]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_164),
        .out_chan_dep_data(out_chan_dep_data_164),
        .token_out_vec(token_out_vec_164),
        .dl_detect_out(dl_in_vec[164]));

    assign proc_164_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_6_x1_U0.fifo_A_PE_1_6_x140_blk_n);
    assign proc_164_data_PIPO_blk[0] = 1'b0;
    assign proc_164_start_FIFO_blk[0] = 1'b0;
    assign proc_164_TLF_FIFO_blk[0] = 1'b0;
    assign proc_164_input_sync_blk[0] = 1'b0;
    assign proc_164_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_164[0] = dl_detect_out ? proc_dep_vld_vec_164_reg[0] : (proc_164_data_FIFO_blk[0] | proc_164_data_PIPO_blk[0] | proc_164_start_FIFO_blk[0] | proc_164_TLF_FIFO_blk[0] | proc_164_input_sync_blk[0] | proc_164_output_sync_blk[0]);
    assign proc_164_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_6_x1_U0.fifo_A_PE_1_7_x141_blk_n);
    assign proc_164_data_PIPO_blk[1] = 1'b0;
    assign proc_164_start_FIFO_blk[1] = 1'b0;
    assign proc_164_TLF_FIFO_blk[1] = 1'b0;
    assign proc_164_input_sync_blk[1] = 1'b0;
    assign proc_164_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_164[1] = dl_detect_out ? proc_dep_vld_vec_164_reg[1] : (proc_164_data_FIFO_blk[1] | proc_164_data_PIPO_blk[1] | proc_164_start_FIFO_blk[1] | proc_164_TLF_FIFO_blk[1] | proc_164_input_sync_blk[1] | proc_164_output_sync_blk[1]);
    assign proc_164_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_6_x1_U0.fifo_B_PE_1_6_x192_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_1_6_x1_U0.fifo_C_PE_1_6_x1132_blk_n);
    assign proc_164_data_PIPO_blk[2] = 1'b0;
    assign proc_164_start_FIFO_blk[2] = 1'b0;
    assign proc_164_TLF_FIFO_blk[2] = 1'b0;
    assign proc_164_input_sync_blk[2] = 1'b0;
    assign proc_164_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_164[2] = dl_detect_out ? proc_dep_vld_vec_164_reg[2] : (proc_164_data_FIFO_blk[2] | proc_164_data_PIPO_blk[2] | proc_164_start_FIFO_blk[2] | proc_164_TLF_FIFO_blk[2] | proc_164_input_sync_blk[2] | proc_164_output_sync_blk[2]);
    assign proc_164_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_6_x1_U0.fifo_B_PE_2_6_x193_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_1_6_x1_U0.fifo_C_PE_2_6_x1133_blk_n);
    assign proc_164_data_PIPO_blk[3] = 1'b0;
    assign proc_164_start_FIFO_blk[3] = 1'b0;
    assign proc_164_TLF_FIFO_blk[3] = 1'b0;
    assign proc_164_input_sync_blk[3] = 1'b0;
    assign proc_164_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_164[3] = dl_detect_out ? proc_dep_vld_vec_164_reg[3] : (proc_164_data_FIFO_blk[3] | proc_164_data_PIPO_blk[3] | proc_164_start_FIFO_blk[3] | proc_164_TLF_FIFO_blk[3] | proc_164_input_sync_blk[3] | proc_164_output_sync_blk[3]);
    assign proc_164_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_6_x1_U0.fifo_D_drain_PE_1_6_x1166_blk_n);
    assign proc_164_data_PIPO_blk[4] = 1'b0;
    assign proc_164_start_FIFO_blk[4] = 1'b0;
    assign proc_164_TLF_FIFO_blk[4] = 1'b0;
    assign proc_164_input_sync_blk[4] = 1'b0;
    assign proc_164_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_164[4] = dl_detect_out ? proc_dep_vld_vec_164_reg[4] : (proc_164_data_FIFO_blk[4] | proc_164_data_PIPO_blk[4] | proc_164_start_FIFO_blk[4] | proc_164_TLF_FIFO_blk[4] | proc_164_input_sync_blk[4] | proc_164_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_164_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_164_reg <= proc_dep_vld_vec_164;
        end
    end
    assign in_chan_dep_vld_vec_164[0] = dep_chan_vld_156_164;
    assign in_chan_dep_data_vec_164[243 : 0] = dep_chan_data_156_164;
    assign token_in_vec_164[0] = token_156_164;
    assign in_chan_dep_vld_vec_164[1] = dep_chan_vld_163_164;
    assign in_chan_dep_data_vec_164[487 : 244] = dep_chan_data_163_164;
    assign token_in_vec_164[1] = token_163_164;
    assign in_chan_dep_vld_vec_164[2] = dep_chan_vld_165_164;
    assign in_chan_dep_data_vec_164[731 : 488] = dep_chan_data_165_164;
    assign token_in_vec_164[2] = token_165_164;
    assign in_chan_dep_vld_vec_164[3] = dep_chan_vld_172_164;
    assign in_chan_dep_data_vec_164[975 : 732] = dep_chan_data_172_164;
    assign token_in_vec_164[3] = token_172_164;
    assign in_chan_dep_vld_vec_164[4] = dep_chan_vld_228_164;
    assign in_chan_dep_data_vec_164[1219 : 976] = dep_chan_data_228_164;
    assign token_in_vec_164[4] = token_228_164;
    assign dep_chan_vld_164_163 = out_chan_dep_vld_vec_164[0];
    assign dep_chan_data_164_163 = out_chan_dep_data_164;
    assign token_164_163 = token_out_vec_164[0];
    assign dep_chan_vld_164_165 = out_chan_dep_vld_vec_164[1];
    assign dep_chan_data_164_165 = out_chan_dep_data_164;
    assign token_164_165 = token_out_vec_164[1];
    assign dep_chan_vld_164_156 = out_chan_dep_vld_vec_164[2];
    assign dep_chan_data_164_156 = out_chan_dep_data_164;
    assign token_164_156 = token_out_vec_164[2];
    assign dep_chan_vld_164_172 = out_chan_dep_vld_vec_164[3];
    assign dep_chan_data_164_172 = out_chan_dep_data_164;
    assign token_164_172 = token_out_vec_164[3];
    assign dep_chan_vld_164_228 = out_chan_dep_vld_vec_164[4];
    assign dep_chan_data_164_228 = out_chan_dep_data_164;
    assign token_164_228 = token_out_vec_164[4];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_1_7_x1_U0
    top_hls_deadlock_detect_unit #(244, 165, 5, 5) top_hls_deadlock_detect_unit_165 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_165),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_165),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_165),
        .token_in_vec(token_in_vec_165),
        .dl_detect_in(dl_detect_out),
        .origin(origin[165]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_165),
        .out_chan_dep_data(out_chan_dep_data_165),
        .token_out_vec(token_out_vec_165),
        .dl_detect_out(dl_in_vec[165]));

    assign proc_165_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_7_x1_U0.fifo_A_PE_1_7_x141_blk_n);
    assign proc_165_data_PIPO_blk[0] = 1'b0;
    assign proc_165_start_FIFO_blk[0] = 1'b0;
    assign proc_165_TLF_FIFO_blk[0] = 1'b0;
    assign proc_165_input_sync_blk[0] = 1'b0;
    assign proc_165_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_165[0] = dl_detect_out ? proc_dep_vld_vec_165_reg[0] : (proc_165_data_FIFO_blk[0] | proc_165_data_PIPO_blk[0] | proc_165_start_FIFO_blk[0] | proc_165_TLF_FIFO_blk[0] | proc_165_input_sync_blk[0] | proc_165_output_sync_blk[0]);
    assign proc_165_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_7_x1_U0.fifo_A_PE_1_8_x142_blk_n);
    assign proc_165_data_PIPO_blk[1] = 1'b0;
    assign proc_165_start_FIFO_blk[1] = 1'b0;
    assign proc_165_TLF_FIFO_blk[1] = 1'b0;
    assign proc_165_input_sync_blk[1] = 1'b0;
    assign proc_165_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_165[1] = dl_detect_out ? proc_dep_vld_vec_165_reg[1] : (proc_165_data_FIFO_blk[1] | proc_165_data_PIPO_blk[1] | proc_165_start_FIFO_blk[1] | proc_165_TLF_FIFO_blk[1] | proc_165_input_sync_blk[1] | proc_165_output_sync_blk[1]);
    assign proc_165_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_7_x1_U0.fifo_B_PE_1_7_x197_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_1_7_x1_U0.fifo_C_PE_1_7_x1137_blk_n);
    assign proc_165_data_PIPO_blk[2] = 1'b0;
    assign proc_165_start_FIFO_blk[2] = 1'b0;
    assign proc_165_TLF_FIFO_blk[2] = 1'b0;
    assign proc_165_input_sync_blk[2] = 1'b0;
    assign proc_165_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_165[2] = dl_detect_out ? proc_dep_vld_vec_165_reg[2] : (proc_165_data_FIFO_blk[2] | proc_165_data_PIPO_blk[2] | proc_165_start_FIFO_blk[2] | proc_165_TLF_FIFO_blk[2] | proc_165_input_sync_blk[2] | proc_165_output_sync_blk[2]);
    assign proc_165_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_7_x1_U0.fifo_B_PE_2_7_x198_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_1_7_x1_U0.fifo_C_PE_2_7_x1138_blk_n);
    assign proc_165_data_PIPO_blk[3] = 1'b0;
    assign proc_165_start_FIFO_blk[3] = 1'b0;
    assign proc_165_TLF_FIFO_blk[3] = 1'b0;
    assign proc_165_input_sync_blk[3] = 1'b0;
    assign proc_165_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_165[3] = dl_detect_out ? proc_dep_vld_vec_165_reg[3] : (proc_165_data_FIFO_blk[3] | proc_165_data_PIPO_blk[3] | proc_165_start_FIFO_blk[3] | proc_165_TLF_FIFO_blk[3] | proc_165_input_sync_blk[3] | proc_165_output_sync_blk[3]);
    assign proc_165_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_1_7_x1_U0.fifo_D_drain_PE_1_7_x1170_blk_n);
    assign proc_165_data_PIPO_blk[4] = 1'b0;
    assign proc_165_start_FIFO_blk[4] = 1'b0;
    assign proc_165_TLF_FIFO_blk[4] = 1'b0;
    assign proc_165_input_sync_blk[4] = 1'b0;
    assign proc_165_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_165[4] = dl_detect_out ? proc_dep_vld_vec_165_reg[4] : (proc_165_data_FIFO_blk[4] | proc_165_data_PIPO_blk[4] | proc_165_start_FIFO_blk[4] | proc_165_TLF_FIFO_blk[4] | proc_165_input_sync_blk[4] | proc_165_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_165_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_165_reg <= proc_dep_vld_vec_165;
        end
    end
    assign in_chan_dep_vld_vec_165[0] = dep_chan_vld_157_165;
    assign in_chan_dep_data_vec_165[243 : 0] = dep_chan_data_157_165;
    assign token_in_vec_165[0] = token_157_165;
    assign in_chan_dep_vld_vec_165[1] = dep_chan_vld_164_165;
    assign in_chan_dep_data_vec_165[487 : 244] = dep_chan_data_164_165;
    assign token_in_vec_165[1] = token_164_165;
    assign in_chan_dep_vld_vec_165[2] = dep_chan_vld_173_165;
    assign in_chan_dep_data_vec_165[731 : 488] = dep_chan_data_173_165;
    assign token_in_vec_165[2] = token_173_165;
    assign in_chan_dep_vld_vec_165[3] = dep_chan_vld_183_165;
    assign in_chan_dep_data_vec_165[975 : 732] = dep_chan_data_183_165;
    assign token_in_vec_165[3] = token_183_165;
    assign in_chan_dep_vld_vec_165[4] = dep_chan_vld_232_165;
    assign in_chan_dep_data_vec_165[1219 : 976] = dep_chan_data_232_165;
    assign token_in_vec_165[4] = token_232_165;
    assign dep_chan_vld_165_164 = out_chan_dep_vld_vec_165[0];
    assign dep_chan_data_165_164 = out_chan_dep_data_165;
    assign token_165_164 = token_out_vec_165[0];
    assign dep_chan_vld_165_183 = out_chan_dep_vld_vec_165[1];
    assign dep_chan_data_165_183 = out_chan_dep_data_165;
    assign token_165_183 = token_out_vec_165[1];
    assign dep_chan_vld_165_157 = out_chan_dep_vld_vec_165[2];
    assign dep_chan_data_165_157 = out_chan_dep_data_165;
    assign token_165_157 = token_out_vec_165[2];
    assign dep_chan_vld_165_173 = out_chan_dep_vld_vec_165[3];
    assign dep_chan_data_165_173 = out_chan_dep_data_165;
    assign token_165_173 = token_out_vec_165[3];
    assign dep_chan_vld_165_232 = out_chan_dep_vld_vec_165[4];
    assign dep_chan_data_165_232 = out_chan_dep_data_165;
    assign token_165_232 = token_out_vec_165[4];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_2_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 166, 5, 5) top_hls_deadlock_detect_unit_166 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_166),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_166),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_166),
        .token_in_vec(token_in_vec_166),
        .dl_detect_in(dl_detect_out),
        .origin(origin[166]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_166),
        .out_chan_dep_data(out_chan_dep_data_166),
        .token_out_vec(token_out_vec_166),
        .dl_detect_out(dl_in_vec[166]));

    assign proc_166_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_0_x1_U0.fifo_A_PE_2_0_x143_blk_n);
    assign proc_166_data_PIPO_blk[0] = 1'b0;
    assign proc_166_start_FIFO_blk[0] = 1'b0;
    assign proc_166_TLF_FIFO_blk[0] = 1'b0;
    assign proc_166_input_sync_blk[0] = 1'b0;
    assign proc_166_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_166[0] = dl_detect_out ? proc_dep_vld_vec_166_reg[0] : (proc_166_data_FIFO_blk[0] | proc_166_data_PIPO_blk[0] | proc_166_start_FIFO_blk[0] | proc_166_TLF_FIFO_blk[0] | proc_166_input_sync_blk[0] | proc_166_output_sync_blk[0]);
    assign proc_166_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_0_x1_U0.fifo_A_PE_2_1_x144_blk_n);
    assign proc_166_data_PIPO_blk[1] = 1'b0;
    assign proc_166_start_FIFO_blk[1] = 1'b0;
    assign proc_166_TLF_FIFO_blk[1] = 1'b0;
    assign proc_166_input_sync_blk[1] = 1'b0;
    assign proc_166_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_166[1] = dl_detect_out ? proc_dep_vld_vec_166_reg[1] : (proc_166_data_FIFO_blk[1] | proc_166_data_PIPO_blk[1] | proc_166_start_FIFO_blk[1] | proc_166_TLF_FIFO_blk[1] | proc_166_input_sync_blk[1] | proc_166_output_sync_blk[1]);
    assign proc_166_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_0_x1_U0.fifo_B_PE_2_0_x163_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_2_0_x1_U0.fifo_C_PE_2_0_x1103_blk_n);
    assign proc_166_data_PIPO_blk[2] = 1'b0;
    assign proc_166_start_FIFO_blk[2] = 1'b0;
    assign proc_166_TLF_FIFO_blk[2] = 1'b0;
    assign proc_166_input_sync_blk[2] = 1'b0;
    assign proc_166_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_166[2] = dl_detect_out ? proc_dep_vld_vec_166_reg[2] : (proc_166_data_FIFO_blk[2] | proc_166_data_PIPO_blk[2] | proc_166_start_FIFO_blk[2] | proc_166_TLF_FIFO_blk[2] | proc_166_input_sync_blk[2] | proc_166_output_sync_blk[2]);
    assign proc_166_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_0_x1_U0.fifo_B_PE_3_0_x164_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_2_0_x1_U0.fifo_C_PE_3_0_x1104_blk_n);
    assign proc_166_data_PIPO_blk[3] = 1'b0;
    assign proc_166_start_FIFO_blk[3] = 1'b0;
    assign proc_166_TLF_FIFO_blk[3] = 1'b0;
    assign proc_166_input_sync_blk[3] = 1'b0;
    assign proc_166_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_166[3] = dl_detect_out ? proc_dep_vld_vec_166_reg[3] : (proc_166_data_FIFO_blk[3] | proc_166_data_PIPO_blk[3] | proc_166_start_FIFO_blk[3] | proc_166_TLF_FIFO_blk[3] | proc_166_input_sync_blk[3] | proc_166_output_sync_blk[3]);
    assign proc_166_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_0_x1_U0.fifo_D_drain_PE_2_0_x1143_blk_n);
    assign proc_166_data_PIPO_blk[4] = 1'b0;
    assign proc_166_start_FIFO_blk[4] = 1'b0;
    assign proc_166_TLF_FIFO_blk[4] = 1'b0;
    assign proc_166_input_sync_blk[4] = 1'b0;
    assign proc_166_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_166[4] = dl_detect_out ? proc_dep_vld_vec_166_reg[4] : (proc_166_data_FIFO_blk[4] | proc_166_data_PIPO_blk[4] | proc_166_start_FIFO_blk[4] | proc_166_TLF_FIFO_blk[4] | proc_166_input_sync_blk[4] | proc_166_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_166_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_166_reg <= proc_dep_vld_vec_166;
        end
    end
    assign in_chan_dep_vld_vec_166[0] = dep_chan_vld_128_166;
    assign in_chan_dep_data_vec_166[243 : 0] = dep_chan_data_128_166;
    assign token_in_vec_166[0] = token_128_166;
    assign in_chan_dep_vld_vec_166[1] = dep_chan_vld_158_166;
    assign in_chan_dep_data_vec_166[487 : 244] = dep_chan_data_158_166;
    assign token_in_vec_166[1] = token_158_166;
    assign in_chan_dep_vld_vec_166[2] = dep_chan_vld_167_166;
    assign in_chan_dep_data_vec_166[731 : 488] = dep_chan_data_167_166;
    assign token_in_vec_166[2] = token_167_166;
    assign in_chan_dep_vld_vec_166[3] = dep_chan_vld_174_166;
    assign in_chan_dep_data_vec_166[975 : 732] = dep_chan_data_174_166;
    assign token_in_vec_166[3] = token_174_166;
    assign in_chan_dep_vld_vec_166[4] = dep_chan_vld_203_166;
    assign in_chan_dep_data_vec_166[1219 : 976] = dep_chan_data_203_166;
    assign token_in_vec_166[4] = token_203_166;
    assign dep_chan_vld_166_128 = out_chan_dep_vld_vec_166[0];
    assign dep_chan_data_166_128 = out_chan_dep_data_166;
    assign token_166_128 = token_out_vec_166[0];
    assign dep_chan_vld_166_167 = out_chan_dep_vld_vec_166[1];
    assign dep_chan_data_166_167 = out_chan_dep_data_166;
    assign token_166_167 = token_out_vec_166[1];
    assign dep_chan_vld_166_158 = out_chan_dep_vld_vec_166[2];
    assign dep_chan_data_166_158 = out_chan_dep_data_166;
    assign token_166_158 = token_out_vec_166[2];
    assign dep_chan_vld_166_174 = out_chan_dep_vld_vec_166[3];
    assign dep_chan_data_166_174 = out_chan_dep_data_166;
    assign token_166_174 = token_out_vec_166[3];
    assign dep_chan_vld_166_203 = out_chan_dep_vld_vec_166[4];
    assign dep_chan_data_166_203 = out_chan_dep_data_166;
    assign token_166_203 = token_out_vec_166[4];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_2_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 167, 5, 5) top_hls_deadlock_detect_unit_167 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_167),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_167),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_167),
        .token_in_vec(token_in_vec_167),
        .dl_detect_in(dl_detect_out),
        .origin(origin[167]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_167),
        .out_chan_dep_data(out_chan_dep_data_167),
        .token_out_vec(token_out_vec_167),
        .dl_detect_out(dl_in_vec[167]));

    assign proc_167_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_1_x1_U0.fifo_A_PE_2_1_x144_blk_n);
    assign proc_167_data_PIPO_blk[0] = 1'b0;
    assign proc_167_start_FIFO_blk[0] = 1'b0;
    assign proc_167_TLF_FIFO_blk[0] = 1'b0;
    assign proc_167_input_sync_blk[0] = 1'b0;
    assign proc_167_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_167[0] = dl_detect_out ? proc_dep_vld_vec_167_reg[0] : (proc_167_data_FIFO_blk[0] | proc_167_data_PIPO_blk[0] | proc_167_start_FIFO_blk[0] | proc_167_TLF_FIFO_blk[0] | proc_167_input_sync_blk[0] | proc_167_output_sync_blk[0]);
    assign proc_167_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_1_x1_U0.fifo_A_PE_2_2_x145_blk_n);
    assign proc_167_data_PIPO_blk[1] = 1'b0;
    assign proc_167_start_FIFO_blk[1] = 1'b0;
    assign proc_167_TLF_FIFO_blk[1] = 1'b0;
    assign proc_167_input_sync_blk[1] = 1'b0;
    assign proc_167_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_167[1] = dl_detect_out ? proc_dep_vld_vec_167_reg[1] : (proc_167_data_FIFO_blk[1] | proc_167_data_PIPO_blk[1] | proc_167_start_FIFO_blk[1] | proc_167_TLF_FIFO_blk[1] | proc_167_input_sync_blk[1] | proc_167_output_sync_blk[1]);
    assign proc_167_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_1_x1_U0.fifo_B_PE_2_1_x168_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_2_1_x1_U0.fifo_C_PE_2_1_x1108_blk_n);
    assign proc_167_data_PIPO_blk[2] = 1'b0;
    assign proc_167_start_FIFO_blk[2] = 1'b0;
    assign proc_167_TLF_FIFO_blk[2] = 1'b0;
    assign proc_167_input_sync_blk[2] = 1'b0;
    assign proc_167_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_167[2] = dl_detect_out ? proc_dep_vld_vec_167_reg[2] : (proc_167_data_FIFO_blk[2] | proc_167_data_PIPO_blk[2] | proc_167_start_FIFO_blk[2] | proc_167_TLF_FIFO_blk[2] | proc_167_input_sync_blk[2] | proc_167_output_sync_blk[2]);
    assign proc_167_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_1_x1_U0.fifo_B_PE_3_1_x169_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_2_1_x1_U0.fifo_C_PE_3_1_x1109_blk_n);
    assign proc_167_data_PIPO_blk[3] = 1'b0;
    assign proc_167_start_FIFO_blk[3] = 1'b0;
    assign proc_167_TLF_FIFO_blk[3] = 1'b0;
    assign proc_167_input_sync_blk[3] = 1'b0;
    assign proc_167_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_167[3] = dl_detect_out ? proc_dep_vld_vec_167_reg[3] : (proc_167_data_FIFO_blk[3] | proc_167_data_PIPO_blk[3] | proc_167_start_FIFO_blk[3] | proc_167_TLF_FIFO_blk[3] | proc_167_input_sync_blk[3] | proc_167_output_sync_blk[3]);
    assign proc_167_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_1_x1_U0.fifo_D_drain_PE_2_1_x1147_blk_n);
    assign proc_167_data_PIPO_blk[4] = 1'b0;
    assign proc_167_start_FIFO_blk[4] = 1'b0;
    assign proc_167_TLF_FIFO_blk[4] = 1'b0;
    assign proc_167_input_sync_blk[4] = 1'b0;
    assign proc_167_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_167[4] = dl_detect_out ? proc_dep_vld_vec_167_reg[4] : (proc_167_data_FIFO_blk[4] | proc_167_data_PIPO_blk[4] | proc_167_start_FIFO_blk[4] | proc_167_TLF_FIFO_blk[4] | proc_167_input_sync_blk[4] | proc_167_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_167_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_167_reg <= proc_dep_vld_vec_167;
        end
    end
    assign in_chan_dep_vld_vec_167[0] = dep_chan_vld_159_167;
    assign in_chan_dep_data_vec_167[243 : 0] = dep_chan_data_159_167;
    assign token_in_vec_167[0] = token_159_167;
    assign in_chan_dep_vld_vec_167[1] = dep_chan_vld_166_167;
    assign in_chan_dep_data_vec_167[487 : 244] = dep_chan_data_166_167;
    assign token_in_vec_167[1] = token_166_167;
    assign in_chan_dep_vld_vec_167[2] = dep_chan_vld_168_167;
    assign in_chan_dep_data_vec_167[731 : 488] = dep_chan_data_168_167;
    assign token_in_vec_167[2] = token_168_167;
    assign in_chan_dep_vld_vec_167[3] = dep_chan_vld_175_167;
    assign in_chan_dep_data_vec_167[975 : 732] = dep_chan_data_175_167;
    assign token_in_vec_167[3] = token_175_167;
    assign in_chan_dep_vld_vec_167[4] = dep_chan_vld_207_167;
    assign in_chan_dep_data_vec_167[1219 : 976] = dep_chan_data_207_167;
    assign token_in_vec_167[4] = token_207_167;
    assign dep_chan_vld_167_166 = out_chan_dep_vld_vec_167[0];
    assign dep_chan_data_167_166 = out_chan_dep_data_167;
    assign token_167_166 = token_out_vec_167[0];
    assign dep_chan_vld_167_168 = out_chan_dep_vld_vec_167[1];
    assign dep_chan_data_167_168 = out_chan_dep_data_167;
    assign token_167_168 = token_out_vec_167[1];
    assign dep_chan_vld_167_159 = out_chan_dep_vld_vec_167[2];
    assign dep_chan_data_167_159 = out_chan_dep_data_167;
    assign token_167_159 = token_out_vec_167[2];
    assign dep_chan_vld_167_175 = out_chan_dep_vld_vec_167[3];
    assign dep_chan_data_167_175 = out_chan_dep_data_167;
    assign token_167_175 = token_out_vec_167[3];
    assign dep_chan_vld_167_207 = out_chan_dep_vld_vec_167[4];
    assign dep_chan_data_167_207 = out_chan_dep_data_167;
    assign token_167_207 = token_out_vec_167[4];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_2_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 168, 5, 5) top_hls_deadlock_detect_unit_168 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_168),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_168),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_168),
        .token_in_vec(token_in_vec_168),
        .dl_detect_in(dl_detect_out),
        .origin(origin[168]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_168),
        .out_chan_dep_data(out_chan_dep_data_168),
        .token_out_vec(token_out_vec_168),
        .dl_detect_out(dl_in_vec[168]));

    assign proc_168_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_2_x1_U0.fifo_A_PE_2_2_x145_blk_n);
    assign proc_168_data_PIPO_blk[0] = 1'b0;
    assign proc_168_start_FIFO_blk[0] = 1'b0;
    assign proc_168_TLF_FIFO_blk[0] = 1'b0;
    assign proc_168_input_sync_blk[0] = 1'b0;
    assign proc_168_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_168[0] = dl_detect_out ? proc_dep_vld_vec_168_reg[0] : (proc_168_data_FIFO_blk[0] | proc_168_data_PIPO_blk[0] | proc_168_start_FIFO_blk[0] | proc_168_TLF_FIFO_blk[0] | proc_168_input_sync_blk[0] | proc_168_output_sync_blk[0]);
    assign proc_168_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_2_x1_U0.fifo_A_PE_2_3_x146_blk_n);
    assign proc_168_data_PIPO_blk[1] = 1'b0;
    assign proc_168_start_FIFO_blk[1] = 1'b0;
    assign proc_168_TLF_FIFO_blk[1] = 1'b0;
    assign proc_168_input_sync_blk[1] = 1'b0;
    assign proc_168_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_168[1] = dl_detect_out ? proc_dep_vld_vec_168_reg[1] : (proc_168_data_FIFO_blk[1] | proc_168_data_PIPO_blk[1] | proc_168_start_FIFO_blk[1] | proc_168_TLF_FIFO_blk[1] | proc_168_input_sync_blk[1] | proc_168_output_sync_blk[1]);
    assign proc_168_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_2_x1_U0.fifo_B_PE_2_2_x173_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_2_2_x1_U0.fifo_C_PE_2_2_x1113_blk_n);
    assign proc_168_data_PIPO_blk[2] = 1'b0;
    assign proc_168_start_FIFO_blk[2] = 1'b0;
    assign proc_168_TLF_FIFO_blk[2] = 1'b0;
    assign proc_168_input_sync_blk[2] = 1'b0;
    assign proc_168_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_168[2] = dl_detect_out ? proc_dep_vld_vec_168_reg[2] : (proc_168_data_FIFO_blk[2] | proc_168_data_PIPO_blk[2] | proc_168_start_FIFO_blk[2] | proc_168_TLF_FIFO_blk[2] | proc_168_input_sync_blk[2] | proc_168_output_sync_blk[2]);
    assign proc_168_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_2_x1_U0.fifo_B_PE_3_2_x174_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_2_2_x1_U0.fifo_C_PE_3_2_x1114_blk_n);
    assign proc_168_data_PIPO_blk[3] = 1'b0;
    assign proc_168_start_FIFO_blk[3] = 1'b0;
    assign proc_168_TLF_FIFO_blk[3] = 1'b0;
    assign proc_168_input_sync_blk[3] = 1'b0;
    assign proc_168_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_168[3] = dl_detect_out ? proc_dep_vld_vec_168_reg[3] : (proc_168_data_FIFO_blk[3] | proc_168_data_PIPO_blk[3] | proc_168_start_FIFO_blk[3] | proc_168_TLF_FIFO_blk[3] | proc_168_input_sync_blk[3] | proc_168_output_sync_blk[3]);
    assign proc_168_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_2_x1_U0.fifo_D_drain_PE_2_2_x1151_blk_n);
    assign proc_168_data_PIPO_blk[4] = 1'b0;
    assign proc_168_start_FIFO_blk[4] = 1'b0;
    assign proc_168_TLF_FIFO_blk[4] = 1'b0;
    assign proc_168_input_sync_blk[4] = 1'b0;
    assign proc_168_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_168[4] = dl_detect_out ? proc_dep_vld_vec_168_reg[4] : (proc_168_data_FIFO_blk[4] | proc_168_data_PIPO_blk[4] | proc_168_start_FIFO_blk[4] | proc_168_TLF_FIFO_blk[4] | proc_168_input_sync_blk[4] | proc_168_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_168_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_168_reg <= proc_dep_vld_vec_168;
        end
    end
    assign in_chan_dep_vld_vec_168[0] = dep_chan_vld_160_168;
    assign in_chan_dep_data_vec_168[243 : 0] = dep_chan_data_160_168;
    assign token_in_vec_168[0] = token_160_168;
    assign in_chan_dep_vld_vec_168[1] = dep_chan_vld_167_168;
    assign in_chan_dep_data_vec_168[487 : 244] = dep_chan_data_167_168;
    assign token_in_vec_168[1] = token_167_168;
    assign in_chan_dep_vld_vec_168[2] = dep_chan_vld_169_168;
    assign in_chan_dep_data_vec_168[731 : 488] = dep_chan_data_169_168;
    assign token_in_vec_168[2] = token_169_168;
    assign in_chan_dep_vld_vec_168[3] = dep_chan_vld_176_168;
    assign in_chan_dep_data_vec_168[975 : 732] = dep_chan_data_176_168;
    assign token_in_vec_168[3] = token_176_168;
    assign in_chan_dep_vld_vec_168[4] = dep_chan_vld_211_168;
    assign in_chan_dep_data_vec_168[1219 : 976] = dep_chan_data_211_168;
    assign token_in_vec_168[4] = token_211_168;
    assign dep_chan_vld_168_167 = out_chan_dep_vld_vec_168[0];
    assign dep_chan_data_168_167 = out_chan_dep_data_168;
    assign token_168_167 = token_out_vec_168[0];
    assign dep_chan_vld_168_169 = out_chan_dep_vld_vec_168[1];
    assign dep_chan_data_168_169 = out_chan_dep_data_168;
    assign token_168_169 = token_out_vec_168[1];
    assign dep_chan_vld_168_160 = out_chan_dep_vld_vec_168[2];
    assign dep_chan_data_168_160 = out_chan_dep_data_168;
    assign token_168_160 = token_out_vec_168[2];
    assign dep_chan_vld_168_176 = out_chan_dep_vld_vec_168[3];
    assign dep_chan_data_168_176 = out_chan_dep_data_168;
    assign token_168_176 = token_out_vec_168[3];
    assign dep_chan_vld_168_211 = out_chan_dep_vld_vec_168[4];
    assign dep_chan_data_168_211 = out_chan_dep_data_168;
    assign token_168_211 = token_out_vec_168[4];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_2_3_x1_U0
    top_hls_deadlock_detect_unit #(244, 169, 5, 5) top_hls_deadlock_detect_unit_169 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_169),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_169),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_169),
        .token_in_vec(token_in_vec_169),
        .dl_detect_in(dl_detect_out),
        .origin(origin[169]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_169),
        .out_chan_dep_data(out_chan_dep_data_169),
        .token_out_vec(token_out_vec_169),
        .dl_detect_out(dl_in_vec[169]));

    assign proc_169_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_3_x1_U0.fifo_A_PE_2_3_x146_blk_n);
    assign proc_169_data_PIPO_blk[0] = 1'b0;
    assign proc_169_start_FIFO_blk[0] = 1'b0;
    assign proc_169_TLF_FIFO_blk[0] = 1'b0;
    assign proc_169_input_sync_blk[0] = 1'b0;
    assign proc_169_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_169[0] = dl_detect_out ? proc_dep_vld_vec_169_reg[0] : (proc_169_data_FIFO_blk[0] | proc_169_data_PIPO_blk[0] | proc_169_start_FIFO_blk[0] | proc_169_TLF_FIFO_blk[0] | proc_169_input_sync_blk[0] | proc_169_output_sync_blk[0]);
    assign proc_169_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_3_x1_U0.fifo_A_PE_2_4_x147_blk_n);
    assign proc_169_data_PIPO_blk[1] = 1'b0;
    assign proc_169_start_FIFO_blk[1] = 1'b0;
    assign proc_169_TLF_FIFO_blk[1] = 1'b0;
    assign proc_169_input_sync_blk[1] = 1'b0;
    assign proc_169_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_169[1] = dl_detect_out ? proc_dep_vld_vec_169_reg[1] : (proc_169_data_FIFO_blk[1] | proc_169_data_PIPO_blk[1] | proc_169_start_FIFO_blk[1] | proc_169_TLF_FIFO_blk[1] | proc_169_input_sync_blk[1] | proc_169_output_sync_blk[1]);
    assign proc_169_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_3_x1_U0.fifo_B_PE_2_3_x178_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_2_3_x1_U0.fifo_C_PE_2_3_x1118_blk_n);
    assign proc_169_data_PIPO_blk[2] = 1'b0;
    assign proc_169_start_FIFO_blk[2] = 1'b0;
    assign proc_169_TLF_FIFO_blk[2] = 1'b0;
    assign proc_169_input_sync_blk[2] = 1'b0;
    assign proc_169_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_169[2] = dl_detect_out ? proc_dep_vld_vec_169_reg[2] : (proc_169_data_FIFO_blk[2] | proc_169_data_PIPO_blk[2] | proc_169_start_FIFO_blk[2] | proc_169_TLF_FIFO_blk[2] | proc_169_input_sync_blk[2] | proc_169_output_sync_blk[2]);
    assign proc_169_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_3_x1_U0.fifo_B_PE_3_3_x179_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_2_3_x1_U0.fifo_C_PE_3_3_x1119_blk_n);
    assign proc_169_data_PIPO_blk[3] = 1'b0;
    assign proc_169_start_FIFO_blk[3] = 1'b0;
    assign proc_169_TLF_FIFO_blk[3] = 1'b0;
    assign proc_169_input_sync_blk[3] = 1'b0;
    assign proc_169_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_169[3] = dl_detect_out ? proc_dep_vld_vec_169_reg[3] : (proc_169_data_FIFO_blk[3] | proc_169_data_PIPO_blk[3] | proc_169_start_FIFO_blk[3] | proc_169_TLF_FIFO_blk[3] | proc_169_input_sync_blk[3] | proc_169_output_sync_blk[3]);
    assign proc_169_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_3_x1_U0.fifo_D_drain_PE_2_3_x1155_blk_n);
    assign proc_169_data_PIPO_blk[4] = 1'b0;
    assign proc_169_start_FIFO_blk[4] = 1'b0;
    assign proc_169_TLF_FIFO_blk[4] = 1'b0;
    assign proc_169_input_sync_blk[4] = 1'b0;
    assign proc_169_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_169[4] = dl_detect_out ? proc_dep_vld_vec_169_reg[4] : (proc_169_data_FIFO_blk[4] | proc_169_data_PIPO_blk[4] | proc_169_start_FIFO_blk[4] | proc_169_TLF_FIFO_blk[4] | proc_169_input_sync_blk[4] | proc_169_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_169_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_169_reg <= proc_dep_vld_vec_169;
        end
    end
    assign in_chan_dep_vld_vec_169[0] = dep_chan_vld_161_169;
    assign in_chan_dep_data_vec_169[243 : 0] = dep_chan_data_161_169;
    assign token_in_vec_169[0] = token_161_169;
    assign in_chan_dep_vld_vec_169[1] = dep_chan_vld_168_169;
    assign in_chan_dep_data_vec_169[487 : 244] = dep_chan_data_168_169;
    assign token_in_vec_169[1] = token_168_169;
    assign in_chan_dep_vld_vec_169[2] = dep_chan_vld_170_169;
    assign in_chan_dep_data_vec_169[731 : 488] = dep_chan_data_170_169;
    assign token_in_vec_169[2] = token_170_169;
    assign in_chan_dep_vld_vec_169[3] = dep_chan_vld_177_169;
    assign in_chan_dep_data_vec_169[975 : 732] = dep_chan_data_177_169;
    assign token_in_vec_169[3] = token_177_169;
    assign in_chan_dep_vld_vec_169[4] = dep_chan_vld_215_169;
    assign in_chan_dep_data_vec_169[1219 : 976] = dep_chan_data_215_169;
    assign token_in_vec_169[4] = token_215_169;
    assign dep_chan_vld_169_168 = out_chan_dep_vld_vec_169[0];
    assign dep_chan_data_169_168 = out_chan_dep_data_169;
    assign token_169_168 = token_out_vec_169[0];
    assign dep_chan_vld_169_170 = out_chan_dep_vld_vec_169[1];
    assign dep_chan_data_169_170 = out_chan_dep_data_169;
    assign token_169_170 = token_out_vec_169[1];
    assign dep_chan_vld_169_161 = out_chan_dep_vld_vec_169[2];
    assign dep_chan_data_169_161 = out_chan_dep_data_169;
    assign token_169_161 = token_out_vec_169[2];
    assign dep_chan_vld_169_177 = out_chan_dep_vld_vec_169[3];
    assign dep_chan_data_169_177 = out_chan_dep_data_169;
    assign token_169_177 = token_out_vec_169[3];
    assign dep_chan_vld_169_215 = out_chan_dep_vld_vec_169[4];
    assign dep_chan_data_169_215 = out_chan_dep_data_169;
    assign token_169_215 = token_out_vec_169[4];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_2_4_x1_U0
    top_hls_deadlock_detect_unit #(244, 170, 5, 5) top_hls_deadlock_detect_unit_170 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_170),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_170),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_170),
        .token_in_vec(token_in_vec_170),
        .dl_detect_in(dl_detect_out),
        .origin(origin[170]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_170),
        .out_chan_dep_data(out_chan_dep_data_170),
        .token_out_vec(token_out_vec_170),
        .dl_detect_out(dl_in_vec[170]));

    assign proc_170_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_4_x1_U0.fifo_A_PE_2_4_x147_blk_n);
    assign proc_170_data_PIPO_blk[0] = 1'b0;
    assign proc_170_start_FIFO_blk[0] = 1'b0;
    assign proc_170_TLF_FIFO_blk[0] = 1'b0;
    assign proc_170_input_sync_blk[0] = 1'b0;
    assign proc_170_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_170[0] = dl_detect_out ? proc_dep_vld_vec_170_reg[0] : (proc_170_data_FIFO_blk[0] | proc_170_data_PIPO_blk[0] | proc_170_start_FIFO_blk[0] | proc_170_TLF_FIFO_blk[0] | proc_170_input_sync_blk[0] | proc_170_output_sync_blk[0]);
    assign proc_170_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_4_x1_U0.fifo_A_PE_2_5_x148_blk_n);
    assign proc_170_data_PIPO_blk[1] = 1'b0;
    assign proc_170_start_FIFO_blk[1] = 1'b0;
    assign proc_170_TLF_FIFO_blk[1] = 1'b0;
    assign proc_170_input_sync_blk[1] = 1'b0;
    assign proc_170_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_170[1] = dl_detect_out ? proc_dep_vld_vec_170_reg[1] : (proc_170_data_FIFO_blk[1] | proc_170_data_PIPO_blk[1] | proc_170_start_FIFO_blk[1] | proc_170_TLF_FIFO_blk[1] | proc_170_input_sync_blk[1] | proc_170_output_sync_blk[1]);
    assign proc_170_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_4_x1_U0.fifo_B_PE_2_4_x183_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_2_4_x1_U0.fifo_C_PE_2_4_x1123_blk_n);
    assign proc_170_data_PIPO_blk[2] = 1'b0;
    assign proc_170_start_FIFO_blk[2] = 1'b0;
    assign proc_170_TLF_FIFO_blk[2] = 1'b0;
    assign proc_170_input_sync_blk[2] = 1'b0;
    assign proc_170_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_170[2] = dl_detect_out ? proc_dep_vld_vec_170_reg[2] : (proc_170_data_FIFO_blk[2] | proc_170_data_PIPO_blk[2] | proc_170_start_FIFO_blk[2] | proc_170_TLF_FIFO_blk[2] | proc_170_input_sync_blk[2] | proc_170_output_sync_blk[2]);
    assign proc_170_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_4_x1_U0.fifo_B_PE_3_4_x184_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_2_4_x1_U0.fifo_C_PE_3_4_x1124_blk_n);
    assign proc_170_data_PIPO_blk[3] = 1'b0;
    assign proc_170_start_FIFO_blk[3] = 1'b0;
    assign proc_170_TLF_FIFO_blk[3] = 1'b0;
    assign proc_170_input_sync_blk[3] = 1'b0;
    assign proc_170_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_170[3] = dl_detect_out ? proc_dep_vld_vec_170_reg[3] : (proc_170_data_FIFO_blk[3] | proc_170_data_PIPO_blk[3] | proc_170_start_FIFO_blk[3] | proc_170_TLF_FIFO_blk[3] | proc_170_input_sync_blk[3] | proc_170_output_sync_blk[3]);
    assign proc_170_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_4_x1_U0.fifo_D_drain_PE_2_4_x1159_blk_n);
    assign proc_170_data_PIPO_blk[4] = 1'b0;
    assign proc_170_start_FIFO_blk[4] = 1'b0;
    assign proc_170_TLF_FIFO_blk[4] = 1'b0;
    assign proc_170_input_sync_blk[4] = 1'b0;
    assign proc_170_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_170[4] = dl_detect_out ? proc_dep_vld_vec_170_reg[4] : (proc_170_data_FIFO_blk[4] | proc_170_data_PIPO_blk[4] | proc_170_start_FIFO_blk[4] | proc_170_TLF_FIFO_blk[4] | proc_170_input_sync_blk[4] | proc_170_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_170_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_170_reg <= proc_dep_vld_vec_170;
        end
    end
    assign in_chan_dep_vld_vec_170[0] = dep_chan_vld_162_170;
    assign in_chan_dep_data_vec_170[243 : 0] = dep_chan_data_162_170;
    assign token_in_vec_170[0] = token_162_170;
    assign in_chan_dep_vld_vec_170[1] = dep_chan_vld_169_170;
    assign in_chan_dep_data_vec_170[487 : 244] = dep_chan_data_169_170;
    assign token_in_vec_170[1] = token_169_170;
    assign in_chan_dep_vld_vec_170[2] = dep_chan_vld_171_170;
    assign in_chan_dep_data_vec_170[731 : 488] = dep_chan_data_171_170;
    assign token_in_vec_170[2] = token_171_170;
    assign in_chan_dep_vld_vec_170[3] = dep_chan_vld_178_170;
    assign in_chan_dep_data_vec_170[975 : 732] = dep_chan_data_178_170;
    assign token_in_vec_170[3] = token_178_170;
    assign in_chan_dep_vld_vec_170[4] = dep_chan_vld_219_170;
    assign in_chan_dep_data_vec_170[1219 : 976] = dep_chan_data_219_170;
    assign token_in_vec_170[4] = token_219_170;
    assign dep_chan_vld_170_169 = out_chan_dep_vld_vec_170[0];
    assign dep_chan_data_170_169 = out_chan_dep_data_170;
    assign token_170_169 = token_out_vec_170[0];
    assign dep_chan_vld_170_171 = out_chan_dep_vld_vec_170[1];
    assign dep_chan_data_170_171 = out_chan_dep_data_170;
    assign token_170_171 = token_out_vec_170[1];
    assign dep_chan_vld_170_162 = out_chan_dep_vld_vec_170[2];
    assign dep_chan_data_170_162 = out_chan_dep_data_170;
    assign token_170_162 = token_out_vec_170[2];
    assign dep_chan_vld_170_178 = out_chan_dep_vld_vec_170[3];
    assign dep_chan_data_170_178 = out_chan_dep_data_170;
    assign token_170_178 = token_out_vec_170[3];
    assign dep_chan_vld_170_219 = out_chan_dep_vld_vec_170[4];
    assign dep_chan_data_170_219 = out_chan_dep_data_170;
    assign token_170_219 = token_out_vec_170[4];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_2_5_x1_U0
    top_hls_deadlock_detect_unit #(244, 171, 5, 5) top_hls_deadlock_detect_unit_171 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_171),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_171),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_171),
        .token_in_vec(token_in_vec_171),
        .dl_detect_in(dl_detect_out),
        .origin(origin[171]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_171),
        .out_chan_dep_data(out_chan_dep_data_171),
        .token_out_vec(token_out_vec_171),
        .dl_detect_out(dl_in_vec[171]));

    assign proc_171_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_5_x1_U0.fifo_A_PE_2_5_x148_blk_n);
    assign proc_171_data_PIPO_blk[0] = 1'b0;
    assign proc_171_start_FIFO_blk[0] = 1'b0;
    assign proc_171_TLF_FIFO_blk[0] = 1'b0;
    assign proc_171_input_sync_blk[0] = 1'b0;
    assign proc_171_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_171[0] = dl_detect_out ? proc_dep_vld_vec_171_reg[0] : (proc_171_data_FIFO_blk[0] | proc_171_data_PIPO_blk[0] | proc_171_start_FIFO_blk[0] | proc_171_TLF_FIFO_blk[0] | proc_171_input_sync_blk[0] | proc_171_output_sync_blk[0]);
    assign proc_171_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_5_x1_U0.fifo_A_PE_2_6_x149_blk_n);
    assign proc_171_data_PIPO_blk[1] = 1'b0;
    assign proc_171_start_FIFO_blk[1] = 1'b0;
    assign proc_171_TLF_FIFO_blk[1] = 1'b0;
    assign proc_171_input_sync_blk[1] = 1'b0;
    assign proc_171_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_171[1] = dl_detect_out ? proc_dep_vld_vec_171_reg[1] : (proc_171_data_FIFO_blk[1] | proc_171_data_PIPO_blk[1] | proc_171_start_FIFO_blk[1] | proc_171_TLF_FIFO_blk[1] | proc_171_input_sync_blk[1] | proc_171_output_sync_blk[1]);
    assign proc_171_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_5_x1_U0.fifo_B_PE_2_5_x188_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_2_5_x1_U0.fifo_C_PE_2_5_x1128_blk_n);
    assign proc_171_data_PIPO_blk[2] = 1'b0;
    assign proc_171_start_FIFO_blk[2] = 1'b0;
    assign proc_171_TLF_FIFO_blk[2] = 1'b0;
    assign proc_171_input_sync_blk[2] = 1'b0;
    assign proc_171_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_171[2] = dl_detect_out ? proc_dep_vld_vec_171_reg[2] : (proc_171_data_FIFO_blk[2] | proc_171_data_PIPO_blk[2] | proc_171_start_FIFO_blk[2] | proc_171_TLF_FIFO_blk[2] | proc_171_input_sync_blk[2] | proc_171_output_sync_blk[2]);
    assign proc_171_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_5_x1_U0.fifo_B_PE_3_5_x189_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_2_5_x1_U0.fifo_C_PE_3_5_x1129_blk_n);
    assign proc_171_data_PIPO_blk[3] = 1'b0;
    assign proc_171_start_FIFO_blk[3] = 1'b0;
    assign proc_171_TLF_FIFO_blk[3] = 1'b0;
    assign proc_171_input_sync_blk[3] = 1'b0;
    assign proc_171_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_171[3] = dl_detect_out ? proc_dep_vld_vec_171_reg[3] : (proc_171_data_FIFO_blk[3] | proc_171_data_PIPO_blk[3] | proc_171_start_FIFO_blk[3] | proc_171_TLF_FIFO_blk[3] | proc_171_input_sync_blk[3] | proc_171_output_sync_blk[3]);
    assign proc_171_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_5_x1_U0.fifo_D_drain_PE_2_5_x1163_blk_n);
    assign proc_171_data_PIPO_blk[4] = 1'b0;
    assign proc_171_start_FIFO_blk[4] = 1'b0;
    assign proc_171_TLF_FIFO_blk[4] = 1'b0;
    assign proc_171_input_sync_blk[4] = 1'b0;
    assign proc_171_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_171[4] = dl_detect_out ? proc_dep_vld_vec_171_reg[4] : (proc_171_data_FIFO_blk[4] | proc_171_data_PIPO_blk[4] | proc_171_start_FIFO_blk[4] | proc_171_TLF_FIFO_blk[4] | proc_171_input_sync_blk[4] | proc_171_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_171_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_171_reg <= proc_dep_vld_vec_171;
        end
    end
    assign in_chan_dep_vld_vec_171[0] = dep_chan_vld_163_171;
    assign in_chan_dep_data_vec_171[243 : 0] = dep_chan_data_163_171;
    assign token_in_vec_171[0] = token_163_171;
    assign in_chan_dep_vld_vec_171[1] = dep_chan_vld_170_171;
    assign in_chan_dep_data_vec_171[487 : 244] = dep_chan_data_170_171;
    assign token_in_vec_171[1] = token_170_171;
    assign in_chan_dep_vld_vec_171[2] = dep_chan_vld_172_171;
    assign in_chan_dep_data_vec_171[731 : 488] = dep_chan_data_172_171;
    assign token_in_vec_171[2] = token_172_171;
    assign in_chan_dep_vld_vec_171[3] = dep_chan_vld_179_171;
    assign in_chan_dep_data_vec_171[975 : 732] = dep_chan_data_179_171;
    assign token_in_vec_171[3] = token_179_171;
    assign in_chan_dep_vld_vec_171[4] = dep_chan_vld_223_171;
    assign in_chan_dep_data_vec_171[1219 : 976] = dep_chan_data_223_171;
    assign token_in_vec_171[4] = token_223_171;
    assign dep_chan_vld_171_170 = out_chan_dep_vld_vec_171[0];
    assign dep_chan_data_171_170 = out_chan_dep_data_171;
    assign token_171_170 = token_out_vec_171[0];
    assign dep_chan_vld_171_172 = out_chan_dep_vld_vec_171[1];
    assign dep_chan_data_171_172 = out_chan_dep_data_171;
    assign token_171_172 = token_out_vec_171[1];
    assign dep_chan_vld_171_163 = out_chan_dep_vld_vec_171[2];
    assign dep_chan_data_171_163 = out_chan_dep_data_171;
    assign token_171_163 = token_out_vec_171[2];
    assign dep_chan_vld_171_179 = out_chan_dep_vld_vec_171[3];
    assign dep_chan_data_171_179 = out_chan_dep_data_171;
    assign token_171_179 = token_out_vec_171[3];
    assign dep_chan_vld_171_223 = out_chan_dep_vld_vec_171[4];
    assign dep_chan_data_171_223 = out_chan_dep_data_171;
    assign token_171_223 = token_out_vec_171[4];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_2_6_x1_U0
    top_hls_deadlock_detect_unit #(244, 172, 5, 5) top_hls_deadlock_detect_unit_172 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_172),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_172),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_172),
        .token_in_vec(token_in_vec_172),
        .dl_detect_in(dl_detect_out),
        .origin(origin[172]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_172),
        .out_chan_dep_data(out_chan_dep_data_172),
        .token_out_vec(token_out_vec_172),
        .dl_detect_out(dl_in_vec[172]));

    assign proc_172_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_6_x1_U0.fifo_A_PE_2_6_x149_blk_n);
    assign proc_172_data_PIPO_blk[0] = 1'b0;
    assign proc_172_start_FIFO_blk[0] = 1'b0;
    assign proc_172_TLF_FIFO_blk[0] = 1'b0;
    assign proc_172_input_sync_blk[0] = 1'b0;
    assign proc_172_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_172[0] = dl_detect_out ? proc_dep_vld_vec_172_reg[0] : (proc_172_data_FIFO_blk[0] | proc_172_data_PIPO_blk[0] | proc_172_start_FIFO_blk[0] | proc_172_TLF_FIFO_blk[0] | proc_172_input_sync_blk[0] | proc_172_output_sync_blk[0]);
    assign proc_172_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_6_x1_U0.fifo_A_PE_2_7_x150_blk_n);
    assign proc_172_data_PIPO_blk[1] = 1'b0;
    assign proc_172_start_FIFO_blk[1] = 1'b0;
    assign proc_172_TLF_FIFO_blk[1] = 1'b0;
    assign proc_172_input_sync_blk[1] = 1'b0;
    assign proc_172_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_172[1] = dl_detect_out ? proc_dep_vld_vec_172_reg[1] : (proc_172_data_FIFO_blk[1] | proc_172_data_PIPO_blk[1] | proc_172_start_FIFO_blk[1] | proc_172_TLF_FIFO_blk[1] | proc_172_input_sync_blk[1] | proc_172_output_sync_blk[1]);
    assign proc_172_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_6_x1_U0.fifo_B_PE_2_6_x193_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_2_6_x1_U0.fifo_C_PE_2_6_x1133_blk_n);
    assign proc_172_data_PIPO_blk[2] = 1'b0;
    assign proc_172_start_FIFO_blk[2] = 1'b0;
    assign proc_172_TLF_FIFO_blk[2] = 1'b0;
    assign proc_172_input_sync_blk[2] = 1'b0;
    assign proc_172_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_172[2] = dl_detect_out ? proc_dep_vld_vec_172_reg[2] : (proc_172_data_FIFO_blk[2] | proc_172_data_PIPO_blk[2] | proc_172_start_FIFO_blk[2] | proc_172_TLF_FIFO_blk[2] | proc_172_input_sync_blk[2] | proc_172_output_sync_blk[2]);
    assign proc_172_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_6_x1_U0.fifo_B_PE_3_6_x194_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_2_6_x1_U0.fifo_C_PE_3_6_x1134_blk_n);
    assign proc_172_data_PIPO_blk[3] = 1'b0;
    assign proc_172_start_FIFO_blk[3] = 1'b0;
    assign proc_172_TLF_FIFO_blk[3] = 1'b0;
    assign proc_172_input_sync_blk[3] = 1'b0;
    assign proc_172_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_172[3] = dl_detect_out ? proc_dep_vld_vec_172_reg[3] : (proc_172_data_FIFO_blk[3] | proc_172_data_PIPO_blk[3] | proc_172_start_FIFO_blk[3] | proc_172_TLF_FIFO_blk[3] | proc_172_input_sync_blk[3] | proc_172_output_sync_blk[3]);
    assign proc_172_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_6_x1_U0.fifo_D_drain_PE_2_6_x1167_blk_n);
    assign proc_172_data_PIPO_blk[4] = 1'b0;
    assign proc_172_start_FIFO_blk[4] = 1'b0;
    assign proc_172_TLF_FIFO_blk[4] = 1'b0;
    assign proc_172_input_sync_blk[4] = 1'b0;
    assign proc_172_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_172[4] = dl_detect_out ? proc_dep_vld_vec_172_reg[4] : (proc_172_data_FIFO_blk[4] | proc_172_data_PIPO_blk[4] | proc_172_start_FIFO_blk[4] | proc_172_TLF_FIFO_blk[4] | proc_172_input_sync_blk[4] | proc_172_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_172_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_172_reg <= proc_dep_vld_vec_172;
        end
    end
    assign in_chan_dep_vld_vec_172[0] = dep_chan_vld_164_172;
    assign in_chan_dep_data_vec_172[243 : 0] = dep_chan_data_164_172;
    assign token_in_vec_172[0] = token_164_172;
    assign in_chan_dep_vld_vec_172[1] = dep_chan_vld_171_172;
    assign in_chan_dep_data_vec_172[487 : 244] = dep_chan_data_171_172;
    assign token_in_vec_172[1] = token_171_172;
    assign in_chan_dep_vld_vec_172[2] = dep_chan_vld_173_172;
    assign in_chan_dep_data_vec_172[731 : 488] = dep_chan_data_173_172;
    assign token_in_vec_172[2] = token_173_172;
    assign in_chan_dep_vld_vec_172[3] = dep_chan_vld_180_172;
    assign in_chan_dep_data_vec_172[975 : 732] = dep_chan_data_180_172;
    assign token_in_vec_172[3] = token_180_172;
    assign in_chan_dep_vld_vec_172[4] = dep_chan_vld_227_172;
    assign in_chan_dep_data_vec_172[1219 : 976] = dep_chan_data_227_172;
    assign token_in_vec_172[4] = token_227_172;
    assign dep_chan_vld_172_171 = out_chan_dep_vld_vec_172[0];
    assign dep_chan_data_172_171 = out_chan_dep_data_172;
    assign token_172_171 = token_out_vec_172[0];
    assign dep_chan_vld_172_173 = out_chan_dep_vld_vec_172[1];
    assign dep_chan_data_172_173 = out_chan_dep_data_172;
    assign token_172_173 = token_out_vec_172[1];
    assign dep_chan_vld_172_164 = out_chan_dep_vld_vec_172[2];
    assign dep_chan_data_172_164 = out_chan_dep_data_172;
    assign token_172_164 = token_out_vec_172[2];
    assign dep_chan_vld_172_180 = out_chan_dep_vld_vec_172[3];
    assign dep_chan_data_172_180 = out_chan_dep_data_172;
    assign token_172_180 = token_out_vec_172[3];
    assign dep_chan_vld_172_227 = out_chan_dep_vld_vec_172[4];
    assign dep_chan_data_172_227 = out_chan_dep_data_172;
    assign token_172_227 = token_out_vec_172[4];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_2_7_x1_U0
    top_hls_deadlock_detect_unit #(244, 173, 5, 5) top_hls_deadlock_detect_unit_173 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_173),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_173),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_173),
        .token_in_vec(token_in_vec_173),
        .dl_detect_in(dl_detect_out),
        .origin(origin[173]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_173),
        .out_chan_dep_data(out_chan_dep_data_173),
        .token_out_vec(token_out_vec_173),
        .dl_detect_out(dl_in_vec[173]));

    assign proc_173_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_7_x1_U0.fifo_A_PE_2_7_x150_blk_n);
    assign proc_173_data_PIPO_blk[0] = 1'b0;
    assign proc_173_start_FIFO_blk[0] = 1'b0;
    assign proc_173_TLF_FIFO_blk[0] = 1'b0;
    assign proc_173_input_sync_blk[0] = 1'b0;
    assign proc_173_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_173[0] = dl_detect_out ? proc_dep_vld_vec_173_reg[0] : (proc_173_data_FIFO_blk[0] | proc_173_data_PIPO_blk[0] | proc_173_start_FIFO_blk[0] | proc_173_TLF_FIFO_blk[0] | proc_173_input_sync_blk[0] | proc_173_output_sync_blk[0]);
    assign proc_173_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_7_x1_U0.fifo_A_PE_2_8_x151_blk_n);
    assign proc_173_data_PIPO_blk[1] = 1'b0;
    assign proc_173_start_FIFO_blk[1] = 1'b0;
    assign proc_173_TLF_FIFO_blk[1] = 1'b0;
    assign proc_173_input_sync_blk[1] = 1'b0;
    assign proc_173_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_173[1] = dl_detect_out ? proc_dep_vld_vec_173_reg[1] : (proc_173_data_FIFO_blk[1] | proc_173_data_PIPO_blk[1] | proc_173_start_FIFO_blk[1] | proc_173_TLF_FIFO_blk[1] | proc_173_input_sync_blk[1] | proc_173_output_sync_blk[1]);
    assign proc_173_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_7_x1_U0.fifo_B_PE_2_7_x198_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_2_7_x1_U0.fifo_C_PE_2_7_x1138_blk_n);
    assign proc_173_data_PIPO_blk[2] = 1'b0;
    assign proc_173_start_FIFO_blk[2] = 1'b0;
    assign proc_173_TLF_FIFO_blk[2] = 1'b0;
    assign proc_173_input_sync_blk[2] = 1'b0;
    assign proc_173_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_173[2] = dl_detect_out ? proc_dep_vld_vec_173_reg[2] : (proc_173_data_FIFO_blk[2] | proc_173_data_PIPO_blk[2] | proc_173_start_FIFO_blk[2] | proc_173_TLF_FIFO_blk[2] | proc_173_input_sync_blk[2] | proc_173_output_sync_blk[2]);
    assign proc_173_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_7_x1_U0.fifo_B_PE_3_7_x199_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_2_7_x1_U0.fifo_C_PE_3_7_x1139_blk_n);
    assign proc_173_data_PIPO_blk[3] = 1'b0;
    assign proc_173_start_FIFO_blk[3] = 1'b0;
    assign proc_173_TLF_FIFO_blk[3] = 1'b0;
    assign proc_173_input_sync_blk[3] = 1'b0;
    assign proc_173_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_173[3] = dl_detect_out ? proc_dep_vld_vec_173_reg[3] : (proc_173_data_FIFO_blk[3] | proc_173_data_PIPO_blk[3] | proc_173_start_FIFO_blk[3] | proc_173_TLF_FIFO_blk[3] | proc_173_input_sync_blk[3] | proc_173_output_sync_blk[3]);
    assign proc_173_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_2_7_x1_U0.fifo_D_drain_PE_2_7_x1171_blk_n);
    assign proc_173_data_PIPO_blk[4] = 1'b0;
    assign proc_173_start_FIFO_blk[4] = 1'b0;
    assign proc_173_TLF_FIFO_blk[4] = 1'b0;
    assign proc_173_input_sync_blk[4] = 1'b0;
    assign proc_173_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_173[4] = dl_detect_out ? proc_dep_vld_vec_173_reg[4] : (proc_173_data_FIFO_blk[4] | proc_173_data_PIPO_blk[4] | proc_173_start_FIFO_blk[4] | proc_173_TLF_FIFO_blk[4] | proc_173_input_sync_blk[4] | proc_173_output_sync_blk[4]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_173_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_173_reg <= proc_dep_vld_vec_173;
        end
    end
    assign in_chan_dep_vld_vec_173[0] = dep_chan_vld_165_173;
    assign in_chan_dep_data_vec_173[243 : 0] = dep_chan_data_165_173;
    assign token_in_vec_173[0] = token_165_173;
    assign in_chan_dep_vld_vec_173[1] = dep_chan_vld_172_173;
    assign in_chan_dep_data_vec_173[487 : 244] = dep_chan_data_172_173;
    assign token_in_vec_173[1] = token_172_173;
    assign in_chan_dep_vld_vec_173[2] = dep_chan_vld_181_173;
    assign in_chan_dep_data_vec_173[731 : 488] = dep_chan_data_181_173;
    assign token_in_vec_173[2] = token_181_173;
    assign in_chan_dep_vld_vec_173[3] = dep_chan_vld_184_173;
    assign in_chan_dep_data_vec_173[975 : 732] = dep_chan_data_184_173;
    assign token_in_vec_173[3] = token_184_173;
    assign in_chan_dep_vld_vec_173[4] = dep_chan_vld_231_173;
    assign in_chan_dep_data_vec_173[1219 : 976] = dep_chan_data_231_173;
    assign token_in_vec_173[4] = token_231_173;
    assign dep_chan_vld_173_172 = out_chan_dep_vld_vec_173[0];
    assign dep_chan_data_173_172 = out_chan_dep_data_173;
    assign token_173_172 = token_out_vec_173[0];
    assign dep_chan_vld_173_184 = out_chan_dep_vld_vec_173[1];
    assign dep_chan_data_173_184 = out_chan_dep_data_173;
    assign token_173_184 = token_out_vec_173[1];
    assign dep_chan_vld_173_165 = out_chan_dep_vld_vec_173[2];
    assign dep_chan_data_173_165 = out_chan_dep_data_173;
    assign token_173_165 = token_out_vec_173[2];
    assign dep_chan_vld_173_181 = out_chan_dep_vld_vec_173[3];
    assign dep_chan_data_173_181 = out_chan_dep_data_173;
    assign token_173_181 = token_out_vec_173[3];
    assign dep_chan_vld_173_231 = out_chan_dep_vld_vec_173[4];
    assign dep_chan_data_173_231 = out_chan_dep_data_173;
    assign token_173_231 = token_out_vec_173[4];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_3_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 174, 6, 6) top_hls_deadlock_detect_unit_174 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_174),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_174),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_174),
        .token_in_vec(token_in_vec_174),
        .dl_detect_in(dl_detect_out),
        .origin(origin[174]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_174),
        .out_chan_dep_data(out_chan_dep_data_174),
        .token_out_vec(token_out_vec_174),
        .dl_detect_out(dl_in_vec[174]));

    assign proc_174_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_0_x1_U0.fifo_A_PE_3_0_x152_blk_n);
    assign proc_174_data_PIPO_blk[0] = 1'b0;
    assign proc_174_start_FIFO_blk[0] = 1'b0;
    assign proc_174_TLF_FIFO_blk[0] = 1'b0;
    assign proc_174_input_sync_blk[0] = 1'b0;
    assign proc_174_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_174[0] = dl_detect_out ? proc_dep_vld_vec_174_reg[0] : (proc_174_data_FIFO_blk[0] | proc_174_data_PIPO_blk[0] | proc_174_start_FIFO_blk[0] | proc_174_TLF_FIFO_blk[0] | proc_174_input_sync_blk[0] | proc_174_output_sync_blk[0]);
    assign proc_174_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_0_x1_U0.fifo_A_PE_3_1_x153_blk_n);
    assign proc_174_data_PIPO_blk[1] = 1'b0;
    assign proc_174_start_FIFO_blk[1] = 1'b0;
    assign proc_174_TLF_FIFO_blk[1] = 1'b0;
    assign proc_174_input_sync_blk[1] = 1'b0;
    assign proc_174_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_174[1] = dl_detect_out ? proc_dep_vld_vec_174_reg[1] : (proc_174_data_FIFO_blk[1] | proc_174_data_PIPO_blk[1] | proc_174_start_FIFO_blk[1] | proc_174_TLF_FIFO_blk[1] | proc_174_input_sync_blk[1] | proc_174_output_sync_blk[1]);
    assign proc_174_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_0_x1_U0.fifo_B_PE_3_0_x164_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_3_0_x1_U0.fifo_C_PE_3_0_x1104_blk_n);
    assign proc_174_data_PIPO_blk[2] = 1'b0;
    assign proc_174_start_FIFO_blk[2] = 1'b0;
    assign proc_174_TLF_FIFO_blk[2] = 1'b0;
    assign proc_174_input_sync_blk[2] = 1'b0;
    assign proc_174_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_174[2] = dl_detect_out ? proc_dep_vld_vec_174_reg[2] : (proc_174_data_FIFO_blk[2] | proc_174_data_PIPO_blk[2] | proc_174_start_FIFO_blk[2] | proc_174_TLF_FIFO_blk[2] | proc_174_input_sync_blk[2] | proc_174_output_sync_blk[2]);
    assign proc_174_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_0_x1_U0.fifo_B_PE_4_0_x165_blk_n);
    assign proc_174_data_PIPO_blk[3] = 1'b0;
    assign proc_174_start_FIFO_blk[3] = 1'b0;
    assign proc_174_TLF_FIFO_blk[3] = 1'b0;
    assign proc_174_input_sync_blk[3] = 1'b0;
    assign proc_174_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_174[3] = dl_detect_out ? proc_dep_vld_vec_174_reg[3] : (proc_174_data_FIFO_blk[3] | proc_174_data_PIPO_blk[3] | proc_174_start_FIFO_blk[3] | proc_174_TLF_FIFO_blk[3] | proc_174_input_sync_blk[3] | proc_174_output_sync_blk[3]);
    assign proc_174_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_0_x1_U0.fifo_C_PE_4_0_x1105_blk_n);
    assign proc_174_data_PIPO_blk[4] = 1'b0;
    assign proc_174_start_FIFO_blk[4] = 1'b0;
    assign proc_174_TLF_FIFO_blk[4] = 1'b0;
    assign proc_174_input_sync_blk[4] = 1'b0;
    assign proc_174_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_174[4] = dl_detect_out ? proc_dep_vld_vec_174_reg[4] : (proc_174_data_FIFO_blk[4] | proc_174_data_PIPO_blk[4] | proc_174_start_FIFO_blk[4] | proc_174_TLF_FIFO_blk[4] | proc_174_input_sync_blk[4] | proc_174_output_sync_blk[4]);
    assign proc_174_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_0_x1_U0.fifo_D_drain_PE_3_0_x1144_blk_n);
    assign proc_174_data_PIPO_blk[5] = 1'b0;
    assign proc_174_start_FIFO_blk[5] = 1'b0;
    assign proc_174_TLF_FIFO_blk[5] = 1'b0;
    assign proc_174_input_sync_blk[5] = 1'b0;
    assign proc_174_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_174[5] = dl_detect_out ? proc_dep_vld_vec_174_reg[5] : (proc_174_data_FIFO_blk[5] | proc_174_data_PIPO_blk[5] | proc_174_start_FIFO_blk[5] | proc_174_TLF_FIFO_blk[5] | proc_174_input_sync_blk[5] | proc_174_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_174_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_174_reg <= proc_dep_vld_vec_174;
        end
    end
    assign in_chan_dep_vld_vec_174[0] = dep_chan_vld_129_174;
    assign in_chan_dep_data_vec_174[243 : 0] = dep_chan_data_129_174;
    assign token_in_vec_174[0] = token_129_174;
    assign in_chan_dep_vld_vec_174[1] = dep_chan_vld_166_174;
    assign in_chan_dep_data_vec_174[487 : 244] = dep_chan_data_166_174;
    assign token_in_vec_174[1] = token_166_174;
    assign in_chan_dep_vld_vec_174[2] = dep_chan_vld_175_174;
    assign in_chan_dep_data_vec_174[731 : 488] = dep_chan_data_175_174;
    assign token_in_vec_174[2] = token_175_174;
    assign in_chan_dep_vld_vec_174[3] = dep_chan_vld_186_174;
    assign in_chan_dep_data_vec_174[975 : 732] = dep_chan_data_186_174;
    assign token_in_vec_174[3] = token_186_174;
    assign in_chan_dep_vld_vec_174[4] = dep_chan_vld_194_174;
    assign in_chan_dep_data_vec_174[1219 : 976] = dep_chan_data_194_174;
    assign token_in_vec_174[4] = token_194_174;
    assign in_chan_dep_vld_vec_174[5] = dep_chan_vld_202_174;
    assign in_chan_dep_data_vec_174[1463 : 1220] = dep_chan_data_202_174;
    assign token_in_vec_174[5] = token_202_174;
    assign dep_chan_vld_174_129 = out_chan_dep_vld_vec_174[0];
    assign dep_chan_data_174_129 = out_chan_dep_data_174;
    assign token_174_129 = token_out_vec_174[0];
    assign dep_chan_vld_174_175 = out_chan_dep_vld_vec_174[1];
    assign dep_chan_data_174_175 = out_chan_dep_data_174;
    assign token_174_175 = token_out_vec_174[1];
    assign dep_chan_vld_174_166 = out_chan_dep_vld_vec_174[2];
    assign dep_chan_data_174_166 = out_chan_dep_data_174;
    assign token_174_166 = token_out_vec_174[2];
    assign dep_chan_vld_174_186 = out_chan_dep_vld_vec_174[3];
    assign dep_chan_data_174_186 = out_chan_dep_data_174;
    assign token_174_186 = token_out_vec_174[3];
    assign dep_chan_vld_174_194 = out_chan_dep_vld_vec_174[4];
    assign dep_chan_data_174_194 = out_chan_dep_data_174;
    assign token_174_194 = token_out_vec_174[4];
    assign dep_chan_vld_174_202 = out_chan_dep_vld_vec_174[5];
    assign dep_chan_data_174_202 = out_chan_dep_data_174;
    assign token_174_202 = token_out_vec_174[5];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_3_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 175, 6, 6) top_hls_deadlock_detect_unit_175 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_175),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_175),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_175),
        .token_in_vec(token_in_vec_175),
        .dl_detect_in(dl_detect_out),
        .origin(origin[175]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_175),
        .out_chan_dep_data(out_chan_dep_data_175),
        .token_out_vec(token_out_vec_175),
        .dl_detect_out(dl_in_vec[175]));

    assign proc_175_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_1_x1_U0.fifo_A_PE_3_1_x153_blk_n);
    assign proc_175_data_PIPO_blk[0] = 1'b0;
    assign proc_175_start_FIFO_blk[0] = 1'b0;
    assign proc_175_TLF_FIFO_blk[0] = 1'b0;
    assign proc_175_input_sync_blk[0] = 1'b0;
    assign proc_175_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_175[0] = dl_detect_out ? proc_dep_vld_vec_175_reg[0] : (proc_175_data_FIFO_blk[0] | proc_175_data_PIPO_blk[0] | proc_175_start_FIFO_blk[0] | proc_175_TLF_FIFO_blk[0] | proc_175_input_sync_blk[0] | proc_175_output_sync_blk[0]);
    assign proc_175_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_1_x1_U0.fifo_A_PE_3_2_x154_blk_n);
    assign proc_175_data_PIPO_blk[1] = 1'b0;
    assign proc_175_start_FIFO_blk[1] = 1'b0;
    assign proc_175_TLF_FIFO_blk[1] = 1'b0;
    assign proc_175_input_sync_blk[1] = 1'b0;
    assign proc_175_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_175[1] = dl_detect_out ? proc_dep_vld_vec_175_reg[1] : (proc_175_data_FIFO_blk[1] | proc_175_data_PIPO_blk[1] | proc_175_start_FIFO_blk[1] | proc_175_TLF_FIFO_blk[1] | proc_175_input_sync_blk[1] | proc_175_output_sync_blk[1]);
    assign proc_175_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_1_x1_U0.fifo_B_PE_3_1_x169_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_3_1_x1_U0.fifo_C_PE_3_1_x1109_blk_n);
    assign proc_175_data_PIPO_blk[2] = 1'b0;
    assign proc_175_start_FIFO_blk[2] = 1'b0;
    assign proc_175_TLF_FIFO_blk[2] = 1'b0;
    assign proc_175_input_sync_blk[2] = 1'b0;
    assign proc_175_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_175[2] = dl_detect_out ? proc_dep_vld_vec_175_reg[2] : (proc_175_data_FIFO_blk[2] | proc_175_data_PIPO_blk[2] | proc_175_start_FIFO_blk[2] | proc_175_TLF_FIFO_blk[2] | proc_175_input_sync_blk[2] | proc_175_output_sync_blk[2]);
    assign proc_175_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_1_x1_U0.fifo_B_PE_4_1_x170_blk_n);
    assign proc_175_data_PIPO_blk[3] = 1'b0;
    assign proc_175_start_FIFO_blk[3] = 1'b0;
    assign proc_175_TLF_FIFO_blk[3] = 1'b0;
    assign proc_175_input_sync_blk[3] = 1'b0;
    assign proc_175_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_175[3] = dl_detect_out ? proc_dep_vld_vec_175_reg[3] : (proc_175_data_FIFO_blk[3] | proc_175_data_PIPO_blk[3] | proc_175_start_FIFO_blk[3] | proc_175_TLF_FIFO_blk[3] | proc_175_input_sync_blk[3] | proc_175_output_sync_blk[3]);
    assign proc_175_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_1_x1_U0.fifo_C_PE_4_1_x1110_blk_n);
    assign proc_175_data_PIPO_blk[4] = 1'b0;
    assign proc_175_start_FIFO_blk[4] = 1'b0;
    assign proc_175_TLF_FIFO_blk[4] = 1'b0;
    assign proc_175_input_sync_blk[4] = 1'b0;
    assign proc_175_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_175[4] = dl_detect_out ? proc_dep_vld_vec_175_reg[4] : (proc_175_data_FIFO_blk[4] | proc_175_data_PIPO_blk[4] | proc_175_start_FIFO_blk[4] | proc_175_TLF_FIFO_blk[4] | proc_175_input_sync_blk[4] | proc_175_output_sync_blk[4]);
    assign proc_175_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_1_x1_U0.fifo_D_drain_PE_3_1_x1148_blk_n);
    assign proc_175_data_PIPO_blk[5] = 1'b0;
    assign proc_175_start_FIFO_blk[5] = 1'b0;
    assign proc_175_TLF_FIFO_blk[5] = 1'b0;
    assign proc_175_input_sync_blk[5] = 1'b0;
    assign proc_175_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_175[5] = dl_detect_out ? proc_dep_vld_vec_175_reg[5] : (proc_175_data_FIFO_blk[5] | proc_175_data_PIPO_blk[5] | proc_175_start_FIFO_blk[5] | proc_175_TLF_FIFO_blk[5] | proc_175_input_sync_blk[5] | proc_175_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_175_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_175_reg <= proc_dep_vld_vec_175;
        end
    end
    assign in_chan_dep_vld_vec_175[0] = dep_chan_vld_167_175;
    assign in_chan_dep_data_vec_175[243 : 0] = dep_chan_data_167_175;
    assign token_in_vec_175[0] = token_167_175;
    assign in_chan_dep_vld_vec_175[1] = dep_chan_vld_174_175;
    assign in_chan_dep_data_vec_175[487 : 244] = dep_chan_data_174_175;
    assign token_in_vec_175[1] = token_174_175;
    assign in_chan_dep_vld_vec_175[2] = dep_chan_vld_176_175;
    assign in_chan_dep_data_vec_175[731 : 488] = dep_chan_data_176_175;
    assign token_in_vec_175[2] = token_176_175;
    assign in_chan_dep_vld_vec_175[3] = dep_chan_vld_187_175;
    assign in_chan_dep_data_vec_175[975 : 732] = dep_chan_data_187_175;
    assign token_in_vec_175[3] = token_187_175;
    assign in_chan_dep_vld_vec_175[4] = dep_chan_vld_195_175;
    assign in_chan_dep_data_vec_175[1219 : 976] = dep_chan_data_195_175;
    assign token_in_vec_175[4] = token_195_175;
    assign in_chan_dep_vld_vec_175[5] = dep_chan_vld_206_175;
    assign in_chan_dep_data_vec_175[1463 : 1220] = dep_chan_data_206_175;
    assign token_in_vec_175[5] = token_206_175;
    assign dep_chan_vld_175_174 = out_chan_dep_vld_vec_175[0];
    assign dep_chan_data_175_174 = out_chan_dep_data_175;
    assign token_175_174 = token_out_vec_175[0];
    assign dep_chan_vld_175_176 = out_chan_dep_vld_vec_175[1];
    assign dep_chan_data_175_176 = out_chan_dep_data_175;
    assign token_175_176 = token_out_vec_175[1];
    assign dep_chan_vld_175_167 = out_chan_dep_vld_vec_175[2];
    assign dep_chan_data_175_167 = out_chan_dep_data_175;
    assign token_175_167 = token_out_vec_175[2];
    assign dep_chan_vld_175_187 = out_chan_dep_vld_vec_175[3];
    assign dep_chan_data_175_187 = out_chan_dep_data_175;
    assign token_175_187 = token_out_vec_175[3];
    assign dep_chan_vld_175_195 = out_chan_dep_vld_vec_175[4];
    assign dep_chan_data_175_195 = out_chan_dep_data_175;
    assign token_175_195 = token_out_vec_175[4];
    assign dep_chan_vld_175_206 = out_chan_dep_vld_vec_175[5];
    assign dep_chan_data_175_206 = out_chan_dep_data_175;
    assign token_175_206 = token_out_vec_175[5];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_3_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 176, 6, 6) top_hls_deadlock_detect_unit_176 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_176),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_176),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_176),
        .token_in_vec(token_in_vec_176),
        .dl_detect_in(dl_detect_out),
        .origin(origin[176]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_176),
        .out_chan_dep_data(out_chan_dep_data_176),
        .token_out_vec(token_out_vec_176),
        .dl_detect_out(dl_in_vec[176]));

    assign proc_176_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_2_x1_U0.fifo_A_PE_3_2_x154_blk_n);
    assign proc_176_data_PIPO_blk[0] = 1'b0;
    assign proc_176_start_FIFO_blk[0] = 1'b0;
    assign proc_176_TLF_FIFO_blk[0] = 1'b0;
    assign proc_176_input_sync_blk[0] = 1'b0;
    assign proc_176_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_176[0] = dl_detect_out ? proc_dep_vld_vec_176_reg[0] : (proc_176_data_FIFO_blk[0] | proc_176_data_PIPO_blk[0] | proc_176_start_FIFO_blk[0] | proc_176_TLF_FIFO_blk[0] | proc_176_input_sync_blk[0] | proc_176_output_sync_blk[0]);
    assign proc_176_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_2_x1_U0.fifo_A_PE_3_3_x155_blk_n);
    assign proc_176_data_PIPO_blk[1] = 1'b0;
    assign proc_176_start_FIFO_blk[1] = 1'b0;
    assign proc_176_TLF_FIFO_blk[1] = 1'b0;
    assign proc_176_input_sync_blk[1] = 1'b0;
    assign proc_176_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_176[1] = dl_detect_out ? proc_dep_vld_vec_176_reg[1] : (proc_176_data_FIFO_blk[1] | proc_176_data_PIPO_blk[1] | proc_176_start_FIFO_blk[1] | proc_176_TLF_FIFO_blk[1] | proc_176_input_sync_blk[1] | proc_176_output_sync_blk[1]);
    assign proc_176_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_2_x1_U0.fifo_B_PE_3_2_x174_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_3_2_x1_U0.fifo_C_PE_3_2_x1114_blk_n);
    assign proc_176_data_PIPO_blk[2] = 1'b0;
    assign proc_176_start_FIFO_blk[2] = 1'b0;
    assign proc_176_TLF_FIFO_blk[2] = 1'b0;
    assign proc_176_input_sync_blk[2] = 1'b0;
    assign proc_176_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_176[2] = dl_detect_out ? proc_dep_vld_vec_176_reg[2] : (proc_176_data_FIFO_blk[2] | proc_176_data_PIPO_blk[2] | proc_176_start_FIFO_blk[2] | proc_176_TLF_FIFO_blk[2] | proc_176_input_sync_blk[2] | proc_176_output_sync_blk[2]);
    assign proc_176_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_2_x1_U0.fifo_B_PE_4_2_x175_blk_n);
    assign proc_176_data_PIPO_blk[3] = 1'b0;
    assign proc_176_start_FIFO_blk[3] = 1'b0;
    assign proc_176_TLF_FIFO_blk[3] = 1'b0;
    assign proc_176_input_sync_blk[3] = 1'b0;
    assign proc_176_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_176[3] = dl_detect_out ? proc_dep_vld_vec_176_reg[3] : (proc_176_data_FIFO_blk[3] | proc_176_data_PIPO_blk[3] | proc_176_start_FIFO_blk[3] | proc_176_TLF_FIFO_blk[3] | proc_176_input_sync_blk[3] | proc_176_output_sync_blk[3]);
    assign proc_176_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_2_x1_U0.fifo_C_PE_4_2_x1115_blk_n);
    assign proc_176_data_PIPO_blk[4] = 1'b0;
    assign proc_176_start_FIFO_blk[4] = 1'b0;
    assign proc_176_TLF_FIFO_blk[4] = 1'b0;
    assign proc_176_input_sync_blk[4] = 1'b0;
    assign proc_176_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_176[4] = dl_detect_out ? proc_dep_vld_vec_176_reg[4] : (proc_176_data_FIFO_blk[4] | proc_176_data_PIPO_blk[4] | proc_176_start_FIFO_blk[4] | proc_176_TLF_FIFO_blk[4] | proc_176_input_sync_blk[4] | proc_176_output_sync_blk[4]);
    assign proc_176_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_2_x1_U0.fifo_D_drain_PE_3_2_x1152_blk_n);
    assign proc_176_data_PIPO_blk[5] = 1'b0;
    assign proc_176_start_FIFO_blk[5] = 1'b0;
    assign proc_176_TLF_FIFO_blk[5] = 1'b0;
    assign proc_176_input_sync_blk[5] = 1'b0;
    assign proc_176_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_176[5] = dl_detect_out ? proc_dep_vld_vec_176_reg[5] : (proc_176_data_FIFO_blk[5] | proc_176_data_PIPO_blk[5] | proc_176_start_FIFO_blk[5] | proc_176_TLF_FIFO_blk[5] | proc_176_input_sync_blk[5] | proc_176_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_176_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_176_reg <= proc_dep_vld_vec_176;
        end
    end
    assign in_chan_dep_vld_vec_176[0] = dep_chan_vld_168_176;
    assign in_chan_dep_data_vec_176[243 : 0] = dep_chan_data_168_176;
    assign token_in_vec_176[0] = token_168_176;
    assign in_chan_dep_vld_vec_176[1] = dep_chan_vld_175_176;
    assign in_chan_dep_data_vec_176[487 : 244] = dep_chan_data_175_176;
    assign token_in_vec_176[1] = token_175_176;
    assign in_chan_dep_vld_vec_176[2] = dep_chan_vld_177_176;
    assign in_chan_dep_data_vec_176[731 : 488] = dep_chan_data_177_176;
    assign token_in_vec_176[2] = token_177_176;
    assign in_chan_dep_vld_vec_176[3] = dep_chan_vld_188_176;
    assign in_chan_dep_data_vec_176[975 : 732] = dep_chan_data_188_176;
    assign token_in_vec_176[3] = token_188_176;
    assign in_chan_dep_vld_vec_176[4] = dep_chan_vld_196_176;
    assign in_chan_dep_data_vec_176[1219 : 976] = dep_chan_data_196_176;
    assign token_in_vec_176[4] = token_196_176;
    assign in_chan_dep_vld_vec_176[5] = dep_chan_vld_210_176;
    assign in_chan_dep_data_vec_176[1463 : 1220] = dep_chan_data_210_176;
    assign token_in_vec_176[5] = token_210_176;
    assign dep_chan_vld_176_175 = out_chan_dep_vld_vec_176[0];
    assign dep_chan_data_176_175 = out_chan_dep_data_176;
    assign token_176_175 = token_out_vec_176[0];
    assign dep_chan_vld_176_177 = out_chan_dep_vld_vec_176[1];
    assign dep_chan_data_176_177 = out_chan_dep_data_176;
    assign token_176_177 = token_out_vec_176[1];
    assign dep_chan_vld_176_168 = out_chan_dep_vld_vec_176[2];
    assign dep_chan_data_176_168 = out_chan_dep_data_176;
    assign token_176_168 = token_out_vec_176[2];
    assign dep_chan_vld_176_188 = out_chan_dep_vld_vec_176[3];
    assign dep_chan_data_176_188 = out_chan_dep_data_176;
    assign token_176_188 = token_out_vec_176[3];
    assign dep_chan_vld_176_196 = out_chan_dep_vld_vec_176[4];
    assign dep_chan_data_176_196 = out_chan_dep_data_176;
    assign token_176_196 = token_out_vec_176[4];
    assign dep_chan_vld_176_210 = out_chan_dep_vld_vec_176[5];
    assign dep_chan_data_176_210 = out_chan_dep_data_176;
    assign token_176_210 = token_out_vec_176[5];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_3_3_x1_U0
    top_hls_deadlock_detect_unit #(244, 177, 6, 6) top_hls_deadlock_detect_unit_177 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_177),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_177),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_177),
        .token_in_vec(token_in_vec_177),
        .dl_detect_in(dl_detect_out),
        .origin(origin[177]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_177),
        .out_chan_dep_data(out_chan_dep_data_177),
        .token_out_vec(token_out_vec_177),
        .dl_detect_out(dl_in_vec[177]));

    assign proc_177_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_3_x1_U0.fifo_A_PE_3_3_x155_blk_n);
    assign proc_177_data_PIPO_blk[0] = 1'b0;
    assign proc_177_start_FIFO_blk[0] = 1'b0;
    assign proc_177_TLF_FIFO_blk[0] = 1'b0;
    assign proc_177_input_sync_blk[0] = 1'b0;
    assign proc_177_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_177[0] = dl_detect_out ? proc_dep_vld_vec_177_reg[0] : (proc_177_data_FIFO_blk[0] | proc_177_data_PIPO_blk[0] | proc_177_start_FIFO_blk[0] | proc_177_TLF_FIFO_blk[0] | proc_177_input_sync_blk[0] | proc_177_output_sync_blk[0]);
    assign proc_177_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_3_x1_U0.fifo_A_PE_3_4_x156_blk_n);
    assign proc_177_data_PIPO_blk[1] = 1'b0;
    assign proc_177_start_FIFO_blk[1] = 1'b0;
    assign proc_177_TLF_FIFO_blk[1] = 1'b0;
    assign proc_177_input_sync_blk[1] = 1'b0;
    assign proc_177_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_177[1] = dl_detect_out ? proc_dep_vld_vec_177_reg[1] : (proc_177_data_FIFO_blk[1] | proc_177_data_PIPO_blk[1] | proc_177_start_FIFO_blk[1] | proc_177_TLF_FIFO_blk[1] | proc_177_input_sync_blk[1] | proc_177_output_sync_blk[1]);
    assign proc_177_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_3_x1_U0.fifo_B_PE_3_3_x179_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_3_3_x1_U0.fifo_C_PE_3_3_x1119_blk_n);
    assign proc_177_data_PIPO_blk[2] = 1'b0;
    assign proc_177_start_FIFO_blk[2] = 1'b0;
    assign proc_177_TLF_FIFO_blk[2] = 1'b0;
    assign proc_177_input_sync_blk[2] = 1'b0;
    assign proc_177_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_177[2] = dl_detect_out ? proc_dep_vld_vec_177_reg[2] : (proc_177_data_FIFO_blk[2] | proc_177_data_PIPO_blk[2] | proc_177_start_FIFO_blk[2] | proc_177_TLF_FIFO_blk[2] | proc_177_input_sync_blk[2] | proc_177_output_sync_blk[2]);
    assign proc_177_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_3_x1_U0.fifo_B_PE_4_3_x180_blk_n);
    assign proc_177_data_PIPO_blk[3] = 1'b0;
    assign proc_177_start_FIFO_blk[3] = 1'b0;
    assign proc_177_TLF_FIFO_blk[3] = 1'b0;
    assign proc_177_input_sync_blk[3] = 1'b0;
    assign proc_177_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_177[3] = dl_detect_out ? proc_dep_vld_vec_177_reg[3] : (proc_177_data_FIFO_blk[3] | proc_177_data_PIPO_blk[3] | proc_177_start_FIFO_blk[3] | proc_177_TLF_FIFO_blk[3] | proc_177_input_sync_blk[3] | proc_177_output_sync_blk[3]);
    assign proc_177_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_3_x1_U0.fifo_C_PE_4_3_x1120_blk_n);
    assign proc_177_data_PIPO_blk[4] = 1'b0;
    assign proc_177_start_FIFO_blk[4] = 1'b0;
    assign proc_177_TLF_FIFO_blk[4] = 1'b0;
    assign proc_177_input_sync_blk[4] = 1'b0;
    assign proc_177_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_177[4] = dl_detect_out ? proc_dep_vld_vec_177_reg[4] : (proc_177_data_FIFO_blk[4] | proc_177_data_PIPO_blk[4] | proc_177_start_FIFO_blk[4] | proc_177_TLF_FIFO_blk[4] | proc_177_input_sync_blk[4] | proc_177_output_sync_blk[4]);
    assign proc_177_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_3_x1_U0.fifo_D_drain_PE_3_3_x1156_blk_n);
    assign proc_177_data_PIPO_blk[5] = 1'b0;
    assign proc_177_start_FIFO_blk[5] = 1'b0;
    assign proc_177_TLF_FIFO_blk[5] = 1'b0;
    assign proc_177_input_sync_blk[5] = 1'b0;
    assign proc_177_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_177[5] = dl_detect_out ? proc_dep_vld_vec_177_reg[5] : (proc_177_data_FIFO_blk[5] | proc_177_data_PIPO_blk[5] | proc_177_start_FIFO_blk[5] | proc_177_TLF_FIFO_blk[5] | proc_177_input_sync_blk[5] | proc_177_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_177_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_177_reg <= proc_dep_vld_vec_177;
        end
    end
    assign in_chan_dep_vld_vec_177[0] = dep_chan_vld_169_177;
    assign in_chan_dep_data_vec_177[243 : 0] = dep_chan_data_169_177;
    assign token_in_vec_177[0] = token_169_177;
    assign in_chan_dep_vld_vec_177[1] = dep_chan_vld_176_177;
    assign in_chan_dep_data_vec_177[487 : 244] = dep_chan_data_176_177;
    assign token_in_vec_177[1] = token_176_177;
    assign in_chan_dep_vld_vec_177[2] = dep_chan_vld_178_177;
    assign in_chan_dep_data_vec_177[731 : 488] = dep_chan_data_178_177;
    assign token_in_vec_177[2] = token_178_177;
    assign in_chan_dep_vld_vec_177[3] = dep_chan_vld_189_177;
    assign in_chan_dep_data_vec_177[975 : 732] = dep_chan_data_189_177;
    assign token_in_vec_177[3] = token_189_177;
    assign in_chan_dep_vld_vec_177[4] = dep_chan_vld_197_177;
    assign in_chan_dep_data_vec_177[1219 : 976] = dep_chan_data_197_177;
    assign token_in_vec_177[4] = token_197_177;
    assign in_chan_dep_vld_vec_177[5] = dep_chan_vld_214_177;
    assign in_chan_dep_data_vec_177[1463 : 1220] = dep_chan_data_214_177;
    assign token_in_vec_177[5] = token_214_177;
    assign dep_chan_vld_177_176 = out_chan_dep_vld_vec_177[0];
    assign dep_chan_data_177_176 = out_chan_dep_data_177;
    assign token_177_176 = token_out_vec_177[0];
    assign dep_chan_vld_177_178 = out_chan_dep_vld_vec_177[1];
    assign dep_chan_data_177_178 = out_chan_dep_data_177;
    assign token_177_178 = token_out_vec_177[1];
    assign dep_chan_vld_177_169 = out_chan_dep_vld_vec_177[2];
    assign dep_chan_data_177_169 = out_chan_dep_data_177;
    assign token_177_169 = token_out_vec_177[2];
    assign dep_chan_vld_177_189 = out_chan_dep_vld_vec_177[3];
    assign dep_chan_data_177_189 = out_chan_dep_data_177;
    assign token_177_189 = token_out_vec_177[3];
    assign dep_chan_vld_177_197 = out_chan_dep_vld_vec_177[4];
    assign dep_chan_data_177_197 = out_chan_dep_data_177;
    assign token_177_197 = token_out_vec_177[4];
    assign dep_chan_vld_177_214 = out_chan_dep_vld_vec_177[5];
    assign dep_chan_data_177_214 = out_chan_dep_data_177;
    assign token_177_214 = token_out_vec_177[5];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_3_4_x1_U0
    top_hls_deadlock_detect_unit #(244, 178, 6, 6) top_hls_deadlock_detect_unit_178 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_178),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_178),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_178),
        .token_in_vec(token_in_vec_178),
        .dl_detect_in(dl_detect_out),
        .origin(origin[178]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_178),
        .out_chan_dep_data(out_chan_dep_data_178),
        .token_out_vec(token_out_vec_178),
        .dl_detect_out(dl_in_vec[178]));

    assign proc_178_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_4_x1_U0.fifo_A_PE_3_4_x156_blk_n);
    assign proc_178_data_PIPO_blk[0] = 1'b0;
    assign proc_178_start_FIFO_blk[0] = 1'b0;
    assign proc_178_TLF_FIFO_blk[0] = 1'b0;
    assign proc_178_input_sync_blk[0] = 1'b0;
    assign proc_178_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_178[0] = dl_detect_out ? proc_dep_vld_vec_178_reg[0] : (proc_178_data_FIFO_blk[0] | proc_178_data_PIPO_blk[0] | proc_178_start_FIFO_blk[0] | proc_178_TLF_FIFO_blk[0] | proc_178_input_sync_blk[0] | proc_178_output_sync_blk[0]);
    assign proc_178_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_4_x1_U0.fifo_A_PE_3_5_x157_blk_n);
    assign proc_178_data_PIPO_blk[1] = 1'b0;
    assign proc_178_start_FIFO_blk[1] = 1'b0;
    assign proc_178_TLF_FIFO_blk[1] = 1'b0;
    assign proc_178_input_sync_blk[1] = 1'b0;
    assign proc_178_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_178[1] = dl_detect_out ? proc_dep_vld_vec_178_reg[1] : (proc_178_data_FIFO_blk[1] | proc_178_data_PIPO_blk[1] | proc_178_start_FIFO_blk[1] | proc_178_TLF_FIFO_blk[1] | proc_178_input_sync_blk[1] | proc_178_output_sync_blk[1]);
    assign proc_178_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_4_x1_U0.fifo_B_PE_3_4_x184_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_3_4_x1_U0.fifo_C_PE_3_4_x1124_blk_n);
    assign proc_178_data_PIPO_blk[2] = 1'b0;
    assign proc_178_start_FIFO_blk[2] = 1'b0;
    assign proc_178_TLF_FIFO_blk[2] = 1'b0;
    assign proc_178_input_sync_blk[2] = 1'b0;
    assign proc_178_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_178[2] = dl_detect_out ? proc_dep_vld_vec_178_reg[2] : (proc_178_data_FIFO_blk[2] | proc_178_data_PIPO_blk[2] | proc_178_start_FIFO_blk[2] | proc_178_TLF_FIFO_blk[2] | proc_178_input_sync_blk[2] | proc_178_output_sync_blk[2]);
    assign proc_178_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_4_x1_U0.fifo_B_PE_4_4_x185_blk_n);
    assign proc_178_data_PIPO_blk[3] = 1'b0;
    assign proc_178_start_FIFO_blk[3] = 1'b0;
    assign proc_178_TLF_FIFO_blk[3] = 1'b0;
    assign proc_178_input_sync_blk[3] = 1'b0;
    assign proc_178_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_178[3] = dl_detect_out ? proc_dep_vld_vec_178_reg[3] : (proc_178_data_FIFO_blk[3] | proc_178_data_PIPO_blk[3] | proc_178_start_FIFO_blk[3] | proc_178_TLF_FIFO_blk[3] | proc_178_input_sync_blk[3] | proc_178_output_sync_blk[3]);
    assign proc_178_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_4_x1_U0.fifo_C_PE_4_4_x1125_blk_n);
    assign proc_178_data_PIPO_blk[4] = 1'b0;
    assign proc_178_start_FIFO_blk[4] = 1'b0;
    assign proc_178_TLF_FIFO_blk[4] = 1'b0;
    assign proc_178_input_sync_blk[4] = 1'b0;
    assign proc_178_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_178[4] = dl_detect_out ? proc_dep_vld_vec_178_reg[4] : (proc_178_data_FIFO_blk[4] | proc_178_data_PIPO_blk[4] | proc_178_start_FIFO_blk[4] | proc_178_TLF_FIFO_blk[4] | proc_178_input_sync_blk[4] | proc_178_output_sync_blk[4]);
    assign proc_178_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_4_x1_U0.fifo_D_drain_PE_3_4_x1160_blk_n);
    assign proc_178_data_PIPO_blk[5] = 1'b0;
    assign proc_178_start_FIFO_blk[5] = 1'b0;
    assign proc_178_TLF_FIFO_blk[5] = 1'b0;
    assign proc_178_input_sync_blk[5] = 1'b0;
    assign proc_178_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_178[5] = dl_detect_out ? proc_dep_vld_vec_178_reg[5] : (proc_178_data_FIFO_blk[5] | proc_178_data_PIPO_blk[5] | proc_178_start_FIFO_blk[5] | proc_178_TLF_FIFO_blk[5] | proc_178_input_sync_blk[5] | proc_178_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_178_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_178_reg <= proc_dep_vld_vec_178;
        end
    end
    assign in_chan_dep_vld_vec_178[0] = dep_chan_vld_170_178;
    assign in_chan_dep_data_vec_178[243 : 0] = dep_chan_data_170_178;
    assign token_in_vec_178[0] = token_170_178;
    assign in_chan_dep_vld_vec_178[1] = dep_chan_vld_177_178;
    assign in_chan_dep_data_vec_178[487 : 244] = dep_chan_data_177_178;
    assign token_in_vec_178[1] = token_177_178;
    assign in_chan_dep_vld_vec_178[2] = dep_chan_vld_179_178;
    assign in_chan_dep_data_vec_178[731 : 488] = dep_chan_data_179_178;
    assign token_in_vec_178[2] = token_179_178;
    assign in_chan_dep_vld_vec_178[3] = dep_chan_vld_190_178;
    assign in_chan_dep_data_vec_178[975 : 732] = dep_chan_data_190_178;
    assign token_in_vec_178[3] = token_190_178;
    assign in_chan_dep_vld_vec_178[4] = dep_chan_vld_198_178;
    assign in_chan_dep_data_vec_178[1219 : 976] = dep_chan_data_198_178;
    assign token_in_vec_178[4] = token_198_178;
    assign in_chan_dep_vld_vec_178[5] = dep_chan_vld_218_178;
    assign in_chan_dep_data_vec_178[1463 : 1220] = dep_chan_data_218_178;
    assign token_in_vec_178[5] = token_218_178;
    assign dep_chan_vld_178_177 = out_chan_dep_vld_vec_178[0];
    assign dep_chan_data_178_177 = out_chan_dep_data_178;
    assign token_178_177 = token_out_vec_178[0];
    assign dep_chan_vld_178_179 = out_chan_dep_vld_vec_178[1];
    assign dep_chan_data_178_179 = out_chan_dep_data_178;
    assign token_178_179 = token_out_vec_178[1];
    assign dep_chan_vld_178_170 = out_chan_dep_vld_vec_178[2];
    assign dep_chan_data_178_170 = out_chan_dep_data_178;
    assign token_178_170 = token_out_vec_178[2];
    assign dep_chan_vld_178_190 = out_chan_dep_vld_vec_178[3];
    assign dep_chan_data_178_190 = out_chan_dep_data_178;
    assign token_178_190 = token_out_vec_178[3];
    assign dep_chan_vld_178_198 = out_chan_dep_vld_vec_178[4];
    assign dep_chan_data_178_198 = out_chan_dep_data_178;
    assign token_178_198 = token_out_vec_178[4];
    assign dep_chan_vld_178_218 = out_chan_dep_vld_vec_178[5];
    assign dep_chan_data_178_218 = out_chan_dep_data_178;
    assign token_178_218 = token_out_vec_178[5];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_3_5_x1_U0
    top_hls_deadlock_detect_unit #(244, 179, 6, 6) top_hls_deadlock_detect_unit_179 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_179),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_179),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_179),
        .token_in_vec(token_in_vec_179),
        .dl_detect_in(dl_detect_out),
        .origin(origin[179]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_179),
        .out_chan_dep_data(out_chan_dep_data_179),
        .token_out_vec(token_out_vec_179),
        .dl_detect_out(dl_in_vec[179]));

    assign proc_179_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_5_x1_U0.fifo_A_PE_3_5_x157_blk_n);
    assign proc_179_data_PIPO_blk[0] = 1'b0;
    assign proc_179_start_FIFO_blk[0] = 1'b0;
    assign proc_179_TLF_FIFO_blk[0] = 1'b0;
    assign proc_179_input_sync_blk[0] = 1'b0;
    assign proc_179_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_179[0] = dl_detect_out ? proc_dep_vld_vec_179_reg[0] : (proc_179_data_FIFO_blk[0] | proc_179_data_PIPO_blk[0] | proc_179_start_FIFO_blk[0] | proc_179_TLF_FIFO_blk[0] | proc_179_input_sync_blk[0] | proc_179_output_sync_blk[0]);
    assign proc_179_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_5_x1_U0.fifo_A_PE_3_6_x158_blk_n);
    assign proc_179_data_PIPO_blk[1] = 1'b0;
    assign proc_179_start_FIFO_blk[1] = 1'b0;
    assign proc_179_TLF_FIFO_blk[1] = 1'b0;
    assign proc_179_input_sync_blk[1] = 1'b0;
    assign proc_179_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_179[1] = dl_detect_out ? proc_dep_vld_vec_179_reg[1] : (proc_179_data_FIFO_blk[1] | proc_179_data_PIPO_blk[1] | proc_179_start_FIFO_blk[1] | proc_179_TLF_FIFO_blk[1] | proc_179_input_sync_blk[1] | proc_179_output_sync_blk[1]);
    assign proc_179_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_5_x1_U0.fifo_B_PE_3_5_x189_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_3_5_x1_U0.fifo_C_PE_3_5_x1129_blk_n);
    assign proc_179_data_PIPO_blk[2] = 1'b0;
    assign proc_179_start_FIFO_blk[2] = 1'b0;
    assign proc_179_TLF_FIFO_blk[2] = 1'b0;
    assign proc_179_input_sync_blk[2] = 1'b0;
    assign proc_179_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_179[2] = dl_detect_out ? proc_dep_vld_vec_179_reg[2] : (proc_179_data_FIFO_blk[2] | proc_179_data_PIPO_blk[2] | proc_179_start_FIFO_blk[2] | proc_179_TLF_FIFO_blk[2] | proc_179_input_sync_blk[2] | proc_179_output_sync_blk[2]);
    assign proc_179_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_5_x1_U0.fifo_B_PE_4_5_x190_blk_n);
    assign proc_179_data_PIPO_blk[3] = 1'b0;
    assign proc_179_start_FIFO_blk[3] = 1'b0;
    assign proc_179_TLF_FIFO_blk[3] = 1'b0;
    assign proc_179_input_sync_blk[3] = 1'b0;
    assign proc_179_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_179[3] = dl_detect_out ? proc_dep_vld_vec_179_reg[3] : (proc_179_data_FIFO_blk[3] | proc_179_data_PIPO_blk[3] | proc_179_start_FIFO_blk[3] | proc_179_TLF_FIFO_blk[3] | proc_179_input_sync_blk[3] | proc_179_output_sync_blk[3]);
    assign proc_179_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_5_x1_U0.fifo_C_PE_4_5_x1130_blk_n);
    assign proc_179_data_PIPO_blk[4] = 1'b0;
    assign proc_179_start_FIFO_blk[4] = 1'b0;
    assign proc_179_TLF_FIFO_blk[4] = 1'b0;
    assign proc_179_input_sync_blk[4] = 1'b0;
    assign proc_179_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_179[4] = dl_detect_out ? proc_dep_vld_vec_179_reg[4] : (proc_179_data_FIFO_blk[4] | proc_179_data_PIPO_blk[4] | proc_179_start_FIFO_blk[4] | proc_179_TLF_FIFO_blk[4] | proc_179_input_sync_blk[4] | proc_179_output_sync_blk[4]);
    assign proc_179_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_5_x1_U0.fifo_D_drain_PE_3_5_x1164_blk_n);
    assign proc_179_data_PIPO_blk[5] = 1'b0;
    assign proc_179_start_FIFO_blk[5] = 1'b0;
    assign proc_179_TLF_FIFO_blk[5] = 1'b0;
    assign proc_179_input_sync_blk[5] = 1'b0;
    assign proc_179_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_179[5] = dl_detect_out ? proc_dep_vld_vec_179_reg[5] : (proc_179_data_FIFO_blk[5] | proc_179_data_PIPO_blk[5] | proc_179_start_FIFO_blk[5] | proc_179_TLF_FIFO_blk[5] | proc_179_input_sync_blk[5] | proc_179_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_179_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_179_reg <= proc_dep_vld_vec_179;
        end
    end
    assign in_chan_dep_vld_vec_179[0] = dep_chan_vld_171_179;
    assign in_chan_dep_data_vec_179[243 : 0] = dep_chan_data_171_179;
    assign token_in_vec_179[0] = token_171_179;
    assign in_chan_dep_vld_vec_179[1] = dep_chan_vld_178_179;
    assign in_chan_dep_data_vec_179[487 : 244] = dep_chan_data_178_179;
    assign token_in_vec_179[1] = token_178_179;
    assign in_chan_dep_vld_vec_179[2] = dep_chan_vld_180_179;
    assign in_chan_dep_data_vec_179[731 : 488] = dep_chan_data_180_179;
    assign token_in_vec_179[2] = token_180_179;
    assign in_chan_dep_vld_vec_179[3] = dep_chan_vld_191_179;
    assign in_chan_dep_data_vec_179[975 : 732] = dep_chan_data_191_179;
    assign token_in_vec_179[3] = token_191_179;
    assign in_chan_dep_vld_vec_179[4] = dep_chan_vld_199_179;
    assign in_chan_dep_data_vec_179[1219 : 976] = dep_chan_data_199_179;
    assign token_in_vec_179[4] = token_199_179;
    assign in_chan_dep_vld_vec_179[5] = dep_chan_vld_222_179;
    assign in_chan_dep_data_vec_179[1463 : 1220] = dep_chan_data_222_179;
    assign token_in_vec_179[5] = token_222_179;
    assign dep_chan_vld_179_178 = out_chan_dep_vld_vec_179[0];
    assign dep_chan_data_179_178 = out_chan_dep_data_179;
    assign token_179_178 = token_out_vec_179[0];
    assign dep_chan_vld_179_180 = out_chan_dep_vld_vec_179[1];
    assign dep_chan_data_179_180 = out_chan_dep_data_179;
    assign token_179_180 = token_out_vec_179[1];
    assign dep_chan_vld_179_171 = out_chan_dep_vld_vec_179[2];
    assign dep_chan_data_179_171 = out_chan_dep_data_179;
    assign token_179_171 = token_out_vec_179[2];
    assign dep_chan_vld_179_191 = out_chan_dep_vld_vec_179[3];
    assign dep_chan_data_179_191 = out_chan_dep_data_179;
    assign token_179_191 = token_out_vec_179[3];
    assign dep_chan_vld_179_199 = out_chan_dep_vld_vec_179[4];
    assign dep_chan_data_179_199 = out_chan_dep_data_179;
    assign token_179_199 = token_out_vec_179[4];
    assign dep_chan_vld_179_222 = out_chan_dep_vld_vec_179[5];
    assign dep_chan_data_179_222 = out_chan_dep_data_179;
    assign token_179_222 = token_out_vec_179[5];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_3_6_x1_U0
    top_hls_deadlock_detect_unit #(244, 180, 6, 6) top_hls_deadlock_detect_unit_180 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_180),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_180),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_180),
        .token_in_vec(token_in_vec_180),
        .dl_detect_in(dl_detect_out),
        .origin(origin[180]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_180),
        .out_chan_dep_data(out_chan_dep_data_180),
        .token_out_vec(token_out_vec_180),
        .dl_detect_out(dl_in_vec[180]));

    assign proc_180_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_6_x1_U0.fifo_A_PE_3_6_x158_blk_n);
    assign proc_180_data_PIPO_blk[0] = 1'b0;
    assign proc_180_start_FIFO_blk[0] = 1'b0;
    assign proc_180_TLF_FIFO_blk[0] = 1'b0;
    assign proc_180_input_sync_blk[0] = 1'b0;
    assign proc_180_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_180[0] = dl_detect_out ? proc_dep_vld_vec_180_reg[0] : (proc_180_data_FIFO_blk[0] | proc_180_data_PIPO_blk[0] | proc_180_start_FIFO_blk[0] | proc_180_TLF_FIFO_blk[0] | proc_180_input_sync_blk[0] | proc_180_output_sync_blk[0]);
    assign proc_180_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_6_x1_U0.fifo_A_PE_3_7_x159_blk_n);
    assign proc_180_data_PIPO_blk[1] = 1'b0;
    assign proc_180_start_FIFO_blk[1] = 1'b0;
    assign proc_180_TLF_FIFO_blk[1] = 1'b0;
    assign proc_180_input_sync_blk[1] = 1'b0;
    assign proc_180_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_180[1] = dl_detect_out ? proc_dep_vld_vec_180_reg[1] : (proc_180_data_FIFO_blk[1] | proc_180_data_PIPO_blk[1] | proc_180_start_FIFO_blk[1] | proc_180_TLF_FIFO_blk[1] | proc_180_input_sync_blk[1] | proc_180_output_sync_blk[1]);
    assign proc_180_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_6_x1_U0.fifo_B_PE_3_6_x194_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_3_6_x1_U0.fifo_C_PE_3_6_x1134_blk_n);
    assign proc_180_data_PIPO_blk[2] = 1'b0;
    assign proc_180_start_FIFO_blk[2] = 1'b0;
    assign proc_180_TLF_FIFO_blk[2] = 1'b0;
    assign proc_180_input_sync_blk[2] = 1'b0;
    assign proc_180_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_180[2] = dl_detect_out ? proc_dep_vld_vec_180_reg[2] : (proc_180_data_FIFO_blk[2] | proc_180_data_PIPO_blk[2] | proc_180_start_FIFO_blk[2] | proc_180_TLF_FIFO_blk[2] | proc_180_input_sync_blk[2] | proc_180_output_sync_blk[2]);
    assign proc_180_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_6_x1_U0.fifo_B_PE_4_6_x195_blk_n);
    assign proc_180_data_PIPO_blk[3] = 1'b0;
    assign proc_180_start_FIFO_blk[3] = 1'b0;
    assign proc_180_TLF_FIFO_blk[3] = 1'b0;
    assign proc_180_input_sync_blk[3] = 1'b0;
    assign proc_180_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_180[3] = dl_detect_out ? proc_dep_vld_vec_180_reg[3] : (proc_180_data_FIFO_blk[3] | proc_180_data_PIPO_blk[3] | proc_180_start_FIFO_blk[3] | proc_180_TLF_FIFO_blk[3] | proc_180_input_sync_blk[3] | proc_180_output_sync_blk[3]);
    assign proc_180_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_6_x1_U0.fifo_C_PE_4_6_x1135_blk_n);
    assign proc_180_data_PIPO_blk[4] = 1'b0;
    assign proc_180_start_FIFO_blk[4] = 1'b0;
    assign proc_180_TLF_FIFO_blk[4] = 1'b0;
    assign proc_180_input_sync_blk[4] = 1'b0;
    assign proc_180_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_180[4] = dl_detect_out ? proc_dep_vld_vec_180_reg[4] : (proc_180_data_FIFO_blk[4] | proc_180_data_PIPO_blk[4] | proc_180_start_FIFO_blk[4] | proc_180_TLF_FIFO_blk[4] | proc_180_input_sync_blk[4] | proc_180_output_sync_blk[4]);
    assign proc_180_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_6_x1_U0.fifo_D_drain_PE_3_6_x1168_blk_n);
    assign proc_180_data_PIPO_blk[5] = 1'b0;
    assign proc_180_start_FIFO_blk[5] = 1'b0;
    assign proc_180_TLF_FIFO_blk[5] = 1'b0;
    assign proc_180_input_sync_blk[5] = 1'b0;
    assign proc_180_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_180[5] = dl_detect_out ? proc_dep_vld_vec_180_reg[5] : (proc_180_data_FIFO_blk[5] | proc_180_data_PIPO_blk[5] | proc_180_start_FIFO_blk[5] | proc_180_TLF_FIFO_blk[5] | proc_180_input_sync_blk[5] | proc_180_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_180_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_180_reg <= proc_dep_vld_vec_180;
        end
    end
    assign in_chan_dep_vld_vec_180[0] = dep_chan_vld_172_180;
    assign in_chan_dep_data_vec_180[243 : 0] = dep_chan_data_172_180;
    assign token_in_vec_180[0] = token_172_180;
    assign in_chan_dep_vld_vec_180[1] = dep_chan_vld_179_180;
    assign in_chan_dep_data_vec_180[487 : 244] = dep_chan_data_179_180;
    assign token_in_vec_180[1] = token_179_180;
    assign in_chan_dep_vld_vec_180[2] = dep_chan_vld_181_180;
    assign in_chan_dep_data_vec_180[731 : 488] = dep_chan_data_181_180;
    assign token_in_vec_180[2] = token_181_180;
    assign in_chan_dep_vld_vec_180[3] = dep_chan_vld_192_180;
    assign in_chan_dep_data_vec_180[975 : 732] = dep_chan_data_192_180;
    assign token_in_vec_180[3] = token_192_180;
    assign in_chan_dep_vld_vec_180[4] = dep_chan_vld_200_180;
    assign in_chan_dep_data_vec_180[1219 : 976] = dep_chan_data_200_180;
    assign token_in_vec_180[4] = token_200_180;
    assign in_chan_dep_vld_vec_180[5] = dep_chan_vld_226_180;
    assign in_chan_dep_data_vec_180[1463 : 1220] = dep_chan_data_226_180;
    assign token_in_vec_180[5] = token_226_180;
    assign dep_chan_vld_180_179 = out_chan_dep_vld_vec_180[0];
    assign dep_chan_data_180_179 = out_chan_dep_data_180;
    assign token_180_179 = token_out_vec_180[0];
    assign dep_chan_vld_180_181 = out_chan_dep_vld_vec_180[1];
    assign dep_chan_data_180_181 = out_chan_dep_data_180;
    assign token_180_181 = token_out_vec_180[1];
    assign dep_chan_vld_180_172 = out_chan_dep_vld_vec_180[2];
    assign dep_chan_data_180_172 = out_chan_dep_data_180;
    assign token_180_172 = token_out_vec_180[2];
    assign dep_chan_vld_180_192 = out_chan_dep_vld_vec_180[3];
    assign dep_chan_data_180_192 = out_chan_dep_data_180;
    assign token_180_192 = token_out_vec_180[3];
    assign dep_chan_vld_180_200 = out_chan_dep_vld_vec_180[4];
    assign dep_chan_data_180_200 = out_chan_dep_data_180;
    assign token_180_200 = token_out_vec_180[4];
    assign dep_chan_vld_180_226 = out_chan_dep_vld_vec_180[5];
    assign dep_chan_data_180_226 = out_chan_dep_data_180;
    assign token_180_226 = token_out_vec_180[5];

    // Process: grp_kernel0_x1_fu_130.PE_wrapper_3_7_x1_U0
    top_hls_deadlock_detect_unit #(244, 181, 6, 6) top_hls_deadlock_detect_unit_181 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_181),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_181),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_181),
        .token_in_vec(token_in_vec_181),
        .dl_detect_in(dl_detect_out),
        .origin(origin[181]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_181),
        .out_chan_dep_data(out_chan_dep_data_181),
        .token_out_vec(token_out_vec_181),
        .dl_detect_out(dl_in_vec[181]));

    assign proc_181_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_7_x1_U0.fifo_A_PE_3_7_x159_blk_n);
    assign proc_181_data_PIPO_blk[0] = 1'b0;
    assign proc_181_start_FIFO_blk[0] = 1'b0;
    assign proc_181_TLF_FIFO_blk[0] = 1'b0;
    assign proc_181_input_sync_blk[0] = 1'b0;
    assign proc_181_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_181[0] = dl_detect_out ? proc_dep_vld_vec_181_reg[0] : (proc_181_data_FIFO_blk[0] | proc_181_data_PIPO_blk[0] | proc_181_start_FIFO_blk[0] | proc_181_TLF_FIFO_blk[0] | proc_181_input_sync_blk[0] | proc_181_output_sync_blk[0]);
    assign proc_181_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_7_x1_U0.fifo_A_PE_3_8_x160_blk_n);
    assign proc_181_data_PIPO_blk[1] = 1'b0;
    assign proc_181_start_FIFO_blk[1] = 1'b0;
    assign proc_181_TLF_FIFO_blk[1] = 1'b0;
    assign proc_181_input_sync_blk[1] = 1'b0;
    assign proc_181_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_181[1] = dl_detect_out ? proc_dep_vld_vec_181_reg[1] : (proc_181_data_FIFO_blk[1] | proc_181_data_PIPO_blk[1] | proc_181_start_FIFO_blk[1] | proc_181_TLF_FIFO_blk[1] | proc_181_input_sync_blk[1] | proc_181_output_sync_blk[1]);
    assign proc_181_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_7_x1_U0.fifo_B_PE_3_7_x199_blk_n) | (~grp_kernel0_x1_fu_130.PE_wrapper_3_7_x1_U0.fifo_C_PE_3_7_x1139_blk_n);
    assign proc_181_data_PIPO_blk[2] = 1'b0;
    assign proc_181_start_FIFO_blk[2] = 1'b0;
    assign proc_181_TLF_FIFO_blk[2] = 1'b0;
    assign proc_181_input_sync_blk[2] = 1'b0;
    assign proc_181_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_181[2] = dl_detect_out ? proc_dep_vld_vec_181_reg[2] : (proc_181_data_FIFO_blk[2] | proc_181_data_PIPO_blk[2] | proc_181_start_FIFO_blk[2] | proc_181_TLF_FIFO_blk[2] | proc_181_input_sync_blk[2] | proc_181_output_sync_blk[2]);
    assign proc_181_data_FIFO_blk[3] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_7_x1_U0.fifo_B_PE_4_7_x1100_blk_n);
    assign proc_181_data_PIPO_blk[3] = 1'b0;
    assign proc_181_start_FIFO_blk[3] = 1'b0;
    assign proc_181_TLF_FIFO_blk[3] = 1'b0;
    assign proc_181_input_sync_blk[3] = 1'b0;
    assign proc_181_output_sync_blk[3] = 1'b0;
    assign proc_dep_vld_vec_181[3] = dl_detect_out ? proc_dep_vld_vec_181_reg[3] : (proc_181_data_FIFO_blk[3] | proc_181_data_PIPO_blk[3] | proc_181_start_FIFO_blk[3] | proc_181_TLF_FIFO_blk[3] | proc_181_input_sync_blk[3] | proc_181_output_sync_blk[3]);
    assign proc_181_data_FIFO_blk[4] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_7_x1_U0.fifo_C_PE_4_7_x1140_blk_n);
    assign proc_181_data_PIPO_blk[4] = 1'b0;
    assign proc_181_start_FIFO_blk[4] = 1'b0;
    assign proc_181_TLF_FIFO_blk[4] = 1'b0;
    assign proc_181_input_sync_blk[4] = 1'b0;
    assign proc_181_output_sync_blk[4] = 1'b0;
    assign proc_dep_vld_vec_181[4] = dl_detect_out ? proc_dep_vld_vec_181_reg[4] : (proc_181_data_FIFO_blk[4] | proc_181_data_PIPO_blk[4] | proc_181_start_FIFO_blk[4] | proc_181_TLF_FIFO_blk[4] | proc_181_input_sync_blk[4] | proc_181_output_sync_blk[4]);
    assign proc_181_data_FIFO_blk[5] = 1'b0 | (~grp_kernel0_x1_fu_130.PE_wrapper_3_7_x1_U0.fifo_D_drain_PE_3_7_x1172_blk_n);
    assign proc_181_data_PIPO_blk[5] = 1'b0;
    assign proc_181_start_FIFO_blk[5] = 1'b0;
    assign proc_181_TLF_FIFO_blk[5] = 1'b0;
    assign proc_181_input_sync_blk[5] = 1'b0;
    assign proc_181_output_sync_blk[5] = 1'b0;
    assign proc_dep_vld_vec_181[5] = dl_detect_out ? proc_dep_vld_vec_181_reg[5] : (proc_181_data_FIFO_blk[5] | proc_181_data_PIPO_blk[5] | proc_181_start_FIFO_blk[5] | proc_181_TLF_FIFO_blk[5] | proc_181_input_sync_blk[5] | proc_181_output_sync_blk[5]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_181_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_181_reg <= proc_dep_vld_vec_181;
        end
    end
    assign in_chan_dep_vld_vec_181[0] = dep_chan_vld_173_181;
    assign in_chan_dep_data_vec_181[243 : 0] = dep_chan_data_173_181;
    assign token_in_vec_181[0] = token_173_181;
    assign in_chan_dep_vld_vec_181[1] = dep_chan_vld_180_181;
    assign in_chan_dep_data_vec_181[487 : 244] = dep_chan_data_180_181;
    assign token_in_vec_181[1] = token_180_181;
    assign in_chan_dep_vld_vec_181[2] = dep_chan_vld_185_181;
    assign in_chan_dep_data_vec_181[731 : 488] = dep_chan_data_185_181;
    assign token_in_vec_181[2] = token_185_181;
    assign in_chan_dep_vld_vec_181[3] = dep_chan_vld_193_181;
    assign in_chan_dep_data_vec_181[975 : 732] = dep_chan_data_193_181;
    assign token_in_vec_181[3] = token_193_181;
    assign in_chan_dep_vld_vec_181[4] = dep_chan_vld_201_181;
    assign in_chan_dep_data_vec_181[1219 : 976] = dep_chan_data_201_181;
    assign token_in_vec_181[4] = token_201_181;
    assign in_chan_dep_vld_vec_181[5] = dep_chan_vld_230_181;
    assign in_chan_dep_data_vec_181[1463 : 1220] = dep_chan_data_230_181;
    assign token_in_vec_181[5] = token_230_181;
    assign dep_chan_vld_181_180 = out_chan_dep_vld_vec_181[0];
    assign dep_chan_data_181_180 = out_chan_dep_data_181;
    assign token_181_180 = token_out_vec_181[0];
    assign dep_chan_vld_181_185 = out_chan_dep_vld_vec_181[1];
    assign dep_chan_data_181_185 = out_chan_dep_data_181;
    assign token_181_185 = token_out_vec_181[1];
    assign dep_chan_vld_181_173 = out_chan_dep_vld_vec_181[2];
    assign dep_chan_data_181_173 = out_chan_dep_data_181;
    assign token_181_173 = token_out_vec_181[2];
    assign dep_chan_vld_181_193 = out_chan_dep_vld_vec_181[3];
    assign dep_chan_data_181_193 = out_chan_dep_data_181;
    assign token_181_193 = token_out_vec_181[3];
    assign dep_chan_vld_181_201 = out_chan_dep_vld_vec_181[4];
    assign dep_chan_data_181_201 = out_chan_dep_data_181;
    assign token_181_201 = token_out_vec_181[4];
    assign dep_chan_vld_181_230 = out_chan_dep_vld_vec_181[5];
    assign dep_chan_data_181_230 = out_chan_dep_data_181;
    assign token_181_230 = token_out_vec_181[5];

    // Process: grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 182, 21, 21) top_hls_deadlock_detect_unit_182 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_182),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_182),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_182),
        .token_in_vec(token_in_vec_182),
        .dl_detect_in(dl_detect_out),
        .origin(origin[182]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_182),
        .out_chan_dep_data(out_chan_dep_data_182),
        .token_out_vec(token_out_vec_182),
        .dl_detect_out(dl_in_vec[182]));

    assign proc_182_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.fifo_A_PE_0_8_x133_blk_n);
    assign proc_182_data_PIPO_blk[0] = 1'b0;
    assign proc_182_start_FIFO_blk[0] = 1'b0;
    assign proc_182_TLF_FIFO_blk[0] = 1'b0;
    assign proc_182_input_sync_blk[0] = 1'b0;
    assign proc_182_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_182[0] = dl_detect_out ? proc_dep_vld_vec_182_reg[0] : (proc_182_data_FIFO_blk[0] | proc_182_data_PIPO_blk[0] | proc_182_start_FIFO_blk[0] | proc_182_TLF_FIFO_blk[0] | proc_182_input_sync_blk[0] | proc_182_output_sync_blk[0]);
    assign proc_182_data_FIFO_blk[1] = 1'b0;
    assign proc_182_data_PIPO_blk[1] = 1'b0;
    assign proc_182_start_FIFO_blk[1] = 1'b0;
    assign proc_182_TLF_FIFO_blk[1] = 1'b0;
    assign proc_182_input_sync_blk[1] = 1'b0;
    assign proc_182_output_sync_blk[1] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[1] = dl_detect_out ? proc_dep_vld_vec_182_reg[1] : (proc_182_data_FIFO_blk[1] | proc_182_data_PIPO_blk[1] | proc_182_start_FIFO_blk[1] | proc_182_TLF_FIFO_blk[1] | proc_182_input_sync_blk[1] | proc_182_output_sync_blk[1]);
    assign proc_182_data_FIFO_blk[2] = 1'b0;
    assign proc_182_data_PIPO_blk[2] = 1'b0;
    assign proc_182_start_FIFO_blk[2] = 1'b0;
    assign proc_182_TLF_FIFO_blk[2] = 1'b0;
    assign proc_182_input_sync_blk[2] = 1'b0;
    assign proc_182_output_sync_blk[2] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[2] = dl_detect_out ? proc_dep_vld_vec_182_reg[2] : (proc_182_data_FIFO_blk[2] | proc_182_data_PIPO_blk[2] | proc_182_start_FIFO_blk[2] | proc_182_TLF_FIFO_blk[2] | proc_182_input_sync_blk[2] | proc_182_output_sync_blk[2]);
    assign proc_182_data_FIFO_blk[3] = 1'b0;
    assign proc_182_data_PIPO_blk[3] = 1'b0;
    assign proc_182_start_FIFO_blk[3] = 1'b0;
    assign proc_182_TLF_FIFO_blk[3] = 1'b0;
    assign proc_182_input_sync_blk[3] = 1'b0;
    assign proc_182_output_sync_blk[3] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[3] = dl_detect_out ? proc_dep_vld_vec_182_reg[3] : (proc_182_data_FIFO_blk[3] | proc_182_data_PIPO_blk[3] | proc_182_start_FIFO_blk[3] | proc_182_TLF_FIFO_blk[3] | proc_182_input_sync_blk[3] | proc_182_output_sync_blk[3]);
    assign proc_182_data_FIFO_blk[4] = 1'b0;
    assign proc_182_data_PIPO_blk[4] = 1'b0;
    assign proc_182_start_FIFO_blk[4] = 1'b0;
    assign proc_182_TLF_FIFO_blk[4] = 1'b0;
    assign proc_182_input_sync_blk[4] = 1'b0;
    assign proc_182_output_sync_blk[4] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[4] = dl_detect_out ? proc_dep_vld_vec_182_reg[4] : (proc_182_data_FIFO_blk[4] | proc_182_data_PIPO_blk[4] | proc_182_start_FIFO_blk[4] | proc_182_TLF_FIFO_blk[4] | proc_182_input_sync_blk[4] | proc_182_output_sync_blk[4]);
    assign proc_182_data_FIFO_blk[5] = 1'b0;
    assign proc_182_data_PIPO_blk[5] = 1'b0;
    assign proc_182_start_FIFO_blk[5] = 1'b0;
    assign proc_182_TLF_FIFO_blk[5] = 1'b0;
    assign proc_182_input_sync_blk[5] = 1'b0;
    assign proc_182_output_sync_blk[5] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[5] = dl_detect_out ? proc_dep_vld_vec_182_reg[5] : (proc_182_data_FIFO_blk[5] | proc_182_data_PIPO_blk[5] | proc_182_start_FIFO_blk[5] | proc_182_TLF_FIFO_blk[5] | proc_182_input_sync_blk[5] | proc_182_output_sync_blk[5]);
    assign proc_182_data_FIFO_blk[6] = 1'b0;
    assign proc_182_data_PIPO_blk[6] = 1'b0;
    assign proc_182_start_FIFO_blk[6] = 1'b0;
    assign proc_182_TLF_FIFO_blk[6] = 1'b0;
    assign proc_182_input_sync_blk[6] = 1'b0;
    assign proc_182_output_sync_blk[6] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[6] = dl_detect_out ? proc_dep_vld_vec_182_reg[6] : (proc_182_data_FIFO_blk[6] | proc_182_data_PIPO_blk[6] | proc_182_start_FIFO_blk[6] | proc_182_TLF_FIFO_blk[6] | proc_182_input_sync_blk[6] | proc_182_output_sync_blk[6]);
    assign proc_182_data_FIFO_blk[7] = 1'b0;
    assign proc_182_data_PIPO_blk[7] = 1'b0;
    assign proc_182_start_FIFO_blk[7] = 1'b0;
    assign proc_182_TLF_FIFO_blk[7] = 1'b0;
    assign proc_182_input_sync_blk[7] = 1'b0;
    assign proc_182_output_sync_blk[7] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[7] = dl_detect_out ? proc_dep_vld_vec_182_reg[7] : (proc_182_data_FIFO_blk[7] | proc_182_data_PIPO_blk[7] | proc_182_start_FIFO_blk[7] | proc_182_TLF_FIFO_blk[7] | proc_182_input_sync_blk[7] | proc_182_output_sync_blk[7]);
    assign proc_182_data_FIFO_blk[8] = 1'b0;
    assign proc_182_data_PIPO_blk[8] = 1'b0;
    assign proc_182_start_FIFO_blk[8] = 1'b0;
    assign proc_182_TLF_FIFO_blk[8] = 1'b0;
    assign proc_182_input_sync_blk[8] = 1'b0;
    assign proc_182_output_sync_blk[8] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[8] = dl_detect_out ? proc_dep_vld_vec_182_reg[8] : (proc_182_data_FIFO_blk[8] | proc_182_data_PIPO_blk[8] | proc_182_start_FIFO_blk[8] | proc_182_TLF_FIFO_blk[8] | proc_182_input_sync_blk[8] | proc_182_output_sync_blk[8]);
    assign proc_182_data_FIFO_blk[9] = 1'b0;
    assign proc_182_data_PIPO_blk[9] = 1'b0;
    assign proc_182_start_FIFO_blk[9] = 1'b0;
    assign proc_182_TLF_FIFO_blk[9] = 1'b0;
    assign proc_182_input_sync_blk[9] = 1'b0;
    assign proc_182_output_sync_blk[9] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[9] = dl_detect_out ? proc_dep_vld_vec_182_reg[9] : (proc_182_data_FIFO_blk[9] | proc_182_data_PIPO_blk[9] | proc_182_start_FIFO_blk[9] | proc_182_TLF_FIFO_blk[9] | proc_182_input_sync_blk[9] | proc_182_output_sync_blk[9]);
    assign proc_182_data_FIFO_blk[10] = 1'b0;
    assign proc_182_data_PIPO_blk[10] = 1'b0;
    assign proc_182_start_FIFO_blk[10] = 1'b0;
    assign proc_182_TLF_FIFO_blk[10] = 1'b0;
    assign proc_182_input_sync_blk[10] = 1'b0;
    assign proc_182_output_sync_blk[10] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[10] = dl_detect_out ? proc_dep_vld_vec_182_reg[10] : (proc_182_data_FIFO_blk[10] | proc_182_data_PIPO_blk[10] | proc_182_start_FIFO_blk[10] | proc_182_TLF_FIFO_blk[10] | proc_182_input_sync_blk[10] | proc_182_output_sync_blk[10]);
    assign proc_182_data_FIFO_blk[11] = 1'b0;
    assign proc_182_data_PIPO_blk[11] = 1'b0;
    assign proc_182_start_FIFO_blk[11] = 1'b0;
    assign proc_182_TLF_FIFO_blk[11] = 1'b0;
    assign proc_182_input_sync_blk[11] = 1'b0;
    assign proc_182_output_sync_blk[11] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[11] = dl_detect_out ? proc_dep_vld_vec_182_reg[11] : (proc_182_data_FIFO_blk[11] | proc_182_data_PIPO_blk[11] | proc_182_start_FIFO_blk[11] | proc_182_TLF_FIFO_blk[11] | proc_182_input_sync_blk[11] | proc_182_output_sync_blk[11]);
    assign proc_182_data_FIFO_blk[12] = 1'b0;
    assign proc_182_data_PIPO_blk[12] = 1'b0;
    assign proc_182_start_FIFO_blk[12] = 1'b0;
    assign proc_182_TLF_FIFO_blk[12] = 1'b0;
    assign proc_182_input_sync_blk[12] = 1'b0;
    assign proc_182_output_sync_blk[12] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[12] = dl_detect_out ? proc_dep_vld_vec_182_reg[12] : (proc_182_data_FIFO_blk[12] | proc_182_data_PIPO_blk[12] | proc_182_start_FIFO_blk[12] | proc_182_TLF_FIFO_blk[12] | proc_182_input_sync_blk[12] | proc_182_output_sync_blk[12]);
    assign proc_182_data_FIFO_blk[13] = 1'b0;
    assign proc_182_data_PIPO_blk[13] = 1'b0;
    assign proc_182_start_FIFO_blk[13] = 1'b0;
    assign proc_182_TLF_FIFO_blk[13] = 1'b0;
    assign proc_182_input_sync_blk[13] = 1'b0;
    assign proc_182_output_sync_blk[13] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[13] = dl_detect_out ? proc_dep_vld_vec_182_reg[13] : (proc_182_data_FIFO_blk[13] | proc_182_data_PIPO_blk[13] | proc_182_start_FIFO_blk[13] | proc_182_TLF_FIFO_blk[13] | proc_182_input_sync_blk[13] | proc_182_output_sync_blk[13]);
    assign proc_182_data_FIFO_blk[14] = 1'b0;
    assign proc_182_data_PIPO_blk[14] = 1'b0;
    assign proc_182_start_FIFO_blk[14] = 1'b0;
    assign proc_182_TLF_FIFO_blk[14] = 1'b0;
    assign proc_182_input_sync_blk[14] = 1'b0;
    assign proc_182_output_sync_blk[14] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[14] = dl_detect_out ? proc_dep_vld_vec_182_reg[14] : (proc_182_data_FIFO_blk[14] | proc_182_data_PIPO_blk[14] | proc_182_start_FIFO_blk[14] | proc_182_TLF_FIFO_blk[14] | proc_182_input_sync_blk[14] | proc_182_output_sync_blk[14]);
    assign proc_182_data_FIFO_blk[15] = 1'b0;
    assign proc_182_data_PIPO_blk[15] = 1'b0;
    assign proc_182_start_FIFO_blk[15] = 1'b0;
    assign proc_182_TLF_FIFO_blk[15] = 1'b0;
    assign proc_182_input_sync_blk[15] = 1'b0;
    assign proc_182_output_sync_blk[15] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[15] = dl_detect_out ? proc_dep_vld_vec_182_reg[15] : (proc_182_data_FIFO_blk[15] | proc_182_data_PIPO_blk[15] | proc_182_start_FIFO_blk[15] | proc_182_TLF_FIFO_blk[15] | proc_182_input_sync_blk[15] | proc_182_output_sync_blk[15]);
    assign proc_182_data_FIFO_blk[16] = 1'b0;
    assign proc_182_data_PIPO_blk[16] = 1'b0;
    assign proc_182_start_FIFO_blk[16] = 1'b0;
    assign proc_182_TLF_FIFO_blk[16] = 1'b0;
    assign proc_182_input_sync_blk[16] = 1'b0;
    assign proc_182_output_sync_blk[16] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[16] = dl_detect_out ? proc_dep_vld_vec_182_reg[16] : (proc_182_data_FIFO_blk[16] | proc_182_data_PIPO_blk[16] | proc_182_start_FIFO_blk[16] | proc_182_TLF_FIFO_blk[16] | proc_182_input_sync_blk[16] | proc_182_output_sync_blk[16]);
    assign proc_182_data_FIFO_blk[17] = 1'b0;
    assign proc_182_data_PIPO_blk[17] = 1'b0;
    assign proc_182_start_FIFO_blk[17] = 1'b0;
    assign proc_182_TLF_FIFO_blk[17] = 1'b0;
    assign proc_182_input_sync_blk[17] = 1'b0;
    assign proc_182_output_sync_blk[17] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[17] = dl_detect_out ? proc_dep_vld_vec_182_reg[17] : (proc_182_data_FIFO_blk[17] | proc_182_data_PIPO_blk[17] | proc_182_start_FIFO_blk[17] | proc_182_TLF_FIFO_blk[17] | proc_182_input_sync_blk[17] | proc_182_output_sync_blk[17]);
    assign proc_182_data_FIFO_blk[18] = 1'b0;
    assign proc_182_data_PIPO_blk[18] = 1'b0;
    assign proc_182_start_FIFO_blk[18] = 1'b0;
    assign proc_182_TLF_FIFO_blk[18] = 1'b0;
    assign proc_182_input_sync_blk[18] = 1'b0;
    assign proc_182_output_sync_blk[18] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[18] = dl_detect_out ? proc_dep_vld_vec_182_reg[18] : (proc_182_data_FIFO_blk[18] | proc_182_data_PIPO_blk[18] | proc_182_start_FIFO_blk[18] | proc_182_TLF_FIFO_blk[18] | proc_182_input_sync_blk[18] | proc_182_output_sync_blk[18]);
    assign proc_182_data_FIFO_blk[19] = 1'b0;
    assign proc_182_data_PIPO_blk[19] = 1'b0;
    assign proc_182_start_FIFO_blk[19] = 1'b0;
    assign proc_182_TLF_FIFO_blk[19] = 1'b0;
    assign proc_182_input_sync_blk[19] = 1'b0;
    assign proc_182_output_sync_blk[19] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[19] = dl_detect_out ? proc_dep_vld_vec_182_reg[19] : (proc_182_data_FIFO_blk[19] | proc_182_data_PIPO_blk[19] | proc_182_start_FIFO_blk[19] | proc_182_TLF_FIFO_blk[19] | proc_182_input_sync_blk[19] | proc_182_output_sync_blk[19]);
    assign proc_182_data_FIFO_blk[20] = 1'b0;
    assign proc_182_data_PIPO_blk[20] = 1'b0;
    assign proc_182_start_FIFO_blk[20] = 1'b0;
    assign proc_182_TLF_FIFO_blk[20] = 1'b0;
    assign proc_182_input_sync_blk[20] = 1'b0;
    assign proc_182_output_sync_blk[20] = 1'b0 | (ap_done_reg_21 & grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_182[20] = dl_detect_out ? proc_dep_vld_vec_182_reg[20] : (proc_182_data_FIFO_blk[20] | proc_182_data_PIPO_blk[20] | proc_182_start_FIFO_blk[20] | proc_182_TLF_FIFO_blk[20] | proc_182_input_sync_blk[20] | proc_182_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_182_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_182_reg <= proc_dep_vld_vec_182;
        end
    end
    assign in_chan_dep_vld_vec_182[0] = dep_chan_vld_157_182;
    assign in_chan_dep_data_vec_182[243 : 0] = dep_chan_data_157_182;
    assign token_in_vec_182[0] = token_157_182;
    assign in_chan_dep_vld_vec_182[1] = dep_chan_vld_183_182;
    assign in_chan_dep_data_vec_182[487 : 244] = dep_chan_data_183_182;
    assign token_in_vec_182[1] = token_183_182;
    assign in_chan_dep_vld_vec_182[2] = dep_chan_vld_184_182;
    assign in_chan_dep_data_vec_182[731 : 488] = dep_chan_data_184_182;
    assign token_in_vec_182[2] = token_184_182;
    assign in_chan_dep_vld_vec_182[3] = dep_chan_vld_185_182;
    assign in_chan_dep_data_vec_182[975 : 732] = dep_chan_data_185_182;
    assign token_in_vec_182[3] = token_185_182;
    assign in_chan_dep_vld_vec_182[4] = dep_chan_vld_186_182;
    assign in_chan_dep_data_vec_182[1219 : 976] = dep_chan_data_186_182;
    assign token_in_vec_182[4] = token_186_182;
    assign in_chan_dep_vld_vec_182[5] = dep_chan_vld_187_182;
    assign in_chan_dep_data_vec_182[1463 : 1220] = dep_chan_data_187_182;
    assign token_in_vec_182[5] = token_187_182;
    assign in_chan_dep_vld_vec_182[6] = dep_chan_vld_188_182;
    assign in_chan_dep_data_vec_182[1707 : 1464] = dep_chan_data_188_182;
    assign token_in_vec_182[6] = token_188_182;
    assign in_chan_dep_vld_vec_182[7] = dep_chan_vld_189_182;
    assign in_chan_dep_data_vec_182[1951 : 1708] = dep_chan_data_189_182;
    assign token_in_vec_182[7] = token_189_182;
    assign in_chan_dep_vld_vec_182[8] = dep_chan_vld_190_182;
    assign in_chan_dep_data_vec_182[2195 : 1952] = dep_chan_data_190_182;
    assign token_in_vec_182[8] = token_190_182;
    assign in_chan_dep_vld_vec_182[9] = dep_chan_vld_191_182;
    assign in_chan_dep_data_vec_182[2439 : 2196] = dep_chan_data_191_182;
    assign token_in_vec_182[9] = token_191_182;
    assign in_chan_dep_vld_vec_182[10] = dep_chan_vld_192_182;
    assign in_chan_dep_data_vec_182[2683 : 2440] = dep_chan_data_192_182;
    assign token_in_vec_182[10] = token_192_182;
    assign in_chan_dep_vld_vec_182[11] = dep_chan_vld_193_182;
    assign in_chan_dep_data_vec_182[2927 : 2684] = dep_chan_data_193_182;
    assign token_in_vec_182[11] = token_193_182;
    assign in_chan_dep_vld_vec_182[12] = dep_chan_vld_194_182;
    assign in_chan_dep_data_vec_182[3171 : 2928] = dep_chan_data_194_182;
    assign token_in_vec_182[12] = token_194_182;
    assign in_chan_dep_vld_vec_182[13] = dep_chan_vld_195_182;
    assign in_chan_dep_data_vec_182[3415 : 3172] = dep_chan_data_195_182;
    assign token_in_vec_182[13] = token_195_182;
    assign in_chan_dep_vld_vec_182[14] = dep_chan_vld_196_182;
    assign in_chan_dep_data_vec_182[3659 : 3416] = dep_chan_data_196_182;
    assign token_in_vec_182[14] = token_196_182;
    assign in_chan_dep_vld_vec_182[15] = dep_chan_vld_197_182;
    assign in_chan_dep_data_vec_182[3903 : 3660] = dep_chan_data_197_182;
    assign token_in_vec_182[15] = token_197_182;
    assign in_chan_dep_vld_vec_182[16] = dep_chan_vld_198_182;
    assign in_chan_dep_data_vec_182[4147 : 3904] = dep_chan_data_198_182;
    assign token_in_vec_182[16] = token_198_182;
    assign in_chan_dep_vld_vec_182[17] = dep_chan_vld_199_182;
    assign in_chan_dep_data_vec_182[4391 : 4148] = dep_chan_data_199_182;
    assign token_in_vec_182[17] = token_199_182;
    assign in_chan_dep_vld_vec_182[18] = dep_chan_vld_200_182;
    assign in_chan_dep_data_vec_182[4635 : 4392] = dep_chan_data_200_182;
    assign token_in_vec_182[18] = token_200_182;
    assign in_chan_dep_vld_vec_182[19] = dep_chan_vld_201_182;
    assign in_chan_dep_data_vec_182[4879 : 4636] = dep_chan_data_201_182;
    assign token_in_vec_182[19] = token_201_182;
    assign in_chan_dep_vld_vec_182[20] = dep_chan_vld_243_182;
    assign in_chan_dep_data_vec_182[5123 : 4880] = dep_chan_data_243_182;
    assign token_in_vec_182[20] = token_243_182;
    assign dep_chan_vld_182_157 = out_chan_dep_vld_vec_182[0];
    assign dep_chan_data_182_157 = out_chan_dep_data_182;
    assign token_182_157 = token_out_vec_182[0];
    assign dep_chan_vld_182_183 = out_chan_dep_vld_vec_182[1];
    assign dep_chan_data_182_183 = out_chan_dep_data_182;
    assign token_182_183 = token_out_vec_182[1];
    assign dep_chan_vld_182_184 = out_chan_dep_vld_vec_182[2];
    assign dep_chan_data_182_184 = out_chan_dep_data_182;
    assign token_182_184 = token_out_vec_182[2];
    assign dep_chan_vld_182_185 = out_chan_dep_vld_vec_182[3];
    assign dep_chan_data_182_185 = out_chan_dep_data_182;
    assign token_182_185 = token_out_vec_182[3];
    assign dep_chan_vld_182_186 = out_chan_dep_vld_vec_182[4];
    assign dep_chan_data_182_186 = out_chan_dep_data_182;
    assign token_182_186 = token_out_vec_182[4];
    assign dep_chan_vld_182_187 = out_chan_dep_vld_vec_182[5];
    assign dep_chan_data_182_187 = out_chan_dep_data_182;
    assign token_182_187 = token_out_vec_182[5];
    assign dep_chan_vld_182_188 = out_chan_dep_vld_vec_182[6];
    assign dep_chan_data_182_188 = out_chan_dep_data_182;
    assign token_182_188 = token_out_vec_182[6];
    assign dep_chan_vld_182_189 = out_chan_dep_vld_vec_182[7];
    assign dep_chan_data_182_189 = out_chan_dep_data_182;
    assign token_182_189 = token_out_vec_182[7];
    assign dep_chan_vld_182_190 = out_chan_dep_vld_vec_182[8];
    assign dep_chan_data_182_190 = out_chan_dep_data_182;
    assign token_182_190 = token_out_vec_182[8];
    assign dep_chan_vld_182_191 = out_chan_dep_vld_vec_182[9];
    assign dep_chan_data_182_191 = out_chan_dep_data_182;
    assign token_182_191 = token_out_vec_182[9];
    assign dep_chan_vld_182_192 = out_chan_dep_vld_vec_182[10];
    assign dep_chan_data_182_192 = out_chan_dep_data_182;
    assign token_182_192 = token_out_vec_182[10];
    assign dep_chan_vld_182_193 = out_chan_dep_vld_vec_182[11];
    assign dep_chan_data_182_193 = out_chan_dep_data_182;
    assign token_182_193 = token_out_vec_182[11];
    assign dep_chan_vld_182_194 = out_chan_dep_vld_vec_182[12];
    assign dep_chan_data_182_194 = out_chan_dep_data_182;
    assign token_182_194 = token_out_vec_182[12];
    assign dep_chan_vld_182_195 = out_chan_dep_vld_vec_182[13];
    assign dep_chan_data_182_195 = out_chan_dep_data_182;
    assign token_182_195 = token_out_vec_182[13];
    assign dep_chan_vld_182_196 = out_chan_dep_vld_vec_182[14];
    assign dep_chan_data_182_196 = out_chan_dep_data_182;
    assign token_182_196 = token_out_vec_182[14];
    assign dep_chan_vld_182_197 = out_chan_dep_vld_vec_182[15];
    assign dep_chan_data_182_197 = out_chan_dep_data_182;
    assign token_182_197 = token_out_vec_182[15];
    assign dep_chan_vld_182_198 = out_chan_dep_vld_vec_182[16];
    assign dep_chan_data_182_198 = out_chan_dep_data_182;
    assign token_182_198 = token_out_vec_182[16];
    assign dep_chan_vld_182_199 = out_chan_dep_vld_vec_182[17];
    assign dep_chan_data_182_199 = out_chan_dep_data_182;
    assign token_182_199 = token_out_vec_182[17];
    assign dep_chan_vld_182_200 = out_chan_dep_vld_vec_182[18];
    assign dep_chan_data_182_200 = out_chan_dep_data_182;
    assign token_182_200 = token_out_vec_182[18];
    assign dep_chan_vld_182_201 = out_chan_dep_vld_vec_182[19];
    assign dep_chan_data_182_201 = out_chan_dep_data_182;
    assign token_182_201 = token_out_vec_182[19];
    assign dep_chan_vld_182_243 = out_chan_dep_vld_vec_182[20];
    assign dep_chan_data_182_243 = out_chan_dep_data_182;
    assign token_182_243 = token_out_vec_182[20];

    // Process: grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 183, 21, 21) top_hls_deadlock_detect_unit_183 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_183),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_183),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_183),
        .token_in_vec(token_in_vec_183),
        .dl_detect_in(dl_detect_out),
        .origin(origin[183]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_183),
        .out_chan_dep_data(out_chan_dep_data_183),
        .token_out_vec(token_out_vec_183),
        .dl_detect_out(dl_in_vec[183]));

    assign proc_183_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.fifo_A_PE_1_8_x142_blk_n);
    assign proc_183_data_PIPO_blk[0] = 1'b0;
    assign proc_183_start_FIFO_blk[0] = 1'b0;
    assign proc_183_TLF_FIFO_blk[0] = 1'b0;
    assign proc_183_input_sync_blk[0] = 1'b0;
    assign proc_183_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_183[0] = dl_detect_out ? proc_dep_vld_vec_183_reg[0] : (proc_183_data_FIFO_blk[0] | proc_183_data_PIPO_blk[0] | proc_183_start_FIFO_blk[0] | proc_183_TLF_FIFO_blk[0] | proc_183_input_sync_blk[0] | proc_183_output_sync_blk[0]);
    assign proc_183_data_FIFO_blk[1] = 1'b0;
    assign proc_183_data_PIPO_blk[1] = 1'b0;
    assign proc_183_start_FIFO_blk[1] = 1'b0;
    assign proc_183_TLF_FIFO_blk[1] = 1'b0;
    assign proc_183_input_sync_blk[1] = 1'b0;
    assign proc_183_output_sync_blk[1] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[1] = dl_detect_out ? proc_dep_vld_vec_183_reg[1] : (proc_183_data_FIFO_blk[1] | proc_183_data_PIPO_blk[1] | proc_183_start_FIFO_blk[1] | proc_183_TLF_FIFO_blk[1] | proc_183_input_sync_blk[1] | proc_183_output_sync_blk[1]);
    assign proc_183_data_FIFO_blk[2] = 1'b0;
    assign proc_183_data_PIPO_blk[2] = 1'b0;
    assign proc_183_start_FIFO_blk[2] = 1'b0;
    assign proc_183_TLF_FIFO_blk[2] = 1'b0;
    assign proc_183_input_sync_blk[2] = 1'b0;
    assign proc_183_output_sync_blk[2] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[2] = dl_detect_out ? proc_dep_vld_vec_183_reg[2] : (proc_183_data_FIFO_blk[2] | proc_183_data_PIPO_blk[2] | proc_183_start_FIFO_blk[2] | proc_183_TLF_FIFO_blk[2] | proc_183_input_sync_blk[2] | proc_183_output_sync_blk[2]);
    assign proc_183_data_FIFO_blk[3] = 1'b0;
    assign proc_183_data_PIPO_blk[3] = 1'b0;
    assign proc_183_start_FIFO_blk[3] = 1'b0;
    assign proc_183_TLF_FIFO_blk[3] = 1'b0;
    assign proc_183_input_sync_blk[3] = 1'b0;
    assign proc_183_output_sync_blk[3] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[3] = dl_detect_out ? proc_dep_vld_vec_183_reg[3] : (proc_183_data_FIFO_blk[3] | proc_183_data_PIPO_blk[3] | proc_183_start_FIFO_blk[3] | proc_183_TLF_FIFO_blk[3] | proc_183_input_sync_blk[3] | proc_183_output_sync_blk[3]);
    assign proc_183_data_FIFO_blk[4] = 1'b0;
    assign proc_183_data_PIPO_blk[4] = 1'b0;
    assign proc_183_start_FIFO_blk[4] = 1'b0;
    assign proc_183_TLF_FIFO_blk[4] = 1'b0;
    assign proc_183_input_sync_blk[4] = 1'b0;
    assign proc_183_output_sync_blk[4] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[4] = dl_detect_out ? proc_dep_vld_vec_183_reg[4] : (proc_183_data_FIFO_blk[4] | proc_183_data_PIPO_blk[4] | proc_183_start_FIFO_blk[4] | proc_183_TLF_FIFO_blk[4] | proc_183_input_sync_blk[4] | proc_183_output_sync_blk[4]);
    assign proc_183_data_FIFO_blk[5] = 1'b0;
    assign proc_183_data_PIPO_blk[5] = 1'b0;
    assign proc_183_start_FIFO_blk[5] = 1'b0;
    assign proc_183_TLF_FIFO_blk[5] = 1'b0;
    assign proc_183_input_sync_blk[5] = 1'b0;
    assign proc_183_output_sync_blk[5] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[5] = dl_detect_out ? proc_dep_vld_vec_183_reg[5] : (proc_183_data_FIFO_blk[5] | proc_183_data_PIPO_blk[5] | proc_183_start_FIFO_blk[5] | proc_183_TLF_FIFO_blk[5] | proc_183_input_sync_blk[5] | proc_183_output_sync_blk[5]);
    assign proc_183_data_FIFO_blk[6] = 1'b0;
    assign proc_183_data_PIPO_blk[6] = 1'b0;
    assign proc_183_start_FIFO_blk[6] = 1'b0;
    assign proc_183_TLF_FIFO_blk[6] = 1'b0;
    assign proc_183_input_sync_blk[6] = 1'b0;
    assign proc_183_output_sync_blk[6] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[6] = dl_detect_out ? proc_dep_vld_vec_183_reg[6] : (proc_183_data_FIFO_blk[6] | proc_183_data_PIPO_blk[6] | proc_183_start_FIFO_blk[6] | proc_183_TLF_FIFO_blk[6] | proc_183_input_sync_blk[6] | proc_183_output_sync_blk[6]);
    assign proc_183_data_FIFO_blk[7] = 1'b0;
    assign proc_183_data_PIPO_blk[7] = 1'b0;
    assign proc_183_start_FIFO_blk[7] = 1'b0;
    assign proc_183_TLF_FIFO_blk[7] = 1'b0;
    assign proc_183_input_sync_blk[7] = 1'b0;
    assign proc_183_output_sync_blk[7] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[7] = dl_detect_out ? proc_dep_vld_vec_183_reg[7] : (proc_183_data_FIFO_blk[7] | proc_183_data_PIPO_blk[7] | proc_183_start_FIFO_blk[7] | proc_183_TLF_FIFO_blk[7] | proc_183_input_sync_blk[7] | proc_183_output_sync_blk[7]);
    assign proc_183_data_FIFO_blk[8] = 1'b0;
    assign proc_183_data_PIPO_blk[8] = 1'b0;
    assign proc_183_start_FIFO_blk[8] = 1'b0;
    assign proc_183_TLF_FIFO_blk[8] = 1'b0;
    assign proc_183_input_sync_blk[8] = 1'b0;
    assign proc_183_output_sync_blk[8] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[8] = dl_detect_out ? proc_dep_vld_vec_183_reg[8] : (proc_183_data_FIFO_blk[8] | proc_183_data_PIPO_blk[8] | proc_183_start_FIFO_blk[8] | proc_183_TLF_FIFO_blk[8] | proc_183_input_sync_blk[8] | proc_183_output_sync_blk[8]);
    assign proc_183_data_FIFO_blk[9] = 1'b0;
    assign proc_183_data_PIPO_blk[9] = 1'b0;
    assign proc_183_start_FIFO_blk[9] = 1'b0;
    assign proc_183_TLF_FIFO_blk[9] = 1'b0;
    assign proc_183_input_sync_blk[9] = 1'b0;
    assign proc_183_output_sync_blk[9] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[9] = dl_detect_out ? proc_dep_vld_vec_183_reg[9] : (proc_183_data_FIFO_blk[9] | proc_183_data_PIPO_blk[9] | proc_183_start_FIFO_blk[9] | proc_183_TLF_FIFO_blk[9] | proc_183_input_sync_blk[9] | proc_183_output_sync_blk[9]);
    assign proc_183_data_FIFO_blk[10] = 1'b0;
    assign proc_183_data_PIPO_blk[10] = 1'b0;
    assign proc_183_start_FIFO_blk[10] = 1'b0;
    assign proc_183_TLF_FIFO_blk[10] = 1'b0;
    assign proc_183_input_sync_blk[10] = 1'b0;
    assign proc_183_output_sync_blk[10] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[10] = dl_detect_out ? proc_dep_vld_vec_183_reg[10] : (proc_183_data_FIFO_blk[10] | proc_183_data_PIPO_blk[10] | proc_183_start_FIFO_blk[10] | proc_183_TLF_FIFO_blk[10] | proc_183_input_sync_blk[10] | proc_183_output_sync_blk[10]);
    assign proc_183_data_FIFO_blk[11] = 1'b0;
    assign proc_183_data_PIPO_blk[11] = 1'b0;
    assign proc_183_start_FIFO_blk[11] = 1'b0;
    assign proc_183_TLF_FIFO_blk[11] = 1'b0;
    assign proc_183_input_sync_blk[11] = 1'b0;
    assign proc_183_output_sync_blk[11] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[11] = dl_detect_out ? proc_dep_vld_vec_183_reg[11] : (proc_183_data_FIFO_blk[11] | proc_183_data_PIPO_blk[11] | proc_183_start_FIFO_blk[11] | proc_183_TLF_FIFO_blk[11] | proc_183_input_sync_blk[11] | proc_183_output_sync_blk[11]);
    assign proc_183_data_FIFO_blk[12] = 1'b0;
    assign proc_183_data_PIPO_blk[12] = 1'b0;
    assign proc_183_start_FIFO_blk[12] = 1'b0;
    assign proc_183_TLF_FIFO_blk[12] = 1'b0;
    assign proc_183_input_sync_blk[12] = 1'b0;
    assign proc_183_output_sync_blk[12] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[12] = dl_detect_out ? proc_dep_vld_vec_183_reg[12] : (proc_183_data_FIFO_blk[12] | proc_183_data_PIPO_blk[12] | proc_183_start_FIFO_blk[12] | proc_183_TLF_FIFO_blk[12] | proc_183_input_sync_blk[12] | proc_183_output_sync_blk[12]);
    assign proc_183_data_FIFO_blk[13] = 1'b0;
    assign proc_183_data_PIPO_blk[13] = 1'b0;
    assign proc_183_start_FIFO_blk[13] = 1'b0;
    assign proc_183_TLF_FIFO_blk[13] = 1'b0;
    assign proc_183_input_sync_blk[13] = 1'b0;
    assign proc_183_output_sync_blk[13] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[13] = dl_detect_out ? proc_dep_vld_vec_183_reg[13] : (proc_183_data_FIFO_blk[13] | proc_183_data_PIPO_blk[13] | proc_183_start_FIFO_blk[13] | proc_183_TLF_FIFO_blk[13] | proc_183_input_sync_blk[13] | proc_183_output_sync_blk[13]);
    assign proc_183_data_FIFO_blk[14] = 1'b0;
    assign proc_183_data_PIPO_blk[14] = 1'b0;
    assign proc_183_start_FIFO_blk[14] = 1'b0;
    assign proc_183_TLF_FIFO_blk[14] = 1'b0;
    assign proc_183_input_sync_blk[14] = 1'b0;
    assign proc_183_output_sync_blk[14] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[14] = dl_detect_out ? proc_dep_vld_vec_183_reg[14] : (proc_183_data_FIFO_blk[14] | proc_183_data_PIPO_blk[14] | proc_183_start_FIFO_blk[14] | proc_183_TLF_FIFO_blk[14] | proc_183_input_sync_blk[14] | proc_183_output_sync_blk[14]);
    assign proc_183_data_FIFO_blk[15] = 1'b0;
    assign proc_183_data_PIPO_blk[15] = 1'b0;
    assign proc_183_start_FIFO_blk[15] = 1'b0;
    assign proc_183_TLF_FIFO_blk[15] = 1'b0;
    assign proc_183_input_sync_blk[15] = 1'b0;
    assign proc_183_output_sync_blk[15] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[15] = dl_detect_out ? proc_dep_vld_vec_183_reg[15] : (proc_183_data_FIFO_blk[15] | proc_183_data_PIPO_blk[15] | proc_183_start_FIFO_blk[15] | proc_183_TLF_FIFO_blk[15] | proc_183_input_sync_blk[15] | proc_183_output_sync_blk[15]);
    assign proc_183_data_FIFO_blk[16] = 1'b0;
    assign proc_183_data_PIPO_blk[16] = 1'b0;
    assign proc_183_start_FIFO_blk[16] = 1'b0;
    assign proc_183_TLF_FIFO_blk[16] = 1'b0;
    assign proc_183_input_sync_blk[16] = 1'b0;
    assign proc_183_output_sync_blk[16] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[16] = dl_detect_out ? proc_dep_vld_vec_183_reg[16] : (proc_183_data_FIFO_blk[16] | proc_183_data_PIPO_blk[16] | proc_183_start_FIFO_blk[16] | proc_183_TLF_FIFO_blk[16] | proc_183_input_sync_blk[16] | proc_183_output_sync_blk[16]);
    assign proc_183_data_FIFO_blk[17] = 1'b0;
    assign proc_183_data_PIPO_blk[17] = 1'b0;
    assign proc_183_start_FIFO_blk[17] = 1'b0;
    assign proc_183_TLF_FIFO_blk[17] = 1'b0;
    assign proc_183_input_sync_blk[17] = 1'b0;
    assign proc_183_output_sync_blk[17] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[17] = dl_detect_out ? proc_dep_vld_vec_183_reg[17] : (proc_183_data_FIFO_blk[17] | proc_183_data_PIPO_blk[17] | proc_183_start_FIFO_blk[17] | proc_183_TLF_FIFO_blk[17] | proc_183_input_sync_blk[17] | proc_183_output_sync_blk[17]);
    assign proc_183_data_FIFO_blk[18] = 1'b0;
    assign proc_183_data_PIPO_blk[18] = 1'b0;
    assign proc_183_start_FIFO_blk[18] = 1'b0;
    assign proc_183_TLF_FIFO_blk[18] = 1'b0;
    assign proc_183_input_sync_blk[18] = 1'b0;
    assign proc_183_output_sync_blk[18] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[18] = dl_detect_out ? proc_dep_vld_vec_183_reg[18] : (proc_183_data_FIFO_blk[18] | proc_183_data_PIPO_blk[18] | proc_183_start_FIFO_blk[18] | proc_183_TLF_FIFO_blk[18] | proc_183_input_sync_blk[18] | proc_183_output_sync_blk[18]);
    assign proc_183_data_FIFO_blk[19] = 1'b0;
    assign proc_183_data_PIPO_blk[19] = 1'b0;
    assign proc_183_start_FIFO_blk[19] = 1'b0;
    assign proc_183_TLF_FIFO_blk[19] = 1'b0;
    assign proc_183_input_sync_blk[19] = 1'b0;
    assign proc_183_output_sync_blk[19] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[19] = dl_detect_out ? proc_dep_vld_vec_183_reg[19] : (proc_183_data_FIFO_blk[19] | proc_183_data_PIPO_blk[19] | proc_183_start_FIFO_blk[19] | proc_183_TLF_FIFO_blk[19] | proc_183_input_sync_blk[19] | proc_183_output_sync_blk[19]);
    assign proc_183_data_FIFO_blk[20] = 1'b0;
    assign proc_183_data_PIPO_blk[20] = 1'b0;
    assign proc_183_start_FIFO_blk[20] = 1'b0;
    assign proc_183_TLF_FIFO_blk[20] = 1'b0;
    assign proc_183_input_sync_blk[20] = 1'b0;
    assign proc_183_output_sync_blk[20] = 1'b0 | (ap_done_reg_22 & grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_183[20] = dl_detect_out ? proc_dep_vld_vec_183_reg[20] : (proc_183_data_FIFO_blk[20] | proc_183_data_PIPO_blk[20] | proc_183_start_FIFO_blk[20] | proc_183_TLF_FIFO_blk[20] | proc_183_input_sync_blk[20] | proc_183_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_183_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_183_reg <= proc_dep_vld_vec_183;
        end
    end
    assign in_chan_dep_vld_vec_183[0] = dep_chan_vld_165_183;
    assign in_chan_dep_data_vec_183[243 : 0] = dep_chan_data_165_183;
    assign token_in_vec_183[0] = token_165_183;
    assign in_chan_dep_vld_vec_183[1] = dep_chan_vld_182_183;
    assign in_chan_dep_data_vec_183[487 : 244] = dep_chan_data_182_183;
    assign token_in_vec_183[1] = token_182_183;
    assign in_chan_dep_vld_vec_183[2] = dep_chan_vld_184_183;
    assign in_chan_dep_data_vec_183[731 : 488] = dep_chan_data_184_183;
    assign token_in_vec_183[2] = token_184_183;
    assign in_chan_dep_vld_vec_183[3] = dep_chan_vld_185_183;
    assign in_chan_dep_data_vec_183[975 : 732] = dep_chan_data_185_183;
    assign token_in_vec_183[3] = token_185_183;
    assign in_chan_dep_vld_vec_183[4] = dep_chan_vld_186_183;
    assign in_chan_dep_data_vec_183[1219 : 976] = dep_chan_data_186_183;
    assign token_in_vec_183[4] = token_186_183;
    assign in_chan_dep_vld_vec_183[5] = dep_chan_vld_187_183;
    assign in_chan_dep_data_vec_183[1463 : 1220] = dep_chan_data_187_183;
    assign token_in_vec_183[5] = token_187_183;
    assign in_chan_dep_vld_vec_183[6] = dep_chan_vld_188_183;
    assign in_chan_dep_data_vec_183[1707 : 1464] = dep_chan_data_188_183;
    assign token_in_vec_183[6] = token_188_183;
    assign in_chan_dep_vld_vec_183[7] = dep_chan_vld_189_183;
    assign in_chan_dep_data_vec_183[1951 : 1708] = dep_chan_data_189_183;
    assign token_in_vec_183[7] = token_189_183;
    assign in_chan_dep_vld_vec_183[8] = dep_chan_vld_190_183;
    assign in_chan_dep_data_vec_183[2195 : 1952] = dep_chan_data_190_183;
    assign token_in_vec_183[8] = token_190_183;
    assign in_chan_dep_vld_vec_183[9] = dep_chan_vld_191_183;
    assign in_chan_dep_data_vec_183[2439 : 2196] = dep_chan_data_191_183;
    assign token_in_vec_183[9] = token_191_183;
    assign in_chan_dep_vld_vec_183[10] = dep_chan_vld_192_183;
    assign in_chan_dep_data_vec_183[2683 : 2440] = dep_chan_data_192_183;
    assign token_in_vec_183[10] = token_192_183;
    assign in_chan_dep_vld_vec_183[11] = dep_chan_vld_193_183;
    assign in_chan_dep_data_vec_183[2927 : 2684] = dep_chan_data_193_183;
    assign token_in_vec_183[11] = token_193_183;
    assign in_chan_dep_vld_vec_183[12] = dep_chan_vld_194_183;
    assign in_chan_dep_data_vec_183[3171 : 2928] = dep_chan_data_194_183;
    assign token_in_vec_183[12] = token_194_183;
    assign in_chan_dep_vld_vec_183[13] = dep_chan_vld_195_183;
    assign in_chan_dep_data_vec_183[3415 : 3172] = dep_chan_data_195_183;
    assign token_in_vec_183[13] = token_195_183;
    assign in_chan_dep_vld_vec_183[14] = dep_chan_vld_196_183;
    assign in_chan_dep_data_vec_183[3659 : 3416] = dep_chan_data_196_183;
    assign token_in_vec_183[14] = token_196_183;
    assign in_chan_dep_vld_vec_183[15] = dep_chan_vld_197_183;
    assign in_chan_dep_data_vec_183[3903 : 3660] = dep_chan_data_197_183;
    assign token_in_vec_183[15] = token_197_183;
    assign in_chan_dep_vld_vec_183[16] = dep_chan_vld_198_183;
    assign in_chan_dep_data_vec_183[4147 : 3904] = dep_chan_data_198_183;
    assign token_in_vec_183[16] = token_198_183;
    assign in_chan_dep_vld_vec_183[17] = dep_chan_vld_199_183;
    assign in_chan_dep_data_vec_183[4391 : 4148] = dep_chan_data_199_183;
    assign token_in_vec_183[17] = token_199_183;
    assign in_chan_dep_vld_vec_183[18] = dep_chan_vld_200_183;
    assign in_chan_dep_data_vec_183[4635 : 4392] = dep_chan_data_200_183;
    assign token_in_vec_183[18] = token_200_183;
    assign in_chan_dep_vld_vec_183[19] = dep_chan_vld_201_183;
    assign in_chan_dep_data_vec_183[4879 : 4636] = dep_chan_data_201_183;
    assign token_in_vec_183[19] = token_201_183;
    assign in_chan_dep_vld_vec_183[20] = dep_chan_vld_243_183;
    assign in_chan_dep_data_vec_183[5123 : 4880] = dep_chan_data_243_183;
    assign token_in_vec_183[20] = token_243_183;
    assign dep_chan_vld_183_165 = out_chan_dep_vld_vec_183[0];
    assign dep_chan_data_183_165 = out_chan_dep_data_183;
    assign token_183_165 = token_out_vec_183[0];
    assign dep_chan_vld_183_182 = out_chan_dep_vld_vec_183[1];
    assign dep_chan_data_183_182 = out_chan_dep_data_183;
    assign token_183_182 = token_out_vec_183[1];
    assign dep_chan_vld_183_184 = out_chan_dep_vld_vec_183[2];
    assign dep_chan_data_183_184 = out_chan_dep_data_183;
    assign token_183_184 = token_out_vec_183[2];
    assign dep_chan_vld_183_185 = out_chan_dep_vld_vec_183[3];
    assign dep_chan_data_183_185 = out_chan_dep_data_183;
    assign token_183_185 = token_out_vec_183[3];
    assign dep_chan_vld_183_186 = out_chan_dep_vld_vec_183[4];
    assign dep_chan_data_183_186 = out_chan_dep_data_183;
    assign token_183_186 = token_out_vec_183[4];
    assign dep_chan_vld_183_187 = out_chan_dep_vld_vec_183[5];
    assign dep_chan_data_183_187 = out_chan_dep_data_183;
    assign token_183_187 = token_out_vec_183[5];
    assign dep_chan_vld_183_188 = out_chan_dep_vld_vec_183[6];
    assign dep_chan_data_183_188 = out_chan_dep_data_183;
    assign token_183_188 = token_out_vec_183[6];
    assign dep_chan_vld_183_189 = out_chan_dep_vld_vec_183[7];
    assign dep_chan_data_183_189 = out_chan_dep_data_183;
    assign token_183_189 = token_out_vec_183[7];
    assign dep_chan_vld_183_190 = out_chan_dep_vld_vec_183[8];
    assign dep_chan_data_183_190 = out_chan_dep_data_183;
    assign token_183_190 = token_out_vec_183[8];
    assign dep_chan_vld_183_191 = out_chan_dep_vld_vec_183[9];
    assign dep_chan_data_183_191 = out_chan_dep_data_183;
    assign token_183_191 = token_out_vec_183[9];
    assign dep_chan_vld_183_192 = out_chan_dep_vld_vec_183[10];
    assign dep_chan_data_183_192 = out_chan_dep_data_183;
    assign token_183_192 = token_out_vec_183[10];
    assign dep_chan_vld_183_193 = out_chan_dep_vld_vec_183[11];
    assign dep_chan_data_183_193 = out_chan_dep_data_183;
    assign token_183_193 = token_out_vec_183[11];
    assign dep_chan_vld_183_194 = out_chan_dep_vld_vec_183[12];
    assign dep_chan_data_183_194 = out_chan_dep_data_183;
    assign token_183_194 = token_out_vec_183[12];
    assign dep_chan_vld_183_195 = out_chan_dep_vld_vec_183[13];
    assign dep_chan_data_183_195 = out_chan_dep_data_183;
    assign token_183_195 = token_out_vec_183[13];
    assign dep_chan_vld_183_196 = out_chan_dep_vld_vec_183[14];
    assign dep_chan_data_183_196 = out_chan_dep_data_183;
    assign token_183_196 = token_out_vec_183[14];
    assign dep_chan_vld_183_197 = out_chan_dep_vld_vec_183[15];
    assign dep_chan_data_183_197 = out_chan_dep_data_183;
    assign token_183_197 = token_out_vec_183[15];
    assign dep_chan_vld_183_198 = out_chan_dep_vld_vec_183[16];
    assign dep_chan_data_183_198 = out_chan_dep_data_183;
    assign token_183_198 = token_out_vec_183[16];
    assign dep_chan_vld_183_199 = out_chan_dep_vld_vec_183[17];
    assign dep_chan_data_183_199 = out_chan_dep_data_183;
    assign token_183_199 = token_out_vec_183[17];
    assign dep_chan_vld_183_200 = out_chan_dep_vld_vec_183[18];
    assign dep_chan_data_183_200 = out_chan_dep_data_183;
    assign token_183_200 = token_out_vec_183[18];
    assign dep_chan_vld_183_201 = out_chan_dep_vld_vec_183[19];
    assign dep_chan_data_183_201 = out_chan_dep_data_183;
    assign token_183_201 = token_out_vec_183[19];
    assign dep_chan_vld_183_243 = out_chan_dep_vld_vec_183[20];
    assign dep_chan_data_183_243 = out_chan_dep_data_183;
    assign token_183_243 = token_out_vec_183[20];

    // Process: grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 184, 21, 21) top_hls_deadlock_detect_unit_184 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_184),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_184),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_184),
        .token_in_vec(token_in_vec_184),
        .dl_detect_in(dl_detect_out),
        .origin(origin[184]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_184),
        .out_chan_dep_data(out_chan_dep_data_184),
        .token_out_vec(token_out_vec_184),
        .dl_detect_out(dl_in_vec[184]));

    assign proc_184_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.fifo_A_PE_2_8_x151_blk_n);
    assign proc_184_data_PIPO_blk[0] = 1'b0;
    assign proc_184_start_FIFO_blk[0] = 1'b0;
    assign proc_184_TLF_FIFO_blk[0] = 1'b0;
    assign proc_184_input_sync_blk[0] = 1'b0;
    assign proc_184_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_184[0] = dl_detect_out ? proc_dep_vld_vec_184_reg[0] : (proc_184_data_FIFO_blk[0] | proc_184_data_PIPO_blk[0] | proc_184_start_FIFO_blk[0] | proc_184_TLF_FIFO_blk[0] | proc_184_input_sync_blk[0] | proc_184_output_sync_blk[0]);
    assign proc_184_data_FIFO_blk[1] = 1'b0;
    assign proc_184_data_PIPO_blk[1] = 1'b0;
    assign proc_184_start_FIFO_blk[1] = 1'b0;
    assign proc_184_TLF_FIFO_blk[1] = 1'b0;
    assign proc_184_input_sync_blk[1] = 1'b0;
    assign proc_184_output_sync_blk[1] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[1] = dl_detect_out ? proc_dep_vld_vec_184_reg[1] : (proc_184_data_FIFO_blk[1] | proc_184_data_PIPO_blk[1] | proc_184_start_FIFO_blk[1] | proc_184_TLF_FIFO_blk[1] | proc_184_input_sync_blk[1] | proc_184_output_sync_blk[1]);
    assign proc_184_data_FIFO_blk[2] = 1'b0;
    assign proc_184_data_PIPO_blk[2] = 1'b0;
    assign proc_184_start_FIFO_blk[2] = 1'b0;
    assign proc_184_TLF_FIFO_blk[2] = 1'b0;
    assign proc_184_input_sync_blk[2] = 1'b0;
    assign proc_184_output_sync_blk[2] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[2] = dl_detect_out ? proc_dep_vld_vec_184_reg[2] : (proc_184_data_FIFO_blk[2] | proc_184_data_PIPO_blk[2] | proc_184_start_FIFO_blk[2] | proc_184_TLF_FIFO_blk[2] | proc_184_input_sync_blk[2] | proc_184_output_sync_blk[2]);
    assign proc_184_data_FIFO_blk[3] = 1'b0;
    assign proc_184_data_PIPO_blk[3] = 1'b0;
    assign proc_184_start_FIFO_blk[3] = 1'b0;
    assign proc_184_TLF_FIFO_blk[3] = 1'b0;
    assign proc_184_input_sync_blk[3] = 1'b0;
    assign proc_184_output_sync_blk[3] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[3] = dl_detect_out ? proc_dep_vld_vec_184_reg[3] : (proc_184_data_FIFO_blk[3] | proc_184_data_PIPO_blk[3] | proc_184_start_FIFO_blk[3] | proc_184_TLF_FIFO_blk[3] | proc_184_input_sync_blk[3] | proc_184_output_sync_blk[3]);
    assign proc_184_data_FIFO_blk[4] = 1'b0;
    assign proc_184_data_PIPO_blk[4] = 1'b0;
    assign proc_184_start_FIFO_blk[4] = 1'b0;
    assign proc_184_TLF_FIFO_blk[4] = 1'b0;
    assign proc_184_input_sync_blk[4] = 1'b0;
    assign proc_184_output_sync_blk[4] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[4] = dl_detect_out ? proc_dep_vld_vec_184_reg[4] : (proc_184_data_FIFO_blk[4] | proc_184_data_PIPO_blk[4] | proc_184_start_FIFO_blk[4] | proc_184_TLF_FIFO_blk[4] | proc_184_input_sync_blk[4] | proc_184_output_sync_blk[4]);
    assign proc_184_data_FIFO_blk[5] = 1'b0;
    assign proc_184_data_PIPO_blk[5] = 1'b0;
    assign proc_184_start_FIFO_blk[5] = 1'b0;
    assign proc_184_TLF_FIFO_blk[5] = 1'b0;
    assign proc_184_input_sync_blk[5] = 1'b0;
    assign proc_184_output_sync_blk[5] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[5] = dl_detect_out ? proc_dep_vld_vec_184_reg[5] : (proc_184_data_FIFO_blk[5] | proc_184_data_PIPO_blk[5] | proc_184_start_FIFO_blk[5] | proc_184_TLF_FIFO_blk[5] | proc_184_input_sync_blk[5] | proc_184_output_sync_blk[5]);
    assign proc_184_data_FIFO_blk[6] = 1'b0;
    assign proc_184_data_PIPO_blk[6] = 1'b0;
    assign proc_184_start_FIFO_blk[6] = 1'b0;
    assign proc_184_TLF_FIFO_blk[6] = 1'b0;
    assign proc_184_input_sync_blk[6] = 1'b0;
    assign proc_184_output_sync_blk[6] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[6] = dl_detect_out ? proc_dep_vld_vec_184_reg[6] : (proc_184_data_FIFO_blk[6] | proc_184_data_PIPO_blk[6] | proc_184_start_FIFO_blk[6] | proc_184_TLF_FIFO_blk[6] | proc_184_input_sync_blk[6] | proc_184_output_sync_blk[6]);
    assign proc_184_data_FIFO_blk[7] = 1'b0;
    assign proc_184_data_PIPO_blk[7] = 1'b0;
    assign proc_184_start_FIFO_blk[7] = 1'b0;
    assign proc_184_TLF_FIFO_blk[7] = 1'b0;
    assign proc_184_input_sync_blk[7] = 1'b0;
    assign proc_184_output_sync_blk[7] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[7] = dl_detect_out ? proc_dep_vld_vec_184_reg[7] : (proc_184_data_FIFO_blk[7] | proc_184_data_PIPO_blk[7] | proc_184_start_FIFO_blk[7] | proc_184_TLF_FIFO_blk[7] | proc_184_input_sync_blk[7] | proc_184_output_sync_blk[7]);
    assign proc_184_data_FIFO_blk[8] = 1'b0;
    assign proc_184_data_PIPO_blk[8] = 1'b0;
    assign proc_184_start_FIFO_blk[8] = 1'b0;
    assign proc_184_TLF_FIFO_blk[8] = 1'b0;
    assign proc_184_input_sync_blk[8] = 1'b0;
    assign proc_184_output_sync_blk[8] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[8] = dl_detect_out ? proc_dep_vld_vec_184_reg[8] : (proc_184_data_FIFO_blk[8] | proc_184_data_PIPO_blk[8] | proc_184_start_FIFO_blk[8] | proc_184_TLF_FIFO_blk[8] | proc_184_input_sync_blk[8] | proc_184_output_sync_blk[8]);
    assign proc_184_data_FIFO_blk[9] = 1'b0;
    assign proc_184_data_PIPO_blk[9] = 1'b0;
    assign proc_184_start_FIFO_blk[9] = 1'b0;
    assign proc_184_TLF_FIFO_blk[9] = 1'b0;
    assign proc_184_input_sync_blk[9] = 1'b0;
    assign proc_184_output_sync_blk[9] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[9] = dl_detect_out ? proc_dep_vld_vec_184_reg[9] : (proc_184_data_FIFO_blk[9] | proc_184_data_PIPO_blk[9] | proc_184_start_FIFO_blk[9] | proc_184_TLF_FIFO_blk[9] | proc_184_input_sync_blk[9] | proc_184_output_sync_blk[9]);
    assign proc_184_data_FIFO_blk[10] = 1'b0;
    assign proc_184_data_PIPO_blk[10] = 1'b0;
    assign proc_184_start_FIFO_blk[10] = 1'b0;
    assign proc_184_TLF_FIFO_blk[10] = 1'b0;
    assign proc_184_input_sync_blk[10] = 1'b0;
    assign proc_184_output_sync_blk[10] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[10] = dl_detect_out ? proc_dep_vld_vec_184_reg[10] : (proc_184_data_FIFO_blk[10] | proc_184_data_PIPO_blk[10] | proc_184_start_FIFO_blk[10] | proc_184_TLF_FIFO_blk[10] | proc_184_input_sync_blk[10] | proc_184_output_sync_blk[10]);
    assign proc_184_data_FIFO_blk[11] = 1'b0;
    assign proc_184_data_PIPO_blk[11] = 1'b0;
    assign proc_184_start_FIFO_blk[11] = 1'b0;
    assign proc_184_TLF_FIFO_blk[11] = 1'b0;
    assign proc_184_input_sync_blk[11] = 1'b0;
    assign proc_184_output_sync_blk[11] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[11] = dl_detect_out ? proc_dep_vld_vec_184_reg[11] : (proc_184_data_FIFO_blk[11] | proc_184_data_PIPO_blk[11] | proc_184_start_FIFO_blk[11] | proc_184_TLF_FIFO_blk[11] | proc_184_input_sync_blk[11] | proc_184_output_sync_blk[11]);
    assign proc_184_data_FIFO_blk[12] = 1'b0;
    assign proc_184_data_PIPO_blk[12] = 1'b0;
    assign proc_184_start_FIFO_blk[12] = 1'b0;
    assign proc_184_TLF_FIFO_blk[12] = 1'b0;
    assign proc_184_input_sync_blk[12] = 1'b0;
    assign proc_184_output_sync_blk[12] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[12] = dl_detect_out ? proc_dep_vld_vec_184_reg[12] : (proc_184_data_FIFO_blk[12] | proc_184_data_PIPO_blk[12] | proc_184_start_FIFO_blk[12] | proc_184_TLF_FIFO_blk[12] | proc_184_input_sync_blk[12] | proc_184_output_sync_blk[12]);
    assign proc_184_data_FIFO_blk[13] = 1'b0;
    assign proc_184_data_PIPO_blk[13] = 1'b0;
    assign proc_184_start_FIFO_blk[13] = 1'b0;
    assign proc_184_TLF_FIFO_blk[13] = 1'b0;
    assign proc_184_input_sync_blk[13] = 1'b0;
    assign proc_184_output_sync_blk[13] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[13] = dl_detect_out ? proc_dep_vld_vec_184_reg[13] : (proc_184_data_FIFO_blk[13] | proc_184_data_PIPO_blk[13] | proc_184_start_FIFO_blk[13] | proc_184_TLF_FIFO_blk[13] | proc_184_input_sync_blk[13] | proc_184_output_sync_blk[13]);
    assign proc_184_data_FIFO_blk[14] = 1'b0;
    assign proc_184_data_PIPO_blk[14] = 1'b0;
    assign proc_184_start_FIFO_blk[14] = 1'b0;
    assign proc_184_TLF_FIFO_blk[14] = 1'b0;
    assign proc_184_input_sync_blk[14] = 1'b0;
    assign proc_184_output_sync_blk[14] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[14] = dl_detect_out ? proc_dep_vld_vec_184_reg[14] : (proc_184_data_FIFO_blk[14] | proc_184_data_PIPO_blk[14] | proc_184_start_FIFO_blk[14] | proc_184_TLF_FIFO_blk[14] | proc_184_input_sync_blk[14] | proc_184_output_sync_blk[14]);
    assign proc_184_data_FIFO_blk[15] = 1'b0;
    assign proc_184_data_PIPO_blk[15] = 1'b0;
    assign proc_184_start_FIFO_blk[15] = 1'b0;
    assign proc_184_TLF_FIFO_blk[15] = 1'b0;
    assign proc_184_input_sync_blk[15] = 1'b0;
    assign proc_184_output_sync_blk[15] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[15] = dl_detect_out ? proc_dep_vld_vec_184_reg[15] : (proc_184_data_FIFO_blk[15] | proc_184_data_PIPO_blk[15] | proc_184_start_FIFO_blk[15] | proc_184_TLF_FIFO_blk[15] | proc_184_input_sync_blk[15] | proc_184_output_sync_blk[15]);
    assign proc_184_data_FIFO_blk[16] = 1'b0;
    assign proc_184_data_PIPO_blk[16] = 1'b0;
    assign proc_184_start_FIFO_blk[16] = 1'b0;
    assign proc_184_TLF_FIFO_blk[16] = 1'b0;
    assign proc_184_input_sync_blk[16] = 1'b0;
    assign proc_184_output_sync_blk[16] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[16] = dl_detect_out ? proc_dep_vld_vec_184_reg[16] : (proc_184_data_FIFO_blk[16] | proc_184_data_PIPO_blk[16] | proc_184_start_FIFO_blk[16] | proc_184_TLF_FIFO_blk[16] | proc_184_input_sync_blk[16] | proc_184_output_sync_blk[16]);
    assign proc_184_data_FIFO_blk[17] = 1'b0;
    assign proc_184_data_PIPO_blk[17] = 1'b0;
    assign proc_184_start_FIFO_blk[17] = 1'b0;
    assign proc_184_TLF_FIFO_blk[17] = 1'b0;
    assign proc_184_input_sync_blk[17] = 1'b0;
    assign proc_184_output_sync_blk[17] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[17] = dl_detect_out ? proc_dep_vld_vec_184_reg[17] : (proc_184_data_FIFO_blk[17] | proc_184_data_PIPO_blk[17] | proc_184_start_FIFO_blk[17] | proc_184_TLF_FIFO_blk[17] | proc_184_input_sync_blk[17] | proc_184_output_sync_blk[17]);
    assign proc_184_data_FIFO_blk[18] = 1'b0;
    assign proc_184_data_PIPO_blk[18] = 1'b0;
    assign proc_184_start_FIFO_blk[18] = 1'b0;
    assign proc_184_TLF_FIFO_blk[18] = 1'b0;
    assign proc_184_input_sync_blk[18] = 1'b0;
    assign proc_184_output_sync_blk[18] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[18] = dl_detect_out ? proc_dep_vld_vec_184_reg[18] : (proc_184_data_FIFO_blk[18] | proc_184_data_PIPO_blk[18] | proc_184_start_FIFO_blk[18] | proc_184_TLF_FIFO_blk[18] | proc_184_input_sync_blk[18] | proc_184_output_sync_blk[18]);
    assign proc_184_data_FIFO_blk[19] = 1'b0;
    assign proc_184_data_PIPO_blk[19] = 1'b0;
    assign proc_184_start_FIFO_blk[19] = 1'b0;
    assign proc_184_TLF_FIFO_blk[19] = 1'b0;
    assign proc_184_input_sync_blk[19] = 1'b0;
    assign proc_184_output_sync_blk[19] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[19] = dl_detect_out ? proc_dep_vld_vec_184_reg[19] : (proc_184_data_FIFO_blk[19] | proc_184_data_PIPO_blk[19] | proc_184_start_FIFO_blk[19] | proc_184_TLF_FIFO_blk[19] | proc_184_input_sync_blk[19] | proc_184_output_sync_blk[19]);
    assign proc_184_data_FIFO_blk[20] = 1'b0;
    assign proc_184_data_PIPO_blk[20] = 1'b0;
    assign proc_184_start_FIFO_blk[20] = 1'b0;
    assign proc_184_TLF_FIFO_blk[20] = 1'b0;
    assign proc_184_input_sync_blk[20] = 1'b0;
    assign proc_184_output_sync_blk[20] = 1'b0 | (ap_done_reg_23 & grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_184[20] = dl_detect_out ? proc_dep_vld_vec_184_reg[20] : (proc_184_data_FIFO_blk[20] | proc_184_data_PIPO_blk[20] | proc_184_start_FIFO_blk[20] | proc_184_TLF_FIFO_blk[20] | proc_184_input_sync_blk[20] | proc_184_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_184_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_184_reg <= proc_dep_vld_vec_184;
        end
    end
    assign in_chan_dep_vld_vec_184[0] = dep_chan_vld_173_184;
    assign in_chan_dep_data_vec_184[243 : 0] = dep_chan_data_173_184;
    assign token_in_vec_184[0] = token_173_184;
    assign in_chan_dep_vld_vec_184[1] = dep_chan_vld_182_184;
    assign in_chan_dep_data_vec_184[487 : 244] = dep_chan_data_182_184;
    assign token_in_vec_184[1] = token_182_184;
    assign in_chan_dep_vld_vec_184[2] = dep_chan_vld_183_184;
    assign in_chan_dep_data_vec_184[731 : 488] = dep_chan_data_183_184;
    assign token_in_vec_184[2] = token_183_184;
    assign in_chan_dep_vld_vec_184[3] = dep_chan_vld_185_184;
    assign in_chan_dep_data_vec_184[975 : 732] = dep_chan_data_185_184;
    assign token_in_vec_184[3] = token_185_184;
    assign in_chan_dep_vld_vec_184[4] = dep_chan_vld_186_184;
    assign in_chan_dep_data_vec_184[1219 : 976] = dep_chan_data_186_184;
    assign token_in_vec_184[4] = token_186_184;
    assign in_chan_dep_vld_vec_184[5] = dep_chan_vld_187_184;
    assign in_chan_dep_data_vec_184[1463 : 1220] = dep_chan_data_187_184;
    assign token_in_vec_184[5] = token_187_184;
    assign in_chan_dep_vld_vec_184[6] = dep_chan_vld_188_184;
    assign in_chan_dep_data_vec_184[1707 : 1464] = dep_chan_data_188_184;
    assign token_in_vec_184[6] = token_188_184;
    assign in_chan_dep_vld_vec_184[7] = dep_chan_vld_189_184;
    assign in_chan_dep_data_vec_184[1951 : 1708] = dep_chan_data_189_184;
    assign token_in_vec_184[7] = token_189_184;
    assign in_chan_dep_vld_vec_184[8] = dep_chan_vld_190_184;
    assign in_chan_dep_data_vec_184[2195 : 1952] = dep_chan_data_190_184;
    assign token_in_vec_184[8] = token_190_184;
    assign in_chan_dep_vld_vec_184[9] = dep_chan_vld_191_184;
    assign in_chan_dep_data_vec_184[2439 : 2196] = dep_chan_data_191_184;
    assign token_in_vec_184[9] = token_191_184;
    assign in_chan_dep_vld_vec_184[10] = dep_chan_vld_192_184;
    assign in_chan_dep_data_vec_184[2683 : 2440] = dep_chan_data_192_184;
    assign token_in_vec_184[10] = token_192_184;
    assign in_chan_dep_vld_vec_184[11] = dep_chan_vld_193_184;
    assign in_chan_dep_data_vec_184[2927 : 2684] = dep_chan_data_193_184;
    assign token_in_vec_184[11] = token_193_184;
    assign in_chan_dep_vld_vec_184[12] = dep_chan_vld_194_184;
    assign in_chan_dep_data_vec_184[3171 : 2928] = dep_chan_data_194_184;
    assign token_in_vec_184[12] = token_194_184;
    assign in_chan_dep_vld_vec_184[13] = dep_chan_vld_195_184;
    assign in_chan_dep_data_vec_184[3415 : 3172] = dep_chan_data_195_184;
    assign token_in_vec_184[13] = token_195_184;
    assign in_chan_dep_vld_vec_184[14] = dep_chan_vld_196_184;
    assign in_chan_dep_data_vec_184[3659 : 3416] = dep_chan_data_196_184;
    assign token_in_vec_184[14] = token_196_184;
    assign in_chan_dep_vld_vec_184[15] = dep_chan_vld_197_184;
    assign in_chan_dep_data_vec_184[3903 : 3660] = dep_chan_data_197_184;
    assign token_in_vec_184[15] = token_197_184;
    assign in_chan_dep_vld_vec_184[16] = dep_chan_vld_198_184;
    assign in_chan_dep_data_vec_184[4147 : 3904] = dep_chan_data_198_184;
    assign token_in_vec_184[16] = token_198_184;
    assign in_chan_dep_vld_vec_184[17] = dep_chan_vld_199_184;
    assign in_chan_dep_data_vec_184[4391 : 4148] = dep_chan_data_199_184;
    assign token_in_vec_184[17] = token_199_184;
    assign in_chan_dep_vld_vec_184[18] = dep_chan_vld_200_184;
    assign in_chan_dep_data_vec_184[4635 : 4392] = dep_chan_data_200_184;
    assign token_in_vec_184[18] = token_200_184;
    assign in_chan_dep_vld_vec_184[19] = dep_chan_vld_201_184;
    assign in_chan_dep_data_vec_184[4879 : 4636] = dep_chan_data_201_184;
    assign token_in_vec_184[19] = token_201_184;
    assign in_chan_dep_vld_vec_184[20] = dep_chan_vld_243_184;
    assign in_chan_dep_data_vec_184[5123 : 4880] = dep_chan_data_243_184;
    assign token_in_vec_184[20] = token_243_184;
    assign dep_chan_vld_184_173 = out_chan_dep_vld_vec_184[0];
    assign dep_chan_data_184_173 = out_chan_dep_data_184;
    assign token_184_173 = token_out_vec_184[0];
    assign dep_chan_vld_184_182 = out_chan_dep_vld_vec_184[1];
    assign dep_chan_data_184_182 = out_chan_dep_data_184;
    assign token_184_182 = token_out_vec_184[1];
    assign dep_chan_vld_184_183 = out_chan_dep_vld_vec_184[2];
    assign dep_chan_data_184_183 = out_chan_dep_data_184;
    assign token_184_183 = token_out_vec_184[2];
    assign dep_chan_vld_184_185 = out_chan_dep_vld_vec_184[3];
    assign dep_chan_data_184_185 = out_chan_dep_data_184;
    assign token_184_185 = token_out_vec_184[3];
    assign dep_chan_vld_184_186 = out_chan_dep_vld_vec_184[4];
    assign dep_chan_data_184_186 = out_chan_dep_data_184;
    assign token_184_186 = token_out_vec_184[4];
    assign dep_chan_vld_184_187 = out_chan_dep_vld_vec_184[5];
    assign dep_chan_data_184_187 = out_chan_dep_data_184;
    assign token_184_187 = token_out_vec_184[5];
    assign dep_chan_vld_184_188 = out_chan_dep_vld_vec_184[6];
    assign dep_chan_data_184_188 = out_chan_dep_data_184;
    assign token_184_188 = token_out_vec_184[6];
    assign dep_chan_vld_184_189 = out_chan_dep_vld_vec_184[7];
    assign dep_chan_data_184_189 = out_chan_dep_data_184;
    assign token_184_189 = token_out_vec_184[7];
    assign dep_chan_vld_184_190 = out_chan_dep_vld_vec_184[8];
    assign dep_chan_data_184_190 = out_chan_dep_data_184;
    assign token_184_190 = token_out_vec_184[8];
    assign dep_chan_vld_184_191 = out_chan_dep_vld_vec_184[9];
    assign dep_chan_data_184_191 = out_chan_dep_data_184;
    assign token_184_191 = token_out_vec_184[9];
    assign dep_chan_vld_184_192 = out_chan_dep_vld_vec_184[10];
    assign dep_chan_data_184_192 = out_chan_dep_data_184;
    assign token_184_192 = token_out_vec_184[10];
    assign dep_chan_vld_184_193 = out_chan_dep_vld_vec_184[11];
    assign dep_chan_data_184_193 = out_chan_dep_data_184;
    assign token_184_193 = token_out_vec_184[11];
    assign dep_chan_vld_184_194 = out_chan_dep_vld_vec_184[12];
    assign dep_chan_data_184_194 = out_chan_dep_data_184;
    assign token_184_194 = token_out_vec_184[12];
    assign dep_chan_vld_184_195 = out_chan_dep_vld_vec_184[13];
    assign dep_chan_data_184_195 = out_chan_dep_data_184;
    assign token_184_195 = token_out_vec_184[13];
    assign dep_chan_vld_184_196 = out_chan_dep_vld_vec_184[14];
    assign dep_chan_data_184_196 = out_chan_dep_data_184;
    assign token_184_196 = token_out_vec_184[14];
    assign dep_chan_vld_184_197 = out_chan_dep_vld_vec_184[15];
    assign dep_chan_data_184_197 = out_chan_dep_data_184;
    assign token_184_197 = token_out_vec_184[15];
    assign dep_chan_vld_184_198 = out_chan_dep_vld_vec_184[16];
    assign dep_chan_data_184_198 = out_chan_dep_data_184;
    assign token_184_198 = token_out_vec_184[16];
    assign dep_chan_vld_184_199 = out_chan_dep_vld_vec_184[17];
    assign dep_chan_data_184_199 = out_chan_dep_data_184;
    assign token_184_199 = token_out_vec_184[17];
    assign dep_chan_vld_184_200 = out_chan_dep_vld_vec_184[18];
    assign dep_chan_data_184_200 = out_chan_dep_data_184;
    assign token_184_200 = token_out_vec_184[18];
    assign dep_chan_vld_184_201 = out_chan_dep_vld_vec_184[19];
    assign dep_chan_data_184_201 = out_chan_dep_data_184;
    assign token_184_201 = token_out_vec_184[19];
    assign dep_chan_vld_184_243 = out_chan_dep_vld_vec_184[20];
    assign dep_chan_data_184_243 = out_chan_dep_data_184;
    assign token_184_243 = token_out_vec_184[20];

    // Process: grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0
    top_hls_deadlock_detect_unit #(244, 185, 21, 21) top_hls_deadlock_detect_unit_185 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_185),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_185),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_185),
        .token_in_vec(token_in_vec_185),
        .dl_detect_in(dl_detect_out),
        .origin(origin[185]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_185),
        .out_chan_dep_data(out_chan_dep_data_185),
        .token_out_vec(token_out_vec_185),
        .dl_detect_out(dl_in_vec[185]));

    assign proc_185_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.fifo_A_PE_3_8_x160_blk_n);
    assign proc_185_data_PIPO_blk[0] = 1'b0;
    assign proc_185_start_FIFO_blk[0] = 1'b0;
    assign proc_185_TLF_FIFO_blk[0] = 1'b0;
    assign proc_185_input_sync_blk[0] = 1'b0;
    assign proc_185_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_185[0] = dl_detect_out ? proc_dep_vld_vec_185_reg[0] : (proc_185_data_FIFO_blk[0] | proc_185_data_PIPO_blk[0] | proc_185_start_FIFO_blk[0] | proc_185_TLF_FIFO_blk[0] | proc_185_input_sync_blk[0] | proc_185_output_sync_blk[0]);
    assign proc_185_data_FIFO_blk[1] = 1'b0;
    assign proc_185_data_PIPO_blk[1] = 1'b0;
    assign proc_185_start_FIFO_blk[1] = 1'b0;
    assign proc_185_TLF_FIFO_blk[1] = 1'b0;
    assign proc_185_input_sync_blk[1] = 1'b0;
    assign proc_185_output_sync_blk[1] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[1] = dl_detect_out ? proc_dep_vld_vec_185_reg[1] : (proc_185_data_FIFO_blk[1] | proc_185_data_PIPO_blk[1] | proc_185_start_FIFO_blk[1] | proc_185_TLF_FIFO_blk[1] | proc_185_input_sync_blk[1] | proc_185_output_sync_blk[1]);
    assign proc_185_data_FIFO_blk[2] = 1'b0;
    assign proc_185_data_PIPO_blk[2] = 1'b0;
    assign proc_185_start_FIFO_blk[2] = 1'b0;
    assign proc_185_TLF_FIFO_blk[2] = 1'b0;
    assign proc_185_input_sync_blk[2] = 1'b0;
    assign proc_185_output_sync_blk[2] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[2] = dl_detect_out ? proc_dep_vld_vec_185_reg[2] : (proc_185_data_FIFO_blk[2] | proc_185_data_PIPO_blk[2] | proc_185_start_FIFO_blk[2] | proc_185_TLF_FIFO_blk[2] | proc_185_input_sync_blk[2] | proc_185_output_sync_blk[2]);
    assign proc_185_data_FIFO_blk[3] = 1'b0;
    assign proc_185_data_PIPO_blk[3] = 1'b0;
    assign proc_185_start_FIFO_blk[3] = 1'b0;
    assign proc_185_TLF_FIFO_blk[3] = 1'b0;
    assign proc_185_input_sync_blk[3] = 1'b0;
    assign proc_185_output_sync_blk[3] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[3] = dl_detect_out ? proc_dep_vld_vec_185_reg[3] : (proc_185_data_FIFO_blk[3] | proc_185_data_PIPO_blk[3] | proc_185_start_FIFO_blk[3] | proc_185_TLF_FIFO_blk[3] | proc_185_input_sync_blk[3] | proc_185_output_sync_blk[3]);
    assign proc_185_data_FIFO_blk[4] = 1'b0;
    assign proc_185_data_PIPO_blk[4] = 1'b0;
    assign proc_185_start_FIFO_blk[4] = 1'b0;
    assign proc_185_TLF_FIFO_blk[4] = 1'b0;
    assign proc_185_input_sync_blk[4] = 1'b0;
    assign proc_185_output_sync_blk[4] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[4] = dl_detect_out ? proc_dep_vld_vec_185_reg[4] : (proc_185_data_FIFO_blk[4] | proc_185_data_PIPO_blk[4] | proc_185_start_FIFO_blk[4] | proc_185_TLF_FIFO_blk[4] | proc_185_input_sync_blk[4] | proc_185_output_sync_blk[4]);
    assign proc_185_data_FIFO_blk[5] = 1'b0;
    assign proc_185_data_PIPO_blk[5] = 1'b0;
    assign proc_185_start_FIFO_blk[5] = 1'b0;
    assign proc_185_TLF_FIFO_blk[5] = 1'b0;
    assign proc_185_input_sync_blk[5] = 1'b0;
    assign proc_185_output_sync_blk[5] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[5] = dl_detect_out ? proc_dep_vld_vec_185_reg[5] : (proc_185_data_FIFO_blk[5] | proc_185_data_PIPO_blk[5] | proc_185_start_FIFO_blk[5] | proc_185_TLF_FIFO_blk[5] | proc_185_input_sync_blk[5] | proc_185_output_sync_blk[5]);
    assign proc_185_data_FIFO_blk[6] = 1'b0;
    assign proc_185_data_PIPO_blk[6] = 1'b0;
    assign proc_185_start_FIFO_blk[6] = 1'b0;
    assign proc_185_TLF_FIFO_blk[6] = 1'b0;
    assign proc_185_input_sync_blk[6] = 1'b0;
    assign proc_185_output_sync_blk[6] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[6] = dl_detect_out ? proc_dep_vld_vec_185_reg[6] : (proc_185_data_FIFO_blk[6] | proc_185_data_PIPO_blk[6] | proc_185_start_FIFO_blk[6] | proc_185_TLF_FIFO_blk[6] | proc_185_input_sync_blk[6] | proc_185_output_sync_blk[6]);
    assign proc_185_data_FIFO_blk[7] = 1'b0;
    assign proc_185_data_PIPO_blk[7] = 1'b0;
    assign proc_185_start_FIFO_blk[7] = 1'b0;
    assign proc_185_TLF_FIFO_blk[7] = 1'b0;
    assign proc_185_input_sync_blk[7] = 1'b0;
    assign proc_185_output_sync_blk[7] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[7] = dl_detect_out ? proc_dep_vld_vec_185_reg[7] : (proc_185_data_FIFO_blk[7] | proc_185_data_PIPO_blk[7] | proc_185_start_FIFO_blk[7] | proc_185_TLF_FIFO_blk[7] | proc_185_input_sync_blk[7] | proc_185_output_sync_blk[7]);
    assign proc_185_data_FIFO_blk[8] = 1'b0;
    assign proc_185_data_PIPO_blk[8] = 1'b0;
    assign proc_185_start_FIFO_blk[8] = 1'b0;
    assign proc_185_TLF_FIFO_blk[8] = 1'b0;
    assign proc_185_input_sync_blk[8] = 1'b0;
    assign proc_185_output_sync_blk[8] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[8] = dl_detect_out ? proc_dep_vld_vec_185_reg[8] : (proc_185_data_FIFO_blk[8] | proc_185_data_PIPO_blk[8] | proc_185_start_FIFO_blk[8] | proc_185_TLF_FIFO_blk[8] | proc_185_input_sync_blk[8] | proc_185_output_sync_blk[8]);
    assign proc_185_data_FIFO_blk[9] = 1'b0;
    assign proc_185_data_PIPO_blk[9] = 1'b0;
    assign proc_185_start_FIFO_blk[9] = 1'b0;
    assign proc_185_TLF_FIFO_blk[9] = 1'b0;
    assign proc_185_input_sync_blk[9] = 1'b0;
    assign proc_185_output_sync_blk[9] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[9] = dl_detect_out ? proc_dep_vld_vec_185_reg[9] : (proc_185_data_FIFO_blk[9] | proc_185_data_PIPO_blk[9] | proc_185_start_FIFO_blk[9] | proc_185_TLF_FIFO_blk[9] | proc_185_input_sync_blk[9] | proc_185_output_sync_blk[9]);
    assign proc_185_data_FIFO_blk[10] = 1'b0;
    assign proc_185_data_PIPO_blk[10] = 1'b0;
    assign proc_185_start_FIFO_blk[10] = 1'b0;
    assign proc_185_TLF_FIFO_blk[10] = 1'b0;
    assign proc_185_input_sync_blk[10] = 1'b0;
    assign proc_185_output_sync_blk[10] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[10] = dl_detect_out ? proc_dep_vld_vec_185_reg[10] : (proc_185_data_FIFO_blk[10] | proc_185_data_PIPO_blk[10] | proc_185_start_FIFO_blk[10] | proc_185_TLF_FIFO_blk[10] | proc_185_input_sync_blk[10] | proc_185_output_sync_blk[10]);
    assign proc_185_data_FIFO_blk[11] = 1'b0;
    assign proc_185_data_PIPO_blk[11] = 1'b0;
    assign proc_185_start_FIFO_blk[11] = 1'b0;
    assign proc_185_TLF_FIFO_blk[11] = 1'b0;
    assign proc_185_input_sync_blk[11] = 1'b0;
    assign proc_185_output_sync_blk[11] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[11] = dl_detect_out ? proc_dep_vld_vec_185_reg[11] : (proc_185_data_FIFO_blk[11] | proc_185_data_PIPO_blk[11] | proc_185_start_FIFO_blk[11] | proc_185_TLF_FIFO_blk[11] | proc_185_input_sync_blk[11] | proc_185_output_sync_blk[11]);
    assign proc_185_data_FIFO_blk[12] = 1'b0;
    assign proc_185_data_PIPO_blk[12] = 1'b0;
    assign proc_185_start_FIFO_blk[12] = 1'b0;
    assign proc_185_TLF_FIFO_blk[12] = 1'b0;
    assign proc_185_input_sync_blk[12] = 1'b0;
    assign proc_185_output_sync_blk[12] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[12] = dl_detect_out ? proc_dep_vld_vec_185_reg[12] : (proc_185_data_FIFO_blk[12] | proc_185_data_PIPO_blk[12] | proc_185_start_FIFO_blk[12] | proc_185_TLF_FIFO_blk[12] | proc_185_input_sync_blk[12] | proc_185_output_sync_blk[12]);
    assign proc_185_data_FIFO_blk[13] = 1'b0;
    assign proc_185_data_PIPO_blk[13] = 1'b0;
    assign proc_185_start_FIFO_blk[13] = 1'b0;
    assign proc_185_TLF_FIFO_blk[13] = 1'b0;
    assign proc_185_input_sync_blk[13] = 1'b0;
    assign proc_185_output_sync_blk[13] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[13] = dl_detect_out ? proc_dep_vld_vec_185_reg[13] : (proc_185_data_FIFO_blk[13] | proc_185_data_PIPO_blk[13] | proc_185_start_FIFO_blk[13] | proc_185_TLF_FIFO_blk[13] | proc_185_input_sync_blk[13] | proc_185_output_sync_blk[13]);
    assign proc_185_data_FIFO_blk[14] = 1'b0;
    assign proc_185_data_PIPO_blk[14] = 1'b0;
    assign proc_185_start_FIFO_blk[14] = 1'b0;
    assign proc_185_TLF_FIFO_blk[14] = 1'b0;
    assign proc_185_input_sync_blk[14] = 1'b0;
    assign proc_185_output_sync_blk[14] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[14] = dl_detect_out ? proc_dep_vld_vec_185_reg[14] : (proc_185_data_FIFO_blk[14] | proc_185_data_PIPO_blk[14] | proc_185_start_FIFO_blk[14] | proc_185_TLF_FIFO_blk[14] | proc_185_input_sync_blk[14] | proc_185_output_sync_blk[14]);
    assign proc_185_data_FIFO_blk[15] = 1'b0;
    assign proc_185_data_PIPO_blk[15] = 1'b0;
    assign proc_185_start_FIFO_blk[15] = 1'b0;
    assign proc_185_TLF_FIFO_blk[15] = 1'b0;
    assign proc_185_input_sync_blk[15] = 1'b0;
    assign proc_185_output_sync_blk[15] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[15] = dl_detect_out ? proc_dep_vld_vec_185_reg[15] : (proc_185_data_FIFO_blk[15] | proc_185_data_PIPO_blk[15] | proc_185_start_FIFO_blk[15] | proc_185_TLF_FIFO_blk[15] | proc_185_input_sync_blk[15] | proc_185_output_sync_blk[15]);
    assign proc_185_data_FIFO_blk[16] = 1'b0;
    assign proc_185_data_PIPO_blk[16] = 1'b0;
    assign proc_185_start_FIFO_blk[16] = 1'b0;
    assign proc_185_TLF_FIFO_blk[16] = 1'b0;
    assign proc_185_input_sync_blk[16] = 1'b0;
    assign proc_185_output_sync_blk[16] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[16] = dl_detect_out ? proc_dep_vld_vec_185_reg[16] : (proc_185_data_FIFO_blk[16] | proc_185_data_PIPO_blk[16] | proc_185_start_FIFO_blk[16] | proc_185_TLF_FIFO_blk[16] | proc_185_input_sync_blk[16] | proc_185_output_sync_blk[16]);
    assign proc_185_data_FIFO_blk[17] = 1'b0;
    assign proc_185_data_PIPO_blk[17] = 1'b0;
    assign proc_185_start_FIFO_blk[17] = 1'b0;
    assign proc_185_TLF_FIFO_blk[17] = 1'b0;
    assign proc_185_input_sync_blk[17] = 1'b0;
    assign proc_185_output_sync_blk[17] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[17] = dl_detect_out ? proc_dep_vld_vec_185_reg[17] : (proc_185_data_FIFO_blk[17] | proc_185_data_PIPO_blk[17] | proc_185_start_FIFO_blk[17] | proc_185_TLF_FIFO_blk[17] | proc_185_input_sync_blk[17] | proc_185_output_sync_blk[17]);
    assign proc_185_data_FIFO_blk[18] = 1'b0;
    assign proc_185_data_PIPO_blk[18] = 1'b0;
    assign proc_185_start_FIFO_blk[18] = 1'b0;
    assign proc_185_TLF_FIFO_blk[18] = 1'b0;
    assign proc_185_input_sync_blk[18] = 1'b0;
    assign proc_185_output_sync_blk[18] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[18] = dl_detect_out ? proc_dep_vld_vec_185_reg[18] : (proc_185_data_FIFO_blk[18] | proc_185_data_PIPO_blk[18] | proc_185_start_FIFO_blk[18] | proc_185_TLF_FIFO_blk[18] | proc_185_input_sync_blk[18] | proc_185_output_sync_blk[18]);
    assign proc_185_data_FIFO_blk[19] = 1'b0;
    assign proc_185_data_PIPO_blk[19] = 1'b0;
    assign proc_185_start_FIFO_blk[19] = 1'b0;
    assign proc_185_TLF_FIFO_blk[19] = 1'b0;
    assign proc_185_input_sync_blk[19] = 1'b0;
    assign proc_185_output_sync_blk[19] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[19] = dl_detect_out ? proc_dep_vld_vec_185_reg[19] : (proc_185_data_FIFO_blk[19] | proc_185_data_PIPO_blk[19] | proc_185_start_FIFO_blk[19] | proc_185_TLF_FIFO_blk[19] | proc_185_input_sync_blk[19] | proc_185_output_sync_blk[19]);
    assign proc_185_data_FIFO_blk[20] = 1'b0;
    assign proc_185_data_PIPO_blk[20] = 1'b0;
    assign proc_185_start_FIFO_blk[20] = 1'b0;
    assign proc_185_TLF_FIFO_blk[20] = 1'b0;
    assign proc_185_input_sync_blk[20] = 1'b0;
    assign proc_185_output_sync_blk[20] = 1'b0 | (ap_done_reg_24 & grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_185[20] = dl_detect_out ? proc_dep_vld_vec_185_reg[20] : (proc_185_data_FIFO_blk[20] | proc_185_data_PIPO_blk[20] | proc_185_start_FIFO_blk[20] | proc_185_TLF_FIFO_blk[20] | proc_185_input_sync_blk[20] | proc_185_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_185_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_185_reg <= proc_dep_vld_vec_185;
        end
    end
    assign in_chan_dep_vld_vec_185[0] = dep_chan_vld_181_185;
    assign in_chan_dep_data_vec_185[243 : 0] = dep_chan_data_181_185;
    assign token_in_vec_185[0] = token_181_185;
    assign in_chan_dep_vld_vec_185[1] = dep_chan_vld_182_185;
    assign in_chan_dep_data_vec_185[487 : 244] = dep_chan_data_182_185;
    assign token_in_vec_185[1] = token_182_185;
    assign in_chan_dep_vld_vec_185[2] = dep_chan_vld_183_185;
    assign in_chan_dep_data_vec_185[731 : 488] = dep_chan_data_183_185;
    assign token_in_vec_185[2] = token_183_185;
    assign in_chan_dep_vld_vec_185[3] = dep_chan_vld_184_185;
    assign in_chan_dep_data_vec_185[975 : 732] = dep_chan_data_184_185;
    assign token_in_vec_185[3] = token_184_185;
    assign in_chan_dep_vld_vec_185[4] = dep_chan_vld_186_185;
    assign in_chan_dep_data_vec_185[1219 : 976] = dep_chan_data_186_185;
    assign token_in_vec_185[4] = token_186_185;
    assign in_chan_dep_vld_vec_185[5] = dep_chan_vld_187_185;
    assign in_chan_dep_data_vec_185[1463 : 1220] = dep_chan_data_187_185;
    assign token_in_vec_185[5] = token_187_185;
    assign in_chan_dep_vld_vec_185[6] = dep_chan_vld_188_185;
    assign in_chan_dep_data_vec_185[1707 : 1464] = dep_chan_data_188_185;
    assign token_in_vec_185[6] = token_188_185;
    assign in_chan_dep_vld_vec_185[7] = dep_chan_vld_189_185;
    assign in_chan_dep_data_vec_185[1951 : 1708] = dep_chan_data_189_185;
    assign token_in_vec_185[7] = token_189_185;
    assign in_chan_dep_vld_vec_185[8] = dep_chan_vld_190_185;
    assign in_chan_dep_data_vec_185[2195 : 1952] = dep_chan_data_190_185;
    assign token_in_vec_185[8] = token_190_185;
    assign in_chan_dep_vld_vec_185[9] = dep_chan_vld_191_185;
    assign in_chan_dep_data_vec_185[2439 : 2196] = dep_chan_data_191_185;
    assign token_in_vec_185[9] = token_191_185;
    assign in_chan_dep_vld_vec_185[10] = dep_chan_vld_192_185;
    assign in_chan_dep_data_vec_185[2683 : 2440] = dep_chan_data_192_185;
    assign token_in_vec_185[10] = token_192_185;
    assign in_chan_dep_vld_vec_185[11] = dep_chan_vld_193_185;
    assign in_chan_dep_data_vec_185[2927 : 2684] = dep_chan_data_193_185;
    assign token_in_vec_185[11] = token_193_185;
    assign in_chan_dep_vld_vec_185[12] = dep_chan_vld_194_185;
    assign in_chan_dep_data_vec_185[3171 : 2928] = dep_chan_data_194_185;
    assign token_in_vec_185[12] = token_194_185;
    assign in_chan_dep_vld_vec_185[13] = dep_chan_vld_195_185;
    assign in_chan_dep_data_vec_185[3415 : 3172] = dep_chan_data_195_185;
    assign token_in_vec_185[13] = token_195_185;
    assign in_chan_dep_vld_vec_185[14] = dep_chan_vld_196_185;
    assign in_chan_dep_data_vec_185[3659 : 3416] = dep_chan_data_196_185;
    assign token_in_vec_185[14] = token_196_185;
    assign in_chan_dep_vld_vec_185[15] = dep_chan_vld_197_185;
    assign in_chan_dep_data_vec_185[3903 : 3660] = dep_chan_data_197_185;
    assign token_in_vec_185[15] = token_197_185;
    assign in_chan_dep_vld_vec_185[16] = dep_chan_vld_198_185;
    assign in_chan_dep_data_vec_185[4147 : 3904] = dep_chan_data_198_185;
    assign token_in_vec_185[16] = token_198_185;
    assign in_chan_dep_vld_vec_185[17] = dep_chan_vld_199_185;
    assign in_chan_dep_data_vec_185[4391 : 4148] = dep_chan_data_199_185;
    assign token_in_vec_185[17] = token_199_185;
    assign in_chan_dep_vld_vec_185[18] = dep_chan_vld_200_185;
    assign in_chan_dep_data_vec_185[4635 : 4392] = dep_chan_data_200_185;
    assign token_in_vec_185[18] = token_200_185;
    assign in_chan_dep_vld_vec_185[19] = dep_chan_vld_201_185;
    assign in_chan_dep_data_vec_185[4879 : 4636] = dep_chan_data_201_185;
    assign token_in_vec_185[19] = token_201_185;
    assign in_chan_dep_vld_vec_185[20] = dep_chan_vld_243_185;
    assign in_chan_dep_data_vec_185[5123 : 4880] = dep_chan_data_243_185;
    assign token_in_vec_185[20] = token_243_185;
    assign dep_chan_vld_185_181 = out_chan_dep_vld_vec_185[0];
    assign dep_chan_data_185_181 = out_chan_dep_data_185;
    assign token_185_181 = token_out_vec_185[0];
    assign dep_chan_vld_185_182 = out_chan_dep_vld_vec_185[1];
    assign dep_chan_data_185_182 = out_chan_dep_data_185;
    assign token_185_182 = token_out_vec_185[1];
    assign dep_chan_vld_185_183 = out_chan_dep_vld_vec_185[2];
    assign dep_chan_data_185_183 = out_chan_dep_data_185;
    assign token_185_183 = token_out_vec_185[2];
    assign dep_chan_vld_185_184 = out_chan_dep_vld_vec_185[3];
    assign dep_chan_data_185_184 = out_chan_dep_data_185;
    assign token_185_184 = token_out_vec_185[3];
    assign dep_chan_vld_185_186 = out_chan_dep_vld_vec_185[4];
    assign dep_chan_data_185_186 = out_chan_dep_data_185;
    assign token_185_186 = token_out_vec_185[4];
    assign dep_chan_vld_185_187 = out_chan_dep_vld_vec_185[5];
    assign dep_chan_data_185_187 = out_chan_dep_data_185;
    assign token_185_187 = token_out_vec_185[5];
    assign dep_chan_vld_185_188 = out_chan_dep_vld_vec_185[6];
    assign dep_chan_data_185_188 = out_chan_dep_data_185;
    assign token_185_188 = token_out_vec_185[6];
    assign dep_chan_vld_185_189 = out_chan_dep_vld_vec_185[7];
    assign dep_chan_data_185_189 = out_chan_dep_data_185;
    assign token_185_189 = token_out_vec_185[7];
    assign dep_chan_vld_185_190 = out_chan_dep_vld_vec_185[8];
    assign dep_chan_data_185_190 = out_chan_dep_data_185;
    assign token_185_190 = token_out_vec_185[8];
    assign dep_chan_vld_185_191 = out_chan_dep_vld_vec_185[9];
    assign dep_chan_data_185_191 = out_chan_dep_data_185;
    assign token_185_191 = token_out_vec_185[9];
    assign dep_chan_vld_185_192 = out_chan_dep_vld_vec_185[10];
    assign dep_chan_data_185_192 = out_chan_dep_data_185;
    assign token_185_192 = token_out_vec_185[10];
    assign dep_chan_vld_185_193 = out_chan_dep_vld_vec_185[11];
    assign dep_chan_data_185_193 = out_chan_dep_data_185;
    assign token_185_193 = token_out_vec_185[11];
    assign dep_chan_vld_185_194 = out_chan_dep_vld_vec_185[12];
    assign dep_chan_data_185_194 = out_chan_dep_data_185;
    assign token_185_194 = token_out_vec_185[12];
    assign dep_chan_vld_185_195 = out_chan_dep_vld_vec_185[13];
    assign dep_chan_data_185_195 = out_chan_dep_data_185;
    assign token_185_195 = token_out_vec_185[13];
    assign dep_chan_vld_185_196 = out_chan_dep_vld_vec_185[14];
    assign dep_chan_data_185_196 = out_chan_dep_data_185;
    assign token_185_196 = token_out_vec_185[14];
    assign dep_chan_vld_185_197 = out_chan_dep_vld_vec_185[15];
    assign dep_chan_data_185_197 = out_chan_dep_data_185;
    assign token_185_197 = token_out_vec_185[15];
    assign dep_chan_vld_185_198 = out_chan_dep_vld_vec_185[16];
    assign dep_chan_data_185_198 = out_chan_dep_data_185;
    assign token_185_198 = token_out_vec_185[16];
    assign dep_chan_vld_185_199 = out_chan_dep_vld_vec_185[17];
    assign dep_chan_data_185_199 = out_chan_dep_data_185;
    assign token_185_199 = token_out_vec_185[17];
    assign dep_chan_vld_185_200 = out_chan_dep_vld_vec_185[18];
    assign dep_chan_data_185_200 = out_chan_dep_data_185;
    assign token_185_200 = token_out_vec_185[18];
    assign dep_chan_vld_185_201 = out_chan_dep_vld_vec_185[19];
    assign dep_chan_data_185_201 = out_chan_dep_data_185;
    assign token_185_201 = token_out_vec_185[19];
    assign dep_chan_vld_185_243 = out_chan_dep_vld_vec_185[20];
    assign dep_chan_data_185_243 = out_chan_dep_data_185;
    assign token_185_243 = token_out_vec_185[20];

    // Process: grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 186, 21, 21) top_hls_deadlock_detect_unit_186 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_186),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_186),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_186),
        .token_in_vec(token_in_vec_186),
        .dl_detect_in(dl_detect_out),
        .origin(origin[186]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_186),
        .out_chan_dep_data(out_chan_dep_data_186),
        .token_out_vec(token_out_vec_186),
        .dl_detect_out(dl_in_vec[186]));

    assign proc_186_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.fifo_B_PE_4_0_x165_blk_n);
    assign proc_186_data_PIPO_blk[0] = 1'b0;
    assign proc_186_start_FIFO_blk[0] = 1'b0;
    assign proc_186_TLF_FIFO_blk[0] = 1'b0;
    assign proc_186_input_sync_blk[0] = 1'b0;
    assign proc_186_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_186[0] = dl_detect_out ? proc_dep_vld_vec_186_reg[0] : (proc_186_data_FIFO_blk[0] | proc_186_data_PIPO_blk[0] | proc_186_start_FIFO_blk[0] | proc_186_TLF_FIFO_blk[0] | proc_186_input_sync_blk[0] | proc_186_output_sync_blk[0]);
    assign proc_186_data_FIFO_blk[1] = 1'b0;
    assign proc_186_data_PIPO_blk[1] = 1'b0;
    assign proc_186_start_FIFO_blk[1] = 1'b0;
    assign proc_186_TLF_FIFO_blk[1] = 1'b0;
    assign proc_186_input_sync_blk[1] = 1'b0;
    assign proc_186_output_sync_blk[1] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[1] = dl_detect_out ? proc_dep_vld_vec_186_reg[1] : (proc_186_data_FIFO_blk[1] | proc_186_data_PIPO_blk[1] | proc_186_start_FIFO_blk[1] | proc_186_TLF_FIFO_blk[1] | proc_186_input_sync_blk[1] | proc_186_output_sync_blk[1]);
    assign proc_186_data_FIFO_blk[2] = 1'b0;
    assign proc_186_data_PIPO_blk[2] = 1'b0;
    assign proc_186_start_FIFO_blk[2] = 1'b0;
    assign proc_186_TLF_FIFO_blk[2] = 1'b0;
    assign proc_186_input_sync_blk[2] = 1'b0;
    assign proc_186_output_sync_blk[2] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[2] = dl_detect_out ? proc_dep_vld_vec_186_reg[2] : (proc_186_data_FIFO_blk[2] | proc_186_data_PIPO_blk[2] | proc_186_start_FIFO_blk[2] | proc_186_TLF_FIFO_blk[2] | proc_186_input_sync_blk[2] | proc_186_output_sync_blk[2]);
    assign proc_186_data_FIFO_blk[3] = 1'b0;
    assign proc_186_data_PIPO_blk[3] = 1'b0;
    assign proc_186_start_FIFO_blk[3] = 1'b0;
    assign proc_186_TLF_FIFO_blk[3] = 1'b0;
    assign proc_186_input_sync_blk[3] = 1'b0;
    assign proc_186_output_sync_blk[3] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[3] = dl_detect_out ? proc_dep_vld_vec_186_reg[3] : (proc_186_data_FIFO_blk[3] | proc_186_data_PIPO_blk[3] | proc_186_start_FIFO_blk[3] | proc_186_TLF_FIFO_blk[3] | proc_186_input_sync_blk[3] | proc_186_output_sync_blk[3]);
    assign proc_186_data_FIFO_blk[4] = 1'b0;
    assign proc_186_data_PIPO_blk[4] = 1'b0;
    assign proc_186_start_FIFO_blk[4] = 1'b0;
    assign proc_186_TLF_FIFO_blk[4] = 1'b0;
    assign proc_186_input_sync_blk[4] = 1'b0;
    assign proc_186_output_sync_blk[4] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[4] = dl_detect_out ? proc_dep_vld_vec_186_reg[4] : (proc_186_data_FIFO_blk[4] | proc_186_data_PIPO_blk[4] | proc_186_start_FIFO_blk[4] | proc_186_TLF_FIFO_blk[4] | proc_186_input_sync_blk[4] | proc_186_output_sync_blk[4]);
    assign proc_186_data_FIFO_blk[5] = 1'b0;
    assign proc_186_data_PIPO_blk[5] = 1'b0;
    assign proc_186_start_FIFO_blk[5] = 1'b0;
    assign proc_186_TLF_FIFO_blk[5] = 1'b0;
    assign proc_186_input_sync_blk[5] = 1'b0;
    assign proc_186_output_sync_blk[5] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[5] = dl_detect_out ? proc_dep_vld_vec_186_reg[5] : (proc_186_data_FIFO_blk[5] | proc_186_data_PIPO_blk[5] | proc_186_start_FIFO_blk[5] | proc_186_TLF_FIFO_blk[5] | proc_186_input_sync_blk[5] | proc_186_output_sync_blk[5]);
    assign proc_186_data_FIFO_blk[6] = 1'b0;
    assign proc_186_data_PIPO_blk[6] = 1'b0;
    assign proc_186_start_FIFO_blk[6] = 1'b0;
    assign proc_186_TLF_FIFO_blk[6] = 1'b0;
    assign proc_186_input_sync_blk[6] = 1'b0;
    assign proc_186_output_sync_blk[6] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[6] = dl_detect_out ? proc_dep_vld_vec_186_reg[6] : (proc_186_data_FIFO_blk[6] | proc_186_data_PIPO_blk[6] | proc_186_start_FIFO_blk[6] | proc_186_TLF_FIFO_blk[6] | proc_186_input_sync_blk[6] | proc_186_output_sync_blk[6]);
    assign proc_186_data_FIFO_blk[7] = 1'b0;
    assign proc_186_data_PIPO_blk[7] = 1'b0;
    assign proc_186_start_FIFO_blk[7] = 1'b0;
    assign proc_186_TLF_FIFO_blk[7] = 1'b0;
    assign proc_186_input_sync_blk[7] = 1'b0;
    assign proc_186_output_sync_blk[7] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[7] = dl_detect_out ? proc_dep_vld_vec_186_reg[7] : (proc_186_data_FIFO_blk[7] | proc_186_data_PIPO_blk[7] | proc_186_start_FIFO_blk[7] | proc_186_TLF_FIFO_blk[7] | proc_186_input_sync_blk[7] | proc_186_output_sync_blk[7]);
    assign proc_186_data_FIFO_blk[8] = 1'b0;
    assign proc_186_data_PIPO_blk[8] = 1'b0;
    assign proc_186_start_FIFO_blk[8] = 1'b0;
    assign proc_186_TLF_FIFO_blk[8] = 1'b0;
    assign proc_186_input_sync_blk[8] = 1'b0;
    assign proc_186_output_sync_blk[8] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[8] = dl_detect_out ? proc_dep_vld_vec_186_reg[8] : (proc_186_data_FIFO_blk[8] | proc_186_data_PIPO_blk[8] | proc_186_start_FIFO_blk[8] | proc_186_TLF_FIFO_blk[8] | proc_186_input_sync_blk[8] | proc_186_output_sync_blk[8]);
    assign proc_186_data_FIFO_blk[9] = 1'b0;
    assign proc_186_data_PIPO_blk[9] = 1'b0;
    assign proc_186_start_FIFO_blk[9] = 1'b0;
    assign proc_186_TLF_FIFO_blk[9] = 1'b0;
    assign proc_186_input_sync_blk[9] = 1'b0;
    assign proc_186_output_sync_blk[9] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[9] = dl_detect_out ? proc_dep_vld_vec_186_reg[9] : (proc_186_data_FIFO_blk[9] | proc_186_data_PIPO_blk[9] | proc_186_start_FIFO_blk[9] | proc_186_TLF_FIFO_blk[9] | proc_186_input_sync_blk[9] | proc_186_output_sync_blk[9]);
    assign proc_186_data_FIFO_blk[10] = 1'b0;
    assign proc_186_data_PIPO_blk[10] = 1'b0;
    assign proc_186_start_FIFO_blk[10] = 1'b0;
    assign proc_186_TLF_FIFO_blk[10] = 1'b0;
    assign proc_186_input_sync_blk[10] = 1'b0;
    assign proc_186_output_sync_blk[10] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[10] = dl_detect_out ? proc_dep_vld_vec_186_reg[10] : (proc_186_data_FIFO_blk[10] | proc_186_data_PIPO_blk[10] | proc_186_start_FIFO_blk[10] | proc_186_TLF_FIFO_blk[10] | proc_186_input_sync_blk[10] | proc_186_output_sync_blk[10]);
    assign proc_186_data_FIFO_blk[11] = 1'b0;
    assign proc_186_data_PIPO_blk[11] = 1'b0;
    assign proc_186_start_FIFO_blk[11] = 1'b0;
    assign proc_186_TLF_FIFO_blk[11] = 1'b0;
    assign proc_186_input_sync_blk[11] = 1'b0;
    assign proc_186_output_sync_blk[11] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[11] = dl_detect_out ? proc_dep_vld_vec_186_reg[11] : (proc_186_data_FIFO_blk[11] | proc_186_data_PIPO_blk[11] | proc_186_start_FIFO_blk[11] | proc_186_TLF_FIFO_blk[11] | proc_186_input_sync_blk[11] | proc_186_output_sync_blk[11]);
    assign proc_186_data_FIFO_blk[12] = 1'b0;
    assign proc_186_data_PIPO_blk[12] = 1'b0;
    assign proc_186_start_FIFO_blk[12] = 1'b0;
    assign proc_186_TLF_FIFO_blk[12] = 1'b0;
    assign proc_186_input_sync_blk[12] = 1'b0;
    assign proc_186_output_sync_blk[12] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[12] = dl_detect_out ? proc_dep_vld_vec_186_reg[12] : (proc_186_data_FIFO_blk[12] | proc_186_data_PIPO_blk[12] | proc_186_start_FIFO_blk[12] | proc_186_TLF_FIFO_blk[12] | proc_186_input_sync_blk[12] | proc_186_output_sync_blk[12]);
    assign proc_186_data_FIFO_blk[13] = 1'b0;
    assign proc_186_data_PIPO_blk[13] = 1'b0;
    assign proc_186_start_FIFO_blk[13] = 1'b0;
    assign proc_186_TLF_FIFO_blk[13] = 1'b0;
    assign proc_186_input_sync_blk[13] = 1'b0;
    assign proc_186_output_sync_blk[13] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[13] = dl_detect_out ? proc_dep_vld_vec_186_reg[13] : (proc_186_data_FIFO_blk[13] | proc_186_data_PIPO_blk[13] | proc_186_start_FIFO_blk[13] | proc_186_TLF_FIFO_blk[13] | proc_186_input_sync_blk[13] | proc_186_output_sync_blk[13]);
    assign proc_186_data_FIFO_blk[14] = 1'b0;
    assign proc_186_data_PIPO_blk[14] = 1'b0;
    assign proc_186_start_FIFO_blk[14] = 1'b0;
    assign proc_186_TLF_FIFO_blk[14] = 1'b0;
    assign proc_186_input_sync_blk[14] = 1'b0;
    assign proc_186_output_sync_blk[14] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[14] = dl_detect_out ? proc_dep_vld_vec_186_reg[14] : (proc_186_data_FIFO_blk[14] | proc_186_data_PIPO_blk[14] | proc_186_start_FIFO_blk[14] | proc_186_TLF_FIFO_blk[14] | proc_186_input_sync_blk[14] | proc_186_output_sync_blk[14]);
    assign proc_186_data_FIFO_blk[15] = 1'b0;
    assign proc_186_data_PIPO_blk[15] = 1'b0;
    assign proc_186_start_FIFO_blk[15] = 1'b0;
    assign proc_186_TLF_FIFO_blk[15] = 1'b0;
    assign proc_186_input_sync_blk[15] = 1'b0;
    assign proc_186_output_sync_blk[15] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[15] = dl_detect_out ? proc_dep_vld_vec_186_reg[15] : (proc_186_data_FIFO_blk[15] | proc_186_data_PIPO_blk[15] | proc_186_start_FIFO_blk[15] | proc_186_TLF_FIFO_blk[15] | proc_186_input_sync_blk[15] | proc_186_output_sync_blk[15]);
    assign proc_186_data_FIFO_blk[16] = 1'b0;
    assign proc_186_data_PIPO_blk[16] = 1'b0;
    assign proc_186_start_FIFO_blk[16] = 1'b0;
    assign proc_186_TLF_FIFO_blk[16] = 1'b0;
    assign proc_186_input_sync_blk[16] = 1'b0;
    assign proc_186_output_sync_blk[16] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[16] = dl_detect_out ? proc_dep_vld_vec_186_reg[16] : (proc_186_data_FIFO_blk[16] | proc_186_data_PIPO_blk[16] | proc_186_start_FIFO_blk[16] | proc_186_TLF_FIFO_blk[16] | proc_186_input_sync_blk[16] | proc_186_output_sync_blk[16]);
    assign proc_186_data_FIFO_blk[17] = 1'b0;
    assign proc_186_data_PIPO_blk[17] = 1'b0;
    assign proc_186_start_FIFO_blk[17] = 1'b0;
    assign proc_186_TLF_FIFO_blk[17] = 1'b0;
    assign proc_186_input_sync_blk[17] = 1'b0;
    assign proc_186_output_sync_blk[17] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[17] = dl_detect_out ? proc_dep_vld_vec_186_reg[17] : (proc_186_data_FIFO_blk[17] | proc_186_data_PIPO_blk[17] | proc_186_start_FIFO_blk[17] | proc_186_TLF_FIFO_blk[17] | proc_186_input_sync_blk[17] | proc_186_output_sync_blk[17]);
    assign proc_186_data_FIFO_blk[18] = 1'b0;
    assign proc_186_data_PIPO_blk[18] = 1'b0;
    assign proc_186_start_FIFO_blk[18] = 1'b0;
    assign proc_186_TLF_FIFO_blk[18] = 1'b0;
    assign proc_186_input_sync_blk[18] = 1'b0;
    assign proc_186_output_sync_blk[18] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[18] = dl_detect_out ? proc_dep_vld_vec_186_reg[18] : (proc_186_data_FIFO_blk[18] | proc_186_data_PIPO_blk[18] | proc_186_start_FIFO_blk[18] | proc_186_TLF_FIFO_blk[18] | proc_186_input_sync_blk[18] | proc_186_output_sync_blk[18]);
    assign proc_186_data_FIFO_blk[19] = 1'b0;
    assign proc_186_data_PIPO_blk[19] = 1'b0;
    assign proc_186_start_FIFO_blk[19] = 1'b0;
    assign proc_186_TLF_FIFO_blk[19] = 1'b0;
    assign proc_186_input_sync_blk[19] = 1'b0;
    assign proc_186_output_sync_blk[19] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[19] = dl_detect_out ? proc_dep_vld_vec_186_reg[19] : (proc_186_data_FIFO_blk[19] | proc_186_data_PIPO_blk[19] | proc_186_start_FIFO_blk[19] | proc_186_TLF_FIFO_blk[19] | proc_186_input_sync_blk[19] | proc_186_output_sync_blk[19]);
    assign proc_186_data_FIFO_blk[20] = 1'b0;
    assign proc_186_data_PIPO_blk[20] = 1'b0;
    assign proc_186_start_FIFO_blk[20] = 1'b0;
    assign proc_186_TLF_FIFO_blk[20] = 1'b0;
    assign proc_186_input_sync_blk[20] = 1'b0;
    assign proc_186_output_sync_blk[20] = 1'b0 | (ap_done_reg_25 & grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_186[20] = dl_detect_out ? proc_dep_vld_vec_186_reg[20] : (proc_186_data_FIFO_blk[20] | proc_186_data_PIPO_blk[20] | proc_186_start_FIFO_blk[20] | proc_186_TLF_FIFO_blk[20] | proc_186_input_sync_blk[20] | proc_186_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_186_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_186_reg <= proc_dep_vld_vec_186;
        end
    end
    assign in_chan_dep_vld_vec_186[0] = dep_chan_vld_174_186;
    assign in_chan_dep_data_vec_186[243 : 0] = dep_chan_data_174_186;
    assign token_in_vec_186[0] = token_174_186;
    assign in_chan_dep_vld_vec_186[1] = dep_chan_vld_182_186;
    assign in_chan_dep_data_vec_186[487 : 244] = dep_chan_data_182_186;
    assign token_in_vec_186[1] = token_182_186;
    assign in_chan_dep_vld_vec_186[2] = dep_chan_vld_183_186;
    assign in_chan_dep_data_vec_186[731 : 488] = dep_chan_data_183_186;
    assign token_in_vec_186[2] = token_183_186;
    assign in_chan_dep_vld_vec_186[3] = dep_chan_vld_184_186;
    assign in_chan_dep_data_vec_186[975 : 732] = dep_chan_data_184_186;
    assign token_in_vec_186[3] = token_184_186;
    assign in_chan_dep_vld_vec_186[4] = dep_chan_vld_185_186;
    assign in_chan_dep_data_vec_186[1219 : 976] = dep_chan_data_185_186;
    assign token_in_vec_186[4] = token_185_186;
    assign in_chan_dep_vld_vec_186[5] = dep_chan_vld_187_186;
    assign in_chan_dep_data_vec_186[1463 : 1220] = dep_chan_data_187_186;
    assign token_in_vec_186[5] = token_187_186;
    assign in_chan_dep_vld_vec_186[6] = dep_chan_vld_188_186;
    assign in_chan_dep_data_vec_186[1707 : 1464] = dep_chan_data_188_186;
    assign token_in_vec_186[6] = token_188_186;
    assign in_chan_dep_vld_vec_186[7] = dep_chan_vld_189_186;
    assign in_chan_dep_data_vec_186[1951 : 1708] = dep_chan_data_189_186;
    assign token_in_vec_186[7] = token_189_186;
    assign in_chan_dep_vld_vec_186[8] = dep_chan_vld_190_186;
    assign in_chan_dep_data_vec_186[2195 : 1952] = dep_chan_data_190_186;
    assign token_in_vec_186[8] = token_190_186;
    assign in_chan_dep_vld_vec_186[9] = dep_chan_vld_191_186;
    assign in_chan_dep_data_vec_186[2439 : 2196] = dep_chan_data_191_186;
    assign token_in_vec_186[9] = token_191_186;
    assign in_chan_dep_vld_vec_186[10] = dep_chan_vld_192_186;
    assign in_chan_dep_data_vec_186[2683 : 2440] = dep_chan_data_192_186;
    assign token_in_vec_186[10] = token_192_186;
    assign in_chan_dep_vld_vec_186[11] = dep_chan_vld_193_186;
    assign in_chan_dep_data_vec_186[2927 : 2684] = dep_chan_data_193_186;
    assign token_in_vec_186[11] = token_193_186;
    assign in_chan_dep_vld_vec_186[12] = dep_chan_vld_194_186;
    assign in_chan_dep_data_vec_186[3171 : 2928] = dep_chan_data_194_186;
    assign token_in_vec_186[12] = token_194_186;
    assign in_chan_dep_vld_vec_186[13] = dep_chan_vld_195_186;
    assign in_chan_dep_data_vec_186[3415 : 3172] = dep_chan_data_195_186;
    assign token_in_vec_186[13] = token_195_186;
    assign in_chan_dep_vld_vec_186[14] = dep_chan_vld_196_186;
    assign in_chan_dep_data_vec_186[3659 : 3416] = dep_chan_data_196_186;
    assign token_in_vec_186[14] = token_196_186;
    assign in_chan_dep_vld_vec_186[15] = dep_chan_vld_197_186;
    assign in_chan_dep_data_vec_186[3903 : 3660] = dep_chan_data_197_186;
    assign token_in_vec_186[15] = token_197_186;
    assign in_chan_dep_vld_vec_186[16] = dep_chan_vld_198_186;
    assign in_chan_dep_data_vec_186[4147 : 3904] = dep_chan_data_198_186;
    assign token_in_vec_186[16] = token_198_186;
    assign in_chan_dep_vld_vec_186[17] = dep_chan_vld_199_186;
    assign in_chan_dep_data_vec_186[4391 : 4148] = dep_chan_data_199_186;
    assign token_in_vec_186[17] = token_199_186;
    assign in_chan_dep_vld_vec_186[18] = dep_chan_vld_200_186;
    assign in_chan_dep_data_vec_186[4635 : 4392] = dep_chan_data_200_186;
    assign token_in_vec_186[18] = token_200_186;
    assign in_chan_dep_vld_vec_186[19] = dep_chan_vld_201_186;
    assign in_chan_dep_data_vec_186[4879 : 4636] = dep_chan_data_201_186;
    assign token_in_vec_186[19] = token_201_186;
    assign in_chan_dep_vld_vec_186[20] = dep_chan_vld_243_186;
    assign in_chan_dep_data_vec_186[5123 : 4880] = dep_chan_data_243_186;
    assign token_in_vec_186[20] = token_243_186;
    assign dep_chan_vld_186_174 = out_chan_dep_vld_vec_186[0];
    assign dep_chan_data_186_174 = out_chan_dep_data_186;
    assign token_186_174 = token_out_vec_186[0];
    assign dep_chan_vld_186_182 = out_chan_dep_vld_vec_186[1];
    assign dep_chan_data_186_182 = out_chan_dep_data_186;
    assign token_186_182 = token_out_vec_186[1];
    assign dep_chan_vld_186_183 = out_chan_dep_vld_vec_186[2];
    assign dep_chan_data_186_183 = out_chan_dep_data_186;
    assign token_186_183 = token_out_vec_186[2];
    assign dep_chan_vld_186_184 = out_chan_dep_vld_vec_186[3];
    assign dep_chan_data_186_184 = out_chan_dep_data_186;
    assign token_186_184 = token_out_vec_186[3];
    assign dep_chan_vld_186_185 = out_chan_dep_vld_vec_186[4];
    assign dep_chan_data_186_185 = out_chan_dep_data_186;
    assign token_186_185 = token_out_vec_186[4];
    assign dep_chan_vld_186_187 = out_chan_dep_vld_vec_186[5];
    assign dep_chan_data_186_187 = out_chan_dep_data_186;
    assign token_186_187 = token_out_vec_186[5];
    assign dep_chan_vld_186_188 = out_chan_dep_vld_vec_186[6];
    assign dep_chan_data_186_188 = out_chan_dep_data_186;
    assign token_186_188 = token_out_vec_186[6];
    assign dep_chan_vld_186_189 = out_chan_dep_vld_vec_186[7];
    assign dep_chan_data_186_189 = out_chan_dep_data_186;
    assign token_186_189 = token_out_vec_186[7];
    assign dep_chan_vld_186_190 = out_chan_dep_vld_vec_186[8];
    assign dep_chan_data_186_190 = out_chan_dep_data_186;
    assign token_186_190 = token_out_vec_186[8];
    assign dep_chan_vld_186_191 = out_chan_dep_vld_vec_186[9];
    assign dep_chan_data_186_191 = out_chan_dep_data_186;
    assign token_186_191 = token_out_vec_186[9];
    assign dep_chan_vld_186_192 = out_chan_dep_vld_vec_186[10];
    assign dep_chan_data_186_192 = out_chan_dep_data_186;
    assign token_186_192 = token_out_vec_186[10];
    assign dep_chan_vld_186_193 = out_chan_dep_vld_vec_186[11];
    assign dep_chan_data_186_193 = out_chan_dep_data_186;
    assign token_186_193 = token_out_vec_186[11];
    assign dep_chan_vld_186_194 = out_chan_dep_vld_vec_186[12];
    assign dep_chan_data_186_194 = out_chan_dep_data_186;
    assign token_186_194 = token_out_vec_186[12];
    assign dep_chan_vld_186_195 = out_chan_dep_vld_vec_186[13];
    assign dep_chan_data_186_195 = out_chan_dep_data_186;
    assign token_186_195 = token_out_vec_186[13];
    assign dep_chan_vld_186_196 = out_chan_dep_vld_vec_186[14];
    assign dep_chan_data_186_196 = out_chan_dep_data_186;
    assign token_186_196 = token_out_vec_186[14];
    assign dep_chan_vld_186_197 = out_chan_dep_vld_vec_186[15];
    assign dep_chan_data_186_197 = out_chan_dep_data_186;
    assign token_186_197 = token_out_vec_186[15];
    assign dep_chan_vld_186_198 = out_chan_dep_vld_vec_186[16];
    assign dep_chan_data_186_198 = out_chan_dep_data_186;
    assign token_186_198 = token_out_vec_186[16];
    assign dep_chan_vld_186_199 = out_chan_dep_vld_vec_186[17];
    assign dep_chan_data_186_199 = out_chan_dep_data_186;
    assign token_186_199 = token_out_vec_186[17];
    assign dep_chan_vld_186_200 = out_chan_dep_vld_vec_186[18];
    assign dep_chan_data_186_200 = out_chan_dep_data_186;
    assign token_186_200 = token_out_vec_186[18];
    assign dep_chan_vld_186_201 = out_chan_dep_vld_vec_186[19];
    assign dep_chan_data_186_201 = out_chan_dep_data_186;
    assign token_186_201 = token_out_vec_186[19];
    assign dep_chan_vld_186_243 = out_chan_dep_vld_vec_186[20];
    assign dep_chan_data_186_243 = out_chan_dep_data_186;
    assign token_186_243 = token_out_vec_186[20];

    // Process: grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 187, 21, 21) top_hls_deadlock_detect_unit_187 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_187),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_187),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_187),
        .token_in_vec(token_in_vec_187),
        .dl_detect_in(dl_detect_out),
        .origin(origin[187]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_187),
        .out_chan_dep_data(out_chan_dep_data_187),
        .token_out_vec(token_out_vec_187),
        .dl_detect_out(dl_in_vec[187]));

    assign proc_187_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.fifo_B_PE_4_1_x170_blk_n);
    assign proc_187_data_PIPO_blk[0] = 1'b0;
    assign proc_187_start_FIFO_blk[0] = 1'b0;
    assign proc_187_TLF_FIFO_blk[0] = 1'b0;
    assign proc_187_input_sync_blk[0] = 1'b0;
    assign proc_187_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_187[0] = dl_detect_out ? proc_dep_vld_vec_187_reg[0] : (proc_187_data_FIFO_blk[0] | proc_187_data_PIPO_blk[0] | proc_187_start_FIFO_blk[0] | proc_187_TLF_FIFO_blk[0] | proc_187_input_sync_blk[0] | proc_187_output_sync_blk[0]);
    assign proc_187_data_FIFO_blk[1] = 1'b0;
    assign proc_187_data_PIPO_blk[1] = 1'b0;
    assign proc_187_start_FIFO_blk[1] = 1'b0;
    assign proc_187_TLF_FIFO_blk[1] = 1'b0;
    assign proc_187_input_sync_blk[1] = 1'b0;
    assign proc_187_output_sync_blk[1] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[1] = dl_detect_out ? proc_dep_vld_vec_187_reg[1] : (proc_187_data_FIFO_blk[1] | proc_187_data_PIPO_blk[1] | proc_187_start_FIFO_blk[1] | proc_187_TLF_FIFO_blk[1] | proc_187_input_sync_blk[1] | proc_187_output_sync_blk[1]);
    assign proc_187_data_FIFO_blk[2] = 1'b0;
    assign proc_187_data_PIPO_blk[2] = 1'b0;
    assign proc_187_start_FIFO_blk[2] = 1'b0;
    assign proc_187_TLF_FIFO_blk[2] = 1'b0;
    assign proc_187_input_sync_blk[2] = 1'b0;
    assign proc_187_output_sync_blk[2] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[2] = dl_detect_out ? proc_dep_vld_vec_187_reg[2] : (proc_187_data_FIFO_blk[2] | proc_187_data_PIPO_blk[2] | proc_187_start_FIFO_blk[2] | proc_187_TLF_FIFO_blk[2] | proc_187_input_sync_blk[2] | proc_187_output_sync_blk[2]);
    assign proc_187_data_FIFO_blk[3] = 1'b0;
    assign proc_187_data_PIPO_blk[3] = 1'b0;
    assign proc_187_start_FIFO_blk[3] = 1'b0;
    assign proc_187_TLF_FIFO_blk[3] = 1'b0;
    assign proc_187_input_sync_blk[3] = 1'b0;
    assign proc_187_output_sync_blk[3] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[3] = dl_detect_out ? proc_dep_vld_vec_187_reg[3] : (proc_187_data_FIFO_blk[3] | proc_187_data_PIPO_blk[3] | proc_187_start_FIFO_blk[3] | proc_187_TLF_FIFO_blk[3] | proc_187_input_sync_blk[3] | proc_187_output_sync_blk[3]);
    assign proc_187_data_FIFO_blk[4] = 1'b0;
    assign proc_187_data_PIPO_blk[4] = 1'b0;
    assign proc_187_start_FIFO_blk[4] = 1'b0;
    assign proc_187_TLF_FIFO_blk[4] = 1'b0;
    assign proc_187_input_sync_blk[4] = 1'b0;
    assign proc_187_output_sync_blk[4] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[4] = dl_detect_out ? proc_dep_vld_vec_187_reg[4] : (proc_187_data_FIFO_blk[4] | proc_187_data_PIPO_blk[4] | proc_187_start_FIFO_blk[4] | proc_187_TLF_FIFO_blk[4] | proc_187_input_sync_blk[4] | proc_187_output_sync_blk[4]);
    assign proc_187_data_FIFO_blk[5] = 1'b0;
    assign proc_187_data_PIPO_blk[5] = 1'b0;
    assign proc_187_start_FIFO_blk[5] = 1'b0;
    assign proc_187_TLF_FIFO_blk[5] = 1'b0;
    assign proc_187_input_sync_blk[5] = 1'b0;
    assign proc_187_output_sync_blk[5] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[5] = dl_detect_out ? proc_dep_vld_vec_187_reg[5] : (proc_187_data_FIFO_blk[5] | proc_187_data_PIPO_blk[5] | proc_187_start_FIFO_blk[5] | proc_187_TLF_FIFO_blk[5] | proc_187_input_sync_blk[5] | proc_187_output_sync_blk[5]);
    assign proc_187_data_FIFO_blk[6] = 1'b0;
    assign proc_187_data_PIPO_blk[6] = 1'b0;
    assign proc_187_start_FIFO_blk[6] = 1'b0;
    assign proc_187_TLF_FIFO_blk[6] = 1'b0;
    assign proc_187_input_sync_blk[6] = 1'b0;
    assign proc_187_output_sync_blk[6] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[6] = dl_detect_out ? proc_dep_vld_vec_187_reg[6] : (proc_187_data_FIFO_blk[6] | proc_187_data_PIPO_blk[6] | proc_187_start_FIFO_blk[6] | proc_187_TLF_FIFO_blk[6] | proc_187_input_sync_blk[6] | proc_187_output_sync_blk[6]);
    assign proc_187_data_FIFO_blk[7] = 1'b0;
    assign proc_187_data_PIPO_blk[7] = 1'b0;
    assign proc_187_start_FIFO_blk[7] = 1'b0;
    assign proc_187_TLF_FIFO_blk[7] = 1'b0;
    assign proc_187_input_sync_blk[7] = 1'b0;
    assign proc_187_output_sync_blk[7] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[7] = dl_detect_out ? proc_dep_vld_vec_187_reg[7] : (proc_187_data_FIFO_blk[7] | proc_187_data_PIPO_blk[7] | proc_187_start_FIFO_blk[7] | proc_187_TLF_FIFO_blk[7] | proc_187_input_sync_blk[7] | proc_187_output_sync_blk[7]);
    assign proc_187_data_FIFO_blk[8] = 1'b0;
    assign proc_187_data_PIPO_blk[8] = 1'b0;
    assign proc_187_start_FIFO_blk[8] = 1'b0;
    assign proc_187_TLF_FIFO_blk[8] = 1'b0;
    assign proc_187_input_sync_blk[8] = 1'b0;
    assign proc_187_output_sync_blk[8] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[8] = dl_detect_out ? proc_dep_vld_vec_187_reg[8] : (proc_187_data_FIFO_blk[8] | proc_187_data_PIPO_blk[8] | proc_187_start_FIFO_blk[8] | proc_187_TLF_FIFO_blk[8] | proc_187_input_sync_blk[8] | proc_187_output_sync_blk[8]);
    assign proc_187_data_FIFO_blk[9] = 1'b0;
    assign proc_187_data_PIPO_blk[9] = 1'b0;
    assign proc_187_start_FIFO_blk[9] = 1'b0;
    assign proc_187_TLF_FIFO_blk[9] = 1'b0;
    assign proc_187_input_sync_blk[9] = 1'b0;
    assign proc_187_output_sync_blk[9] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[9] = dl_detect_out ? proc_dep_vld_vec_187_reg[9] : (proc_187_data_FIFO_blk[9] | proc_187_data_PIPO_blk[9] | proc_187_start_FIFO_blk[9] | proc_187_TLF_FIFO_blk[9] | proc_187_input_sync_blk[9] | proc_187_output_sync_blk[9]);
    assign proc_187_data_FIFO_blk[10] = 1'b0;
    assign proc_187_data_PIPO_blk[10] = 1'b0;
    assign proc_187_start_FIFO_blk[10] = 1'b0;
    assign proc_187_TLF_FIFO_blk[10] = 1'b0;
    assign proc_187_input_sync_blk[10] = 1'b0;
    assign proc_187_output_sync_blk[10] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[10] = dl_detect_out ? proc_dep_vld_vec_187_reg[10] : (proc_187_data_FIFO_blk[10] | proc_187_data_PIPO_blk[10] | proc_187_start_FIFO_blk[10] | proc_187_TLF_FIFO_blk[10] | proc_187_input_sync_blk[10] | proc_187_output_sync_blk[10]);
    assign proc_187_data_FIFO_blk[11] = 1'b0;
    assign proc_187_data_PIPO_blk[11] = 1'b0;
    assign proc_187_start_FIFO_blk[11] = 1'b0;
    assign proc_187_TLF_FIFO_blk[11] = 1'b0;
    assign proc_187_input_sync_blk[11] = 1'b0;
    assign proc_187_output_sync_blk[11] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[11] = dl_detect_out ? proc_dep_vld_vec_187_reg[11] : (proc_187_data_FIFO_blk[11] | proc_187_data_PIPO_blk[11] | proc_187_start_FIFO_blk[11] | proc_187_TLF_FIFO_blk[11] | proc_187_input_sync_blk[11] | proc_187_output_sync_blk[11]);
    assign proc_187_data_FIFO_blk[12] = 1'b0;
    assign proc_187_data_PIPO_blk[12] = 1'b0;
    assign proc_187_start_FIFO_blk[12] = 1'b0;
    assign proc_187_TLF_FIFO_blk[12] = 1'b0;
    assign proc_187_input_sync_blk[12] = 1'b0;
    assign proc_187_output_sync_blk[12] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[12] = dl_detect_out ? proc_dep_vld_vec_187_reg[12] : (proc_187_data_FIFO_blk[12] | proc_187_data_PIPO_blk[12] | proc_187_start_FIFO_blk[12] | proc_187_TLF_FIFO_blk[12] | proc_187_input_sync_blk[12] | proc_187_output_sync_blk[12]);
    assign proc_187_data_FIFO_blk[13] = 1'b0;
    assign proc_187_data_PIPO_blk[13] = 1'b0;
    assign proc_187_start_FIFO_blk[13] = 1'b0;
    assign proc_187_TLF_FIFO_blk[13] = 1'b0;
    assign proc_187_input_sync_blk[13] = 1'b0;
    assign proc_187_output_sync_blk[13] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[13] = dl_detect_out ? proc_dep_vld_vec_187_reg[13] : (proc_187_data_FIFO_blk[13] | proc_187_data_PIPO_blk[13] | proc_187_start_FIFO_blk[13] | proc_187_TLF_FIFO_blk[13] | proc_187_input_sync_blk[13] | proc_187_output_sync_blk[13]);
    assign proc_187_data_FIFO_blk[14] = 1'b0;
    assign proc_187_data_PIPO_blk[14] = 1'b0;
    assign proc_187_start_FIFO_blk[14] = 1'b0;
    assign proc_187_TLF_FIFO_blk[14] = 1'b0;
    assign proc_187_input_sync_blk[14] = 1'b0;
    assign proc_187_output_sync_blk[14] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[14] = dl_detect_out ? proc_dep_vld_vec_187_reg[14] : (proc_187_data_FIFO_blk[14] | proc_187_data_PIPO_blk[14] | proc_187_start_FIFO_blk[14] | proc_187_TLF_FIFO_blk[14] | proc_187_input_sync_blk[14] | proc_187_output_sync_blk[14]);
    assign proc_187_data_FIFO_blk[15] = 1'b0;
    assign proc_187_data_PIPO_blk[15] = 1'b0;
    assign proc_187_start_FIFO_blk[15] = 1'b0;
    assign proc_187_TLF_FIFO_blk[15] = 1'b0;
    assign proc_187_input_sync_blk[15] = 1'b0;
    assign proc_187_output_sync_blk[15] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[15] = dl_detect_out ? proc_dep_vld_vec_187_reg[15] : (proc_187_data_FIFO_blk[15] | proc_187_data_PIPO_blk[15] | proc_187_start_FIFO_blk[15] | proc_187_TLF_FIFO_blk[15] | proc_187_input_sync_blk[15] | proc_187_output_sync_blk[15]);
    assign proc_187_data_FIFO_blk[16] = 1'b0;
    assign proc_187_data_PIPO_blk[16] = 1'b0;
    assign proc_187_start_FIFO_blk[16] = 1'b0;
    assign proc_187_TLF_FIFO_blk[16] = 1'b0;
    assign proc_187_input_sync_blk[16] = 1'b0;
    assign proc_187_output_sync_blk[16] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[16] = dl_detect_out ? proc_dep_vld_vec_187_reg[16] : (proc_187_data_FIFO_blk[16] | proc_187_data_PIPO_blk[16] | proc_187_start_FIFO_blk[16] | proc_187_TLF_FIFO_blk[16] | proc_187_input_sync_blk[16] | proc_187_output_sync_blk[16]);
    assign proc_187_data_FIFO_blk[17] = 1'b0;
    assign proc_187_data_PIPO_blk[17] = 1'b0;
    assign proc_187_start_FIFO_blk[17] = 1'b0;
    assign proc_187_TLF_FIFO_blk[17] = 1'b0;
    assign proc_187_input_sync_blk[17] = 1'b0;
    assign proc_187_output_sync_blk[17] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[17] = dl_detect_out ? proc_dep_vld_vec_187_reg[17] : (proc_187_data_FIFO_blk[17] | proc_187_data_PIPO_blk[17] | proc_187_start_FIFO_blk[17] | proc_187_TLF_FIFO_blk[17] | proc_187_input_sync_blk[17] | proc_187_output_sync_blk[17]);
    assign proc_187_data_FIFO_blk[18] = 1'b0;
    assign proc_187_data_PIPO_blk[18] = 1'b0;
    assign proc_187_start_FIFO_blk[18] = 1'b0;
    assign proc_187_TLF_FIFO_blk[18] = 1'b0;
    assign proc_187_input_sync_blk[18] = 1'b0;
    assign proc_187_output_sync_blk[18] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[18] = dl_detect_out ? proc_dep_vld_vec_187_reg[18] : (proc_187_data_FIFO_blk[18] | proc_187_data_PIPO_blk[18] | proc_187_start_FIFO_blk[18] | proc_187_TLF_FIFO_blk[18] | proc_187_input_sync_blk[18] | proc_187_output_sync_blk[18]);
    assign proc_187_data_FIFO_blk[19] = 1'b0;
    assign proc_187_data_PIPO_blk[19] = 1'b0;
    assign proc_187_start_FIFO_blk[19] = 1'b0;
    assign proc_187_TLF_FIFO_blk[19] = 1'b0;
    assign proc_187_input_sync_blk[19] = 1'b0;
    assign proc_187_output_sync_blk[19] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[19] = dl_detect_out ? proc_dep_vld_vec_187_reg[19] : (proc_187_data_FIFO_blk[19] | proc_187_data_PIPO_blk[19] | proc_187_start_FIFO_blk[19] | proc_187_TLF_FIFO_blk[19] | proc_187_input_sync_blk[19] | proc_187_output_sync_blk[19]);
    assign proc_187_data_FIFO_blk[20] = 1'b0;
    assign proc_187_data_PIPO_blk[20] = 1'b0;
    assign proc_187_start_FIFO_blk[20] = 1'b0;
    assign proc_187_TLF_FIFO_blk[20] = 1'b0;
    assign proc_187_input_sync_blk[20] = 1'b0;
    assign proc_187_output_sync_blk[20] = 1'b0 | (ap_done_reg_26 & grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_187[20] = dl_detect_out ? proc_dep_vld_vec_187_reg[20] : (proc_187_data_FIFO_blk[20] | proc_187_data_PIPO_blk[20] | proc_187_start_FIFO_blk[20] | proc_187_TLF_FIFO_blk[20] | proc_187_input_sync_blk[20] | proc_187_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_187_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_187_reg <= proc_dep_vld_vec_187;
        end
    end
    assign in_chan_dep_vld_vec_187[0] = dep_chan_vld_175_187;
    assign in_chan_dep_data_vec_187[243 : 0] = dep_chan_data_175_187;
    assign token_in_vec_187[0] = token_175_187;
    assign in_chan_dep_vld_vec_187[1] = dep_chan_vld_182_187;
    assign in_chan_dep_data_vec_187[487 : 244] = dep_chan_data_182_187;
    assign token_in_vec_187[1] = token_182_187;
    assign in_chan_dep_vld_vec_187[2] = dep_chan_vld_183_187;
    assign in_chan_dep_data_vec_187[731 : 488] = dep_chan_data_183_187;
    assign token_in_vec_187[2] = token_183_187;
    assign in_chan_dep_vld_vec_187[3] = dep_chan_vld_184_187;
    assign in_chan_dep_data_vec_187[975 : 732] = dep_chan_data_184_187;
    assign token_in_vec_187[3] = token_184_187;
    assign in_chan_dep_vld_vec_187[4] = dep_chan_vld_185_187;
    assign in_chan_dep_data_vec_187[1219 : 976] = dep_chan_data_185_187;
    assign token_in_vec_187[4] = token_185_187;
    assign in_chan_dep_vld_vec_187[5] = dep_chan_vld_186_187;
    assign in_chan_dep_data_vec_187[1463 : 1220] = dep_chan_data_186_187;
    assign token_in_vec_187[5] = token_186_187;
    assign in_chan_dep_vld_vec_187[6] = dep_chan_vld_188_187;
    assign in_chan_dep_data_vec_187[1707 : 1464] = dep_chan_data_188_187;
    assign token_in_vec_187[6] = token_188_187;
    assign in_chan_dep_vld_vec_187[7] = dep_chan_vld_189_187;
    assign in_chan_dep_data_vec_187[1951 : 1708] = dep_chan_data_189_187;
    assign token_in_vec_187[7] = token_189_187;
    assign in_chan_dep_vld_vec_187[8] = dep_chan_vld_190_187;
    assign in_chan_dep_data_vec_187[2195 : 1952] = dep_chan_data_190_187;
    assign token_in_vec_187[8] = token_190_187;
    assign in_chan_dep_vld_vec_187[9] = dep_chan_vld_191_187;
    assign in_chan_dep_data_vec_187[2439 : 2196] = dep_chan_data_191_187;
    assign token_in_vec_187[9] = token_191_187;
    assign in_chan_dep_vld_vec_187[10] = dep_chan_vld_192_187;
    assign in_chan_dep_data_vec_187[2683 : 2440] = dep_chan_data_192_187;
    assign token_in_vec_187[10] = token_192_187;
    assign in_chan_dep_vld_vec_187[11] = dep_chan_vld_193_187;
    assign in_chan_dep_data_vec_187[2927 : 2684] = dep_chan_data_193_187;
    assign token_in_vec_187[11] = token_193_187;
    assign in_chan_dep_vld_vec_187[12] = dep_chan_vld_194_187;
    assign in_chan_dep_data_vec_187[3171 : 2928] = dep_chan_data_194_187;
    assign token_in_vec_187[12] = token_194_187;
    assign in_chan_dep_vld_vec_187[13] = dep_chan_vld_195_187;
    assign in_chan_dep_data_vec_187[3415 : 3172] = dep_chan_data_195_187;
    assign token_in_vec_187[13] = token_195_187;
    assign in_chan_dep_vld_vec_187[14] = dep_chan_vld_196_187;
    assign in_chan_dep_data_vec_187[3659 : 3416] = dep_chan_data_196_187;
    assign token_in_vec_187[14] = token_196_187;
    assign in_chan_dep_vld_vec_187[15] = dep_chan_vld_197_187;
    assign in_chan_dep_data_vec_187[3903 : 3660] = dep_chan_data_197_187;
    assign token_in_vec_187[15] = token_197_187;
    assign in_chan_dep_vld_vec_187[16] = dep_chan_vld_198_187;
    assign in_chan_dep_data_vec_187[4147 : 3904] = dep_chan_data_198_187;
    assign token_in_vec_187[16] = token_198_187;
    assign in_chan_dep_vld_vec_187[17] = dep_chan_vld_199_187;
    assign in_chan_dep_data_vec_187[4391 : 4148] = dep_chan_data_199_187;
    assign token_in_vec_187[17] = token_199_187;
    assign in_chan_dep_vld_vec_187[18] = dep_chan_vld_200_187;
    assign in_chan_dep_data_vec_187[4635 : 4392] = dep_chan_data_200_187;
    assign token_in_vec_187[18] = token_200_187;
    assign in_chan_dep_vld_vec_187[19] = dep_chan_vld_201_187;
    assign in_chan_dep_data_vec_187[4879 : 4636] = dep_chan_data_201_187;
    assign token_in_vec_187[19] = token_201_187;
    assign in_chan_dep_vld_vec_187[20] = dep_chan_vld_243_187;
    assign in_chan_dep_data_vec_187[5123 : 4880] = dep_chan_data_243_187;
    assign token_in_vec_187[20] = token_243_187;
    assign dep_chan_vld_187_175 = out_chan_dep_vld_vec_187[0];
    assign dep_chan_data_187_175 = out_chan_dep_data_187;
    assign token_187_175 = token_out_vec_187[0];
    assign dep_chan_vld_187_182 = out_chan_dep_vld_vec_187[1];
    assign dep_chan_data_187_182 = out_chan_dep_data_187;
    assign token_187_182 = token_out_vec_187[1];
    assign dep_chan_vld_187_183 = out_chan_dep_vld_vec_187[2];
    assign dep_chan_data_187_183 = out_chan_dep_data_187;
    assign token_187_183 = token_out_vec_187[2];
    assign dep_chan_vld_187_184 = out_chan_dep_vld_vec_187[3];
    assign dep_chan_data_187_184 = out_chan_dep_data_187;
    assign token_187_184 = token_out_vec_187[3];
    assign dep_chan_vld_187_185 = out_chan_dep_vld_vec_187[4];
    assign dep_chan_data_187_185 = out_chan_dep_data_187;
    assign token_187_185 = token_out_vec_187[4];
    assign dep_chan_vld_187_186 = out_chan_dep_vld_vec_187[5];
    assign dep_chan_data_187_186 = out_chan_dep_data_187;
    assign token_187_186 = token_out_vec_187[5];
    assign dep_chan_vld_187_188 = out_chan_dep_vld_vec_187[6];
    assign dep_chan_data_187_188 = out_chan_dep_data_187;
    assign token_187_188 = token_out_vec_187[6];
    assign dep_chan_vld_187_189 = out_chan_dep_vld_vec_187[7];
    assign dep_chan_data_187_189 = out_chan_dep_data_187;
    assign token_187_189 = token_out_vec_187[7];
    assign dep_chan_vld_187_190 = out_chan_dep_vld_vec_187[8];
    assign dep_chan_data_187_190 = out_chan_dep_data_187;
    assign token_187_190 = token_out_vec_187[8];
    assign dep_chan_vld_187_191 = out_chan_dep_vld_vec_187[9];
    assign dep_chan_data_187_191 = out_chan_dep_data_187;
    assign token_187_191 = token_out_vec_187[9];
    assign dep_chan_vld_187_192 = out_chan_dep_vld_vec_187[10];
    assign dep_chan_data_187_192 = out_chan_dep_data_187;
    assign token_187_192 = token_out_vec_187[10];
    assign dep_chan_vld_187_193 = out_chan_dep_vld_vec_187[11];
    assign dep_chan_data_187_193 = out_chan_dep_data_187;
    assign token_187_193 = token_out_vec_187[11];
    assign dep_chan_vld_187_194 = out_chan_dep_vld_vec_187[12];
    assign dep_chan_data_187_194 = out_chan_dep_data_187;
    assign token_187_194 = token_out_vec_187[12];
    assign dep_chan_vld_187_195 = out_chan_dep_vld_vec_187[13];
    assign dep_chan_data_187_195 = out_chan_dep_data_187;
    assign token_187_195 = token_out_vec_187[13];
    assign dep_chan_vld_187_196 = out_chan_dep_vld_vec_187[14];
    assign dep_chan_data_187_196 = out_chan_dep_data_187;
    assign token_187_196 = token_out_vec_187[14];
    assign dep_chan_vld_187_197 = out_chan_dep_vld_vec_187[15];
    assign dep_chan_data_187_197 = out_chan_dep_data_187;
    assign token_187_197 = token_out_vec_187[15];
    assign dep_chan_vld_187_198 = out_chan_dep_vld_vec_187[16];
    assign dep_chan_data_187_198 = out_chan_dep_data_187;
    assign token_187_198 = token_out_vec_187[16];
    assign dep_chan_vld_187_199 = out_chan_dep_vld_vec_187[17];
    assign dep_chan_data_187_199 = out_chan_dep_data_187;
    assign token_187_199 = token_out_vec_187[17];
    assign dep_chan_vld_187_200 = out_chan_dep_vld_vec_187[18];
    assign dep_chan_data_187_200 = out_chan_dep_data_187;
    assign token_187_200 = token_out_vec_187[18];
    assign dep_chan_vld_187_201 = out_chan_dep_vld_vec_187[19];
    assign dep_chan_data_187_201 = out_chan_dep_data_187;
    assign token_187_201 = token_out_vec_187[19];
    assign dep_chan_vld_187_243 = out_chan_dep_vld_vec_187[20];
    assign dep_chan_data_187_243 = out_chan_dep_data_187;
    assign token_187_243 = token_out_vec_187[20];

    // Process: grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 188, 21, 21) top_hls_deadlock_detect_unit_188 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_188),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_188),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_188),
        .token_in_vec(token_in_vec_188),
        .dl_detect_in(dl_detect_out),
        .origin(origin[188]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_188),
        .out_chan_dep_data(out_chan_dep_data_188),
        .token_out_vec(token_out_vec_188),
        .dl_detect_out(dl_in_vec[188]));

    assign proc_188_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.fifo_B_PE_4_2_x175_blk_n);
    assign proc_188_data_PIPO_blk[0] = 1'b0;
    assign proc_188_start_FIFO_blk[0] = 1'b0;
    assign proc_188_TLF_FIFO_blk[0] = 1'b0;
    assign proc_188_input_sync_blk[0] = 1'b0;
    assign proc_188_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_188[0] = dl_detect_out ? proc_dep_vld_vec_188_reg[0] : (proc_188_data_FIFO_blk[0] | proc_188_data_PIPO_blk[0] | proc_188_start_FIFO_blk[0] | proc_188_TLF_FIFO_blk[0] | proc_188_input_sync_blk[0] | proc_188_output_sync_blk[0]);
    assign proc_188_data_FIFO_blk[1] = 1'b0;
    assign proc_188_data_PIPO_blk[1] = 1'b0;
    assign proc_188_start_FIFO_blk[1] = 1'b0;
    assign proc_188_TLF_FIFO_blk[1] = 1'b0;
    assign proc_188_input_sync_blk[1] = 1'b0;
    assign proc_188_output_sync_blk[1] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[1] = dl_detect_out ? proc_dep_vld_vec_188_reg[1] : (proc_188_data_FIFO_blk[1] | proc_188_data_PIPO_blk[1] | proc_188_start_FIFO_blk[1] | proc_188_TLF_FIFO_blk[1] | proc_188_input_sync_blk[1] | proc_188_output_sync_blk[1]);
    assign proc_188_data_FIFO_blk[2] = 1'b0;
    assign proc_188_data_PIPO_blk[2] = 1'b0;
    assign proc_188_start_FIFO_blk[2] = 1'b0;
    assign proc_188_TLF_FIFO_blk[2] = 1'b0;
    assign proc_188_input_sync_blk[2] = 1'b0;
    assign proc_188_output_sync_blk[2] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[2] = dl_detect_out ? proc_dep_vld_vec_188_reg[2] : (proc_188_data_FIFO_blk[2] | proc_188_data_PIPO_blk[2] | proc_188_start_FIFO_blk[2] | proc_188_TLF_FIFO_blk[2] | proc_188_input_sync_blk[2] | proc_188_output_sync_blk[2]);
    assign proc_188_data_FIFO_blk[3] = 1'b0;
    assign proc_188_data_PIPO_blk[3] = 1'b0;
    assign proc_188_start_FIFO_blk[3] = 1'b0;
    assign proc_188_TLF_FIFO_blk[3] = 1'b0;
    assign proc_188_input_sync_blk[3] = 1'b0;
    assign proc_188_output_sync_blk[3] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[3] = dl_detect_out ? proc_dep_vld_vec_188_reg[3] : (proc_188_data_FIFO_blk[3] | proc_188_data_PIPO_blk[3] | proc_188_start_FIFO_blk[3] | proc_188_TLF_FIFO_blk[3] | proc_188_input_sync_blk[3] | proc_188_output_sync_blk[3]);
    assign proc_188_data_FIFO_blk[4] = 1'b0;
    assign proc_188_data_PIPO_blk[4] = 1'b0;
    assign proc_188_start_FIFO_blk[4] = 1'b0;
    assign proc_188_TLF_FIFO_blk[4] = 1'b0;
    assign proc_188_input_sync_blk[4] = 1'b0;
    assign proc_188_output_sync_blk[4] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[4] = dl_detect_out ? proc_dep_vld_vec_188_reg[4] : (proc_188_data_FIFO_blk[4] | proc_188_data_PIPO_blk[4] | proc_188_start_FIFO_blk[4] | proc_188_TLF_FIFO_blk[4] | proc_188_input_sync_blk[4] | proc_188_output_sync_blk[4]);
    assign proc_188_data_FIFO_blk[5] = 1'b0;
    assign proc_188_data_PIPO_blk[5] = 1'b0;
    assign proc_188_start_FIFO_blk[5] = 1'b0;
    assign proc_188_TLF_FIFO_blk[5] = 1'b0;
    assign proc_188_input_sync_blk[5] = 1'b0;
    assign proc_188_output_sync_blk[5] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[5] = dl_detect_out ? proc_dep_vld_vec_188_reg[5] : (proc_188_data_FIFO_blk[5] | proc_188_data_PIPO_blk[5] | proc_188_start_FIFO_blk[5] | proc_188_TLF_FIFO_blk[5] | proc_188_input_sync_blk[5] | proc_188_output_sync_blk[5]);
    assign proc_188_data_FIFO_blk[6] = 1'b0;
    assign proc_188_data_PIPO_blk[6] = 1'b0;
    assign proc_188_start_FIFO_blk[6] = 1'b0;
    assign proc_188_TLF_FIFO_blk[6] = 1'b0;
    assign proc_188_input_sync_blk[6] = 1'b0;
    assign proc_188_output_sync_blk[6] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[6] = dl_detect_out ? proc_dep_vld_vec_188_reg[6] : (proc_188_data_FIFO_blk[6] | proc_188_data_PIPO_blk[6] | proc_188_start_FIFO_blk[6] | proc_188_TLF_FIFO_blk[6] | proc_188_input_sync_blk[6] | proc_188_output_sync_blk[6]);
    assign proc_188_data_FIFO_blk[7] = 1'b0;
    assign proc_188_data_PIPO_blk[7] = 1'b0;
    assign proc_188_start_FIFO_blk[7] = 1'b0;
    assign proc_188_TLF_FIFO_blk[7] = 1'b0;
    assign proc_188_input_sync_blk[7] = 1'b0;
    assign proc_188_output_sync_blk[7] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[7] = dl_detect_out ? proc_dep_vld_vec_188_reg[7] : (proc_188_data_FIFO_blk[7] | proc_188_data_PIPO_blk[7] | proc_188_start_FIFO_blk[7] | proc_188_TLF_FIFO_blk[7] | proc_188_input_sync_blk[7] | proc_188_output_sync_blk[7]);
    assign proc_188_data_FIFO_blk[8] = 1'b0;
    assign proc_188_data_PIPO_blk[8] = 1'b0;
    assign proc_188_start_FIFO_blk[8] = 1'b0;
    assign proc_188_TLF_FIFO_blk[8] = 1'b0;
    assign proc_188_input_sync_blk[8] = 1'b0;
    assign proc_188_output_sync_blk[8] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[8] = dl_detect_out ? proc_dep_vld_vec_188_reg[8] : (proc_188_data_FIFO_blk[8] | proc_188_data_PIPO_blk[8] | proc_188_start_FIFO_blk[8] | proc_188_TLF_FIFO_blk[8] | proc_188_input_sync_blk[8] | proc_188_output_sync_blk[8]);
    assign proc_188_data_FIFO_blk[9] = 1'b0;
    assign proc_188_data_PIPO_blk[9] = 1'b0;
    assign proc_188_start_FIFO_blk[9] = 1'b0;
    assign proc_188_TLF_FIFO_blk[9] = 1'b0;
    assign proc_188_input_sync_blk[9] = 1'b0;
    assign proc_188_output_sync_blk[9] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[9] = dl_detect_out ? proc_dep_vld_vec_188_reg[9] : (proc_188_data_FIFO_blk[9] | proc_188_data_PIPO_blk[9] | proc_188_start_FIFO_blk[9] | proc_188_TLF_FIFO_blk[9] | proc_188_input_sync_blk[9] | proc_188_output_sync_blk[9]);
    assign proc_188_data_FIFO_blk[10] = 1'b0;
    assign proc_188_data_PIPO_blk[10] = 1'b0;
    assign proc_188_start_FIFO_blk[10] = 1'b0;
    assign proc_188_TLF_FIFO_blk[10] = 1'b0;
    assign proc_188_input_sync_blk[10] = 1'b0;
    assign proc_188_output_sync_blk[10] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[10] = dl_detect_out ? proc_dep_vld_vec_188_reg[10] : (proc_188_data_FIFO_blk[10] | proc_188_data_PIPO_blk[10] | proc_188_start_FIFO_blk[10] | proc_188_TLF_FIFO_blk[10] | proc_188_input_sync_blk[10] | proc_188_output_sync_blk[10]);
    assign proc_188_data_FIFO_blk[11] = 1'b0;
    assign proc_188_data_PIPO_blk[11] = 1'b0;
    assign proc_188_start_FIFO_blk[11] = 1'b0;
    assign proc_188_TLF_FIFO_blk[11] = 1'b0;
    assign proc_188_input_sync_blk[11] = 1'b0;
    assign proc_188_output_sync_blk[11] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[11] = dl_detect_out ? proc_dep_vld_vec_188_reg[11] : (proc_188_data_FIFO_blk[11] | proc_188_data_PIPO_blk[11] | proc_188_start_FIFO_blk[11] | proc_188_TLF_FIFO_blk[11] | proc_188_input_sync_blk[11] | proc_188_output_sync_blk[11]);
    assign proc_188_data_FIFO_blk[12] = 1'b0;
    assign proc_188_data_PIPO_blk[12] = 1'b0;
    assign proc_188_start_FIFO_blk[12] = 1'b0;
    assign proc_188_TLF_FIFO_blk[12] = 1'b0;
    assign proc_188_input_sync_blk[12] = 1'b0;
    assign proc_188_output_sync_blk[12] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[12] = dl_detect_out ? proc_dep_vld_vec_188_reg[12] : (proc_188_data_FIFO_blk[12] | proc_188_data_PIPO_blk[12] | proc_188_start_FIFO_blk[12] | proc_188_TLF_FIFO_blk[12] | proc_188_input_sync_blk[12] | proc_188_output_sync_blk[12]);
    assign proc_188_data_FIFO_blk[13] = 1'b0;
    assign proc_188_data_PIPO_blk[13] = 1'b0;
    assign proc_188_start_FIFO_blk[13] = 1'b0;
    assign proc_188_TLF_FIFO_blk[13] = 1'b0;
    assign proc_188_input_sync_blk[13] = 1'b0;
    assign proc_188_output_sync_blk[13] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[13] = dl_detect_out ? proc_dep_vld_vec_188_reg[13] : (proc_188_data_FIFO_blk[13] | proc_188_data_PIPO_blk[13] | proc_188_start_FIFO_blk[13] | proc_188_TLF_FIFO_blk[13] | proc_188_input_sync_blk[13] | proc_188_output_sync_blk[13]);
    assign proc_188_data_FIFO_blk[14] = 1'b0;
    assign proc_188_data_PIPO_blk[14] = 1'b0;
    assign proc_188_start_FIFO_blk[14] = 1'b0;
    assign proc_188_TLF_FIFO_blk[14] = 1'b0;
    assign proc_188_input_sync_blk[14] = 1'b0;
    assign proc_188_output_sync_blk[14] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[14] = dl_detect_out ? proc_dep_vld_vec_188_reg[14] : (proc_188_data_FIFO_blk[14] | proc_188_data_PIPO_blk[14] | proc_188_start_FIFO_blk[14] | proc_188_TLF_FIFO_blk[14] | proc_188_input_sync_blk[14] | proc_188_output_sync_blk[14]);
    assign proc_188_data_FIFO_blk[15] = 1'b0;
    assign proc_188_data_PIPO_blk[15] = 1'b0;
    assign proc_188_start_FIFO_blk[15] = 1'b0;
    assign proc_188_TLF_FIFO_blk[15] = 1'b0;
    assign proc_188_input_sync_blk[15] = 1'b0;
    assign proc_188_output_sync_blk[15] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[15] = dl_detect_out ? proc_dep_vld_vec_188_reg[15] : (proc_188_data_FIFO_blk[15] | proc_188_data_PIPO_blk[15] | proc_188_start_FIFO_blk[15] | proc_188_TLF_FIFO_blk[15] | proc_188_input_sync_blk[15] | proc_188_output_sync_blk[15]);
    assign proc_188_data_FIFO_blk[16] = 1'b0;
    assign proc_188_data_PIPO_blk[16] = 1'b0;
    assign proc_188_start_FIFO_blk[16] = 1'b0;
    assign proc_188_TLF_FIFO_blk[16] = 1'b0;
    assign proc_188_input_sync_blk[16] = 1'b0;
    assign proc_188_output_sync_blk[16] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[16] = dl_detect_out ? proc_dep_vld_vec_188_reg[16] : (proc_188_data_FIFO_blk[16] | proc_188_data_PIPO_blk[16] | proc_188_start_FIFO_blk[16] | proc_188_TLF_FIFO_blk[16] | proc_188_input_sync_blk[16] | proc_188_output_sync_blk[16]);
    assign proc_188_data_FIFO_blk[17] = 1'b0;
    assign proc_188_data_PIPO_blk[17] = 1'b0;
    assign proc_188_start_FIFO_blk[17] = 1'b0;
    assign proc_188_TLF_FIFO_blk[17] = 1'b0;
    assign proc_188_input_sync_blk[17] = 1'b0;
    assign proc_188_output_sync_blk[17] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[17] = dl_detect_out ? proc_dep_vld_vec_188_reg[17] : (proc_188_data_FIFO_blk[17] | proc_188_data_PIPO_blk[17] | proc_188_start_FIFO_blk[17] | proc_188_TLF_FIFO_blk[17] | proc_188_input_sync_blk[17] | proc_188_output_sync_blk[17]);
    assign proc_188_data_FIFO_blk[18] = 1'b0;
    assign proc_188_data_PIPO_blk[18] = 1'b0;
    assign proc_188_start_FIFO_blk[18] = 1'b0;
    assign proc_188_TLF_FIFO_blk[18] = 1'b0;
    assign proc_188_input_sync_blk[18] = 1'b0;
    assign proc_188_output_sync_blk[18] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[18] = dl_detect_out ? proc_dep_vld_vec_188_reg[18] : (proc_188_data_FIFO_blk[18] | proc_188_data_PIPO_blk[18] | proc_188_start_FIFO_blk[18] | proc_188_TLF_FIFO_blk[18] | proc_188_input_sync_blk[18] | proc_188_output_sync_blk[18]);
    assign proc_188_data_FIFO_blk[19] = 1'b0;
    assign proc_188_data_PIPO_blk[19] = 1'b0;
    assign proc_188_start_FIFO_blk[19] = 1'b0;
    assign proc_188_TLF_FIFO_blk[19] = 1'b0;
    assign proc_188_input_sync_blk[19] = 1'b0;
    assign proc_188_output_sync_blk[19] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[19] = dl_detect_out ? proc_dep_vld_vec_188_reg[19] : (proc_188_data_FIFO_blk[19] | proc_188_data_PIPO_blk[19] | proc_188_start_FIFO_blk[19] | proc_188_TLF_FIFO_blk[19] | proc_188_input_sync_blk[19] | proc_188_output_sync_blk[19]);
    assign proc_188_data_FIFO_blk[20] = 1'b0;
    assign proc_188_data_PIPO_blk[20] = 1'b0;
    assign proc_188_start_FIFO_blk[20] = 1'b0;
    assign proc_188_TLF_FIFO_blk[20] = 1'b0;
    assign proc_188_input_sync_blk[20] = 1'b0;
    assign proc_188_output_sync_blk[20] = 1'b0 | (ap_done_reg_27 & grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_188[20] = dl_detect_out ? proc_dep_vld_vec_188_reg[20] : (proc_188_data_FIFO_blk[20] | proc_188_data_PIPO_blk[20] | proc_188_start_FIFO_blk[20] | proc_188_TLF_FIFO_blk[20] | proc_188_input_sync_blk[20] | proc_188_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_188_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_188_reg <= proc_dep_vld_vec_188;
        end
    end
    assign in_chan_dep_vld_vec_188[0] = dep_chan_vld_176_188;
    assign in_chan_dep_data_vec_188[243 : 0] = dep_chan_data_176_188;
    assign token_in_vec_188[0] = token_176_188;
    assign in_chan_dep_vld_vec_188[1] = dep_chan_vld_182_188;
    assign in_chan_dep_data_vec_188[487 : 244] = dep_chan_data_182_188;
    assign token_in_vec_188[1] = token_182_188;
    assign in_chan_dep_vld_vec_188[2] = dep_chan_vld_183_188;
    assign in_chan_dep_data_vec_188[731 : 488] = dep_chan_data_183_188;
    assign token_in_vec_188[2] = token_183_188;
    assign in_chan_dep_vld_vec_188[3] = dep_chan_vld_184_188;
    assign in_chan_dep_data_vec_188[975 : 732] = dep_chan_data_184_188;
    assign token_in_vec_188[3] = token_184_188;
    assign in_chan_dep_vld_vec_188[4] = dep_chan_vld_185_188;
    assign in_chan_dep_data_vec_188[1219 : 976] = dep_chan_data_185_188;
    assign token_in_vec_188[4] = token_185_188;
    assign in_chan_dep_vld_vec_188[5] = dep_chan_vld_186_188;
    assign in_chan_dep_data_vec_188[1463 : 1220] = dep_chan_data_186_188;
    assign token_in_vec_188[5] = token_186_188;
    assign in_chan_dep_vld_vec_188[6] = dep_chan_vld_187_188;
    assign in_chan_dep_data_vec_188[1707 : 1464] = dep_chan_data_187_188;
    assign token_in_vec_188[6] = token_187_188;
    assign in_chan_dep_vld_vec_188[7] = dep_chan_vld_189_188;
    assign in_chan_dep_data_vec_188[1951 : 1708] = dep_chan_data_189_188;
    assign token_in_vec_188[7] = token_189_188;
    assign in_chan_dep_vld_vec_188[8] = dep_chan_vld_190_188;
    assign in_chan_dep_data_vec_188[2195 : 1952] = dep_chan_data_190_188;
    assign token_in_vec_188[8] = token_190_188;
    assign in_chan_dep_vld_vec_188[9] = dep_chan_vld_191_188;
    assign in_chan_dep_data_vec_188[2439 : 2196] = dep_chan_data_191_188;
    assign token_in_vec_188[9] = token_191_188;
    assign in_chan_dep_vld_vec_188[10] = dep_chan_vld_192_188;
    assign in_chan_dep_data_vec_188[2683 : 2440] = dep_chan_data_192_188;
    assign token_in_vec_188[10] = token_192_188;
    assign in_chan_dep_vld_vec_188[11] = dep_chan_vld_193_188;
    assign in_chan_dep_data_vec_188[2927 : 2684] = dep_chan_data_193_188;
    assign token_in_vec_188[11] = token_193_188;
    assign in_chan_dep_vld_vec_188[12] = dep_chan_vld_194_188;
    assign in_chan_dep_data_vec_188[3171 : 2928] = dep_chan_data_194_188;
    assign token_in_vec_188[12] = token_194_188;
    assign in_chan_dep_vld_vec_188[13] = dep_chan_vld_195_188;
    assign in_chan_dep_data_vec_188[3415 : 3172] = dep_chan_data_195_188;
    assign token_in_vec_188[13] = token_195_188;
    assign in_chan_dep_vld_vec_188[14] = dep_chan_vld_196_188;
    assign in_chan_dep_data_vec_188[3659 : 3416] = dep_chan_data_196_188;
    assign token_in_vec_188[14] = token_196_188;
    assign in_chan_dep_vld_vec_188[15] = dep_chan_vld_197_188;
    assign in_chan_dep_data_vec_188[3903 : 3660] = dep_chan_data_197_188;
    assign token_in_vec_188[15] = token_197_188;
    assign in_chan_dep_vld_vec_188[16] = dep_chan_vld_198_188;
    assign in_chan_dep_data_vec_188[4147 : 3904] = dep_chan_data_198_188;
    assign token_in_vec_188[16] = token_198_188;
    assign in_chan_dep_vld_vec_188[17] = dep_chan_vld_199_188;
    assign in_chan_dep_data_vec_188[4391 : 4148] = dep_chan_data_199_188;
    assign token_in_vec_188[17] = token_199_188;
    assign in_chan_dep_vld_vec_188[18] = dep_chan_vld_200_188;
    assign in_chan_dep_data_vec_188[4635 : 4392] = dep_chan_data_200_188;
    assign token_in_vec_188[18] = token_200_188;
    assign in_chan_dep_vld_vec_188[19] = dep_chan_vld_201_188;
    assign in_chan_dep_data_vec_188[4879 : 4636] = dep_chan_data_201_188;
    assign token_in_vec_188[19] = token_201_188;
    assign in_chan_dep_vld_vec_188[20] = dep_chan_vld_243_188;
    assign in_chan_dep_data_vec_188[5123 : 4880] = dep_chan_data_243_188;
    assign token_in_vec_188[20] = token_243_188;
    assign dep_chan_vld_188_176 = out_chan_dep_vld_vec_188[0];
    assign dep_chan_data_188_176 = out_chan_dep_data_188;
    assign token_188_176 = token_out_vec_188[0];
    assign dep_chan_vld_188_182 = out_chan_dep_vld_vec_188[1];
    assign dep_chan_data_188_182 = out_chan_dep_data_188;
    assign token_188_182 = token_out_vec_188[1];
    assign dep_chan_vld_188_183 = out_chan_dep_vld_vec_188[2];
    assign dep_chan_data_188_183 = out_chan_dep_data_188;
    assign token_188_183 = token_out_vec_188[2];
    assign dep_chan_vld_188_184 = out_chan_dep_vld_vec_188[3];
    assign dep_chan_data_188_184 = out_chan_dep_data_188;
    assign token_188_184 = token_out_vec_188[3];
    assign dep_chan_vld_188_185 = out_chan_dep_vld_vec_188[4];
    assign dep_chan_data_188_185 = out_chan_dep_data_188;
    assign token_188_185 = token_out_vec_188[4];
    assign dep_chan_vld_188_186 = out_chan_dep_vld_vec_188[5];
    assign dep_chan_data_188_186 = out_chan_dep_data_188;
    assign token_188_186 = token_out_vec_188[5];
    assign dep_chan_vld_188_187 = out_chan_dep_vld_vec_188[6];
    assign dep_chan_data_188_187 = out_chan_dep_data_188;
    assign token_188_187 = token_out_vec_188[6];
    assign dep_chan_vld_188_189 = out_chan_dep_vld_vec_188[7];
    assign dep_chan_data_188_189 = out_chan_dep_data_188;
    assign token_188_189 = token_out_vec_188[7];
    assign dep_chan_vld_188_190 = out_chan_dep_vld_vec_188[8];
    assign dep_chan_data_188_190 = out_chan_dep_data_188;
    assign token_188_190 = token_out_vec_188[8];
    assign dep_chan_vld_188_191 = out_chan_dep_vld_vec_188[9];
    assign dep_chan_data_188_191 = out_chan_dep_data_188;
    assign token_188_191 = token_out_vec_188[9];
    assign dep_chan_vld_188_192 = out_chan_dep_vld_vec_188[10];
    assign dep_chan_data_188_192 = out_chan_dep_data_188;
    assign token_188_192 = token_out_vec_188[10];
    assign dep_chan_vld_188_193 = out_chan_dep_vld_vec_188[11];
    assign dep_chan_data_188_193 = out_chan_dep_data_188;
    assign token_188_193 = token_out_vec_188[11];
    assign dep_chan_vld_188_194 = out_chan_dep_vld_vec_188[12];
    assign dep_chan_data_188_194 = out_chan_dep_data_188;
    assign token_188_194 = token_out_vec_188[12];
    assign dep_chan_vld_188_195 = out_chan_dep_vld_vec_188[13];
    assign dep_chan_data_188_195 = out_chan_dep_data_188;
    assign token_188_195 = token_out_vec_188[13];
    assign dep_chan_vld_188_196 = out_chan_dep_vld_vec_188[14];
    assign dep_chan_data_188_196 = out_chan_dep_data_188;
    assign token_188_196 = token_out_vec_188[14];
    assign dep_chan_vld_188_197 = out_chan_dep_vld_vec_188[15];
    assign dep_chan_data_188_197 = out_chan_dep_data_188;
    assign token_188_197 = token_out_vec_188[15];
    assign dep_chan_vld_188_198 = out_chan_dep_vld_vec_188[16];
    assign dep_chan_data_188_198 = out_chan_dep_data_188;
    assign token_188_198 = token_out_vec_188[16];
    assign dep_chan_vld_188_199 = out_chan_dep_vld_vec_188[17];
    assign dep_chan_data_188_199 = out_chan_dep_data_188;
    assign token_188_199 = token_out_vec_188[17];
    assign dep_chan_vld_188_200 = out_chan_dep_vld_vec_188[18];
    assign dep_chan_data_188_200 = out_chan_dep_data_188;
    assign token_188_200 = token_out_vec_188[18];
    assign dep_chan_vld_188_201 = out_chan_dep_vld_vec_188[19];
    assign dep_chan_data_188_201 = out_chan_dep_data_188;
    assign token_188_201 = token_out_vec_188[19];
    assign dep_chan_vld_188_243 = out_chan_dep_vld_vec_188[20];
    assign dep_chan_data_188_243 = out_chan_dep_data_188;
    assign token_188_243 = token_out_vec_188[20];

    // Process: grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0
    top_hls_deadlock_detect_unit #(244, 189, 21, 21) top_hls_deadlock_detect_unit_189 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_189),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_189),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_189),
        .token_in_vec(token_in_vec_189),
        .dl_detect_in(dl_detect_out),
        .origin(origin[189]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_189),
        .out_chan_dep_data(out_chan_dep_data_189),
        .token_out_vec(token_out_vec_189),
        .dl_detect_out(dl_in_vec[189]));

    assign proc_189_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.fifo_B_PE_4_3_x180_blk_n);
    assign proc_189_data_PIPO_blk[0] = 1'b0;
    assign proc_189_start_FIFO_blk[0] = 1'b0;
    assign proc_189_TLF_FIFO_blk[0] = 1'b0;
    assign proc_189_input_sync_blk[0] = 1'b0;
    assign proc_189_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_189[0] = dl_detect_out ? proc_dep_vld_vec_189_reg[0] : (proc_189_data_FIFO_blk[0] | proc_189_data_PIPO_blk[0] | proc_189_start_FIFO_blk[0] | proc_189_TLF_FIFO_blk[0] | proc_189_input_sync_blk[0] | proc_189_output_sync_blk[0]);
    assign proc_189_data_FIFO_blk[1] = 1'b0;
    assign proc_189_data_PIPO_blk[1] = 1'b0;
    assign proc_189_start_FIFO_blk[1] = 1'b0;
    assign proc_189_TLF_FIFO_blk[1] = 1'b0;
    assign proc_189_input_sync_blk[1] = 1'b0;
    assign proc_189_output_sync_blk[1] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[1] = dl_detect_out ? proc_dep_vld_vec_189_reg[1] : (proc_189_data_FIFO_blk[1] | proc_189_data_PIPO_blk[1] | proc_189_start_FIFO_blk[1] | proc_189_TLF_FIFO_blk[1] | proc_189_input_sync_blk[1] | proc_189_output_sync_blk[1]);
    assign proc_189_data_FIFO_blk[2] = 1'b0;
    assign proc_189_data_PIPO_blk[2] = 1'b0;
    assign proc_189_start_FIFO_blk[2] = 1'b0;
    assign proc_189_TLF_FIFO_blk[2] = 1'b0;
    assign proc_189_input_sync_blk[2] = 1'b0;
    assign proc_189_output_sync_blk[2] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[2] = dl_detect_out ? proc_dep_vld_vec_189_reg[2] : (proc_189_data_FIFO_blk[2] | proc_189_data_PIPO_blk[2] | proc_189_start_FIFO_blk[2] | proc_189_TLF_FIFO_blk[2] | proc_189_input_sync_blk[2] | proc_189_output_sync_blk[2]);
    assign proc_189_data_FIFO_blk[3] = 1'b0;
    assign proc_189_data_PIPO_blk[3] = 1'b0;
    assign proc_189_start_FIFO_blk[3] = 1'b0;
    assign proc_189_TLF_FIFO_blk[3] = 1'b0;
    assign proc_189_input_sync_blk[3] = 1'b0;
    assign proc_189_output_sync_blk[3] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[3] = dl_detect_out ? proc_dep_vld_vec_189_reg[3] : (proc_189_data_FIFO_blk[3] | proc_189_data_PIPO_blk[3] | proc_189_start_FIFO_blk[3] | proc_189_TLF_FIFO_blk[3] | proc_189_input_sync_blk[3] | proc_189_output_sync_blk[3]);
    assign proc_189_data_FIFO_blk[4] = 1'b0;
    assign proc_189_data_PIPO_blk[4] = 1'b0;
    assign proc_189_start_FIFO_blk[4] = 1'b0;
    assign proc_189_TLF_FIFO_blk[4] = 1'b0;
    assign proc_189_input_sync_blk[4] = 1'b0;
    assign proc_189_output_sync_blk[4] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[4] = dl_detect_out ? proc_dep_vld_vec_189_reg[4] : (proc_189_data_FIFO_blk[4] | proc_189_data_PIPO_blk[4] | proc_189_start_FIFO_blk[4] | proc_189_TLF_FIFO_blk[4] | proc_189_input_sync_blk[4] | proc_189_output_sync_blk[4]);
    assign proc_189_data_FIFO_blk[5] = 1'b0;
    assign proc_189_data_PIPO_blk[5] = 1'b0;
    assign proc_189_start_FIFO_blk[5] = 1'b0;
    assign proc_189_TLF_FIFO_blk[5] = 1'b0;
    assign proc_189_input_sync_blk[5] = 1'b0;
    assign proc_189_output_sync_blk[5] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[5] = dl_detect_out ? proc_dep_vld_vec_189_reg[5] : (proc_189_data_FIFO_blk[5] | proc_189_data_PIPO_blk[5] | proc_189_start_FIFO_blk[5] | proc_189_TLF_FIFO_blk[5] | proc_189_input_sync_blk[5] | proc_189_output_sync_blk[5]);
    assign proc_189_data_FIFO_blk[6] = 1'b0;
    assign proc_189_data_PIPO_blk[6] = 1'b0;
    assign proc_189_start_FIFO_blk[6] = 1'b0;
    assign proc_189_TLF_FIFO_blk[6] = 1'b0;
    assign proc_189_input_sync_blk[6] = 1'b0;
    assign proc_189_output_sync_blk[6] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[6] = dl_detect_out ? proc_dep_vld_vec_189_reg[6] : (proc_189_data_FIFO_blk[6] | proc_189_data_PIPO_blk[6] | proc_189_start_FIFO_blk[6] | proc_189_TLF_FIFO_blk[6] | proc_189_input_sync_blk[6] | proc_189_output_sync_blk[6]);
    assign proc_189_data_FIFO_blk[7] = 1'b0;
    assign proc_189_data_PIPO_blk[7] = 1'b0;
    assign proc_189_start_FIFO_blk[7] = 1'b0;
    assign proc_189_TLF_FIFO_blk[7] = 1'b0;
    assign proc_189_input_sync_blk[7] = 1'b0;
    assign proc_189_output_sync_blk[7] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[7] = dl_detect_out ? proc_dep_vld_vec_189_reg[7] : (proc_189_data_FIFO_blk[7] | proc_189_data_PIPO_blk[7] | proc_189_start_FIFO_blk[7] | proc_189_TLF_FIFO_blk[7] | proc_189_input_sync_blk[7] | proc_189_output_sync_blk[7]);
    assign proc_189_data_FIFO_blk[8] = 1'b0;
    assign proc_189_data_PIPO_blk[8] = 1'b0;
    assign proc_189_start_FIFO_blk[8] = 1'b0;
    assign proc_189_TLF_FIFO_blk[8] = 1'b0;
    assign proc_189_input_sync_blk[8] = 1'b0;
    assign proc_189_output_sync_blk[8] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[8] = dl_detect_out ? proc_dep_vld_vec_189_reg[8] : (proc_189_data_FIFO_blk[8] | proc_189_data_PIPO_blk[8] | proc_189_start_FIFO_blk[8] | proc_189_TLF_FIFO_blk[8] | proc_189_input_sync_blk[8] | proc_189_output_sync_blk[8]);
    assign proc_189_data_FIFO_blk[9] = 1'b0;
    assign proc_189_data_PIPO_blk[9] = 1'b0;
    assign proc_189_start_FIFO_blk[9] = 1'b0;
    assign proc_189_TLF_FIFO_blk[9] = 1'b0;
    assign proc_189_input_sync_blk[9] = 1'b0;
    assign proc_189_output_sync_blk[9] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[9] = dl_detect_out ? proc_dep_vld_vec_189_reg[9] : (proc_189_data_FIFO_blk[9] | proc_189_data_PIPO_blk[9] | proc_189_start_FIFO_blk[9] | proc_189_TLF_FIFO_blk[9] | proc_189_input_sync_blk[9] | proc_189_output_sync_blk[9]);
    assign proc_189_data_FIFO_blk[10] = 1'b0;
    assign proc_189_data_PIPO_blk[10] = 1'b0;
    assign proc_189_start_FIFO_blk[10] = 1'b0;
    assign proc_189_TLF_FIFO_blk[10] = 1'b0;
    assign proc_189_input_sync_blk[10] = 1'b0;
    assign proc_189_output_sync_blk[10] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[10] = dl_detect_out ? proc_dep_vld_vec_189_reg[10] : (proc_189_data_FIFO_blk[10] | proc_189_data_PIPO_blk[10] | proc_189_start_FIFO_blk[10] | proc_189_TLF_FIFO_blk[10] | proc_189_input_sync_blk[10] | proc_189_output_sync_blk[10]);
    assign proc_189_data_FIFO_blk[11] = 1'b0;
    assign proc_189_data_PIPO_blk[11] = 1'b0;
    assign proc_189_start_FIFO_blk[11] = 1'b0;
    assign proc_189_TLF_FIFO_blk[11] = 1'b0;
    assign proc_189_input_sync_blk[11] = 1'b0;
    assign proc_189_output_sync_blk[11] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[11] = dl_detect_out ? proc_dep_vld_vec_189_reg[11] : (proc_189_data_FIFO_blk[11] | proc_189_data_PIPO_blk[11] | proc_189_start_FIFO_blk[11] | proc_189_TLF_FIFO_blk[11] | proc_189_input_sync_blk[11] | proc_189_output_sync_blk[11]);
    assign proc_189_data_FIFO_blk[12] = 1'b0;
    assign proc_189_data_PIPO_blk[12] = 1'b0;
    assign proc_189_start_FIFO_blk[12] = 1'b0;
    assign proc_189_TLF_FIFO_blk[12] = 1'b0;
    assign proc_189_input_sync_blk[12] = 1'b0;
    assign proc_189_output_sync_blk[12] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[12] = dl_detect_out ? proc_dep_vld_vec_189_reg[12] : (proc_189_data_FIFO_blk[12] | proc_189_data_PIPO_blk[12] | proc_189_start_FIFO_blk[12] | proc_189_TLF_FIFO_blk[12] | proc_189_input_sync_blk[12] | proc_189_output_sync_blk[12]);
    assign proc_189_data_FIFO_blk[13] = 1'b0;
    assign proc_189_data_PIPO_blk[13] = 1'b0;
    assign proc_189_start_FIFO_blk[13] = 1'b0;
    assign proc_189_TLF_FIFO_blk[13] = 1'b0;
    assign proc_189_input_sync_blk[13] = 1'b0;
    assign proc_189_output_sync_blk[13] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[13] = dl_detect_out ? proc_dep_vld_vec_189_reg[13] : (proc_189_data_FIFO_blk[13] | proc_189_data_PIPO_blk[13] | proc_189_start_FIFO_blk[13] | proc_189_TLF_FIFO_blk[13] | proc_189_input_sync_blk[13] | proc_189_output_sync_blk[13]);
    assign proc_189_data_FIFO_blk[14] = 1'b0;
    assign proc_189_data_PIPO_blk[14] = 1'b0;
    assign proc_189_start_FIFO_blk[14] = 1'b0;
    assign proc_189_TLF_FIFO_blk[14] = 1'b0;
    assign proc_189_input_sync_blk[14] = 1'b0;
    assign proc_189_output_sync_blk[14] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[14] = dl_detect_out ? proc_dep_vld_vec_189_reg[14] : (proc_189_data_FIFO_blk[14] | proc_189_data_PIPO_blk[14] | proc_189_start_FIFO_blk[14] | proc_189_TLF_FIFO_blk[14] | proc_189_input_sync_blk[14] | proc_189_output_sync_blk[14]);
    assign proc_189_data_FIFO_blk[15] = 1'b0;
    assign proc_189_data_PIPO_blk[15] = 1'b0;
    assign proc_189_start_FIFO_blk[15] = 1'b0;
    assign proc_189_TLF_FIFO_blk[15] = 1'b0;
    assign proc_189_input_sync_blk[15] = 1'b0;
    assign proc_189_output_sync_blk[15] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[15] = dl_detect_out ? proc_dep_vld_vec_189_reg[15] : (proc_189_data_FIFO_blk[15] | proc_189_data_PIPO_blk[15] | proc_189_start_FIFO_blk[15] | proc_189_TLF_FIFO_blk[15] | proc_189_input_sync_blk[15] | proc_189_output_sync_blk[15]);
    assign proc_189_data_FIFO_blk[16] = 1'b0;
    assign proc_189_data_PIPO_blk[16] = 1'b0;
    assign proc_189_start_FIFO_blk[16] = 1'b0;
    assign proc_189_TLF_FIFO_blk[16] = 1'b0;
    assign proc_189_input_sync_blk[16] = 1'b0;
    assign proc_189_output_sync_blk[16] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[16] = dl_detect_out ? proc_dep_vld_vec_189_reg[16] : (proc_189_data_FIFO_blk[16] | proc_189_data_PIPO_blk[16] | proc_189_start_FIFO_blk[16] | proc_189_TLF_FIFO_blk[16] | proc_189_input_sync_blk[16] | proc_189_output_sync_blk[16]);
    assign proc_189_data_FIFO_blk[17] = 1'b0;
    assign proc_189_data_PIPO_blk[17] = 1'b0;
    assign proc_189_start_FIFO_blk[17] = 1'b0;
    assign proc_189_TLF_FIFO_blk[17] = 1'b0;
    assign proc_189_input_sync_blk[17] = 1'b0;
    assign proc_189_output_sync_blk[17] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[17] = dl_detect_out ? proc_dep_vld_vec_189_reg[17] : (proc_189_data_FIFO_blk[17] | proc_189_data_PIPO_blk[17] | proc_189_start_FIFO_blk[17] | proc_189_TLF_FIFO_blk[17] | proc_189_input_sync_blk[17] | proc_189_output_sync_blk[17]);
    assign proc_189_data_FIFO_blk[18] = 1'b0;
    assign proc_189_data_PIPO_blk[18] = 1'b0;
    assign proc_189_start_FIFO_blk[18] = 1'b0;
    assign proc_189_TLF_FIFO_blk[18] = 1'b0;
    assign proc_189_input_sync_blk[18] = 1'b0;
    assign proc_189_output_sync_blk[18] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[18] = dl_detect_out ? proc_dep_vld_vec_189_reg[18] : (proc_189_data_FIFO_blk[18] | proc_189_data_PIPO_blk[18] | proc_189_start_FIFO_blk[18] | proc_189_TLF_FIFO_blk[18] | proc_189_input_sync_blk[18] | proc_189_output_sync_blk[18]);
    assign proc_189_data_FIFO_blk[19] = 1'b0;
    assign proc_189_data_PIPO_blk[19] = 1'b0;
    assign proc_189_start_FIFO_blk[19] = 1'b0;
    assign proc_189_TLF_FIFO_blk[19] = 1'b0;
    assign proc_189_input_sync_blk[19] = 1'b0;
    assign proc_189_output_sync_blk[19] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[19] = dl_detect_out ? proc_dep_vld_vec_189_reg[19] : (proc_189_data_FIFO_blk[19] | proc_189_data_PIPO_blk[19] | proc_189_start_FIFO_blk[19] | proc_189_TLF_FIFO_blk[19] | proc_189_input_sync_blk[19] | proc_189_output_sync_blk[19]);
    assign proc_189_data_FIFO_blk[20] = 1'b0;
    assign proc_189_data_PIPO_blk[20] = 1'b0;
    assign proc_189_start_FIFO_blk[20] = 1'b0;
    assign proc_189_TLF_FIFO_blk[20] = 1'b0;
    assign proc_189_input_sync_blk[20] = 1'b0;
    assign proc_189_output_sync_blk[20] = 1'b0 | (ap_done_reg_28 & grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_189[20] = dl_detect_out ? proc_dep_vld_vec_189_reg[20] : (proc_189_data_FIFO_blk[20] | proc_189_data_PIPO_blk[20] | proc_189_start_FIFO_blk[20] | proc_189_TLF_FIFO_blk[20] | proc_189_input_sync_blk[20] | proc_189_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_189_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_189_reg <= proc_dep_vld_vec_189;
        end
    end
    assign in_chan_dep_vld_vec_189[0] = dep_chan_vld_177_189;
    assign in_chan_dep_data_vec_189[243 : 0] = dep_chan_data_177_189;
    assign token_in_vec_189[0] = token_177_189;
    assign in_chan_dep_vld_vec_189[1] = dep_chan_vld_182_189;
    assign in_chan_dep_data_vec_189[487 : 244] = dep_chan_data_182_189;
    assign token_in_vec_189[1] = token_182_189;
    assign in_chan_dep_vld_vec_189[2] = dep_chan_vld_183_189;
    assign in_chan_dep_data_vec_189[731 : 488] = dep_chan_data_183_189;
    assign token_in_vec_189[2] = token_183_189;
    assign in_chan_dep_vld_vec_189[3] = dep_chan_vld_184_189;
    assign in_chan_dep_data_vec_189[975 : 732] = dep_chan_data_184_189;
    assign token_in_vec_189[3] = token_184_189;
    assign in_chan_dep_vld_vec_189[4] = dep_chan_vld_185_189;
    assign in_chan_dep_data_vec_189[1219 : 976] = dep_chan_data_185_189;
    assign token_in_vec_189[4] = token_185_189;
    assign in_chan_dep_vld_vec_189[5] = dep_chan_vld_186_189;
    assign in_chan_dep_data_vec_189[1463 : 1220] = dep_chan_data_186_189;
    assign token_in_vec_189[5] = token_186_189;
    assign in_chan_dep_vld_vec_189[6] = dep_chan_vld_187_189;
    assign in_chan_dep_data_vec_189[1707 : 1464] = dep_chan_data_187_189;
    assign token_in_vec_189[6] = token_187_189;
    assign in_chan_dep_vld_vec_189[7] = dep_chan_vld_188_189;
    assign in_chan_dep_data_vec_189[1951 : 1708] = dep_chan_data_188_189;
    assign token_in_vec_189[7] = token_188_189;
    assign in_chan_dep_vld_vec_189[8] = dep_chan_vld_190_189;
    assign in_chan_dep_data_vec_189[2195 : 1952] = dep_chan_data_190_189;
    assign token_in_vec_189[8] = token_190_189;
    assign in_chan_dep_vld_vec_189[9] = dep_chan_vld_191_189;
    assign in_chan_dep_data_vec_189[2439 : 2196] = dep_chan_data_191_189;
    assign token_in_vec_189[9] = token_191_189;
    assign in_chan_dep_vld_vec_189[10] = dep_chan_vld_192_189;
    assign in_chan_dep_data_vec_189[2683 : 2440] = dep_chan_data_192_189;
    assign token_in_vec_189[10] = token_192_189;
    assign in_chan_dep_vld_vec_189[11] = dep_chan_vld_193_189;
    assign in_chan_dep_data_vec_189[2927 : 2684] = dep_chan_data_193_189;
    assign token_in_vec_189[11] = token_193_189;
    assign in_chan_dep_vld_vec_189[12] = dep_chan_vld_194_189;
    assign in_chan_dep_data_vec_189[3171 : 2928] = dep_chan_data_194_189;
    assign token_in_vec_189[12] = token_194_189;
    assign in_chan_dep_vld_vec_189[13] = dep_chan_vld_195_189;
    assign in_chan_dep_data_vec_189[3415 : 3172] = dep_chan_data_195_189;
    assign token_in_vec_189[13] = token_195_189;
    assign in_chan_dep_vld_vec_189[14] = dep_chan_vld_196_189;
    assign in_chan_dep_data_vec_189[3659 : 3416] = dep_chan_data_196_189;
    assign token_in_vec_189[14] = token_196_189;
    assign in_chan_dep_vld_vec_189[15] = dep_chan_vld_197_189;
    assign in_chan_dep_data_vec_189[3903 : 3660] = dep_chan_data_197_189;
    assign token_in_vec_189[15] = token_197_189;
    assign in_chan_dep_vld_vec_189[16] = dep_chan_vld_198_189;
    assign in_chan_dep_data_vec_189[4147 : 3904] = dep_chan_data_198_189;
    assign token_in_vec_189[16] = token_198_189;
    assign in_chan_dep_vld_vec_189[17] = dep_chan_vld_199_189;
    assign in_chan_dep_data_vec_189[4391 : 4148] = dep_chan_data_199_189;
    assign token_in_vec_189[17] = token_199_189;
    assign in_chan_dep_vld_vec_189[18] = dep_chan_vld_200_189;
    assign in_chan_dep_data_vec_189[4635 : 4392] = dep_chan_data_200_189;
    assign token_in_vec_189[18] = token_200_189;
    assign in_chan_dep_vld_vec_189[19] = dep_chan_vld_201_189;
    assign in_chan_dep_data_vec_189[4879 : 4636] = dep_chan_data_201_189;
    assign token_in_vec_189[19] = token_201_189;
    assign in_chan_dep_vld_vec_189[20] = dep_chan_vld_243_189;
    assign in_chan_dep_data_vec_189[5123 : 4880] = dep_chan_data_243_189;
    assign token_in_vec_189[20] = token_243_189;
    assign dep_chan_vld_189_177 = out_chan_dep_vld_vec_189[0];
    assign dep_chan_data_189_177 = out_chan_dep_data_189;
    assign token_189_177 = token_out_vec_189[0];
    assign dep_chan_vld_189_182 = out_chan_dep_vld_vec_189[1];
    assign dep_chan_data_189_182 = out_chan_dep_data_189;
    assign token_189_182 = token_out_vec_189[1];
    assign dep_chan_vld_189_183 = out_chan_dep_vld_vec_189[2];
    assign dep_chan_data_189_183 = out_chan_dep_data_189;
    assign token_189_183 = token_out_vec_189[2];
    assign dep_chan_vld_189_184 = out_chan_dep_vld_vec_189[3];
    assign dep_chan_data_189_184 = out_chan_dep_data_189;
    assign token_189_184 = token_out_vec_189[3];
    assign dep_chan_vld_189_185 = out_chan_dep_vld_vec_189[4];
    assign dep_chan_data_189_185 = out_chan_dep_data_189;
    assign token_189_185 = token_out_vec_189[4];
    assign dep_chan_vld_189_186 = out_chan_dep_vld_vec_189[5];
    assign dep_chan_data_189_186 = out_chan_dep_data_189;
    assign token_189_186 = token_out_vec_189[5];
    assign dep_chan_vld_189_187 = out_chan_dep_vld_vec_189[6];
    assign dep_chan_data_189_187 = out_chan_dep_data_189;
    assign token_189_187 = token_out_vec_189[6];
    assign dep_chan_vld_189_188 = out_chan_dep_vld_vec_189[7];
    assign dep_chan_data_189_188 = out_chan_dep_data_189;
    assign token_189_188 = token_out_vec_189[7];
    assign dep_chan_vld_189_190 = out_chan_dep_vld_vec_189[8];
    assign dep_chan_data_189_190 = out_chan_dep_data_189;
    assign token_189_190 = token_out_vec_189[8];
    assign dep_chan_vld_189_191 = out_chan_dep_vld_vec_189[9];
    assign dep_chan_data_189_191 = out_chan_dep_data_189;
    assign token_189_191 = token_out_vec_189[9];
    assign dep_chan_vld_189_192 = out_chan_dep_vld_vec_189[10];
    assign dep_chan_data_189_192 = out_chan_dep_data_189;
    assign token_189_192 = token_out_vec_189[10];
    assign dep_chan_vld_189_193 = out_chan_dep_vld_vec_189[11];
    assign dep_chan_data_189_193 = out_chan_dep_data_189;
    assign token_189_193 = token_out_vec_189[11];
    assign dep_chan_vld_189_194 = out_chan_dep_vld_vec_189[12];
    assign dep_chan_data_189_194 = out_chan_dep_data_189;
    assign token_189_194 = token_out_vec_189[12];
    assign dep_chan_vld_189_195 = out_chan_dep_vld_vec_189[13];
    assign dep_chan_data_189_195 = out_chan_dep_data_189;
    assign token_189_195 = token_out_vec_189[13];
    assign dep_chan_vld_189_196 = out_chan_dep_vld_vec_189[14];
    assign dep_chan_data_189_196 = out_chan_dep_data_189;
    assign token_189_196 = token_out_vec_189[14];
    assign dep_chan_vld_189_197 = out_chan_dep_vld_vec_189[15];
    assign dep_chan_data_189_197 = out_chan_dep_data_189;
    assign token_189_197 = token_out_vec_189[15];
    assign dep_chan_vld_189_198 = out_chan_dep_vld_vec_189[16];
    assign dep_chan_data_189_198 = out_chan_dep_data_189;
    assign token_189_198 = token_out_vec_189[16];
    assign dep_chan_vld_189_199 = out_chan_dep_vld_vec_189[17];
    assign dep_chan_data_189_199 = out_chan_dep_data_189;
    assign token_189_199 = token_out_vec_189[17];
    assign dep_chan_vld_189_200 = out_chan_dep_vld_vec_189[18];
    assign dep_chan_data_189_200 = out_chan_dep_data_189;
    assign token_189_200 = token_out_vec_189[18];
    assign dep_chan_vld_189_201 = out_chan_dep_vld_vec_189[19];
    assign dep_chan_data_189_201 = out_chan_dep_data_189;
    assign token_189_201 = token_out_vec_189[19];
    assign dep_chan_vld_189_243 = out_chan_dep_vld_vec_189[20];
    assign dep_chan_data_189_243 = out_chan_dep_data_189;
    assign token_189_243 = token_out_vec_189[20];

    // Process: grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0
    top_hls_deadlock_detect_unit #(244, 190, 21, 21) top_hls_deadlock_detect_unit_190 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_190),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_190),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_190),
        .token_in_vec(token_in_vec_190),
        .dl_detect_in(dl_detect_out),
        .origin(origin[190]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_190),
        .out_chan_dep_data(out_chan_dep_data_190),
        .token_out_vec(token_out_vec_190),
        .dl_detect_out(dl_in_vec[190]));

    assign proc_190_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.fifo_B_PE_4_4_x185_blk_n);
    assign proc_190_data_PIPO_blk[0] = 1'b0;
    assign proc_190_start_FIFO_blk[0] = 1'b0;
    assign proc_190_TLF_FIFO_blk[0] = 1'b0;
    assign proc_190_input_sync_blk[0] = 1'b0;
    assign proc_190_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_190[0] = dl_detect_out ? proc_dep_vld_vec_190_reg[0] : (proc_190_data_FIFO_blk[0] | proc_190_data_PIPO_blk[0] | proc_190_start_FIFO_blk[0] | proc_190_TLF_FIFO_blk[0] | proc_190_input_sync_blk[0] | proc_190_output_sync_blk[0]);
    assign proc_190_data_FIFO_blk[1] = 1'b0;
    assign proc_190_data_PIPO_blk[1] = 1'b0;
    assign proc_190_start_FIFO_blk[1] = 1'b0;
    assign proc_190_TLF_FIFO_blk[1] = 1'b0;
    assign proc_190_input_sync_blk[1] = 1'b0;
    assign proc_190_output_sync_blk[1] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[1] = dl_detect_out ? proc_dep_vld_vec_190_reg[1] : (proc_190_data_FIFO_blk[1] | proc_190_data_PIPO_blk[1] | proc_190_start_FIFO_blk[1] | proc_190_TLF_FIFO_blk[1] | proc_190_input_sync_blk[1] | proc_190_output_sync_blk[1]);
    assign proc_190_data_FIFO_blk[2] = 1'b0;
    assign proc_190_data_PIPO_blk[2] = 1'b0;
    assign proc_190_start_FIFO_blk[2] = 1'b0;
    assign proc_190_TLF_FIFO_blk[2] = 1'b0;
    assign proc_190_input_sync_blk[2] = 1'b0;
    assign proc_190_output_sync_blk[2] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[2] = dl_detect_out ? proc_dep_vld_vec_190_reg[2] : (proc_190_data_FIFO_blk[2] | proc_190_data_PIPO_blk[2] | proc_190_start_FIFO_blk[2] | proc_190_TLF_FIFO_blk[2] | proc_190_input_sync_blk[2] | proc_190_output_sync_blk[2]);
    assign proc_190_data_FIFO_blk[3] = 1'b0;
    assign proc_190_data_PIPO_blk[3] = 1'b0;
    assign proc_190_start_FIFO_blk[3] = 1'b0;
    assign proc_190_TLF_FIFO_blk[3] = 1'b0;
    assign proc_190_input_sync_blk[3] = 1'b0;
    assign proc_190_output_sync_blk[3] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[3] = dl_detect_out ? proc_dep_vld_vec_190_reg[3] : (proc_190_data_FIFO_blk[3] | proc_190_data_PIPO_blk[3] | proc_190_start_FIFO_blk[3] | proc_190_TLF_FIFO_blk[3] | proc_190_input_sync_blk[3] | proc_190_output_sync_blk[3]);
    assign proc_190_data_FIFO_blk[4] = 1'b0;
    assign proc_190_data_PIPO_blk[4] = 1'b0;
    assign proc_190_start_FIFO_blk[4] = 1'b0;
    assign proc_190_TLF_FIFO_blk[4] = 1'b0;
    assign proc_190_input_sync_blk[4] = 1'b0;
    assign proc_190_output_sync_blk[4] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[4] = dl_detect_out ? proc_dep_vld_vec_190_reg[4] : (proc_190_data_FIFO_blk[4] | proc_190_data_PIPO_blk[4] | proc_190_start_FIFO_blk[4] | proc_190_TLF_FIFO_blk[4] | proc_190_input_sync_blk[4] | proc_190_output_sync_blk[4]);
    assign proc_190_data_FIFO_blk[5] = 1'b0;
    assign proc_190_data_PIPO_blk[5] = 1'b0;
    assign proc_190_start_FIFO_blk[5] = 1'b0;
    assign proc_190_TLF_FIFO_blk[5] = 1'b0;
    assign proc_190_input_sync_blk[5] = 1'b0;
    assign proc_190_output_sync_blk[5] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[5] = dl_detect_out ? proc_dep_vld_vec_190_reg[5] : (proc_190_data_FIFO_blk[5] | proc_190_data_PIPO_blk[5] | proc_190_start_FIFO_blk[5] | proc_190_TLF_FIFO_blk[5] | proc_190_input_sync_blk[5] | proc_190_output_sync_blk[5]);
    assign proc_190_data_FIFO_blk[6] = 1'b0;
    assign proc_190_data_PIPO_blk[6] = 1'b0;
    assign proc_190_start_FIFO_blk[6] = 1'b0;
    assign proc_190_TLF_FIFO_blk[6] = 1'b0;
    assign proc_190_input_sync_blk[6] = 1'b0;
    assign proc_190_output_sync_blk[6] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[6] = dl_detect_out ? proc_dep_vld_vec_190_reg[6] : (proc_190_data_FIFO_blk[6] | proc_190_data_PIPO_blk[6] | proc_190_start_FIFO_blk[6] | proc_190_TLF_FIFO_blk[6] | proc_190_input_sync_blk[6] | proc_190_output_sync_blk[6]);
    assign proc_190_data_FIFO_blk[7] = 1'b0;
    assign proc_190_data_PIPO_blk[7] = 1'b0;
    assign proc_190_start_FIFO_blk[7] = 1'b0;
    assign proc_190_TLF_FIFO_blk[7] = 1'b0;
    assign proc_190_input_sync_blk[7] = 1'b0;
    assign proc_190_output_sync_blk[7] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[7] = dl_detect_out ? proc_dep_vld_vec_190_reg[7] : (proc_190_data_FIFO_blk[7] | proc_190_data_PIPO_blk[7] | proc_190_start_FIFO_blk[7] | proc_190_TLF_FIFO_blk[7] | proc_190_input_sync_blk[7] | proc_190_output_sync_blk[7]);
    assign proc_190_data_FIFO_blk[8] = 1'b0;
    assign proc_190_data_PIPO_blk[8] = 1'b0;
    assign proc_190_start_FIFO_blk[8] = 1'b0;
    assign proc_190_TLF_FIFO_blk[8] = 1'b0;
    assign proc_190_input_sync_blk[8] = 1'b0;
    assign proc_190_output_sync_blk[8] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[8] = dl_detect_out ? proc_dep_vld_vec_190_reg[8] : (proc_190_data_FIFO_blk[8] | proc_190_data_PIPO_blk[8] | proc_190_start_FIFO_blk[8] | proc_190_TLF_FIFO_blk[8] | proc_190_input_sync_blk[8] | proc_190_output_sync_blk[8]);
    assign proc_190_data_FIFO_blk[9] = 1'b0;
    assign proc_190_data_PIPO_blk[9] = 1'b0;
    assign proc_190_start_FIFO_blk[9] = 1'b0;
    assign proc_190_TLF_FIFO_blk[9] = 1'b0;
    assign proc_190_input_sync_blk[9] = 1'b0;
    assign proc_190_output_sync_blk[9] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[9] = dl_detect_out ? proc_dep_vld_vec_190_reg[9] : (proc_190_data_FIFO_blk[9] | proc_190_data_PIPO_blk[9] | proc_190_start_FIFO_blk[9] | proc_190_TLF_FIFO_blk[9] | proc_190_input_sync_blk[9] | proc_190_output_sync_blk[9]);
    assign proc_190_data_FIFO_blk[10] = 1'b0;
    assign proc_190_data_PIPO_blk[10] = 1'b0;
    assign proc_190_start_FIFO_blk[10] = 1'b0;
    assign proc_190_TLF_FIFO_blk[10] = 1'b0;
    assign proc_190_input_sync_blk[10] = 1'b0;
    assign proc_190_output_sync_blk[10] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[10] = dl_detect_out ? proc_dep_vld_vec_190_reg[10] : (proc_190_data_FIFO_blk[10] | proc_190_data_PIPO_blk[10] | proc_190_start_FIFO_blk[10] | proc_190_TLF_FIFO_blk[10] | proc_190_input_sync_blk[10] | proc_190_output_sync_blk[10]);
    assign proc_190_data_FIFO_blk[11] = 1'b0;
    assign proc_190_data_PIPO_blk[11] = 1'b0;
    assign proc_190_start_FIFO_blk[11] = 1'b0;
    assign proc_190_TLF_FIFO_blk[11] = 1'b0;
    assign proc_190_input_sync_blk[11] = 1'b0;
    assign proc_190_output_sync_blk[11] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[11] = dl_detect_out ? proc_dep_vld_vec_190_reg[11] : (proc_190_data_FIFO_blk[11] | proc_190_data_PIPO_blk[11] | proc_190_start_FIFO_blk[11] | proc_190_TLF_FIFO_blk[11] | proc_190_input_sync_blk[11] | proc_190_output_sync_blk[11]);
    assign proc_190_data_FIFO_blk[12] = 1'b0;
    assign proc_190_data_PIPO_blk[12] = 1'b0;
    assign proc_190_start_FIFO_blk[12] = 1'b0;
    assign proc_190_TLF_FIFO_blk[12] = 1'b0;
    assign proc_190_input_sync_blk[12] = 1'b0;
    assign proc_190_output_sync_blk[12] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[12] = dl_detect_out ? proc_dep_vld_vec_190_reg[12] : (proc_190_data_FIFO_blk[12] | proc_190_data_PIPO_blk[12] | proc_190_start_FIFO_blk[12] | proc_190_TLF_FIFO_blk[12] | proc_190_input_sync_blk[12] | proc_190_output_sync_blk[12]);
    assign proc_190_data_FIFO_blk[13] = 1'b0;
    assign proc_190_data_PIPO_blk[13] = 1'b0;
    assign proc_190_start_FIFO_blk[13] = 1'b0;
    assign proc_190_TLF_FIFO_blk[13] = 1'b0;
    assign proc_190_input_sync_blk[13] = 1'b0;
    assign proc_190_output_sync_blk[13] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[13] = dl_detect_out ? proc_dep_vld_vec_190_reg[13] : (proc_190_data_FIFO_blk[13] | proc_190_data_PIPO_blk[13] | proc_190_start_FIFO_blk[13] | proc_190_TLF_FIFO_blk[13] | proc_190_input_sync_blk[13] | proc_190_output_sync_blk[13]);
    assign proc_190_data_FIFO_blk[14] = 1'b0;
    assign proc_190_data_PIPO_blk[14] = 1'b0;
    assign proc_190_start_FIFO_blk[14] = 1'b0;
    assign proc_190_TLF_FIFO_blk[14] = 1'b0;
    assign proc_190_input_sync_blk[14] = 1'b0;
    assign proc_190_output_sync_blk[14] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[14] = dl_detect_out ? proc_dep_vld_vec_190_reg[14] : (proc_190_data_FIFO_blk[14] | proc_190_data_PIPO_blk[14] | proc_190_start_FIFO_blk[14] | proc_190_TLF_FIFO_blk[14] | proc_190_input_sync_blk[14] | proc_190_output_sync_blk[14]);
    assign proc_190_data_FIFO_blk[15] = 1'b0;
    assign proc_190_data_PIPO_blk[15] = 1'b0;
    assign proc_190_start_FIFO_blk[15] = 1'b0;
    assign proc_190_TLF_FIFO_blk[15] = 1'b0;
    assign proc_190_input_sync_blk[15] = 1'b0;
    assign proc_190_output_sync_blk[15] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[15] = dl_detect_out ? proc_dep_vld_vec_190_reg[15] : (proc_190_data_FIFO_blk[15] | proc_190_data_PIPO_blk[15] | proc_190_start_FIFO_blk[15] | proc_190_TLF_FIFO_blk[15] | proc_190_input_sync_blk[15] | proc_190_output_sync_blk[15]);
    assign proc_190_data_FIFO_blk[16] = 1'b0;
    assign proc_190_data_PIPO_blk[16] = 1'b0;
    assign proc_190_start_FIFO_blk[16] = 1'b0;
    assign proc_190_TLF_FIFO_blk[16] = 1'b0;
    assign proc_190_input_sync_blk[16] = 1'b0;
    assign proc_190_output_sync_blk[16] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[16] = dl_detect_out ? proc_dep_vld_vec_190_reg[16] : (proc_190_data_FIFO_blk[16] | proc_190_data_PIPO_blk[16] | proc_190_start_FIFO_blk[16] | proc_190_TLF_FIFO_blk[16] | proc_190_input_sync_blk[16] | proc_190_output_sync_blk[16]);
    assign proc_190_data_FIFO_blk[17] = 1'b0;
    assign proc_190_data_PIPO_blk[17] = 1'b0;
    assign proc_190_start_FIFO_blk[17] = 1'b0;
    assign proc_190_TLF_FIFO_blk[17] = 1'b0;
    assign proc_190_input_sync_blk[17] = 1'b0;
    assign proc_190_output_sync_blk[17] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[17] = dl_detect_out ? proc_dep_vld_vec_190_reg[17] : (proc_190_data_FIFO_blk[17] | proc_190_data_PIPO_blk[17] | proc_190_start_FIFO_blk[17] | proc_190_TLF_FIFO_blk[17] | proc_190_input_sync_blk[17] | proc_190_output_sync_blk[17]);
    assign proc_190_data_FIFO_blk[18] = 1'b0;
    assign proc_190_data_PIPO_blk[18] = 1'b0;
    assign proc_190_start_FIFO_blk[18] = 1'b0;
    assign proc_190_TLF_FIFO_blk[18] = 1'b0;
    assign proc_190_input_sync_blk[18] = 1'b0;
    assign proc_190_output_sync_blk[18] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[18] = dl_detect_out ? proc_dep_vld_vec_190_reg[18] : (proc_190_data_FIFO_blk[18] | proc_190_data_PIPO_blk[18] | proc_190_start_FIFO_blk[18] | proc_190_TLF_FIFO_blk[18] | proc_190_input_sync_blk[18] | proc_190_output_sync_blk[18]);
    assign proc_190_data_FIFO_blk[19] = 1'b0;
    assign proc_190_data_PIPO_blk[19] = 1'b0;
    assign proc_190_start_FIFO_blk[19] = 1'b0;
    assign proc_190_TLF_FIFO_blk[19] = 1'b0;
    assign proc_190_input_sync_blk[19] = 1'b0;
    assign proc_190_output_sync_blk[19] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[19] = dl_detect_out ? proc_dep_vld_vec_190_reg[19] : (proc_190_data_FIFO_blk[19] | proc_190_data_PIPO_blk[19] | proc_190_start_FIFO_blk[19] | proc_190_TLF_FIFO_blk[19] | proc_190_input_sync_blk[19] | proc_190_output_sync_blk[19]);
    assign proc_190_data_FIFO_blk[20] = 1'b0;
    assign proc_190_data_PIPO_blk[20] = 1'b0;
    assign proc_190_start_FIFO_blk[20] = 1'b0;
    assign proc_190_TLF_FIFO_blk[20] = 1'b0;
    assign proc_190_input_sync_blk[20] = 1'b0;
    assign proc_190_output_sync_blk[20] = 1'b0 | (ap_done_reg_29 & grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_190[20] = dl_detect_out ? proc_dep_vld_vec_190_reg[20] : (proc_190_data_FIFO_blk[20] | proc_190_data_PIPO_blk[20] | proc_190_start_FIFO_blk[20] | proc_190_TLF_FIFO_blk[20] | proc_190_input_sync_blk[20] | proc_190_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_190_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_190_reg <= proc_dep_vld_vec_190;
        end
    end
    assign in_chan_dep_vld_vec_190[0] = dep_chan_vld_178_190;
    assign in_chan_dep_data_vec_190[243 : 0] = dep_chan_data_178_190;
    assign token_in_vec_190[0] = token_178_190;
    assign in_chan_dep_vld_vec_190[1] = dep_chan_vld_182_190;
    assign in_chan_dep_data_vec_190[487 : 244] = dep_chan_data_182_190;
    assign token_in_vec_190[1] = token_182_190;
    assign in_chan_dep_vld_vec_190[2] = dep_chan_vld_183_190;
    assign in_chan_dep_data_vec_190[731 : 488] = dep_chan_data_183_190;
    assign token_in_vec_190[2] = token_183_190;
    assign in_chan_dep_vld_vec_190[3] = dep_chan_vld_184_190;
    assign in_chan_dep_data_vec_190[975 : 732] = dep_chan_data_184_190;
    assign token_in_vec_190[3] = token_184_190;
    assign in_chan_dep_vld_vec_190[4] = dep_chan_vld_185_190;
    assign in_chan_dep_data_vec_190[1219 : 976] = dep_chan_data_185_190;
    assign token_in_vec_190[4] = token_185_190;
    assign in_chan_dep_vld_vec_190[5] = dep_chan_vld_186_190;
    assign in_chan_dep_data_vec_190[1463 : 1220] = dep_chan_data_186_190;
    assign token_in_vec_190[5] = token_186_190;
    assign in_chan_dep_vld_vec_190[6] = dep_chan_vld_187_190;
    assign in_chan_dep_data_vec_190[1707 : 1464] = dep_chan_data_187_190;
    assign token_in_vec_190[6] = token_187_190;
    assign in_chan_dep_vld_vec_190[7] = dep_chan_vld_188_190;
    assign in_chan_dep_data_vec_190[1951 : 1708] = dep_chan_data_188_190;
    assign token_in_vec_190[7] = token_188_190;
    assign in_chan_dep_vld_vec_190[8] = dep_chan_vld_189_190;
    assign in_chan_dep_data_vec_190[2195 : 1952] = dep_chan_data_189_190;
    assign token_in_vec_190[8] = token_189_190;
    assign in_chan_dep_vld_vec_190[9] = dep_chan_vld_191_190;
    assign in_chan_dep_data_vec_190[2439 : 2196] = dep_chan_data_191_190;
    assign token_in_vec_190[9] = token_191_190;
    assign in_chan_dep_vld_vec_190[10] = dep_chan_vld_192_190;
    assign in_chan_dep_data_vec_190[2683 : 2440] = dep_chan_data_192_190;
    assign token_in_vec_190[10] = token_192_190;
    assign in_chan_dep_vld_vec_190[11] = dep_chan_vld_193_190;
    assign in_chan_dep_data_vec_190[2927 : 2684] = dep_chan_data_193_190;
    assign token_in_vec_190[11] = token_193_190;
    assign in_chan_dep_vld_vec_190[12] = dep_chan_vld_194_190;
    assign in_chan_dep_data_vec_190[3171 : 2928] = dep_chan_data_194_190;
    assign token_in_vec_190[12] = token_194_190;
    assign in_chan_dep_vld_vec_190[13] = dep_chan_vld_195_190;
    assign in_chan_dep_data_vec_190[3415 : 3172] = dep_chan_data_195_190;
    assign token_in_vec_190[13] = token_195_190;
    assign in_chan_dep_vld_vec_190[14] = dep_chan_vld_196_190;
    assign in_chan_dep_data_vec_190[3659 : 3416] = dep_chan_data_196_190;
    assign token_in_vec_190[14] = token_196_190;
    assign in_chan_dep_vld_vec_190[15] = dep_chan_vld_197_190;
    assign in_chan_dep_data_vec_190[3903 : 3660] = dep_chan_data_197_190;
    assign token_in_vec_190[15] = token_197_190;
    assign in_chan_dep_vld_vec_190[16] = dep_chan_vld_198_190;
    assign in_chan_dep_data_vec_190[4147 : 3904] = dep_chan_data_198_190;
    assign token_in_vec_190[16] = token_198_190;
    assign in_chan_dep_vld_vec_190[17] = dep_chan_vld_199_190;
    assign in_chan_dep_data_vec_190[4391 : 4148] = dep_chan_data_199_190;
    assign token_in_vec_190[17] = token_199_190;
    assign in_chan_dep_vld_vec_190[18] = dep_chan_vld_200_190;
    assign in_chan_dep_data_vec_190[4635 : 4392] = dep_chan_data_200_190;
    assign token_in_vec_190[18] = token_200_190;
    assign in_chan_dep_vld_vec_190[19] = dep_chan_vld_201_190;
    assign in_chan_dep_data_vec_190[4879 : 4636] = dep_chan_data_201_190;
    assign token_in_vec_190[19] = token_201_190;
    assign in_chan_dep_vld_vec_190[20] = dep_chan_vld_243_190;
    assign in_chan_dep_data_vec_190[5123 : 4880] = dep_chan_data_243_190;
    assign token_in_vec_190[20] = token_243_190;
    assign dep_chan_vld_190_178 = out_chan_dep_vld_vec_190[0];
    assign dep_chan_data_190_178 = out_chan_dep_data_190;
    assign token_190_178 = token_out_vec_190[0];
    assign dep_chan_vld_190_182 = out_chan_dep_vld_vec_190[1];
    assign dep_chan_data_190_182 = out_chan_dep_data_190;
    assign token_190_182 = token_out_vec_190[1];
    assign dep_chan_vld_190_183 = out_chan_dep_vld_vec_190[2];
    assign dep_chan_data_190_183 = out_chan_dep_data_190;
    assign token_190_183 = token_out_vec_190[2];
    assign dep_chan_vld_190_184 = out_chan_dep_vld_vec_190[3];
    assign dep_chan_data_190_184 = out_chan_dep_data_190;
    assign token_190_184 = token_out_vec_190[3];
    assign dep_chan_vld_190_185 = out_chan_dep_vld_vec_190[4];
    assign dep_chan_data_190_185 = out_chan_dep_data_190;
    assign token_190_185 = token_out_vec_190[4];
    assign dep_chan_vld_190_186 = out_chan_dep_vld_vec_190[5];
    assign dep_chan_data_190_186 = out_chan_dep_data_190;
    assign token_190_186 = token_out_vec_190[5];
    assign dep_chan_vld_190_187 = out_chan_dep_vld_vec_190[6];
    assign dep_chan_data_190_187 = out_chan_dep_data_190;
    assign token_190_187 = token_out_vec_190[6];
    assign dep_chan_vld_190_188 = out_chan_dep_vld_vec_190[7];
    assign dep_chan_data_190_188 = out_chan_dep_data_190;
    assign token_190_188 = token_out_vec_190[7];
    assign dep_chan_vld_190_189 = out_chan_dep_vld_vec_190[8];
    assign dep_chan_data_190_189 = out_chan_dep_data_190;
    assign token_190_189 = token_out_vec_190[8];
    assign dep_chan_vld_190_191 = out_chan_dep_vld_vec_190[9];
    assign dep_chan_data_190_191 = out_chan_dep_data_190;
    assign token_190_191 = token_out_vec_190[9];
    assign dep_chan_vld_190_192 = out_chan_dep_vld_vec_190[10];
    assign dep_chan_data_190_192 = out_chan_dep_data_190;
    assign token_190_192 = token_out_vec_190[10];
    assign dep_chan_vld_190_193 = out_chan_dep_vld_vec_190[11];
    assign dep_chan_data_190_193 = out_chan_dep_data_190;
    assign token_190_193 = token_out_vec_190[11];
    assign dep_chan_vld_190_194 = out_chan_dep_vld_vec_190[12];
    assign dep_chan_data_190_194 = out_chan_dep_data_190;
    assign token_190_194 = token_out_vec_190[12];
    assign dep_chan_vld_190_195 = out_chan_dep_vld_vec_190[13];
    assign dep_chan_data_190_195 = out_chan_dep_data_190;
    assign token_190_195 = token_out_vec_190[13];
    assign dep_chan_vld_190_196 = out_chan_dep_vld_vec_190[14];
    assign dep_chan_data_190_196 = out_chan_dep_data_190;
    assign token_190_196 = token_out_vec_190[14];
    assign dep_chan_vld_190_197 = out_chan_dep_vld_vec_190[15];
    assign dep_chan_data_190_197 = out_chan_dep_data_190;
    assign token_190_197 = token_out_vec_190[15];
    assign dep_chan_vld_190_198 = out_chan_dep_vld_vec_190[16];
    assign dep_chan_data_190_198 = out_chan_dep_data_190;
    assign token_190_198 = token_out_vec_190[16];
    assign dep_chan_vld_190_199 = out_chan_dep_vld_vec_190[17];
    assign dep_chan_data_190_199 = out_chan_dep_data_190;
    assign token_190_199 = token_out_vec_190[17];
    assign dep_chan_vld_190_200 = out_chan_dep_vld_vec_190[18];
    assign dep_chan_data_190_200 = out_chan_dep_data_190;
    assign token_190_200 = token_out_vec_190[18];
    assign dep_chan_vld_190_201 = out_chan_dep_vld_vec_190[19];
    assign dep_chan_data_190_201 = out_chan_dep_data_190;
    assign token_190_201 = token_out_vec_190[19];
    assign dep_chan_vld_190_243 = out_chan_dep_vld_vec_190[20];
    assign dep_chan_data_190_243 = out_chan_dep_data_190;
    assign token_190_243 = token_out_vec_190[20];

    // Process: grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0
    top_hls_deadlock_detect_unit #(244, 191, 21, 21) top_hls_deadlock_detect_unit_191 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_191),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_191),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_191),
        .token_in_vec(token_in_vec_191),
        .dl_detect_in(dl_detect_out),
        .origin(origin[191]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_191),
        .out_chan_dep_data(out_chan_dep_data_191),
        .token_out_vec(token_out_vec_191),
        .dl_detect_out(dl_in_vec[191]));

    assign proc_191_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.fifo_B_PE_4_5_x190_blk_n);
    assign proc_191_data_PIPO_blk[0] = 1'b0;
    assign proc_191_start_FIFO_blk[0] = 1'b0;
    assign proc_191_TLF_FIFO_blk[0] = 1'b0;
    assign proc_191_input_sync_blk[0] = 1'b0;
    assign proc_191_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_191[0] = dl_detect_out ? proc_dep_vld_vec_191_reg[0] : (proc_191_data_FIFO_blk[0] | proc_191_data_PIPO_blk[0] | proc_191_start_FIFO_blk[0] | proc_191_TLF_FIFO_blk[0] | proc_191_input_sync_blk[0] | proc_191_output_sync_blk[0]);
    assign proc_191_data_FIFO_blk[1] = 1'b0;
    assign proc_191_data_PIPO_blk[1] = 1'b0;
    assign proc_191_start_FIFO_blk[1] = 1'b0;
    assign proc_191_TLF_FIFO_blk[1] = 1'b0;
    assign proc_191_input_sync_blk[1] = 1'b0;
    assign proc_191_output_sync_blk[1] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[1] = dl_detect_out ? proc_dep_vld_vec_191_reg[1] : (proc_191_data_FIFO_blk[1] | proc_191_data_PIPO_blk[1] | proc_191_start_FIFO_blk[1] | proc_191_TLF_FIFO_blk[1] | proc_191_input_sync_blk[1] | proc_191_output_sync_blk[1]);
    assign proc_191_data_FIFO_blk[2] = 1'b0;
    assign proc_191_data_PIPO_blk[2] = 1'b0;
    assign proc_191_start_FIFO_blk[2] = 1'b0;
    assign proc_191_TLF_FIFO_blk[2] = 1'b0;
    assign proc_191_input_sync_blk[2] = 1'b0;
    assign proc_191_output_sync_blk[2] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[2] = dl_detect_out ? proc_dep_vld_vec_191_reg[2] : (proc_191_data_FIFO_blk[2] | proc_191_data_PIPO_blk[2] | proc_191_start_FIFO_blk[2] | proc_191_TLF_FIFO_blk[2] | proc_191_input_sync_blk[2] | proc_191_output_sync_blk[2]);
    assign proc_191_data_FIFO_blk[3] = 1'b0;
    assign proc_191_data_PIPO_blk[3] = 1'b0;
    assign proc_191_start_FIFO_blk[3] = 1'b0;
    assign proc_191_TLF_FIFO_blk[3] = 1'b0;
    assign proc_191_input_sync_blk[3] = 1'b0;
    assign proc_191_output_sync_blk[3] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[3] = dl_detect_out ? proc_dep_vld_vec_191_reg[3] : (proc_191_data_FIFO_blk[3] | proc_191_data_PIPO_blk[3] | proc_191_start_FIFO_blk[3] | proc_191_TLF_FIFO_blk[3] | proc_191_input_sync_blk[3] | proc_191_output_sync_blk[3]);
    assign proc_191_data_FIFO_blk[4] = 1'b0;
    assign proc_191_data_PIPO_blk[4] = 1'b0;
    assign proc_191_start_FIFO_blk[4] = 1'b0;
    assign proc_191_TLF_FIFO_blk[4] = 1'b0;
    assign proc_191_input_sync_blk[4] = 1'b0;
    assign proc_191_output_sync_blk[4] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[4] = dl_detect_out ? proc_dep_vld_vec_191_reg[4] : (proc_191_data_FIFO_blk[4] | proc_191_data_PIPO_blk[4] | proc_191_start_FIFO_blk[4] | proc_191_TLF_FIFO_blk[4] | proc_191_input_sync_blk[4] | proc_191_output_sync_blk[4]);
    assign proc_191_data_FIFO_blk[5] = 1'b0;
    assign proc_191_data_PIPO_blk[5] = 1'b0;
    assign proc_191_start_FIFO_blk[5] = 1'b0;
    assign proc_191_TLF_FIFO_blk[5] = 1'b0;
    assign proc_191_input_sync_blk[5] = 1'b0;
    assign proc_191_output_sync_blk[5] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[5] = dl_detect_out ? proc_dep_vld_vec_191_reg[5] : (proc_191_data_FIFO_blk[5] | proc_191_data_PIPO_blk[5] | proc_191_start_FIFO_blk[5] | proc_191_TLF_FIFO_blk[5] | proc_191_input_sync_blk[5] | proc_191_output_sync_blk[5]);
    assign proc_191_data_FIFO_blk[6] = 1'b0;
    assign proc_191_data_PIPO_blk[6] = 1'b0;
    assign proc_191_start_FIFO_blk[6] = 1'b0;
    assign proc_191_TLF_FIFO_blk[6] = 1'b0;
    assign proc_191_input_sync_blk[6] = 1'b0;
    assign proc_191_output_sync_blk[6] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[6] = dl_detect_out ? proc_dep_vld_vec_191_reg[6] : (proc_191_data_FIFO_blk[6] | proc_191_data_PIPO_blk[6] | proc_191_start_FIFO_blk[6] | proc_191_TLF_FIFO_blk[6] | proc_191_input_sync_blk[6] | proc_191_output_sync_blk[6]);
    assign proc_191_data_FIFO_blk[7] = 1'b0;
    assign proc_191_data_PIPO_blk[7] = 1'b0;
    assign proc_191_start_FIFO_blk[7] = 1'b0;
    assign proc_191_TLF_FIFO_blk[7] = 1'b0;
    assign proc_191_input_sync_blk[7] = 1'b0;
    assign proc_191_output_sync_blk[7] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[7] = dl_detect_out ? proc_dep_vld_vec_191_reg[7] : (proc_191_data_FIFO_blk[7] | proc_191_data_PIPO_blk[7] | proc_191_start_FIFO_blk[7] | proc_191_TLF_FIFO_blk[7] | proc_191_input_sync_blk[7] | proc_191_output_sync_blk[7]);
    assign proc_191_data_FIFO_blk[8] = 1'b0;
    assign proc_191_data_PIPO_blk[8] = 1'b0;
    assign proc_191_start_FIFO_blk[8] = 1'b0;
    assign proc_191_TLF_FIFO_blk[8] = 1'b0;
    assign proc_191_input_sync_blk[8] = 1'b0;
    assign proc_191_output_sync_blk[8] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[8] = dl_detect_out ? proc_dep_vld_vec_191_reg[8] : (proc_191_data_FIFO_blk[8] | proc_191_data_PIPO_blk[8] | proc_191_start_FIFO_blk[8] | proc_191_TLF_FIFO_blk[8] | proc_191_input_sync_blk[8] | proc_191_output_sync_blk[8]);
    assign proc_191_data_FIFO_blk[9] = 1'b0;
    assign proc_191_data_PIPO_blk[9] = 1'b0;
    assign proc_191_start_FIFO_blk[9] = 1'b0;
    assign proc_191_TLF_FIFO_blk[9] = 1'b0;
    assign proc_191_input_sync_blk[9] = 1'b0;
    assign proc_191_output_sync_blk[9] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[9] = dl_detect_out ? proc_dep_vld_vec_191_reg[9] : (proc_191_data_FIFO_blk[9] | proc_191_data_PIPO_blk[9] | proc_191_start_FIFO_blk[9] | proc_191_TLF_FIFO_blk[9] | proc_191_input_sync_blk[9] | proc_191_output_sync_blk[9]);
    assign proc_191_data_FIFO_blk[10] = 1'b0;
    assign proc_191_data_PIPO_blk[10] = 1'b0;
    assign proc_191_start_FIFO_blk[10] = 1'b0;
    assign proc_191_TLF_FIFO_blk[10] = 1'b0;
    assign proc_191_input_sync_blk[10] = 1'b0;
    assign proc_191_output_sync_blk[10] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[10] = dl_detect_out ? proc_dep_vld_vec_191_reg[10] : (proc_191_data_FIFO_blk[10] | proc_191_data_PIPO_blk[10] | proc_191_start_FIFO_blk[10] | proc_191_TLF_FIFO_blk[10] | proc_191_input_sync_blk[10] | proc_191_output_sync_blk[10]);
    assign proc_191_data_FIFO_blk[11] = 1'b0;
    assign proc_191_data_PIPO_blk[11] = 1'b0;
    assign proc_191_start_FIFO_blk[11] = 1'b0;
    assign proc_191_TLF_FIFO_blk[11] = 1'b0;
    assign proc_191_input_sync_blk[11] = 1'b0;
    assign proc_191_output_sync_blk[11] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[11] = dl_detect_out ? proc_dep_vld_vec_191_reg[11] : (proc_191_data_FIFO_blk[11] | proc_191_data_PIPO_blk[11] | proc_191_start_FIFO_blk[11] | proc_191_TLF_FIFO_blk[11] | proc_191_input_sync_blk[11] | proc_191_output_sync_blk[11]);
    assign proc_191_data_FIFO_blk[12] = 1'b0;
    assign proc_191_data_PIPO_blk[12] = 1'b0;
    assign proc_191_start_FIFO_blk[12] = 1'b0;
    assign proc_191_TLF_FIFO_blk[12] = 1'b0;
    assign proc_191_input_sync_blk[12] = 1'b0;
    assign proc_191_output_sync_blk[12] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[12] = dl_detect_out ? proc_dep_vld_vec_191_reg[12] : (proc_191_data_FIFO_blk[12] | proc_191_data_PIPO_blk[12] | proc_191_start_FIFO_blk[12] | proc_191_TLF_FIFO_blk[12] | proc_191_input_sync_blk[12] | proc_191_output_sync_blk[12]);
    assign proc_191_data_FIFO_blk[13] = 1'b0;
    assign proc_191_data_PIPO_blk[13] = 1'b0;
    assign proc_191_start_FIFO_blk[13] = 1'b0;
    assign proc_191_TLF_FIFO_blk[13] = 1'b0;
    assign proc_191_input_sync_blk[13] = 1'b0;
    assign proc_191_output_sync_blk[13] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[13] = dl_detect_out ? proc_dep_vld_vec_191_reg[13] : (proc_191_data_FIFO_blk[13] | proc_191_data_PIPO_blk[13] | proc_191_start_FIFO_blk[13] | proc_191_TLF_FIFO_blk[13] | proc_191_input_sync_blk[13] | proc_191_output_sync_blk[13]);
    assign proc_191_data_FIFO_blk[14] = 1'b0;
    assign proc_191_data_PIPO_blk[14] = 1'b0;
    assign proc_191_start_FIFO_blk[14] = 1'b0;
    assign proc_191_TLF_FIFO_blk[14] = 1'b0;
    assign proc_191_input_sync_blk[14] = 1'b0;
    assign proc_191_output_sync_blk[14] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[14] = dl_detect_out ? proc_dep_vld_vec_191_reg[14] : (proc_191_data_FIFO_blk[14] | proc_191_data_PIPO_blk[14] | proc_191_start_FIFO_blk[14] | proc_191_TLF_FIFO_blk[14] | proc_191_input_sync_blk[14] | proc_191_output_sync_blk[14]);
    assign proc_191_data_FIFO_blk[15] = 1'b0;
    assign proc_191_data_PIPO_blk[15] = 1'b0;
    assign proc_191_start_FIFO_blk[15] = 1'b0;
    assign proc_191_TLF_FIFO_blk[15] = 1'b0;
    assign proc_191_input_sync_blk[15] = 1'b0;
    assign proc_191_output_sync_blk[15] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[15] = dl_detect_out ? proc_dep_vld_vec_191_reg[15] : (proc_191_data_FIFO_blk[15] | proc_191_data_PIPO_blk[15] | proc_191_start_FIFO_blk[15] | proc_191_TLF_FIFO_blk[15] | proc_191_input_sync_blk[15] | proc_191_output_sync_blk[15]);
    assign proc_191_data_FIFO_blk[16] = 1'b0;
    assign proc_191_data_PIPO_blk[16] = 1'b0;
    assign proc_191_start_FIFO_blk[16] = 1'b0;
    assign proc_191_TLF_FIFO_blk[16] = 1'b0;
    assign proc_191_input_sync_blk[16] = 1'b0;
    assign proc_191_output_sync_blk[16] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[16] = dl_detect_out ? proc_dep_vld_vec_191_reg[16] : (proc_191_data_FIFO_blk[16] | proc_191_data_PIPO_blk[16] | proc_191_start_FIFO_blk[16] | proc_191_TLF_FIFO_blk[16] | proc_191_input_sync_blk[16] | proc_191_output_sync_blk[16]);
    assign proc_191_data_FIFO_blk[17] = 1'b0;
    assign proc_191_data_PIPO_blk[17] = 1'b0;
    assign proc_191_start_FIFO_blk[17] = 1'b0;
    assign proc_191_TLF_FIFO_blk[17] = 1'b0;
    assign proc_191_input_sync_blk[17] = 1'b0;
    assign proc_191_output_sync_blk[17] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[17] = dl_detect_out ? proc_dep_vld_vec_191_reg[17] : (proc_191_data_FIFO_blk[17] | proc_191_data_PIPO_blk[17] | proc_191_start_FIFO_blk[17] | proc_191_TLF_FIFO_blk[17] | proc_191_input_sync_blk[17] | proc_191_output_sync_blk[17]);
    assign proc_191_data_FIFO_blk[18] = 1'b0;
    assign proc_191_data_PIPO_blk[18] = 1'b0;
    assign proc_191_start_FIFO_blk[18] = 1'b0;
    assign proc_191_TLF_FIFO_blk[18] = 1'b0;
    assign proc_191_input_sync_blk[18] = 1'b0;
    assign proc_191_output_sync_blk[18] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[18] = dl_detect_out ? proc_dep_vld_vec_191_reg[18] : (proc_191_data_FIFO_blk[18] | proc_191_data_PIPO_blk[18] | proc_191_start_FIFO_blk[18] | proc_191_TLF_FIFO_blk[18] | proc_191_input_sync_blk[18] | proc_191_output_sync_blk[18]);
    assign proc_191_data_FIFO_blk[19] = 1'b0;
    assign proc_191_data_PIPO_blk[19] = 1'b0;
    assign proc_191_start_FIFO_blk[19] = 1'b0;
    assign proc_191_TLF_FIFO_blk[19] = 1'b0;
    assign proc_191_input_sync_blk[19] = 1'b0;
    assign proc_191_output_sync_blk[19] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[19] = dl_detect_out ? proc_dep_vld_vec_191_reg[19] : (proc_191_data_FIFO_blk[19] | proc_191_data_PIPO_blk[19] | proc_191_start_FIFO_blk[19] | proc_191_TLF_FIFO_blk[19] | proc_191_input_sync_blk[19] | proc_191_output_sync_blk[19]);
    assign proc_191_data_FIFO_blk[20] = 1'b0;
    assign proc_191_data_PIPO_blk[20] = 1'b0;
    assign proc_191_start_FIFO_blk[20] = 1'b0;
    assign proc_191_TLF_FIFO_blk[20] = 1'b0;
    assign proc_191_input_sync_blk[20] = 1'b0;
    assign proc_191_output_sync_blk[20] = 1'b0 | (ap_done_reg_30 & grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_191[20] = dl_detect_out ? proc_dep_vld_vec_191_reg[20] : (proc_191_data_FIFO_blk[20] | proc_191_data_PIPO_blk[20] | proc_191_start_FIFO_blk[20] | proc_191_TLF_FIFO_blk[20] | proc_191_input_sync_blk[20] | proc_191_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_191_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_191_reg <= proc_dep_vld_vec_191;
        end
    end
    assign in_chan_dep_vld_vec_191[0] = dep_chan_vld_179_191;
    assign in_chan_dep_data_vec_191[243 : 0] = dep_chan_data_179_191;
    assign token_in_vec_191[0] = token_179_191;
    assign in_chan_dep_vld_vec_191[1] = dep_chan_vld_182_191;
    assign in_chan_dep_data_vec_191[487 : 244] = dep_chan_data_182_191;
    assign token_in_vec_191[1] = token_182_191;
    assign in_chan_dep_vld_vec_191[2] = dep_chan_vld_183_191;
    assign in_chan_dep_data_vec_191[731 : 488] = dep_chan_data_183_191;
    assign token_in_vec_191[2] = token_183_191;
    assign in_chan_dep_vld_vec_191[3] = dep_chan_vld_184_191;
    assign in_chan_dep_data_vec_191[975 : 732] = dep_chan_data_184_191;
    assign token_in_vec_191[3] = token_184_191;
    assign in_chan_dep_vld_vec_191[4] = dep_chan_vld_185_191;
    assign in_chan_dep_data_vec_191[1219 : 976] = dep_chan_data_185_191;
    assign token_in_vec_191[4] = token_185_191;
    assign in_chan_dep_vld_vec_191[5] = dep_chan_vld_186_191;
    assign in_chan_dep_data_vec_191[1463 : 1220] = dep_chan_data_186_191;
    assign token_in_vec_191[5] = token_186_191;
    assign in_chan_dep_vld_vec_191[6] = dep_chan_vld_187_191;
    assign in_chan_dep_data_vec_191[1707 : 1464] = dep_chan_data_187_191;
    assign token_in_vec_191[6] = token_187_191;
    assign in_chan_dep_vld_vec_191[7] = dep_chan_vld_188_191;
    assign in_chan_dep_data_vec_191[1951 : 1708] = dep_chan_data_188_191;
    assign token_in_vec_191[7] = token_188_191;
    assign in_chan_dep_vld_vec_191[8] = dep_chan_vld_189_191;
    assign in_chan_dep_data_vec_191[2195 : 1952] = dep_chan_data_189_191;
    assign token_in_vec_191[8] = token_189_191;
    assign in_chan_dep_vld_vec_191[9] = dep_chan_vld_190_191;
    assign in_chan_dep_data_vec_191[2439 : 2196] = dep_chan_data_190_191;
    assign token_in_vec_191[9] = token_190_191;
    assign in_chan_dep_vld_vec_191[10] = dep_chan_vld_192_191;
    assign in_chan_dep_data_vec_191[2683 : 2440] = dep_chan_data_192_191;
    assign token_in_vec_191[10] = token_192_191;
    assign in_chan_dep_vld_vec_191[11] = dep_chan_vld_193_191;
    assign in_chan_dep_data_vec_191[2927 : 2684] = dep_chan_data_193_191;
    assign token_in_vec_191[11] = token_193_191;
    assign in_chan_dep_vld_vec_191[12] = dep_chan_vld_194_191;
    assign in_chan_dep_data_vec_191[3171 : 2928] = dep_chan_data_194_191;
    assign token_in_vec_191[12] = token_194_191;
    assign in_chan_dep_vld_vec_191[13] = dep_chan_vld_195_191;
    assign in_chan_dep_data_vec_191[3415 : 3172] = dep_chan_data_195_191;
    assign token_in_vec_191[13] = token_195_191;
    assign in_chan_dep_vld_vec_191[14] = dep_chan_vld_196_191;
    assign in_chan_dep_data_vec_191[3659 : 3416] = dep_chan_data_196_191;
    assign token_in_vec_191[14] = token_196_191;
    assign in_chan_dep_vld_vec_191[15] = dep_chan_vld_197_191;
    assign in_chan_dep_data_vec_191[3903 : 3660] = dep_chan_data_197_191;
    assign token_in_vec_191[15] = token_197_191;
    assign in_chan_dep_vld_vec_191[16] = dep_chan_vld_198_191;
    assign in_chan_dep_data_vec_191[4147 : 3904] = dep_chan_data_198_191;
    assign token_in_vec_191[16] = token_198_191;
    assign in_chan_dep_vld_vec_191[17] = dep_chan_vld_199_191;
    assign in_chan_dep_data_vec_191[4391 : 4148] = dep_chan_data_199_191;
    assign token_in_vec_191[17] = token_199_191;
    assign in_chan_dep_vld_vec_191[18] = dep_chan_vld_200_191;
    assign in_chan_dep_data_vec_191[4635 : 4392] = dep_chan_data_200_191;
    assign token_in_vec_191[18] = token_200_191;
    assign in_chan_dep_vld_vec_191[19] = dep_chan_vld_201_191;
    assign in_chan_dep_data_vec_191[4879 : 4636] = dep_chan_data_201_191;
    assign token_in_vec_191[19] = token_201_191;
    assign in_chan_dep_vld_vec_191[20] = dep_chan_vld_243_191;
    assign in_chan_dep_data_vec_191[5123 : 4880] = dep_chan_data_243_191;
    assign token_in_vec_191[20] = token_243_191;
    assign dep_chan_vld_191_179 = out_chan_dep_vld_vec_191[0];
    assign dep_chan_data_191_179 = out_chan_dep_data_191;
    assign token_191_179 = token_out_vec_191[0];
    assign dep_chan_vld_191_182 = out_chan_dep_vld_vec_191[1];
    assign dep_chan_data_191_182 = out_chan_dep_data_191;
    assign token_191_182 = token_out_vec_191[1];
    assign dep_chan_vld_191_183 = out_chan_dep_vld_vec_191[2];
    assign dep_chan_data_191_183 = out_chan_dep_data_191;
    assign token_191_183 = token_out_vec_191[2];
    assign dep_chan_vld_191_184 = out_chan_dep_vld_vec_191[3];
    assign dep_chan_data_191_184 = out_chan_dep_data_191;
    assign token_191_184 = token_out_vec_191[3];
    assign dep_chan_vld_191_185 = out_chan_dep_vld_vec_191[4];
    assign dep_chan_data_191_185 = out_chan_dep_data_191;
    assign token_191_185 = token_out_vec_191[4];
    assign dep_chan_vld_191_186 = out_chan_dep_vld_vec_191[5];
    assign dep_chan_data_191_186 = out_chan_dep_data_191;
    assign token_191_186 = token_out_vec_191[5];
    assign dep_chan_vld_191_187 = out_chan_dep_vld_vec_191[6];
    assign dep_chan_data_191_187 = out_chan_dep_data_191;
    assign token_191_187 = token_out_vec_191[6];
    assign dep_chan_vld_191_188 = out_chan_dep_vld_vec_191[7];
    assign dep_chan_data_191_188 = out_chan_dep_data_191;
    assign token_191_188 = token_out_vec_191[7];
    assign dep_chan_vld_191_189 = out_chan_dep_vld_vec_191[8];
    assign dep_chan_data_191_189 = out_chan_dep_data_191;
    assign token_191_189 = token_out_vec_191[8];
    assign dep_chan_vld_191_190 = out_chan_dep_vld_vec_191[9];
    assign dep_chan_data_191_190 = out_chan_dep_data_191;
    assign token_191_190 = token_out_vec_191[9];
    assign dep_chan_vld_191_192 = out_chan_dep_vld_vec_191[10];
    assign dep_chan_data_191_192 = out_chan_dep_data_191;
    assign token_191_192 = token_out_vec_191[10];
    assign dep_chan_vld_191_193 = out_chan_dep_vld_vec_191[11];
    assign dep_chan_data_191_193 = out_chan_dep_data_191;
    assign token_191_193 = token_out_vec_191[11];
    assign dep_chan_vld_191_194 = out_chan_dep_vld_vec_191[12];
    assign dep_chan_data_191_194 = out_chan_dep_data_191;
    assign token_191_194 = token_out_vec_191[12];
    assign dep_chan_vld_191_195 = out_chan_dep_vld_vec_191[13];
    assign dep_chan_data_191_195 = out_chan_dep_data_191;
    assign token_191_195 = token_out_vec_191[13];
    assign dep_chan_vld_191_196 = out_chan_dep_vld_vec_191[14];
    assign dep_chan_data_191_196 = out_chan_dep_data_191;
    assign token_191_196 = token_out_vec_191[14];
    assign dep_chan_vld_191_197 = out_chan_dep_vld_vec_191[15];
    assign dep_chan_data_191_197 = out_chan_dep_data_191;
    assign token_191_197 = token_out_vec_191[15];
    assign dep_chan_vld_191_198 = out_chan_dep_vld_vec_191[16];
    assign dep_chan_data_191_198 = out_chan_dep_data_191;
    assign token_191_198 = token_out_vec_191[16];
    assign dep_chan_vld_191_199 = out_chan_dep_vld_vec_191[17];
    assign dep_chan_data_191_199 = out_chan_dep_data_191;
    assign token_191_199 = token_out_vec_191[17];
    assign dep_chan_vld_191_200 = out_chan_dep_vld_vec_191[18];
    assign dep_chan_data_191_200 = out_chan_dep_data_191;
    assign token_191_200 = token_out_vec_191[18];
    assign dep_chan_vld_191_201 = out_chan_dep_vld_vec_191[19];
    assign dep_chan_data_191_201 = out_chan_dep_data_191;
    assign token_191_201 = token_out_vec_191[19];
    assign dep_chan_vld_191_243 = out_chan_dep_vld_vec_191[20];
    assign dep_chan_data_191_243 = out_chan_dep_data_191;
    assign token_191_243 = token_out_vec_191[20];

    // Process: grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0
    top_hls_deadlock_detect_unit #(244, 192, 21, 21) top_hls_deadlock_detect_unit_192 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_192),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_192),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_192),
        .token_in_vec(token_in_vec_192),
        .dl_detect_in(dl_detect_out),
        .origin(origin[192]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_192),
        .out_chan_dep_data(out_chan_dep_data_192),
        .token_out_vec(token_out_vec_192),
        .dl_detect_out(dl_in_vec[192]));

    assign proc_192_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.fifo_B_PE_4_6_x195_blk_n);
    assign proc_192_data_PIPO_blk[0] = 1'b0;
    assign proc_192_start_FIFO_blk[0] = 1'b0;
    assign proc_192_TLF_FIFO_blk[0] = 1'b0;
    assign proc_192_input_sync_blk[0] = 1'b0;
    assign proc_192_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_192[0] = dl_detect_out ? proc_dep_vld_vec_192_reg[0] : (proc_192_data_FIFO_blk[0] | proc_192_data_PIPO_blk[0] | proc_192_start_FIFO_blk[0] | proc_192_TLF_FIFO_blk[0] | proc_192_input_sync_blk[0] | proc_192_output_sync_blk[0]);
    assign proc_192_data_FIFO_blk[1] = 1'b0;
    assign proc_192_data_PIPO_blk[1] = 1'b0;
    assign proc_192_start_FIFO_blk[1] = 1'b0;
    assign proc_192_TLF_FIFO_blk[1] = 1'b0;
    assign proc_192_input_sync_blk[1] = 1'b0;
    assign proc_192_output_sync_blk[1] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[1] = dl_detect_out ? proc_dep_vld_vec_192_reg[1] : (proc_192_data_FIFO_blk[1] | proc_192_data_PIPO_blk[1] | proc_192_start_FIFO_blk[1] | proc_192_TLF_FIFO_blk[1] | proc_192_input_sync_blk[1] | proc_192_output_sync_blk[1]);
    assign proc_192_data_FIFO_blk[2] = 1'b0;
    assign proc_192_data_PIPO_blk[2] = 1'b0;
    assign proc_192_start_FIFO_blk[2] = 1'b0;
    assign proc_192_TLF_FIFO_blk[2] = 1'b0;
    assign proc_192_input_sync_blk[2] = 1'b0;
    assign proc_192_output_sync_blk[2] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[2] = dl_detect_out ? proc_dep_vld_vec_192_reg[2] : (proc_192_data_FIFO_blk[2] | proc_192_data_PIPO_blk[2] | proc_192_start_FIFO_blk[2] | proc_192_TLF_FIFO_blk[2] | proc_192_input_sync_blk[2] | proc_192_output_sync_blk[2]);
    assign proc_192_data_FIFO_blk[3] = 1'b0;
    assign proc_192_data_PIPO_blk[3] = 1'b0;
    assign proc_192_start_FIFO_blk[3] = 1'b0;
    assign proc_192_TLF_FIFO_blk[3] = 1'b0;
    assign proc_192_input_sync_blk[3] = 1'b0;
    assign proc_192_output_sync_blk[3] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[3] = dl_detect_out ? proc_dep_vld_vec_192_reg[3] : (proc_192_data_FIFO_blk[3] | proc_192_data_PIPO_blk[3] | proc_192_start_FIFO_blk[3] | proc_192_TLF_FIFO_blk[3] | proc_192_input_sync_blk[3] | proc_192_output_sync_blk[3]);
    assign proc_192_data_FIFO_blk[4] = 1'b0;
    assign proc_192_data_PIPO_blk[4] = 1'b0;
    assign proc_192_start_FIFO_blk[4] = 1'b0;
    assign proc_192_TLF_FIFO_blk[4] = 1'b0;
    assign proc_192_input_sync_blk[4] = 1'b0;
    assign proc_192_output_sync_blk[4] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[4] = dl_detect_out ? proc_dep_vld_vec_192_reg[4] : (proc_192_data_FIFO_blk[4] | proc_192_data_PIPO_blk[4] | proc_192_start_FIFO_blk[4] | proc_192_TLF_FIFO_blk[4] | proc_192_input_sync_blk[4] | proc_192_output_sync_blk[4]);
    assign proc_192_data_FIFO_blk[5] = 1'b0;
    assign proc_192_data_PIPO_blk[5] = 1'b0;
    assign proc_192_start_FIFO_blk[5] = 1'b0;
    assign proc_192_TLF_FIFO_blk[5] = 1'b0;
    assign proc_192_input_sync_blk[5] = 1'b0;
    assign proc_192_output_sync_blk[5] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[5] = dl_detect_out ? proc_dep_vld_vec_192_reg[5] : (proc_192_data_FIFO_blk[5] | proc_192_data_PIPO_blk[5] | proc_192_start_FIFO_blk[5] | proc_192_TLF_FIFO_blk[5] | proc_192_input_sync_blk[5] | proc_192_output_sync_blk[5]);
    assign proc_192_data_FIFO_blk[6] = 1'b0;
    assign proc_192_data_PIPO_blk[6] = 1'b0;
    assign proc_192_start_FIFO_blk[6] = 1'b0;
    assign proc_192_TLF_FIFO_blk[6] = 1'b0;
    assign proc_192_input_sync_blk[6] = 1'b0;
    assign proc_192_output_sync_blk[6] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[6] = dl_detect_out ? proc_dep_vld_vec_192_reg[6] : (proc_192_data_FIFO_blk[6] | proc_192_data_PIPO_blk[6] | proc_192_start_FIFO_blk[6] | proc_192_TLF_FIFO_blk[6] | proc_192_input_sync_blk[6] | proc_192_output_sync_blk[6]);
    assign proc_192_data_FIFO_blk[7] = 1'b0;
    assign proc_192_data_PIPO_blk[7] = 1'b0;
    assign proc_192_start_FIFO_blk[7] = 1'b0;
    assign proc_192_TLF_FIFO_blk[7] = 1'b0;
    assign proc_192_input_sync_blk[7] = 1'b0;
    assign proc_192_output_sync_blk[7] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[7] = dl_detect_out ? proc_dep_vld_vec_192_reg[7] : (proc_192_data_FIFO_blk[7] | proc_192_data_PIPO_blk[7] | proc_192_start_FIFO_blk[7] | proc_192_TLF_FIFO_blk[7] | proc_192_input_sync_blk[7] | proc_192_output_sync_blk[7]);
    assign proc_192_data_FIFO_blk[8] = 1'b0;
    assign proc_192_data_PIPO_blk[8] = 1'b0;
    assign proc_192_start_FIFO_blk[8] = 1'b0;
    assign proc_192_TLF_FIFO_blk[8] = 1'b0;
    assign proc_192_input_sync_blk[8] = 1'b0;
    assign proc_192_output_sync_blk[8] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[8] = dl_detect_out ? proc_dep_vld_vec_192_reg[8] : (proc_192_data_FIFO_blk[8] | proc_192_data_PIPO_blk[8] | proc_192_start_FIFO_blk[8] | proc_192_TLF_FIFO_blk[8] | proc_192_input_sync_blk[8] | proc_192_output_sync_blk[8]);
    assign proc_192_data_FIFO_blk[9] = 1'b0;
    assign proc_192_data_PIPO_blk[9] = 1'b0;
    assign proc_192_start_FIFO_blk[9] = 1'b0;
    assign proc_192_TLF_FIFO_blk[9] = 1'b0;
    assign proc_192_input_sync_blk[9] = 1'b0;
    assign proc_192_output_sync_blk[9] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[9] = dl_detect_out ? proc_dep_vld_vec_192_reg[9] : (proc_192_data_FIFO_blk[9] | proc_192_data_PIPO_blk[9] | proc_192_start_FIFO_blk[9] | proc_192_TLF_FIFO_blk[9] | proc_192_input_sync_blk[9] | proc_192_output_sync_blk[9]);
    assign proc_192_data_FIFO_blk[10] = 1'b0;
    assign proc_192_data_PIPO_blk[10] = 1'b0;
    assign proc_192_start_FIFO_blk[10] = 1'b0;
    assign proc_192_TLF_FIFO_blk[10] = 1'b0;
    assign proc_192_input_sync_blk[10] = 1'b0;
    assign proc_192_output_sync_blk[10] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[10] = dl_detect_out ? proc_dep_vld_vec_192_reg[10] : (proc_192_data_FIFO_blk[10] | proc_192_data_PIPO_blk[10] | proc_192_start_FIFO_blk[10] | proc_192_TLF_FIFO_blk[10] | proc_192_input_sync_blk[10] | proc_192_output_sync_blk[10]);
    assign proc_192_data_FIFO_blk[11] = 1'b0;
    assign proc_192_data_PIPO_blk[11] = 1'b0;
    assign proc_192_start_FIFO_blk[11] = 1'b0;
    assign proc_192_TLF_FIFO_blk[11] = 1'b0;
    assign proc_192_input_sync_blk[11] = 1'b0;
    assign proc_192_output_sync_blk[11] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[11] = dl_detect_out ? proc_dep_vld_vec_192_reg[11] : (proc_192_data_FIFO_blk[11] | proc_192_data_PIPO_blk[11] | proc_192_start_FIFO_blk[11] | proc_192_TLF_FIFO_blk[11] | proc_192_input_sync_blk[11] | proc_192_output_sync_blk[11]);
    assign proc_192_data_FIFO_blk[12] = 1'b0;
    assign proc_192_data_PIPO_blk[12] = 1'b0;
    assign proc_192_start_FIFO_blk[12] = 1'b0;
    assign proc_192_TLF_FIFO_blk[12] = 1'b0;
    assign proc_192_input_sync_blk[12] = 1'b0;
    assign proc_192_output_sync_blk[12] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[12] = dl_detect_out ? proc_dep_vld_vec_192_reg[12] : (proc_192_data_FIFO_blk[12] | proc_192_data_PIPO_blk[12] | proc_192_start_FIFO_blk[12] | proc_192_TLF_FIFO_blk[12] | proc_192_input_sync_blk[12] | proc_192_output_sync_blk[12]);
    assign proc_192_data_FIFO_blk[13] = 1'b0;
    assign proc_192_data_PIPO_blk[13] = 1'b0;
    assign proc_192_start_FIFO_blk[13] = 1'b0;
    assign proc_192_TLF_FIFO_blk[13] = 1'b0;
    assign proc_192_input_sync_blk[13] = 1'b0;
    assign proc_192_output_sync_blk[13] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[13] = dl_detect_out ? proc_dep_vld_vec_192_reg[13] : (proc_192_data_FIFO_blk[13] | proc_192_data_PIPO_blk[13] | proc_192_start_FIFO_blk[13] | proc_192_TLF_FIFO_blk[13] | proc_192_input_sync_blk[13] | proc_192_output_sync_blk[13]);
    assign proc_192_data_FIFO_blk[14] = 1'b0;
    assign proc_192_data_PIPO_blk[14] = 1'b0;
    assign proc_192_start_FIFO_blk[14] = 1'b0;
    assign proc_192_TLF_FIFO_blk[14] = 1'b0;
    assign proc_192_input_sync_blk[14] = 1'b0;
    assign proc_192_output_sync_blk[14] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[14] = dl_detect_out ? proc_dep_vld_vec_192_reg[14] : (proc_192_data_FIFO_blk[14] | proc_192_data_PIPO_blk[14] | proc_192_start_FIFO_blk[14] | proc_192_TLF_FIFO_blk[14] | proc_192_input_sync_blk[14] | proc_192_output_sync_blk[14]);
    assign proc_192_data_FIFO_blk[15] = 1'b0;
    assign proc_192_data_PIPO_blk[15] = 1'b0;
    assign proc_192_start_FIFO_blk[15] = 1'b0;
    assign proc_192_TLF_FIFO_blk[15] = 1'b0;
    assign proc_192_input_sync_blk[15] = 1'b0;
    assign proc_192_output_sync_blk[15] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[15] = dl_detect_out ? proc_dep_vld_vec_192_reg[15] : (proc_192_data_FIFO_blk[15] | proc_192_data_PIPO_blk[15] | proc_192_start_FIFO_blk[15] | proc_192_TLF_FIFO_blk[15] | proc_192_input_sync_blk[15] | proc_192_output_sync_blk[15]);
    assign proc_192_data_FIFO_blk[16] = 1'b0;
    assign proc_192_data_PIPO_blk[16] = 1'b0;
    assign proc_192_start_FIFO_blk[16] = 1'b0;
    assign proc_192_TLF_FIFO_blk[16] = 1'b0;
    assign proc_192_input_sync_blk[16] = 1'b0;
    assign proc_192_output_sync_blk[16] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[16] = dl_detect_out ? proc_dep_vld_vec_192_reg[16] : (proc_192_data_FIFO_blk[16] | proc_192_data_PIPO_blk[16] | proc_192_start_FIFO_blk[16] | proc_192_TLF_FIFO_blk[16] | proc_192_input_sync_blk[16] | proc_192_output_sync_blk[16]);
    assign proc_192_data_FIFO_blk[17] = 1'b0;
    assign proc_192_data_PIPO_blk[17] = 1'b0;
    assign proc_192_start_FIFO_blk[17] = 1'b0;
    assign proc_192_TLF_FIFO_blk[17] = 1'b0;
    assign proc_192_input_sync_blk[17] = 1'b0;
    assign proc_192_output_sync_blk[17] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[17] = dl_detect_out ? proc_dep_vld_vec_192_reg[17] : (proc_192_data_FIFO_blk[17] | proc_192_data_PIPO_blk[17] | proc_192_start_FIFO_blk[17] | proc_192_TLF_FIFO_blk[17] | proc_192_input_sync_blk[17] | proc_192_output_sync_blk[17]);
    assign proc_192_data_FIFO_blk[18] = 1'b0;
    assign proc_192_data_PIPO_blk[18] = 1'b0;
    assign proc_192_start_FIFO_blk[18] = 1'b0;
    assign proc_192_TLF_FIFO_blk[18] = 1'b0;
    assign proc_192_input_sync_blk[18] = 1'b0;
    assign proc_192_output_sync_blk[18] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[18] = dl_detect_out ? proc_dep_vld_vec_192_reg[18] : (proc_192_data_FIFO_blk[18] | proc_192_data_PIPO_blk[18] | proc_192_start_FIFO_blk[18] | proc_192_TLF_FIFO_blk[18] | proc_192_input_sync_blk[18] | proc_192_output_sync_blk[18]);
    assign proc_192_data_FIFO_blk[19] = 1'b0;
    assign proc_192_data_PIPO_blk[19] = 1'b0;
    assign proc_192_start_FIFO_blk[19] = 1'b0;
    assign proc_192_TLF_FIFO_blk[19] = 1'b0;
    assign proc_192_input_sync_blk[19] = 1'b0;
    assign proc_192_output_sync_blk[19] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[19] = dl_detect_out ? proc_dep_vld_vec_192_reg[19] : (proc_192_data_FIFO_blk[19] | proc_192_data_PIPO_blk[19] | proc_192_start_FIFO_blk[19] | proc_192_TLF_FIFO_blk[19] | proc_192_input_sync_blk[19] | proc_192_output_sync_blk[19]);
    assign proc_192_data_FIFO_blk[20] = 1'b0;
    assign proc_192_data_PIPO_blk[20] = 1'b0;
    assign proc_192_start_FIFO_blk[20] = 1'b0;
    assign proc_192_TLF_FIFO_blk[20] = 1'b0;
    assign proc_192_input_sync_blk[20] = 1'b0;
    assign proc_192_output_sync_blk[20] = 1'b0 | (ap_done_reg_31 & grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_192[20] = dl_detect_out ? proc_dep_vld_vec_192_reg[20] : (proc_192_data_FIFO_blk[20] | proc_192_data_PIPO_blk[20] | proc_192_start_FIFO_blk[20] | proc_192_TLF_FIFO_blk[20] | proc_192_input_sync_blk[20] | proc_192_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_192_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_192_reg <= proc_dep_vld_vec_192;
        end
    end
    assign in_chan_dep_vld_vec_192[0] = dep_chan_vld_180_192;
    assign in_chan_dep_data_vec_192[243 : 0] = dep_chan_data_180_192;
    assign token_in_vec_192[0] = token_180_192;
    assign in_chan_dep_vld_vec_192[1] = dep_chan_vld_182_192;
    assign in_chan_dep_data_vec_192[487 : 244] = dep_chan_data_182_192;
    assign token_in_vec_192[1] = token_182_192;
    assign in_chan_dep_vld_vec_192[2] = dep_chan_vld_183_192;
    assign in_chan_dep_data_vec_192[731 : 488] = dep_chan_data_183_192;
    assign token_in_vec_192[2] = token_183_192;
    assign in_chan_dep_vld_vec_192[3] = dep_chan_vld_184_192;
    assign in_chan_dep_data_vec_192[975 : 732] = dep_chan_data_184_192;
    assign token_in_vec_192[3] = token_184_192;
    assign in_chan_dep_vld_vec_192[4] = dep_chan_vld_185_192;
    assign in_chan_dep_data_vec_192[1219 : 976] = dep_chan_data_185_192;
    assign token_in_vec_192[4] = token_185_192;
    assign in_chan_dep_vld_vec_192[5] = dep_chan_vld_186_192;
    assign in_chan_dep_data_vec_192[1463 : 1220] = dep_chan_data_186_192;
    assign token_in_vec_192[5] = token_186_192;
    assign in_chan_dep_vld_vec_192[6] = dep_chan_vld_187_192;
    assign in_chan_dep_data_vec_192[1707 : 1464] = dep_chan_data_187_192;
    assign token_in_vec_192[6] = token_187_192;
    assign in_chan_dep_vld_vec_192[7] = dep_chan_vld_188_192;
    assign in_chan_dep_data_vec_192[1951 : 1708] = dep_chan_data_188_192;
    assign token_in_vec_192[7] = token_188_192;
    assign in_chan_dep_vld_vec_192[8] = dep_chan_vld_189_192;
    assign in_chan_dep_data_vec_192[2195 : 1952] = dep_chan_data_189_192;
    assign token_in_vec_192[8] = token_189_192;
    assign in_chan_dep_vld_vec_192[9] = dep_chan_vld_190_192;
    assign in_chan_dep_data_vec_192[2439 : 2196] = dep_chan_data_190_192;
    assign token_in_vec_192[9] = token_190_192;
    assign in_chan_dep_vld_vec_192[10] = dep_chan_vld_191_192;
    assign in_chan_dep_data_vec_192[2683 : 2440] = dep_chan_data_191_192;
    assign token_in_vec_192[10] = token_191_192;
    assign in_chan_dep_vld_vec_192[11] = dep_chan_vld_193_192;
    assign in_chan_dep_data_vec_192[2927 : 2684] = dep_chan_data_193_192;
    assign token_in_vec_192[11] = token_193_192;
    assign in_chan_dep_vld_vec_192[12] = dep_chan_vld_194_192;
    assign in_chan_dep_data_vec_192[3171 : 2928] = dep_chan_data_194_192;
    assign token_in_vec_192[12] = token_194_192;
    assign in_chan_dep_vld_vec_192[13] = dep_chan_vld_195_192;
    assign in_chan_dep_data_vec_192[3415 : 3172] = dep_chan_data_195_192;
    assign token_in_vec_192[13] = token_195_192;
    assign in_chan_dep_vld_vec_192[14] = dep_chan_vld_196_192;
    assign in_chan_dep_data_vec_192[3659 : 3416] = dep_chan_data_196_192;
    assign token_in_vec_192[14] = token_196_192;
    assign in_chan_dep_vld_vec_192[15] = dep_chan_vld_197_192;
    assign in_chan_dep_data_vec_192[3903 : 3660] = dep_chan_data_197_192;
    assign token_in_vec_192[15] = token_197_192;
    assign in_chan_dep_vld_vec_192[16] = dep_chan_vld_198_192;
    assign in_chan_dep_data_vec_192[4147 : 3904] = dep_chan_data_198_192;
    assign token_in_vec_192[16] = token_198_192;
    assign in_chan_dep_vld_vec_192[17] = dep_chan_vld_199_192;
    assign in_chan_dep_data_vec_192[4391 : 4148] = dep_chan_data_199_192;
    assign token_in_vec_192[17] = token_199_192;
    assign in_chan_dep_vld_vec_192[18] = dep_chan_vld_200_192;
    assign in_chan_dep_data_vec_192[4635 : 4392] = dep_chan_data_200_192;
    assign token_in_vec_192[18] = token_200_192;
    assign in_chan_dep_vld_vec_192[19] = dep_chan_vld_201_192;
    assign in_chan_dep_data_vec_192[4879 : 4636] = dep_chan_data_201_192;
    assign token_in_vec_192[19] = token_201_192;
    assign in_chan_dep_vld_vec_192[20] = dep_chan_vld_243_192;
    assign in_chan_dep_data_vec_192[5123 : 4880] = dep_chan_data_243_192;
    assign token_in_vec_192[20] = token_243_192;
    assign dep_chan_vld_192_180 = out_chan_dep_vld_vec_192[0];
    assign dep_chan_data_192_180 = out_chan_dep_data_192;
    assign token_192_180 = token_out_vec_192[0];
    assign dep_chan_vld_192_182 = out_chan_dep_vld_vec_192[1];
    assign dep_chan_data_192_182 = out_chan_dep_data_192;
    assign token_192_182 = token_out_vec_192[1];
    assign dep_chan_vld_192_183 = out_chan_dep_vld_vec_192[2];
    assign dep_chan_data_192_183 = out_chan_dep_data_192;
    assign token_192_183 = token_out_vec_192[2];
    assign dep_chan_vld_192_184 = out_chan_dep_vld_vec_192[3];
    assign dep_chan_data_192_184 = out_chan_dep_data_192;
    assign token_192_184 = token_out_vec_192[3];
    assign dep_chan_vld_192_185 = out_chan_dep_vld_vec_192[4];
    assign dep_chan_data_192_185 = out_chan_dep_data_192;
    assign token_192_185 = token_out_vec_192[4];
    assign dep_chan_vld_192_186 = out_chan_dep_vld_vec_192[5];
    assign dep_chan_data_192_186 = out_chan_dep_data_192;
    assign token_192_186 = token_out_vec_192[5];
    assign dep_chan_vld_192_187 = out_chan_dep_vld_vec_192[6];
    assign dep_chan_data_192_187 = out_chan_dep_data_192;
    assign token_192_187 = token_out_vec_192[6];
    assign dep_chan_vld_192_188 = out_chan_dep_vld_vec_192[7];
    assign dep_chan_data_192_188 = out_chan_dep_data_192;
    assign token_192_188 = token_out_vec_192[7];
    assign dep_chan_vld_192_189 = out_chan_dep_vld_vec_192[8];
    assign dep_chan_data_192_189 = out_chan_dep_data_192;
    assign token_192_189 = token_out_vec_192[8];
    assign dep_chan_vld_192_190 = out_chan_dep_vld_vec_192[9];
    assign dep_chan_data_192_190 = out_chan_dep_data_192;
    assign token_192_190 = token_out_vec_192[9];
    assign dep_chan_vld_192_191 = out_chan_dep_vld_vec_192[10];
    assign dep_chan_data_192_191 = out_chan_dep_data_192;
    assign token_192_191 = token_out_vec_192[10];
    assign dep_chan_vld_192_193 = out_chan_dep_vld_vec_192[11];
    assign dep_chan_data_192_193 = out_chan_dep_data_192;
    assign token_192_193 = token_out_vec_192[11];
    assign dep_chan_vld_192_194 = out_chan_dep_vld_vec_192[12];
    assign dep_chan_data_192_194 = out_chan_dep_data_192;
    assign token_192_194 = token_out_vec_192[12];
    assign dep_chan_vld_192_195 = out_chan_dep_vld_vec_192[13];
    assign dep_chan_data_192_195 = out_chan_dep_data_192;
    assign token_192_195 = token_out_vec_192[13];
    assign dep_chan_vld_192_196 = out_chan_dep_vld_vec_192[14];
    assign dep_chan_data_192_196 = out_chan_dep_data_192;
    assign token_192_196 = token_out_vec_192[14];
    assign dep_chan_vld_192_197 = out_chan_dep_vld_vec_192[15];
    assign dep_chan_data_192_197 = out_chan_dep_data_192;
    assign token_192_197 = token_out_vec_192[15];
    assign dep_chan_vld_192_198 = out_chan_dep_vld_vec_192[16];
    assign dep_chan_data_192_198 = out_chan_dep_data_192;
    assign token_192_198 = token_out_vec_192[16];
    assign dep_chan_vld_192_199 = out_chan_dep_vld_vec_192[17];
    assign dep_chan_data_192_199 = out_chan_dep_data_192;
    assign token_192_199 = token_out_vec_192[17];
    assign dep_chan_vld_192_200 = out_chan_dep_vld_vec_192[18];
    assign dep_chan_data_192_200 = out_chan_dep_data_192;
    assign token_192_200 = token_out_vec_192[18];
    assign dep_chan_vld_192_201 = out_chan_dep_vld_vec_192[19];
    assign dep_chan_data_192_201 = out_chan_dep_data_192;
    assign token_192_201 = token_out_vec_192[19];
    assign dep_chan_vld_192_243 = out_chan_dep_vld_vec_192[20];
    assign dep_chan_data_192_243 = out_chan_dep_data_192;
    assign token_192_243 = token_out_vec_192[20];

    // Process: grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0
    top_hls_deadlock_detect_unit #(244, 193, 21, 21) top_hls_deadlock_detect_unit_193 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_193),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_193),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_193),
        .token_in_vec(token_in_vec_193),
        .dl_detect_in(dl_detect_out),
        .origin(origin[193]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_193),
        .out_chan_dep_data(out_chan_dep_data_193),
        .token_out_vec(token_out_vec_193),
        .dl_detect_out(dl_in_vec[193]));

    assign proc_193_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.fifo_B_PE_4_7_x1100_blk_n);
    assign proc_193_data_PIPO_blk[0] = 1'b0;
    assign proc_193_start_FIFO_blk[0] = 1'b0;
    assign proc_193_TLF_FIFO_blk[0] = 1'b0;
    assign proc_193_input_sync_blk[0] = 1'b0;
    assign proc_193_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_193[0] = dl_detect_out ? proc_dep_vld_vec_193_reg[0] : (proc_193_data_FIFO_blk[0] | proc_193_data_PIPO_blk[0] | proc_193_start_FIFO_blk[0] | proc_193_TLF_FIFO_blk[0] | proc_193_input_sync_blk[0] | proc_193_output_sync_blk[0]);
    assign proc_193_data_FIFO_blk[1] = 1'b0;
    assign proc_193_data_PIPO_blk[1] = 1'b0;
    assign proc_193_start_FIFO_blk[1] = 1'b0;
    assign proc_193_TLF_FIFO_blk[1] = 1'b0;
    assign proc_193_input_sync_blk[1] = 1'b0;
    assign proc_193_output_sync_blk[1] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[1] = dl_detect_out ? proc_dep_vld_vec_193_reg[1] : (proc_193_data_FIFO_blk[1] | proc_193_data_PIPO_blk[1] | proc_193_start_FIFO_blk[1] | proc_193_TLF_FIFO_blk[1] | proc_193_input_sync_blk[1] | proc_193_output_sync_blk[1]);
    assign proc_193_data_FIFO_blk[2] = 1'b0;
    assign proc_193_data_PIPO_blk[2] = 1'b0;
    assign proc_193_start_FIFO_blk[2] = 1'b0;
    assign proc_193_TLF_FIFO_blk[2] = 1'b0;
    assign proc_193_input_sync_blk[2] = 1'b0;
    assign proc_193_output_sync_blk[2] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[2] = dl_detect_out ? proc_dep_vld_vec_193_reg[2] : (proc_193_data_FIFO_blk[2] | proc_193_data_PIPO_blk[2] | proc_193_start_FIFO_blk[2] | proc_193_TLF_FIFO_blk[2] | proc_193_input_sync_blk[2] | proc_193_output_sync_blk[2]);
    assign proc_193_data_FIFO_blk[3] = 1'b0;
    assign proc_193_data_PIPO_blk[3] = 1'b0;
    assign proc_193_start_FIFO_blk[3] = 1'b0;
    assign proc_193_TLF_FIFO_blk[3] = 1'b0;
    assign proc_193_input_sync_blk[3] = 1'b0;
    assign proc_193_output_sync_blk[3] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[3] = dl_detect_out ? proc_dep_vld_vec_193_reg[3] : (proc_193_data_FIFO_blk[3] | proc_193_data_PIPO_blk[3] | proc_193_start_FIFO_blk[3] | proc_193_TLF_FIFO_blk[3] | proc_193_input_sync_blk[3] | proc_193_output_sync_blk[3]);
    assign proc_193_data_FIFO_blk[4] = 1'b0;
    assign proc_193_data_PIPO_blk[4] = 1'b0;
    assign proc_193_start_FIFO_blk[4] = 1'b0;
    assign proc_193_TLF_FIFO_blk[4] = 1'b0;
    assign proc_193_input_sync_blk[4] = 1'b0;
    assign proc_193_output_sync_blk[4] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[4] = dl_detect_out ? proc_dep_vld_vec_193_reg[4] : (proc_193_data_FIFO_blk[4] | proc_193_data_PIPO_blk[4] | proc_193_start_FIFO_blk[4] | proc_193_TLF_FIFO_blk[4] | proc_193_input_sync_blk[4] | proc_193_output_sync_blk[4]);
    assign proc_193_data_FIFO_blk[5] = 1'b0;
    assign proc_193_data_PIPO_blk[5] = 1'b0;
    assign proc_193_start_FIFO_blk[5] = 1'b0;
    assign proc_193_TLF_FIFO_blk[5] = 1'b0;
    assign proc_193_input_sync_blk[5] = 1'b0;
    assign proc_193_output_sync_blk[5] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[5] = dl_detect_out ? proc_dep_vld_vec_193_reg[5] : (proc_193_data_FIFO_blk[5] | proc_193_data_PIPO_blk[5] | proc_193_start_FIFO_blk[5] | proc_193_TLF_FIFO_blk[5] | proc_193_input_sync_blk[5] | proc_193_output_sync_blk[5]);
    assign proc_193_data_FIFO_blk[6] = 1'b0;
    assign proc_193_data_PIPO_blk[6] = 1'b0;
    assign proc_193_start_FIFO_blk[6] = 1'b0;
    assign proc_193_TLF_FIFO_blk[6] = 1'b0;
    assign proc_193_input_sync_blk[6] = 1'b0;
    assign proc_193_output_sync_blk[6] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[6] = dl_detect_out ? proc_dep_vld_vec_193_reg[6] : (proc_193_data_FIFO_blk[6] | proc_193_data_PIPO_blk[6] | proc_193_start_FIFO_blk[6] | proc_193_TLF_FIFO_blk[6] | proc_193_input_sync_blk[6] | proc_193_output_sync_blk[6]);
    assign proc_193_data_FIFO_blk[7] = 1'b0;
    assign proc_193_data_PIPO_blk[7] = 1'b0;
    assign proc_193_start_FIFO_blk[7] = 1'b0;
    assign proc_193_TLF_FIFO_blk[7] = 1'b0;
    assign proc_193_input_sync_blk[7] = 1'b0;
    assign proc_193_output_sync_blk[7] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[7] = dl_detect_out ? proc_dep_vld_vec_193_reg[7] : (proc_193_data_FIFO_blk[7] | proc_193_data_PIPO_blk[7] | proc_193_start_FIFO_blk[7] | proc_193_TLF_FIFO_blk[7] | proc_193_input_sync_blk[7] | proc_193_output_sync_blk[7]);
    assign proc_193_data_FIFO_blk[8] = 1'b0;
    assign proc_193_data_PIPO_blk[8] = 1'b0;
    assign proc_193_start_FIFO_blk[8] = 1'b0;
    assign proc_193_TLF_FIFO_blk[8] = 1'b0;
    assign proc_193_input_sync_blk[8] = 1'b0;
    assign proc_193_output_sync_blk[8] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[8] = dl_detect_out ? proc_dep_vld_vec_193_reg[8] : (proc_193_data_FIFO_blk[8] | proc_193_data_PIPO_blk[8] | proc_193_start_FIFO_blk[8] | proc_193_TLF_FIFO_blk[8] | proc_193_input_sync_blk[8] | proc_193_output_sync_blk[8]);
    assign proc_193_data_FIFO_blk[9] = 1'b0;
    assign proc_193_data_PIPO_blk[9] = 1'b0;
    assign proc_193_start_FIFO_blk[9] = 1'b0;
    assign proc_193_TLF_FIFO_blk[9] = 1'b0;
    assign proc_193_input_sync_blk[9] = 1'b0;
    assign proc_193_output_sync_blk[9] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[9] = dl_detect_out ? proc_dep_vld_vec_193_reg[9] : (proc_193_data_FIFO_blk[9] | proc_193_data_PIPO_blk[9] | proc_193_start_FIFO_blk[9] | proc_193_TLF_FIFO_blk[9] | proc_193_input_sync_blk[9] | proc_193_output_sync_blk[9]);
    assign proc_193_data_FIFO_blk[10] = 1'b0;
    assign proc_193_data_PIPO_blk[10] = 1'b0;
    assign proc_193_start_FIFO_blk[10] = 1'b0;
    assign proc_193_TLF_FIFO_blk[10] = 1'b0;
    assign proc_193_input_sync_blk[10] = 1'b0;
    assign proc_193_output_sync_blk[10] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[10] = dl_detect_out ? proc_dep_vld_vec_193_reg[10] : (proc_193_data_FIFO_blk[10] | proc_193_data_PIPO_blk[10] | proc_193_start_FIFO_blk[10] | proc_193_TLF_FIFO_blk[10] | proc_193_input_sync_blk[10] | proc_193_output_sync_blk[10]);
    assign proc_193_data_FIFO_blk[11] = 1'b0;
    assign proc_193_data_PIPO_blk[11] = 1'b0;
    assign proc_193_start_FIFO_blk[11] = 1'b0;
    assign proc_193_TLF_FIFO_blk[11] = 1'b0;
    assign proc_193_input_sync_blk[11] = 1'b0;
    assign proc_193_output_sync_blk[11] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[11] = dl_detect_out ? proc_dep_vld_vec_193_reg[11] : (proc_193_data_FIFO_blk[11] | proc_193_data_PIPO_blk[11] | proc_193_start_FIFO_blk[11] | proc_193_TLF_FIFO_blk[11] | proc_193_input_sync_blk[11] | proc_193_output_sync_blk[11]);
    assign proc_193_data_FIFO_blk[12] = 1'b0;
    assign proc_193_data_PIPO_blk[12] = 1'b0;
    assign proc_193_start_FIFO_blk[12] = 1'b0;
    assign proc_193_TLF_FIFO_blk[12] = 1'b0;
    assign proc_193_input_sync_blk[12] = 1'b0;
    assign proc_193_output_sync_blk[12] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[12] = dl_detect_out ? proc_dep_vld_vec_193_reg[12] : (proc_193_data_FIFO_blk[12] | proc_193_data_PIPO_blk[12] | proc_193_start_FIFO_blk[12] | proc_193_TLF_FIFO_blk[12] | proc_193_input_sync_blk[12] | proc_193_output_sync_blk[12]);
    assign proc_193_data_FIFO_blk[13] = 1'b0;
    assign proc_193_data_PIPO_blk[13] = 1'b0;
    assign proc_193_start_FIFO_blk[13] = 1'b0;
    assign proc_193_TLF_FIFO_blk[13] = 1'b0;
    assign proc_193_input_sync_blk[13] = 1'b0;
    assign proc_193_output_sync_blk[13] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[13] = dl_detect_out ? proc_dep_vld_vec_193_reg[13] : (proc_193_data_FIFO_blk[13] | proc_193_data_PIPO_blk[13] | proc_193_start_FIFO_blk[13] | proc_193_TLF_FIFO_blk[13] | proc_193_input_sync_blk[13] | proc_193_output_sync_blk[13]);
    assign proc_193_data_FIFO_blk[14] = 1'b0;
    assign proc_193_data_PIPO_blk[14] = 1'b0;
    assign proc_193_start_FIFO_blk[14] = 1'b0;
    assign proc_193_TLF_FIFO_blk[14] = 1'b0;
    assign proc_193_input_sync_blk[14] = 1'b0;
    assign proc_193_output_sync_blk[14] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[14] = dl_detect_out ? proc_dep_vld_vec_193_reg[14] : (proc_193_data_FIFO_blk[14] | proc_193_data_PIPO_blk[14] | proc_193_start_FIFO_blk[14] | proc_193_TLF_FIFO_blk[14] | proc_193_input_sync_blk[14] | proc_193_output_sync_blk[14]);
    assign proc_193_data_FIFO_blk[15] = 1'b0;
    assign proc_193_data_PIPO_blk[15] = 1'b0;
    assign proc_193_start_FIFO_blk[15] = 1'b0;
    assign proc_193_TLF_FIFO_blk[15] = 1'b0;
    assign proc_193_input_sync_blk[15] = 1'b0;
    assign proc_193_output_sync_blk[15] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[15] = dl_detect_out ? proc_dep_vld_vec_193_reg[15] : (proc_193_data_FIFO_blk[15] | proc_193_data_PIPO_blk[15] | proc_193_start_FIFO_blk[15] | proc_193_TLF_FIFO_blk[15] | proc_193_input_sync_blk[15] | proc_193_output_sync_blk[15]);
    assign proc_193_data_FIFO_blk[16] = 1'b0;
    assign proc_193_data_PIPO_blk[16] = 1'b0;
    assign proc_193_start_FIFO_blk[16] = 1'b0;
    assign proc_193_TLF_FIFO_blk[16] = 1'b0;
    assign proc_193_input_sync_blk[16] = 1'b0;
    assign proc_193_output_sync_blk[16] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[16] = dl_detect_out ? proc_dep_vld_vec_193_reg[16] : (proc_193_data_FIFO_blk[16] | proc_193_data_PIPO_blk[16] | proc_193_start_FIFO_blk[16] | proc_193_TLF_FIFO_blk[16] | proc_193_input_sync_blk[16] | proc_193_output_sync_blk[16]);
    assign proc_193_data_FIFO_blk[17] = 1'b0;
    assign proc_193_data_PIPO_blk[17] = 1'b0;
    assign proc_193_start_FIFO_blk[17] = 1'b0;
    assign proc_193_TLF_FIFO_blk[17] = 1'b0;
    assign proc_193_input_sync_blk[17] = 1'b0;
    assign proc_193_output_sync_blk[17] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[17] = dl_detect_out ? proc_dep_vld_vec_193_reg[17] : (proc_193_data_FIFO_blk[17] | proc_193_data_PIPO_blk[17] | proc_193_start_FIFO_blk[17] | proc_193_TLF_FIFO_blk[17] | proc_193_input_sync_blk[17] | proc_193_output_sync_blk[17]);
    assign proc_193_data_FIFO_blk[18] = 1'b0;
    assign proc_193_data_PIPO_blk[18] = 1'b0;
    assign proc_193_start_FIFO_blk[18] = 1'b0;
    assign proc_193_TLF_FIFO_blk[18] = 1'b0;
    assign proc_193_input_sync_blk[18] = 1'b0;
    assign proc_193_output_sync_blk[18] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[18] = dl_detect_out ? proc_dep_vld_vec_193_reg[18] : (proc_193_data_FIFO_blk[18] | proc_193_data_PIPO_blk[18] | proc_193_start_FIFO_blk[18] | proc_193_TLF_FIFO_blk[18] | proc_193_input_sync_blk[18] | proc_193_output_sync_blk[18]);
    assign proc_193_data_FIFO_blk[19] = 1'b0;
    assign proc_193_data_PIPO_blk[19] = 1'b0;
    assign proc_193_start_FIFO_blk[19] = 1'b0;
    assign proc_193_TLF_FIFO_blk[19] = 1'b0;
    assign proc_193_input_sync_blk[19] = 1'b0;
    assign proc_193_output_sync_blk[19] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[19] = dl_detect_out ? proc_dep_vld_vec_193_reg[19] : (proc_193_data_FIFO_blk[19] | proc_193_data_PIPO_blk[19] | proc_193_start_FIFO_blk[19] | proc_193_TLF_FIFO_blk[19] | proc_193_input_sync_blk[19] | proc_193_output_sync_blk[19]);
    assign proc_193_data_FIFO_blk[20] = 1'b0;
    assign proc_193_data_PIPO_blk[20] = 1'b0;
    assign proc_193_start_FIFO_blk[20] = 1'b0;
    assign proc_193_TLF_FIFO_blk[20] = 1'b0;
    assign proc_193_input_sync_blk[20] = 1'b0;
    assign proc_193_output_sync_blk[20] = 1'b0 | (ap_done_reg_32 & grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_193[20] = dl_detect_out ? proc_dep_vld_vec_193_reg[20] : (proc_193_data_FIFO_blk[20] | proc_193_data_PIPO_blk[20] | proc_193_start_FIFO_blk[20] | proc_193_TLF_FIFO_blk[20] | proc_193_input_sync_blk[20] | proc_193_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_193_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_193_reg <= proc_dep_vld_vec_193;
        end
    end
    assign in_chan_dep_vld_vec_193[0] = dep_chan_vld_181_193;
    assign in_chan_dep_data_vec_193[243 : 0] = dep_chan_data_181_193;
    assign token_in_vec_193[0] = token_181_193;
    assign in_chan_dep_vld_vec_193[1] = dep_chan_vld_182_193;
    assign in_chan_dep_data_vec_193[487 : 244] = dep_chan_data_182_193;
    assign token_in_vec_193[1] = token_182_193;
    assign in_chan_dep_vld_vec_193[2] = dep_chan_vld_183_193;
    assign in_chan_dep_data_vec_193[731 : 488] = dep_chan_data_183_193;
    assign token_in_vec_193[2] = token_183_193;
    assign in_chan_dep_vld_vec_193[3] = dep_chan_vld_184_193;
    assign in_chan_dep_data_vec_193[975 : 732] = dep_chan_data_184_193;
    assign token_in_vec_193[3] = token_184_193;
    assign in_chan_dep_vld_vec_193[4] = dep_chan_vld_185_193;
    assign in_chan_dep_data_vec_193[1219 : 976] = dep_chan_data_185_193;
    assign token_in_vec_193[4] = token_185_193;
    assign in_chan_dep_vld_vec_193[5] = dep_chan_vld_186_193;
    assign in_chan_dep_data_vec_193[1463 : 1220] = dep_chan_data_186_193;
    assign token_in_vec_193[5] = token_186_193;
    assign in_chan_dep_vld_vec_193[6] = dep_chan_vld_187_193;
    assign in_chan_dep_data_vec_193[1707 : 1464] = dep_chan_data_187_193;
    assign token_in_vec_193[6] = token_187_193;
    assign in_chan_dep_vld_vec_193[7] = dep_chan_vld_188_193;
    assign in_chan_dep_data_vec_193[1951 : 1708] = dep_chan_data_188_193;
    assign token_in_vec_193[7] = token_188_193;
    assign in_chan_dep_vld_vec_193[8] = dep_chan_vld_189_193;
    assign in_chan_dep_data_vec_193[2195 : 1952] = dep_chan_data_189_193;
    assign token_in_vec_193[8] = token_189_193;
    assign in_chan_dep_vld_vec_193[9] = dep_chan_vld_190_193;
    assign in_chan_dep_data_vec_193[2439 : 2196] = dep_chan_data_190_193;
    assign token_in_vec_193[9] = token_190_193;
    assign in_chan_dep_vld_vec_193[10] = dep_chan_vld_191_193;
    assign in_chan_dep_data_vec_193[2683 : 2440] = dep_chan_data_191_193;
    assign token_in_vec_193[10] = token_191_193;
    assign in_chan_dep_vld_vec_193[11] = dep_chan_vld_192_193;
    assign in_chan_dep_data_vec_193[2927 : 2684] = dep_chan_data_192_193;
    assign token_in_vec_193[11] = token_192_193;
    assign in_chan_dep_vld_vec_193[12] = dep_chan_vld_194_193;
    assign in_chan_dep_data_vec_193[3171 : 2928] = dep_chan_data_194_193;
    assign token_in_vec_193[12] = token_194_193;
    assign in_chan_dep_vld_vec_193[13] = dep_chan_vld_195_193;
    assign in_chan_dep_data_vec_193[3415 : 3172] = dep_chan_data_195_193;
    assign token_in_vec_193[13] = token_195_193;
    assign in_chan_dep_vld_vec_193[14] = dep_chan_vld_196_193;
    assign in_chan_dep_data_vec_193[3659 : 3416] = dep_chan_data_196_193;
    assign token_in_vec_193[14] = token_196_193;
    assign in_chan_dep_vld_vec_193[15] = dep_chan_vld_197_193;
    assign in_chan_dep_data_vec_193[3903 : 3660] = dep_chan_data_197_193;
    assign token_in_vec_193[15] = token_197_193;
    assign in_chan_dep_vld_vec_193[16] = dep_chan_vld_198_193;
    assign in_chan_dep_data_vec_193[4147 : 3904] = dep_chan_data_198_193;
    assign token_in_vec_193[16] = token_198_193;
    assign in_chan_dep_vld_vec_193[17] = dep_chan_vld_199_193;
    assign in_chan_dep_data_vec_193[4391 : 4148] = dep_chan_data_199_193;
    assign token_in_vec_193[17] = token_199_193;
    assign in_chan_dep_vld_vec_193[18] = dep_chan_vld_200_193;
    assign in_chan_dep_data_vec_193[4635 : 4392] = dep_chan_data_200_193;
    assign token_in_vec_193[18] = token_200_193;
    assign in_chan_dep_vld_vec_193[19] = dep_chan_vld_201_193;
    assign in_chan_dep_data_vec_193[4879 : 4636] = dep_chan_data_201_193;
    assign token_in_vec_193[19] = token_201_193;
    assign in_chan_dep_vld_vec_193[20] = dep_chan_vld_243_193;
    assign in_chan_dep_data_vec_193[5123 : 4880] = dep_chan_data_243_193;
    assign token_in_vec_193[20] = token_243_193;
    assign dep_chan_vld_193_181 = out_chan_dep_vld_vec_193[0];
    assign dep_chan_data_193_181 = out_chan_dep_data_193;
    assign token_193_181 = token_out_vec_193[0];
    assign dep_chan_vld_193_182 = out_chan_dep_vld_vec_193[1];
    assign dep_chan_data_193_182 = out_chan_dep_data_193;
    assign token_193_182 = token_out_vec_193[1];
    assign dep_chan_vld_193_183 = out_chan_dep_vld_vec_193[2];
    assign dep_chan_data_193_183 = out_chan_dep_data_193;
    assign token_193_183 = token_out_vec_193[2];
    assign dep_chan_vld_193_184 = out_chan_dep_vld_vec_193[3];
    assign dep_chan_data_193_184 = out_chan_dep_data_193;
    assign token_193_184 = token_out_vec_193[3];
    assign dep_chan_vld_193_185 = out_chan_dep_vld_vec_193[4];
    assign dep_chan_data_193_185 = out_chan_dep_data_193;
    assign token_193_185 = token_out_vec_193[4];
    assign dep_chan_vld_193_186 = out_chan_dep_vld_vec_193[5];
    assign dep_chan_data_193_186 = out_chan_dep_data_193;
    assign token_193_186 = token_out_vec_193[5];
    assign dep_chan_vld_193_187 = out_chan_dep_vld_vec_193[6];
    assign dep_chan_data_193_187 = out_chan_dep_data_193;
    assign token_193_187 = token_out_vec_193[6];
    assign dep_chan_vld_193_188 = out_chan_dep_vld_vec_193[7];
    assign dep_chan_data_193_188 = out_chan_dep_data_193;
    assign token_193_188 = token_out_vec_193[7];
    assign dep_chan_vld_193_189 = out_chan_dep_vld_vec_193[8];
    assign dep_chan_data_193_189 = out_chan_dep_data_193;
    assign token_193_189 = token_out_vec_193[8];
    assign dep_chan_vld_193_190 = out_chan_dep_vld_vec_193[9];
    assign dep_chan_data_193_190 = out_chan_dep_data_193;
    assign token_193_190 = token_out_vec_193[9];
    assign dep_chan_vld_193_191 = out_chan_dep_vld_vec_193[10];
    assign dep_chan_data_193_191 = out_chan_dep_data_193;
    assign token_193_191 = token_out_vec_193[10];
    assign dep_chan_vld_193_192 = out_chan_dep_vld_vec_193[11];
    assign dep_chan_data_193_192 = out_chan_dep_data_193;
    assign token_193_192 = token_out_vec_193[11];
    assign dep_chan_vld_193_194 = out_chan_dep_vld_vec_193[12];
    assign dep_chan_data_193_194 = out_chan_dep_data_193;
    assign token_193_194 = token_out_vec_193[12];
    assign dep_chan_vld_193_195 = out_chan_dep_vld_vec_193[13];
    assign dep_chan_data_193_195 = out_chan_dep_data_193;
    assign token_193_195 = token_out_vec_193[13];
    assign dep_chan_vld_193_196 = out_chan_dep_vld_vec_193[14];
    assign dep_chan_data_193_196 = out_chan_dep_data_193;
    assign token_193_196 = token_out_vec_193[14];
    assign dep_chan_vld_193_197 = out_chan_dep_vld_vec_193[15];
    assign dep_chan_data_193_197 = out_chan_dep_data_193;
    assign token_193_197 = token_out_vec_193[15];
    assign dep_chan_vld_193_198 = out_chan_dep_vld_vec_193[16];
    assign dep_chan_data_193_198 = out_chan_dep_data_193;
    assign token_193_198 = token_out_vec_193[16];
    assign dep_chan_vld_193_199 = out_chan_dep_vld_vec_193[17];
    assign dep_chan_data_193_199 = out_chan_dep_data_193;
    assign token_193_199 = token_out_vec_193[17];
    assign dep_chan_vld_193_200 = out_chan_dep_vld_vec_193[18];
    assign dep_chan_data_193_200 = out_chan_dep_data_193;
    assign token_193_200 = token_out_vec_193[18];
    assign dep_chan_vld_193_201 = out_chan_dep_vld_vec_193[19];
    assign dep_chan_data_193_201 = out_chan_dep_data_193;
    assign token_193_201 = token_out_vec_193[19];
    assign dep_chan_vld_193_243 = out_chan_dep_vld_vec_193[20];
    assign dep_chan_data_193_243 = out_chan_dep_data_193;
    assign token_193_243 = token_out_vec_193[20];

    // Process: grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 194, 21, 21) top_hls_deadlock_detect_unit_194 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_194),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_194),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_194),
        .token_in_vec(token_in_vec_194),
        .dl_detect_in(dl_detect_out),
        .origin(origin[194]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_194),
        .out_chan_dep_data(out_chan_dep_data_194),
        .token_out_vec(token_out_vec_194),
        .dl_detect_out(dl_in_vec[194]));

    assign proc_194_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.fifo_C_PE_4_0_x1105_blk_n);
    assign proc_194_data_PIPO_blk[0] = 1'b0;
    assign proc_194_start_FIFO_blk[0] = 1'b0;
    assign proc_194_TLF_FIFO_blk[0] = 1'b0;
    assign proc_194_input_sync_blk[0] = 1'b0;
    assign proc_194_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_194[0] = dl_detect_out ? proc_dep_vld_vec_194_reg[0] : (proc_194_data_FIFO_blk[0] | proc_194_data_PIPO_blk[0] | proc_194_start_FIFO_blk[0] | proc_194_TLF_FIFO_blk[0] | proc_194_input_sync_blk[0] | proc_194_output_sync_blk[0]);
    assign proc_194_data_FIFO_blk[1] = 1'b0;
    assign proc_194_data_PIPO_blk[1] = 1'b0;
    assign proc_194_start_FIFO_blk[1] = 1'b0;
    assign proc_194_TLF_FIFO_blk[1] = 1'b0;
    assign proc_194_input_sync_blk[1] = 1'b0;
    assign proc_194_output_sync_blk[1] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[1] = dl_detect_out ? proc_dep_vld_vec_194_reg[1] : (proc_194_data_FIFO_blk[1] | proc_194_data_PIPO_blk[1] | proc_194_start_FIFO_blk[1] | proc_194_TLF_FIFO_blk[1] | proc_194_input_sync_blk[1] | proc_194_output_sync_blk[1]);
    assign proc_194_data_FIFO_blk[2] = 1'b0;
    assign proc_194_data_PIPO_blk[2] = 1'b0;
    assign proc_194_start_FIFO_blk[2] = 1'b0;
    assign proc_194_TLF_FIFO_blk[2] = 1'b0;
    assign proc_194_input_sync_blk[2] = 1'b0;
    assign proc_194_output_sync_blk[2] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[2] = dl_detect_out ? proc_dep_vld_vec_194_reg[2] : (proc_194_data_FIFO_blk[2] | proc_194_data_PIPO_blk[2] | proc_194_start_FIFO_blk[2] | proc_194_TLF_FIFO_blk[2] | proc_194_input_sync_blk[2] | proc_194_output_sync_blk[2]);
    assign proc_194_data_FIFO_blk[3] = 1'b0;
    assign proc_194_data_PIPO_blk[3] = 1'b0;
    assign proc_194_start_FIFO_blk[3] = 1'b0;
    assign proc_194_TLF_FIFO_blk[3] = 1'b0;
    assign proc_194_input_sync_blk[3] = 1'b0;
    assign proc_194_output_sync_blk[3] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[3] = dl_detect_out ? proc_dep_vld_vec_194_reg[3] : (proc_194_data_FIFO_blk[3] | proc_194_data_PIPO_blk[3] | proc_194_start_FIFO_blk[3] | proc_194_TLF_FIFO_blk[3] | proc_194_input_sync_blk[3] | proc_194_output_sync_blk[3]);
    assign proc_194_data_FIFO_blk[4] = 1'b0;
    assign proc_194_data_PIPO_blk[4] = 1'b0;
    assign proc_194_start_FIFO_blk[4] = 1'b0;
    assign proc_194_TLF_FIFO_blk[4] = 1'b0;
    assign proc_194_input_sync_blk[4] = 1'b0;
    assign proc_194_output_sync_blk[4] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[4] = dl_detect_out ? proc_dep_vld_vec_194_reg[4] : (proc_194_data_FIFO_blk[4] | proc_194_data_PIPO_blk[4] | proc_194_start_FIFO_blk[4] | proc_194_TLF_FIFO_blk[4] | proc_194_input_sync_blk[4] | proc_194_output_sync_blk[4]);
    assign proc_194_data_FIFO_blk[5] = 1'b0;
    assign proc_194_data_PIPO_blk[5] = 1'b0;
    assign proc_194_start_FIFO_blk[5] = 1'b0;
    assign proc_194_TLF_FIFO_blk[5] = 1'b0;
    assign proc_194_input_sync_blk[5] = 1'b0;
    assign proc_194_output_sync_blk[5] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[5] = dl_detect_out ? proc_dep_vld_vec_194_reg[5] : (proc_194_data_FIFO_blk[5] | proc_194_data_PIPO_blk[5] | proc_194_start_FIFO_blk[5] | proc_194_TLF_FIFO_blk[5] | proc_194_input_sync_blk[5] | proc_194_output_sync_blk[5]);
    assign proc_194_data_FIFO_blk[6] = 1'b0;
    assign proc_194_data_PIPO_blk[6] = 1'b0;
    assign proc_194_start_FIFO_blk[6] = 1'b0;
    assign proc_194_TLF_FIFO_blk[6] = 1'b0;
    assign proc_194_input_sync_blk[6] = 1'b0;
    assign proc_194_output_sync_blk[6] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[6] = dl_detect_out ? proc_dep_vld_vec_194_reg[6] : (proc_194_data_FIFO_blk[6] | proc_194_data_PIPO_blk[6] | proc_194_start_FIFO_blk[6] | proc_194_TLF_FIFO_blk[6] | proc_194_input_sync_blk[6] | proc_194_output_sync_blk[6]);
    assign proc_194_data_FIFO_blk[7] = 1'b0;
    assign proc_194_data_PIPO_blk[7] = 1'b0;
    assign proc_194_start_FIFO_blk[7] = 1'b0;
    assign proc_194_TLF_FIFO_blk[7] = 1'b0;
    assign proc_194_input_sync_blk[7] = 1'b0;
    assign proc_194_output_sync_blk[7] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[7] = dl_detect_out ? proc_dep_vld_vec_194_reg[7] : (proc_194_data_FIFO_blk[7] | proc_194_data_PIPO_blk[7] | proc_194_start_FIFO_blk[7] | proc_194_TLF_FIFO_blk[7] | proc_194_input_sync_blk[7] | proc_194_output_sync_blk[7]);
    assign proc_194_data_FIFO_blk[8] = 1'b0;
    assign proc_194_data_PIPO_blk[8] = 1'b0;
    assign proc_194_start_FIFO_blk[8] = 1'b0;
    assign proc_194_TLF_FIFO_blk[8] = 1'b0;
    assign proc_194_input_sync_blk[8] = 1'b0;
    assign proc_194_output_sync_blk[8] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[8] = dl_detect_out ? proc_dep_vld_vec_194_reg[8] : (proc_194_data_FIFO_blk[8] | proc_194_data_PIPO_blk[8] | proc_194_start_FIFO_blk[8] | proc_194_TLF_FIFO_blk[8] | proc_194_input_sync_blk[8] | proc_194_output_sync_blk[8]);
    assign proc_194_data_FIFO_blk[9] = 1'b0;
    assign proc_194_data_PIPO_blk[9] = 1'b0;
    assign proc_194_start_FIFO_blk[9] = 1'b0;
    assign proc_194_TLF_FIFO_blk[9] = 1'b0;
    assign proc_194_input_sync_blk[9] = 1'b0;
    assign proc_194_output_sync_blk[9] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[9] = dl_detect_out ? proc_dep_vld_vec_194_reg[9] : (proc_194_data_FIFO_blk[9] | proc_194_data_PIPO_blk[9] | proc_194_start_FIFO_blk[9] | proc_194_TLF_FIFO_blk[9] | proc_194_input_sync_blk[9] | proc_194_output_sync_blk[9]);
    assign proc_194_data_FIFO_blk[10] = 1'b0;
    assign proc_194_data_PIPO_blk[10] = 1'b0;
    assign proc_194_start_FIFO_blk[10] = 1'b0;
    assign proc_194_TLF_FIFO_blk[10] = 1'b0;
    assign proc_194_input_sync_blk[10] = 1'b0;
    assign proc_194_output_sync_blk[10] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[10] = dl_detect_out ? proc_dep_vld_vec_194_reg[10] : (proc_194_data_FIFO_blk[10] | proc_194_data_PIPO_blk[10] | proc_194_start_FIFO_blk[10] | proc_194_TLF_FIFO_blk[10] | proc_194_input_sync_blk[10] | proc_194_output_sync_blk[10]);
    assign proc_194_data_FIFO_blk[11] = 1'b0;
    assign proc_194_data_PIPO_blk[11] = 1'b0;
    assign proc_194_start_FIFO_blk[11] = 1'b0;
    assign proc_194_TLF_FIFO_blk[11] = 1'b0;
    assign proc_194_input_sync_blk[11] = 1'b0;
    assign proc_194_output_sync_blk[11] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[11] = dl_detect_out ? proc_dep_vld_vec_194_reg[11] : (proc_194_data_FIFO_blk[11] | proc_194_data_PIPO_blk[11] | proc_194_start_FIFO_blk[11] | proc_194_TLF_FIFO_blk[11] | proc_194_input_sync_blk[11] | proc_194_output_sync_blk[11]);
    assign proc_194_data_FIFO_blk[12] = 1'b0;
    assign proc_194_data_PIPO_blk[12] = 1'b0;
    assign proc_194_start_FIFO_blk[12] = 1'b0;
    assign proc_194_TLF_FIFO_blk[12] = 1'b0;
    assign proc_194_input_sync_blk[12] = 1'b0;
    assign proc_194_output_sync_blk[12] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[12] = dl_detect_out ? proc_dep_vld_vec_194_reg[12] : (proc_194_data_FIFO_blk[12] | proc_194_data_PIPO_blk[12] | proc_194_start_FIFO_blk[12] | proc_194_TLF_FIFO_blk[12] | proc_194_input_sync_blk[12] | proc_194_output_sync_blk[12]);
    assign proc_194_data_FIFO_blk[13] = 1'b0;
    assign proc_194_data_PIPO_blk[13] = 1'b0;
    assign proc_194_start_FIFO_blk[13] = 1'b0;
    assign proc_194_TLF_FIFO_blk[13] = 1'b0;
    assign proc_194_input_sync_blk[13] = 1'b0;
    assign proc_194_output_sync_blk[13] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[13] = dl_detect_out ? proc_dep_vld_vec_194_reg[13] : (proc_194_data_FIFO_blk[13] | proc_194_data_PIPO_blk[13] | proc_194_start_FIFO_blk[13] | proc_194_TLF_FIFO_blk[13] | proc_194_input_sync_blk[13] | proc_194_output_sync_blk[13]);
    assign proc_194_data_FIFO_blk[14] = 1'b0;
    assign proc_194_data_PIPO_blk[14] = 1'b0;
    assign proc_194_start_FIFO_blk[14] = 1'b0;
    assign proc_194_TLF_FIFO_blk[14] = 1'b0;
    assign proc_194_input_sync_blk[14] = 1'b0;
    assign proc_194_output_sync_blk[14] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[14] = dl_detect_out ? proc_dep_vld_vec_194_reg[14] : (proc_194_data_FIFO_blk[14] | proc_194_data_PIPO_blk[14] | proc_194_start_FIFO_blk[14] | proc_194_TLF_FIFO_blk[14] | proc_194_input_sync_blk[14] | proc_194_output_sync_blk[14]);
    assign proc_194_data_FIFO_blk[15] = 1'b0;
    assign proc_194_data_PIPO_blk[15] = 1'b0;
    assign proc_194_start_FIFO_blk[15] = 1'b0;
    assign proc_194_TLF_FIFO_blk[15] = 1'b0;
    assign proc_194_input_sync_blk[15] = 1'b0;
    assign proc_194_output_sync_blk[15] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[15] = dl_detect_out ? proc_dep_vld_vec_194_reg[15] : (proc_194_data_FIFO_blk[15] | proc_194_data_PIPO_blk[15] | proc_194_start_FIFO_blk[15] | proc_194_TLF_FIFO_blk[15] | proc_194_input_sync_blk[15] | proc_194_output_sync_blk[15]);
    assign proc_194_data_FIFO_blk[16] = 1'b0;
    assign proc_194_data_PIPO_blk[16] = 1'b0;
    assign proc_194_start_FIFO_blk[16] = 1'b0;
    assign proc_194_TLF_FIFO_blk[16] = 1'b0;
    assign proc_194_input_sync_blk[16] = 1'b0;
    assign proc_194_output_sync_blk[16] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[16] = dl_detect_out ? proc_dep_vld_vec_194_reg[16] : (proc_194_data_FIFO_blk[16] | proc_194_data_PIPO_blk[16] | proc_194_start_FIFO_blk[16] | proc_194_TLF_FIFO_blk[16] | proc_194_input_sync_blk[16] | proc_194_output_sync_blk[16]);
    assign proc_194_data_FIFO_blk[17] = 1'b0;
    assign proc_194_data_PIPO_blk[17] = 1'b0;
    assign proc_194_start_FIFO_blk[17] = 1'b0;
    assign proc_194_TLF_FIFO_blk[17] = 1'b0;
    assign proc_194_input_sync_blk[17] = 1'b0;
    assign proc_194_output_sync_blk[17] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[17] = dl_detect_out ? proc_dep_vld_vec_194_reg[17] : (proc_194_data_FIFO_blk[17] | proc_194_data_PIPO_blk[17] | proc_194_start_FIFO_blk[17] | proc_194_TLF_FIFO_blk[17] | proc_194_input_sync_blk[17] | proc_194_output_sync_blk[17]);
    assign proc_194_data_FIFO_blk[18] = 1'b0;
    assign proc_194_data_PIPO_blk[18] = 1'b0;
    assign proc_194_start_FIFO_blk[18] = 1'b0;
    assign proc_194_TLF_FIFO_blk[18] = 1'b0;
    assign proc_194_input_sync_blk[18] = 1'b0;
    assign proc_194_output_sync_blk[18] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[18] = dl_detect_out ? proc_dep_vld_vec_194_reg[18] : (proc_194_data_FIFO_blk[18] | proc_194_data_PIPO_blk[18] | proc_194_start_FIFO_blk[18] | proc_194_TLF_FIFO_blk[18] | proc_194_input_sync_blk[18] | proc_194_output_sync_blk[18]);
    assign proc_194_data_FIFO_blk[19] = 1'b0;
    assign proc_194_data_PIPO_blk[19] = 1'b0;
    assign proc_194_start_FIFO_blk[19] = 1'b0;
    assign proc_194_TLF_FIFO_blk[19] = 1'b0;
    assign proc_194_input_sync_blk[19] = 1'b0;
    assign proc_194_output_sync_blk[19] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[19] = dl_detect_out ? proc_dep_vld_vec_194_reg[19] : (proc_194_data_FIFO_blk[19] | proc_194_data_PIPO_blk[19] | proc_194_start_FIFO_blk[19] | proc_194_TLF_FIFO_blk[19] | proc_194_input_sync_blk[19] | proc_194_output_sync_blk[19]);
    assign proc_194_data_FIFO_blk[20] = 1'b0;
    assign proc_194_data_PIPO_blk[20] = 1'b0;
    assign proc_194_start_FIFO_blk[20] = 1'b0;
    assign proc_194_TLF_FIFO_blk[20] = 1'b0;
    assign proc_194_input_sync_blk[20] = 1'b0;
    assign proc_194_output_sync_blk[20] = 1'b0 | (ap_done_reg_33 & grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_194[20] = dl_detect_out ? proc_dep_vld_vec_194_reg[20] : (proc_194_data_FIFO_blk[20] | proc_194_data_PIPO_blk[20] | proc_194_start_FIFO_blk[20] | proc_194_TLF_FIFO_blk[20] | proc_194_input_sync_blk[20] | proc_194_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_194_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_194_reg <= proc_dep_vld_vec_194;
        end
    end
    assign in_chan_dep_vld_vec_194[0] = dep_chan_vld_174_194;
    assign in_chan_dep_data_vec_194[243 : 0] = dep_chan_data_174_194;
    assign token_in_vec_194[0] = token_174_194;
    assign in_chan_dep_vld_vec_194[1] = dep_chan_vld_182_194;
    assign in_chan_dep_data_vec_194[487 : 244] = dep_chan_data_182_194;
    assign token_in_vec_194[1] = token_182_194;
    assign in_chan_dep_vld_vec_194[2] = dep_chan_vld_183_194;
    assign in_chan_dep_data_vec_194[731 : 488] = dep_chan_data_183_194;
    assign token_in_vec_194[2] = token_183_194;
    assign in_chan_dep_vld_vec_194[3] = dep_chan_vld_184_194;
    assign in_chan_dep_data_vec_194[975 : 732] = dep_chan_data_184_194;
    assign token_in_vec_194[3] = token_184_194;
    assign in_chan_dep_vld_vec_194[4] = dep_chan_vld_185_194;
    assign in_chan_dep_data_vec_194[1219 : 976] = dep_chan_data_185_194;
    assign token_in_vec_194[4] = token_185_194;
    assign in_chan_dep_vld_vec_194[5] = dep_chan_vld_186_194;
    assign in_chan_dep_data_vec_194[1463 : 1220] = dep_chan_data_186_194;
    assign token_in_vec_194[5] = token_186_194;
    assign in_chan_dep_vld_vec_194[6] = dep_chan_vld_187_194;
    assign in_chan_dep_data_vec_194[1707 : 1464] = dep_chan_data_187_194;
    assign token_in_vec_194[6] = token_187_194;
    assign in_chan_dep_vld_vec_194[7] = dep_chan_vld_188_194;
    assign in_chan_dep_data_vec_194[1951 : 1708] = dep_chan_data_188_194;
    assign token_in_vec_194[7] = token_188_194;
    assign in_chan_dep_vld_vec_194[8] = dep_chan_vld_189_194;
    assign in_chan_dep_data_vec_194[2195 : 1952] = dep_chan_data_189_194;
    assign token_in_vec_194[8] = token_189_194;
    assign in_chan_dep_vld_vec_194[9] = dep_chan_vld_190_194;
    assign in_chan_dep_data_vec_194[2439 : 2196] = dep_chan_data_190_194;
    assign token_in_vec_194[9] = token_190_194;
    assign in_chan_dep_vld_vec_194[10] = dep_chan_vld_191_194;
    assign in_chan_dep_data_vec_194[2683 : 2440] = dep_chan_data_191_194;
    assign token_in_vec_194[10] = token_191_194;
    assign in_chan_dep_vld_vec_194[11] = dep_chan_vld_192_194;
    assign in_chan_dep_data_vec_194[2927 : 2684] = dep_chan_data_192_194;
    assign token_in_vec_194[11] = token_192_194;
    assign in_chan_dep_vld_vec_194[12] = dep_chan_vld_193_194;
    assign in_chan_dep_data_vec_194[3171 : 2928] = dep_chan_data_193_194;
    assign token_in_vec_194[12] = token_193_194;
    assign in_chan_dep_vld_vec_194[13] = dep_chan_vld_195_194;
    assign in_chan_dep_data_vec_194[3415 : 3172] = dep_chan_data_195_194;
    assign token_in_vec_194[13] = token_195_194;
    assign in_chan_dep_vld_vec_194[14] = dep_chan_vld_196_194;
    assign in_chan_dep_data_vec_194[3659 : 3416] = dep_chan_data_196_194;
    assign token_in_vec_194[14] = token_196_194;
    assign in_chan_dep_vld_vec_194[15] = dep_chan_vld_197_194;
    assign in_chan_dep_data_vec_194[3903 : 3660] = dep_chan_data_197_194;
    assign token_in_vec_194[15] = token_197_194;
    assign in_chan_dep_vld_vec_194[16] = dep_chan_vld_198_194;
    assign in_chan_dep_data_vec_194[4147 : 3904] = dep_chan_data_198_194;
    assign token_in_vec_194[16] = token_198_194;
    assign in_chan_dep_vld_vec_194[17] = dep_chan_vld_199_194;
    assign in_chan_dep_data_vec_194[4391 : 4148] = dep_chan_data_199_194;
    assign token_in_vec_194[17] = token_199_194;
    assign in_chan_dep_vld_vec_194[18] = dep_chan_vld_200_194;
    assign in_chan_dep_data_vec_194[4635 : 4392] = dep_chan_data_200_194;
    assign token_in_vec_194[18] = token_200_194;
    assign in_chan_dep_vld_vec_194[19] = dep_chan_vld_201_194;
    assign in_chan_dep_data_vec_194[4879 : 4636] = dep_chan_data_201_194;
    assign token_in_vec_194[19] = token_201_194;
    assign in_chan_dep_vld_vec_194[20] = dep_chan_vld_243_194;
    assign in_chan_dep_data_vec_194[5123 : 4880] = dep_chan_data_243_194;
    assign token_in_vec_194[20] = token_243_194;
    assign dep_chan_vld_194_174 = out_chan_dep_vld_vec_194[0];
    assign dep_chan_data_194_174 = out_chan_dep_data_194;
    assign token_194_174 = token_out_vec_194[0];
    assign dep_chan_vld_194_182 = out_chan_dep_vld_vec_194[1];
    assign dep_chan_data_194_182 = out_chan_dep_data_194;
    assign token_194_182 = token_out_vec_194[1];
    assign dep_chan_vld_194_183 = out_chan_dep_vld_vec_194[2];
    assign dep_chan_data_194_183 = out_chan_dep_data_194;
    assign token_194_183 = token_out_vec_194[2];
    assign dep_chan_vld_194_184 = out_chan_dep_vld_vec_194[3];
    assign dep_chan_data_194_184 = out_chan_dep_data_194;
    assign token_194_184 = token_out_vec_194[3];
    assign dep_chan_vld_194_185 = out_chan_dep_vld_vec_194[4];
    assign dep_chan_data_194_185 = out_chan_dep_data_194;
    assign token_194_185 = token_out_vec_194[4];
    assign dep_chan_vld_194_186 = out_chan_dep_vld_vec_194[5];
    assign dep_chan_data_194_186 = out_chan_dep_data_194;
    assign token_194_186 = token_out_vec_194[5];
    assign dep_chan_vld_194_187 = out_chan_dep_vld_vec_194[6];
    assign dep_chan_data_194_187 = out_chan_dep_data_194;
    assign token_194_187 = token_out_vec_194[6];
    assign dep_chan_vld_194_188 = out_chan_dep_vld_vec_194[7];
    assign dep_chan_data_194_188 = out_chan_dep_data_194;
    assign token_194_188 = token_out_vec_194[7];
    assign dep_chan_vld_194_189 = out_chan_dep_vld_vec_194[8];
    assign dep_chan_data_194_189 = out_chan_dep_data_194;
    assign token_194_189 = token_out_vec_194[8];
    assign dep_chan_vld_194_190 = out_chan_dep_vld_vec_194[9];
    assign dep_chan_data_194_190 = out_chan_dep_data_194;
    assign token_194_190 = token_out_vec_194[9];
    assign dep_chan_vld_194_191 = out_chan_dep_vld_vec_194[10];
    assign dep_chan_data_194_191 = out_chan_dep_data_194;
    assign token_194_191 = token_out_vec_194[10];
    assign dep_chan_vld_194_192 = out_chan_dep_vld_vec_194[11];
    assign dep_chan_data_194_192 = out_chan_dep_data_194;
    assign token_194_192 = token_out_vec_194[11];
    assign dep_chan_vld_194_193 = out_chan_dep_vld_vec_194[12];
    assign dep_chan_data_194_193 = out_chan_dep_data_194;
    assign token_194_193 = token_out_vec_194[12];
    assign dep_chan_vld_194_195 = out_chan_dep_vld_vec_194[13];
    assign dep_chan_data_194_195 = out_chan_dep_data_194;
    assign token_194_195 = token_out_vec_194[13];
    assign dep_chan_vld_194_196 = out_chan_dep_vld_vec_194[14];
    assign dep_chan_data_194_196 = out_chan_dep_data_194;
    assign token_194_196 = token_out_vec_194[14];
    assign dep_chan_vld_194_197 = out_chan_dep_vld_vec_194[15];
    assign dep_chan_data_194_197 = out_chan_dep_data_194;
    assign token_194_197 = token_out_vec_194[15];
    assign dep_chan_vld_194_198 = out_chan_dep_vld_vec_194[16];
    assign dep_chan_data_194_198 = out_chan_dep_data_194;
    assign token_194_198 = token_out_vec_194[16];
    assign dep_chan_vld_194_199 = out_chan_dep_vld_vec_194[17];
    assign dep_chan_data_194_199 = out_chan_dep_data_194;
    assign token_194_199 = token_out_vec_194[17];
    assign dep_chan_vld_194_200 = out_chan_dep_vld_vec_194[18];
    assign dep_chan_data_194_200 = out_chan_dep_data_194;
    assign token_194_200 = token_out_vec_194[18];
    assign dep_chan_vld_194_201 = out_chan_dep_vld_vec_194[19];
    assign dep_chan_data_194_201 = out_chan_dep_data_194;
    assign token_194_201 = token_out_vec_194[19];
    assign dep_chan_vld_194_243 = out_chan_dep_vld_vec_194[20];
    assign dep_chan_data_194_243 = out_chan_dep_data_194;
    assign token_194_243 = token_out_vec_194[20];

    // Process: grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 195, 21, 21) top_hls_deadlock_detect_unit_195 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_195),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_195),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_195),
        .token_in_vec(token_in_vec_195),
        .dl_detect_in(dl_detect_out),
        .origin(origin[195]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_195),
        .out_chan_dep_data(out_chan_dep_data_195),
        .token_out_vec(token_out_vec_195),
        .dl_detect_out(dl_in_vec[195]));

    assign proc_195_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.fifo_C_PE_4_1_x1110_blk_n);
    assign proc_195_data_PIPO_blk[0] = 1'b0;
    assign proc_195_start_FIFO_blk[0] = 1'b0;
    assign proc_195_TLF_FIFO_blk[0] = 1'b0;
    assign proc_195_input_sync_blk[0] = 1'b0;
    assign proc_195_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_195[0] = dl_detect_out ? proc_dep_vld_vec_195_reg[0] : (proc_195_data_FIFO_blk[0] | proc_195_data_PIPO_blk[0] | proc_195_start_FIFO_blk[0] | proc_195_TLF_FIFO_blk[0] | proc_195_input_sync_blk[0] | proc_195_output_sync_blk[0]);
    assign proc_195_data_FIFO_blk[1] = 1'b0;
    assign proc_195_data_PIPO_blk[1] = 1'b0;
    assign proc_195_start_FIFO_blk[1] = 1'b0;
    assign proc_195_TLF_FIFO_blk[1] = 1'b0;
    assign proc_195_input_sync_blk[1] = 1'b0;
    assign proc_195_output_sync_blk[1] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[1] = dl_detect_out ? proc_dep_vld_vec_195_reg[1] : (proc_195_data_FIFO_blk[1] | proc_195_data_PIPO_blk[1] | proc_195_start_FIFO_blk[1] | proc_195_TLF_FIFO_blk[1] | proc_195_input_sync_blk[1] | proc_195_output_sync_blk[1]);
    assign proc_195_data_FIFO_blk[2] = 1'b0;
    assign proc_195_data_PIPO_blk[2] = 1'b0;
    assign proc_195_start_FIFO_blk[2] = 1'b0;
    assign proc_195_TLF_FIFO_blk[2] = 1'b0;
    assign proc_195_input_sync_blk[2] = 1'b0;
    assign proc_195_output_sync_blk[2] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[2] = dl_detect_out ? proc_dep_vld_vec_195_reg[2] : (proc_195_data_FIFO_blk[2] | proc_195_data_PIPO_blk[2] | proc_195_start_FIFO_blk[2] | proc_195_TLF_FIFO_blk[2] | proc_195_input_sync_blk[2] | proc_195_output_sync_blk[2]);
    assign proc_195_data_FIFO_blk[3] = 1'b0;
    assign proc_195_data_PIPO_blk[3] = 1'b0;
    assign proc_195_start_FIFO_blk[3] = 1'b0;
    assign proc_195_TLF_FIFO_blk[3] = 1'b0;
    assign proc_195_input_sync_blk[3] = 1'b0;
    assign proc_195_output_sync_blk[3] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[3] = dl_detect_out ? proc_dep_vld_vec_195_reg[3] : (proc_195_data_FIFO_blk[3] | proc_195_data_PIPO_blk[3] | proc_195_start_FIFO_blk[3] | proc_195_TLF_FIFO_blk[3] | proc_195_input_sync_blk[3] | proc_195_output_sync_blk[3]);
    assign proc_195_data_FIFO_blk[4] = 1'b0;
    assign proc_195_data_PIPO_blk[4] = 1'b0;
    assign proc_195_start_FIFO_blk[4] = 1'b0;
    assign proc_195_TLF_FIFO_blk[4] = 1'b0;
    assign proc_195_input_sync_blk[4] = 1'b0;
    assign proc_195_output_sync_blk[4] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[4] = dl_detect_out ? proc_dep_vld_vec_195_reg[4] : (proc_195_data_FIFO_blk[4] | proc_195_data_PIPO_blk[4] | proc_195_start_FIFO_blk[4] | proc_195_TLF_FIFO_blk[4] | proc_195_input_sync_blk[4] | proc_195_output_sync_blk[4]);
    assign proc_195_data_FIFO_blk[5] = 1'b0;
    assign proc_195_data_PIPO_blk[5] = 1'b0;
    assign proc_195_start_FIFO_blk[5] = 1'b0;
    assign proc_195_TLF_FIFO_blk[5] = 1'b0;
    assign proc_195_input_sync_blk[5] = 1'b0;
    assign proc_195_output_sync_blk[5] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[5] = dl_detect_out ? proc_dep_vld_vec_195_reg[5] : (proc_195_data_FIFO_blk[5] | proc_195_data_PIPO_blk[5] | proc_195_start_FIFO_blk[5] | proc_195_TLF_FIFO_blk[5] | proc_195_input_sync_blk[5] | proc_195_output_sync_blk[5]);
    assign proc_195_data_FIFO_blk[6] = 1'b0;
    assign proc_195_data_PIPO_blk[6] = 1'b0;
    assign proc_195_start_FIFO_blk[6] = 1'b0;
    assign proc_195_TLF_FIFO_blk[6] = 1'b0;
    assign proc_195_input_sync_blk[6] = 1'b0;
    assign proc_195_output_sync_blk[6] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[6] = dl_detect_out ? proc_dep_vld_vec_195_reg[6] : (proc_195_data_FIFO_blk[6] | proc_195_data_PIPO_blk[6] | proc_195_start_FIFO_blk[6] | proc_195_TLF_FIFO_blk[6] | proc_195_input_sync_blk[6] | proc_195_output_sync_blk[6]);
    assign proc_195_data_FIFO_blk[7] = 1'b0;
    assign proc_195_data_PIPO_blk[7] = 1'b0;
    assign proc_195_start_FIFO_blk[7] = 1'b0;
    assign proc_195_TLF_FIFO_blk[7] = 1'b0;
    assign proc_195_input_sync_blk[7] = 1'b0;
    assign proc_195_output_sync_blk[7] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[7] = dl_detect_out ? proc_dep_vld_vec_195_reg[7] : (proc_195_data_FIFO_blk[7] | proc_195_data_PIPO_blk[7] | proc_195_start_FIFO_blk[7] | proc_195_TLF_FIFO_blk[7] | proc_195_input_sync_blk[7] | proc_195_output_sync_blk[7]);
    assign proc_195_data_FIFO_blk[8] = 1'b0;
    assign proc_195_data_PIPO_blk[8] = 1'b0;
    assign proc_195_start_FIFO_blk[8] = 1'b0;
    assign proc_195_TLF_FIFO_blk[8] = 1'b0;
    assign proc_195_input_sync_blk[8] = 1'b0;
    assign proc_195_output_sync_blk[8] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[8] = dl_detect_out ? proc_dep_vld_vec_195_reg[8] : (proc_195_data_FIFO_blk[8] | proc_195_data_PIPO_blk[8] | proc_195_start_FIFO_blk[8] | proc_195_TLF_FIFO_blk[8] | proc_195_input_sync_blk[8] | proc_195_output_sync_blk[8]);
    assign proc_195_data_FIFO_blk[9] = 1'b0;
    assign proc_195_data_PIPO_blk[9] = 1'b0;
    assign proc_195_start_FIFO_blk[9] = 1'b0;
    assign proc_195_TLF_FIFO_blk[9] = 1'b0;
    assign proc_195_input_sync_blk[9] = 1'b0;
    assign proc_195_output_sync_blk[9] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[9] = dl_detect_out ? proc_dep_vld_vec_195_reg[9] : (proc_195_data_FIFO_blk[9] | proc_195_data_PIPO_blk[9] | proc_195_start_FIFO_blk[9] | proc_195_TLF_FIFO_blk[9] | proc_195_input_sync_blk[9] | proc_195_output_sync_blk[9]);
    assign proc_195_data_FIFO_blk[10] = 1'b0;
    assign proc_195_data_PIPO_blk[10] = 1'b0;
    assign proc_195_start_FIFO_blk[10] = 1'b0;
    assign proc_195_TLF_FIFO_blk[10] = 1'b0;
    assign proc_195_input_sync_blk[10] = 1'b0;
    assign proc_195_output_sync_blk[10] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[10] = dl_detect_out ? proc_dep_vld_vec_195_reg[10] : (proc_195_data_FIFO_blk[10] | proc_195_data_PIPO_blk[10] | proc_195_start_FIFO_blk[10] | proc_195_TLF_FIFO_blk[10] | proc_195_input_sync_blk[10] | proc_195_output_sync_blk[10]);
    assign proc_195_data_FIFO_blk[11] = 1'b0;
    assign proc_195_data_PIPO_blk[11] = 1'b0;
    assign proc_195_start_FIFO_blk[11] = 1'b0;
    assign proc_195_TLF_FIFO_blk[11] = 1'b0;
    assign proc_195_input_sync_blk[11] = 1'b0;
    assign proc_195_output_sync_blk[11] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[11] = dl_detect_out ? proc_dep_vld_vec_195_reg[11] : (proc_195_data_FIFO_blk[11] | proc_195_data_PIPO_blk[11] | proc_195_start_FIFO_blk[11] | proc_195_TLF_FIFO_blk[11] | proc_195_input_sync_blk[11] | proc_195_output_sync_blk[11]);
    assign proc_195_data_FIFO_blk[12] = 1'b0;
    assign proc_195_data_PIPO_blk[12] = 1'b0;
    assign proc_195_start_FIFO_blk[12] = 1'b0;
    assign proc_195_TLF_FIFO_blk[12] = 1'b0;
    assign proc_195_input_sync_blk[12] = 1'b0;
    assign proc_195_output_sync_blk[12] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[12] = dl_detect_out ? proc_dep_vld_vec_195_reg[12] : (proc_195_data_FIFO_blk[12] | proc_195_data_PIPO_blk[12] | proc_195_start_FIFO_blk[12] | proc_195_TLF_FIFO_blk[12] | proc_195_input_sync_blk[12] | proc_195_output_sync_blk[12]);
    assign proc_195_data_FIFO_blk[13] = 1'b0;
    assign proc_195_data_PIPO_blk[13] = 1'b0;
    assign proc_195_start_FIFO_blk[13] = 1'b0;
    assign proc_195_TLF_FIFO_blk[13] = 1'b0;
    assign proc_195_input_sync_blk[13] = 1'b0;
    assign proc_195_output_sync_blk[13] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[13] = dl_detect_out ? proc_dep_vld_vec_195_reg[13] : (proc_195_data_FIFO_blk[13] | proc_195_data_PIPO_blk[13] | proc_195_start_FIFO_blk[13] | proc_195_TLF_FIFO_blk[13] | proc_195_input_sync_blk[13] | proc_195_output_sync_blk[13]);
    assign proc_195_data_FIFO_blk[14] = 1'b0;
    assign proc_195_data_PIPO_blk[14] = 1'b0;
    assign proc_195_start_FIFO_blk[14] = 1'b0;
    assign proc_195_TLF_FIFO_blk[14] = 1'b0;
    assign proc_195_input_sync_blk[14] = 1'b0;
    assign proc_195_output_sync_blk[14] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[14] = dl_detect_out ? proc_dep_vld_vec_195_reg[14] : (proc_195_data_FIFO_blk[14] | proc_195_data_PIPO_blk[14] | proc_195_start_FIFO_blk[14] | proc_195_TLF_FIFO_blk[14] | proc_195_input_sync_blk[14] | proc_195_output_sync_blk[14]);
    assign proc_195_data_FIFO_blk[15] = 1'b0;
    assign proc_195_data_PIPO_blk[15] = 1'b0;
    assign proc_195_start_FIFO_blk[15] = 1'b0;
    assign proc_195_TLF_FIFO_blk[15] = 1'b0;
    assign proc_195_input_sync_blk[15] = 1'b0;
    assign proc_195_output_sync_blk[15] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[15] = dl_detect_out ? proc_dep_vld_vec_195_reg[15] : (proc_195_data_FIFO_blk[15] | proc_195_data_PIPO_blk[15] | proc_195_start_FIFO_blk[15] | proc_195_TLF_FIFO_blk[15] | proc_195_input_sync_blk[15] | proc_195_output_sync_blk[15]);
    assign proc_195_data_FIFO_blk[16] = 1'b0;
    assign proc_195_data_PIPO_blk[16] = 1'b0;
    assign proc_195_start_FIFO_blk[16] = 1'b0;
    assign proc_195_TLF_FIFO_blk[16] = 1'b0;
    assign proc_195_input_sync_blk[16] = 1'b0;
    assign proc_195_output_sync_blk[16] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[16] = dl_detect_out ? proc_dep_vld_vec_195_reg[16] : (proc_195_data_FIFO_blk[16] | proc_195_data_PIPO_blk[16] | proc_195_start_FIFO_blk[16] | proc_195_TLF_FIFO_blk[16] | proc_195_input_sync_blk[16] | proc_195_output_sync_blk[16]);
    assign proc_195_data_FIFO_blk[17] = 1'b0;
    assign proc_195_data_PIPO_blk[17] = 1'b0;
    assign proc_195_start_FIFO_blk[17] = 1'b0;
    assign proc_195_TLF_FIFO_blk[17] = 1'b0;
    assign proc_195_input_sync_blk[17] = 1'b0;
    assign proc_195_output_sync_blk[17] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[17] = dl_detect_out ? proc_dep_vld_vec_195_reg[17] : (proc_195_data_FIFO_blk[17] | proc_195_data_PIPO_blk[17] | proc_195_start_FIFO_blk[17] | proc_195_TLF_FIFO_blk[17] | proc_195_input_sync_blk[17] | proc_195_output_sync_blk[17]);
    assign proc_195_data_FIFO_blk[18] = 1'b0;
    assign proc_195_data_PIPO_blk[18] = 1'b0;
    assign proc_195_start_FIFO_blk[18] = 1'b0;
    assign proc_195_TLF_FIFO_blk[18] = 1'b0;
    assign proc_195_input_sync_blk[18] = 1'b0;
    assign proc_195_output_sync_blk[18] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[18] = dl_detect_out ? proc_dep_vld_vec_195_reg[18] : (proc_195_data_FIFO_blk[18] | proc_195_data_PIPO_blk[18] | proc_195_start_FIFO_blk[18] | proc_195_TLF_FIFO_blk[18] | proc_195_input_sync_blk[18] | proc_195_output_sync_blk[18]);
    assign proc_195_data_FIFO_blk[19] = 1'b0;
    assign proc_195_data_PIPO_blk[19] = 1'b0;
    assign proc_195_start_FIFO_blk[19] = 1'b0;
    assign proc_195_TLF_FIFO_blk[19] = 1'b0;
    assign proc_195_input_sync_blk[19] = 1'b0;
    assign proc_195_output_sync_blk[19] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[19] = dl_detect_out ? proc_dep_vld_vec_195_reg[19] : (proc_195_data_FIFO_blk[19] | proc_195_data_PIPO_blk[19] | proc_195_start_FIFO_blk[19] | proc_195_TLF_FIFO_blk[19] | proc_195_input_sync_blk[19] | proc_195_output_sync_blk[19]);
    assign proc_195_data_FIFO_blk[20] = 1'b0;
    assign proc_195_data_PIPO_blk[20] = 1'b0;
    assign proc_195_start_FIFO_blk[20] = 1'b0;
    assign proc_195_TLF_FIFO_blk[20] = 1'b0;
    assign proc_195_input_sync_blk[20] = 1'b0;
    assign proc_195_output_sync_blk[20] = 1'b0 | (ap_done_reg_34 & grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_195[20] = dl_detect_out ? proc_dep_vld_vec_195_reg[20] : (proc_195_data_FIFO_blk[20] | proc_195_data_PIPO_blk[20] | proc_195_start_FIFO_blk[20] | proc_195_TLF_FIFO_blk[20] | proc_195_input_sync_blk[20] | proc_195_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_195_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_195_reg <= proc_dep_vld_vec_195;
        end
    end
    assign in_chan_dep_vld_vec_195[0] = dep_chan_vld_175_195;
    assign in_chan_dep_data_vec_195[243 : 0] = dep_chan_data_175_195;
    assign token_in_vec_195[0] = token_175_195;
    assign in_chan_dep_vld_vec_195[1] = dep_chan_vld_182_195;
    assign in_chan_dep_data_vec_195[487 : 244] = dep_chan_data_182_195;
    assign token_in_vec_195[1] = token_182_195;
    assign in_chan_dep_vld_vec_195[2] = dep_chan_vld_183_195;
    assign in_chan_dep_data_vec_195[731 : 488] = dep_chan_data_183_195;
    assign token_in_vec_195[2] = token_183_195;
    assign in_chan_dep_vld_vec_195[3] = dep_chan_vld_184_195;
    assign in_chan_dep_data_vec_195[975 : 732] = dep_chan_data_184_195;
    assign token_in_vec_195[3] = token_184_195;
    assign in_chan_dep_vld_vec_195[4] = dep_chan_vld_185_195;
    assign in_chan_dep_data_vec_195[1219 : 976] = dep_chan_data_185_195;
    assign token_in_vec_195[4] = token_185_195;
    assign in_chan_dep_vld_vec_195[5] = dep_chan_vld_186_195;
    assign in_chan_dep_data_vec_195[1463 : 1220] = dep_chan_data_186_195;
    assign token_in_vec_195[5] = token_186_195;
    assign in_chan_dep_vld_vec_195[6] = dep_chan_vld_187_195;
    assign in_chan_dep_data_vec_195[1707 : 1464] = dep_chan_data_187_195;
    assign token_in_vec_195[6] = token_187_195;
    assign in_chan_dep_vld_vec_195[7] = dep_chan_vld_188_195;
    assign in_chan_dep_data_vec_195[1951 : 1708] = dep_chan_data_188_195;
    assign token_in_vec_195[7] = token_188_195;
    assign in_chan_dep_vld_vec_195[8] = dep_chan_vld_189_195;
    assign in_chan_dep_data_vec_195[2195 : 1952] = dep_chan_data_189_195;
    assign token_in_vec_195[8] = token_189_195;
    assign in_chan_dep_vld_vec_195[9] = dep_chan_vld_190_195;
    assign in_chan_dep_data_vec_195[2439 : 2196] = dep_chan_data_190_195;
    assign token_in_vec_195[9] = token_190_195;
    assign in_chan_dep_vld_vec_195[10] = dep_chan_vld_191_195;
    assign in_chan_dep_data_vec_195[2683 : 2440] = dep_chan_data_191_195;
    assign token_in_vec_195[10] = token_191_195;
    assign in_chan_dep_vld_vec_195[11] = dep_chan_vld_192_195;
    assign in_chan_dep_data_vec_195[2927 : 2684] = dep_chan_data_192_195;
    assign token_in_vec_195[11] = token_192_195;
    assign in_chan_dep_vld_vec_195[12] = dep_chan_vld_193_195;
    assign in_chan_dep_data_vec_195[3171 : 2928] = dep_chan_data_193_195;
    assign token_in_vec_195[12] = token_193_195;
    assign in_chan_dep_vld_vec_195[13] = dep_chan_vld_194_195;
    assign in_chan_dep_data_vec_195[3415 : 3172] = dep_chan_data_194_195;
    assign token_in_vec_195[13] = token_194_195;
    assign in_chan_dep_vld_vec_195[14] = dep_chan_vld_196_195;
    assign in_chan_dep_data_vec_195[3659 : 3416] = dep_chan_data_196_195;
    assign token_in_vec_195[14] = token_196_195;
    assign in_chan_dep_vld_vec_195[15] = dep_chan_vld_197_195;
    assign in_chan_dep_data_vec_195[3903 : 3660] = dep_chan_data_197_195;
    assign token_in_vec_195[15] = token_197_195;
    assign in_chan_dep_vld_vec_195[16] = dep_chan_vld_198_195;
    assign in_chan_dep_data_vec_195[4147 : 3904] = dep_chan_data_198_195;
    assign token_in_vec_195[16] = token_198_195;
    assign in_chan_dep_vld_vec_195[17] = dep_chan_vld_199_195;
    assign in_chan_dep_data_vec_195[4391 : 4148] = dep_chan_data_199_195;
    assign token_in_vec_195[17] = token_199_195;
    assign in_chan_dep_vld_vec_195[18] = dep_chan_vld_200_195;
    assign in_chan_dep_data_vec_195[4635 : 4392] = dep_chan_data_200_195;
    assign token_in_vec_195[18] = token_200_195;
    assign in_chan_dep_vld_vec_195[19] = dep_chan_vld_201_195;
    assign in_chan_dep_data_vec_195[4879 : 4636] = dep_chan_data_201_195;
    assign token_in_vec_195[19] = token_201_195;
    assign in_chan_dep_vld_vec_195[20] = dep_chan_vld_243_195;
    assign in_chan_dep_data_vec_195[5123 : 4880] = dep_chan_data_243_195;
    assign token_in_vec_195[20] = token_243_195;
    assign dep_chan_vld_195_175 = out_chan_dep_vld_vec_195[0];
    assign dep_chan_data_195_175 = out_chan_dep_data_195;
    assign token_195_175 = token_out_vec_195[0];
    assign dep_chan_vld_195_182 = out_chan_dep_vld_vec_195[1];
    assign dep_chan_data_195_182 = out_chan_dep_data_195;
    assign token_195_182 = token_out_vec_195[1];
    assign dep_chan_vld_195_183 = out_chan_dep_vld_vec_195[2];
    assign dep_chan_data_195_183 = out_chan_dep_data_195;
    assign token_195_183 = token_out_vec_195[2];
    assign dep_chan_vld_195_184 = out_chan_dep_vld_vec_195[3];
    assign dep_chan_data_195_184 = out_chan_dep_data_195;
    assign token_195_184 = token_out_vec_195[3];
    assign dep_chan_vld_195_185 = out_chan_dep_vld_vec_195[4];
    assign dep_chan_data_195_185 = out_chan_dep_data_195;
    assign token_195_185 = token_out_vec_195[4];
    assign dep_chan_vld_195_186 = out_chan_dep_vld_vec_195[5];
    assign dep_chan_data_195_186 = out_chan_dep_data_195;
    assign token_195_186 = token_out_vec_195[5];
    assign dep_chan_vld_195_187 = out_chan_dep_vld_vec_195[6];
    assign dep_chan_data_195_187 = out_chan_dep_data_195;
    assign token_195_187 = token_out_vec_195[6];
    assign dep_chan_vld_195_188 = out_chan_dep_vld_vec_195[7];
    assign dep_chan_data_195_188 = out_chan_dep_data_195;
    assign token_195_188 = token_out_vec_195[7];
    assign dep_chan_vld_195_189 = out_chan_dep_vld_vec_195[8];
    assign dep_chan_data_195_189 = out_chan_dep_data_195;
    assign token_195_189 = token_out_vec_195[8];
    assign dep_chan_vld_195_190 = out_chan_dep_vld_vec_195[9];
    assign dep_chan_data_195_190 = out_chan_dep_data_195;
    assign token_195_190 = token_out_vec_195[9];
    assign dep_chan_vld_195_191 = out_chan_dep_vld_vec_195[10];
    assign dep_chan_data_195_191 = out_chan_dep_data_195;
    assign token_195_191 = token_out_vec_195[10];
    assign dep_chan_vld_195_192 = out_chan_dep_vld_vec_195[11];
    assign dep_chan_data_195_192 = out_chan_dep_data_195;
    assign token_195_192 = token_out_vec_195[11];
    assign dep_chan_vld_195_193 = out_chan_dep_vld_vec_195[12];
    assign dep_chan_data_195_193 = out_chan_dep_data_195;
    assign token_195_193 = token_out_vec_195[12];
    assign dep_chan_vld_195_194 = out_chan_dep_vld_vec_195[13];
    assign dep_chan_data_195_194 = out_chan_dep_data_195;
    assign token_195_194 = token_out_vec_195[13];
    assign dep_chan_vld_195_196 = out_chan_dep_vld_vec_195[14];
    assign dep_chan_data_195_196 = out_chan_dep_data_195;
    assign token_195_196 = token_out_vec_195[14];
    assign dep_chan_vld_195_197 = out_chan_dep_vld_vec_195[15];
    assign dep_chan_data_195_197 = out_chan_dep_data_195;
    assign token_195_197 = token_out_vec_195[15];
    assign dep_chan_vld_195_198 = out_chan_dep_vld_vec_195[16];
    assign dep_chan_data_195_198 = out_chan_dep_data_195;
    assign token_195_198 = token_out_vec_195[16];
    assign dep_chan_vld_195_199 = out_chan_dep_vld_vec_195[17];
    assign dep_chan_data_195_199 = out_chan_dep_data_195;
    assign token_195_199 = token_out_vec_195[17];
    assign dep_chan_vld_195_200 = out_chan_dep_vld_vec_195[18];
    assign dep_chan_data_195_200 = out_chan_dep_data_195;
    assign token_195_200 = token_out_vec_195[18];
    assign dep_chan_vld_195_201 = out_chan_dep_vld_vec_195[19];
    assign dep_chan_data_195_201 = out_chan_dep_data_195;
    assign token_195_201 = token_out_vec_195[19];
    assign dep_chan_vld_195_243 = out_chan_dep_vld_vec_195[20];
    assign dep_chan_data_195_243 = out_chan_dep_data_195;
    assign token_195_243 = token_out_vec_195[20];

    // Process: grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 196, 21, 21) top_hls_deadlock_detect_unit_196 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_196),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_196),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_196),
        .token_in_vec(token_in_vec_196),
        .dl_detect_in(dl_detect_out),
        .origin(origin[196]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_196),
        .out_chan_dep_data(out_chan_dep_data_196),
        .token_out_vec(token_out_vec_196),
        .dl_detect_out(dl_in_vec[196]));

    assign proc_196_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.fifo_C_PE_4_2_x1115_blk_n);
    assign proc_196_data_PIPO_blk[0] = 1'b0;
    assign proc_196_start_FIFO_blk[0] = 1'b0;
    assign proc_196_TLF_FIFO_blk[0] = 1'b0;
    assign proc_196_input_sync_blk[0] = 1'b0;
    assign proc_196_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_196[0] = dl_detect_out ? proc_dep_vld_vec_196_reg[0] : (proc_196_data_FIFO_blk[0] | proc_196_data_PIPO_blk[0] | proc_196_start_FIFO_blk[0] | proc_196_TLF_FIFO_blk[0] | proc_196_input_sync_blk[0] | proc_196_output_sync_blk[0]);
    assign proc_196_data_FIFO_blk[1] = 1'b0;
    assign proc_196_data_PIPO_blk[1] = 1'b0;
    assign proc_196_start_FIFO_blk[1] = 1'b0;
    assign proc_196_TLF_FIFO_blk[1] = 1'b0;
    assign proc_196_input_sync_blk[1] = 1'b0;
    assign proc_196_output_sync_blk[1] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[1] = dl_detect_out ? proc_dep_vld_vec_196_reg[1] : (proc_196_data_FIFO_blk[1] | proc_196_data_PIPO_blk[1] | proc_196_start_FIFO_blk[1] | proc_196_TLF_FIFO_blk[1] | proc_196_input_sync_blk[1] | proc_196_output_sync_blk[1]);
    assign proc_196_data_FIFO_blk[2] = 1'b0;
    assign proc_196_data_PIPO_blk[2] = 1'b0;
    assign proc_196_start_FIFO_blk[2] = 1'b0;
    assign proc_196_TLF_FIFO_blk[2] = 1'b0;
    assign proc_196_input_sync_blk[2] = 1'b0;
    assign proc_196_output_sync_blk[2] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[2] = dl_detect_out ? proc_dep_vld_vec_196_reg[2] : (proc_196_data_FIFO_blk[2] | proc_196_data_PIPO_blk[2] | proc_196_start_FIFO_blk[2] | proc_196_TLF_FIFO_blk[2] | proc_196_input_sync_blk[2] | proc_196_output_sync_blk[2]);
    assign proc_196_data_FIFO_blk[3] = 1'b0;
    assign proc_196_data_PIPO_blk[3] = 1'b0;
    assign proc_196_start_FIFO_blk[3] = 1'b0;
    assign proc_196_TLF_FIFO_blk[3] = 1'b0;
    assign proc_196_input_sync_blk[3] = 1'b0;
    assign proc_196_output_sync_blk[3] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[3] = dl_detect_out ? proc_dep_vld_vec_196_reg[3] : (proc_196_data_FIFO_blk[3] | proc_196_data_PIPO_blk[3] | proc_196_start_FIFO_blk[3] | proc_196_TLF_FIFO_blk[3] | proc_196_input_sync_blk[3] | proc_196_output_sync_blk[3]);
    assign proc_196_data_FIFO_blk[4] = 1'b0;
    assign proc_196_data_PIPO_blk[4] = 1'b0;
    assign proc_196_start_FIFO_blk[4] = 1'b0;
    assign proc_196_TLF_FIFO_blk[4] = 1'b0;
    assign proc_196_input_sync_blk[4] = 1'b0;
    assign proc_196_output_sync_blk[4] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[4] = dl_detect_out ? proc_dep_vld_vec_196_reg[4] : (proc_196_data_FIFO_blk[4] | proc_196_data_PIPO_blk[4] | proc_196_start_FIFO_blk[4] | proc_196_TLF_FIFO_blk[4] | proc_196_input_sync_blk[4] | proc_196_output_sync_blk[4]);
    assign proc_196_data_FIFO_blk[5] = 1'b0;
    assign proc_196_data_PIPO_blk[5] = 1'b0;
    assign proc_196_start_FIFO_blk[5] = 1'b0;
    assign proc_196_TLF_FIFO_blk[5] = 1'b0;
    assign proc_196_input_sync_blk[5] = 1'b0;
    assign proc_196_output_sync_blk[5] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[5] = dl_detect_out ? proc_dep_vld_vec_196_reg[5] : (proc_196_data_FIFO_blk[5] | proc_196_data_PIPO_blk[5] | proc_196_start_FIFO_blk[5] | proc_196_TLF_FIFO_blk[5] | proc_196_input_sync_blk[5] | proc_196_output_sync_blk[5]);
    assign proc_196_data_FIFO_blk[6] = 1'b0;
    assign proc_196_data_PIPO_blk[6] = 1'b0;
    assign proc_196_start_FIFO_blk[6] = 1'b0;
    assign proc_196_TLF_FIFO_blk[6] = 1'b0;
    assign proc_196_input_sync_blk[6] = 1'b0;
    assign proc_196_output_sync_blk[6] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[6] = dl_detect_out ? proc_dep_vld_vec_196_reg[6] : (proc_196_data_FIFO_blk[6] | proc_196_data_PIPO_blk[6] | proc_196_start_FIFO_blk[6] | proc_196_TLF_FIFO_blk[6] | proc_196_input_sync_blk[6] | proc_196_output_sync_blk[6]);
    assign proc_196_data_FIFO_blk[7] = 1'b0;
    assign proc_196_data_PIPO_blk[7] = 1'b0;
    assign proc_196_start_FIFO_blk[7] = 1'b0;
    assign proc_196_TLF_FIFO_blk[7] = 1'b0;
    assign proc_196_input_sync_blk[7] = 1'b0;
    assign proc_196_output_sync_blk[7] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[7] = dl_detect_out ? proc_dep_vld_vec_196_reg[7] : (proc_196_data_FIFO_blk[7] | proc_196_data_PIPO_blk[7] | proc_196_start_FIFO_blk[7] | proc_196_TLF_FIFO_blk[7] | proc_196_input_sync_blk[7] | proc_196_output_sync_blk[7]);
    assign proc_196_data_FIFO_blk[8] = 1'b0;
    assign proc_196_data_PIPO_blk[8] = 1'b0;
    assign proc_196_start_FIFO_blk[8] = 1'b0;
    assign proc_196_TLF_FIFO_blk[8] = 1'b0;
    assign proc_196_input_sync_blk[8] = 1'b0;
    assign proc_196_output_sync_blk[8] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[8] = dl_detect_out ? proc_dep_vld_vec_196_reg[8] : (proc_196_data_FIFO_blk[8] | proc_196_data_PIPO_blk[8] | proc_196_start_FIFO_blk[8] | proc_196_TLF_FIFO_blk[8] | proc_196_input_sync_blk[8] | proc_196_output_sync_blk[8]);
    assign proc_196_data_FIFO_blk[9] = 1'b0;
    assign proc_196_data_PIPO_blk[9] = 1'b0;
    assign proc_196_start_FIFO_blk[9] = 1'b0;
    assign proc_196_TLF_FIFO_blk[9] = 1'b0;
    assign proc_196_input_sync_blk[9] = 1'b0;
    assign proc_196_output_sync_blk[9] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[9] = dl_detect_out ? proc_dep_vld_vec_196_reg[9] : (proc_196_data_FIFO_blk[9] | proc_196_data_PIPO_blk[9] | proc_196_start_FIFO_blk[9] | proc_196_TLF_FIFO_blk[9] | proc_196_input_sync_blk[9] | proc_196_output_sync_blk[9]);
    assign proc_196_data_FIFO_blk[10] = 1'b0;
    assign proc_196_data_PIPO_blk[10] = 1'b0;
    assign proc_196_start_FIFO_blk[10] = 1'b0;
    assign proc_196_TLF_FIFO_blk[10] = 1'b0;
    assign proc_196_input_sync_blk[10] = 1'b0;
    assign proc_196_output_sync_blk[10] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[10] = dl_detect_out ? proc_dep_vld_vec_196_reg[10] : (proc_196_data_FIFO_blk[10] | proc_196_data_PIPO_blk[10] | proc_196_start_FIFO_blk[10] | proc_196_TLF_FIFO_blk[10] | proc_196_input_sync_blk[10] | proc_196_output_sync_blk[10]);
    assign proc_196_data_FIFO_blk[11] = 1'b0;
    assign proc_196_data_PIPO_blk[11] = 1'b0;
    assign proc_196_start_FIFO_blk[11] = 1'b0;
    assign proc_196_TLF_FIFO_blk[11] = 1'b0;
    assign proc_196_input_sync_blk[11] = 1'b0;
    assign proc_196_output_sync_blk[11] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[11] = dl_detect_out ? proc_dep_vld_vec_196_reg[11] : (proc_196_data_FIFO_blk[11] | proc_196_data_PIPO_blk[11] | proc_196_start_FIFO_blk[11] | proc_196_TLF_FIFO_blk[11] | proc_196_input_sync_blk[11] | proc_196_output_sync_blk[11]);
    assign proc_196_data_FIFO_blk[12] = 1'b0;
    assign proc_196_data_PIPO_blk[12] = 1'b0;
    assign proc_196_start_FIFO_blk[12] = 1'b0;
    assign proc_196_TLF_FIFO_blk[12] = 1'b0;
    assign proc_196_input_sync_blk[12] = 1'b0;
    assign proc_196_output_sync_blk[12] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[12] = dl_detect_out ? proc_dep_vld_vec_196_reg[12] : (proc_196_data_FIFO_blk[12] | proc_196_data_PIPO_blk[12] | proc_196_start_FIFO_blk[12] | proc_196_TLF_FIFO_blk[12] | proc_196_input_sync_blk[12] | proc_196_output_sync_blk[12]);
    assign proc_196_data_FIFO_blk[13] = 1'b0;
    assign proc_196_data_PIPO_blk[13] = 1'b0;
    assign proc_196_start_FIFO_blk[13] = 1'b0;
    assign proc_196_TLF_FIFO_blk[13] = 1'b0;
    assign proc_196_input_sync_blk[13] = 1'b0;
    assign proc_196_output_sync_blk[13] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[13] = dl_detect_out ? proc_dep_vld_vec_196_reg[13] : (proc_196_data_FIFO_blk[13] | proc_196_data_PIPO_blk[13] | proc_196_start_FIFO_blk[13] | proc_196_TLF_FIFO_blk[13] | proc_196_input_sync_blk[13] | proc_196_output_sync_blk[13]);
    assign proc_196_data_FIFO_blk[14] = 1'b0;
    assign proc_196_data_PIPO_blk[14] = 1'b0;
    assign proc_196_start_FIFO_blk[14] = 1'b0;
    assign proc_196_TLF_FIFO_blk[14] = 1'b0;
    assign proc_196_input_sync_blk[14] = 1'b0;
    assign proc_196_output_sync_blk[14] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[14] = dl_detect_out ? proc_dep_vld_vec_196_reg[14] : (proc_196_data_FIFO_blk[14] | proc_196_data_PIPO_blk[14] | proc_196_start_FIFO_blk[14] | proc_196_TLF_FIFO_blk[14] | proc_196_input_sync_blk[14] | proc_196_output_sync_blk[14]);
    assign proc_196_data_FIFO_blk[15] = 1'b0;
    assign proc_196_data_PIPO_blk[15] = 1'b0;
    assign proc_196_start_FIFO_blk[15] = 1'b0;
    assign proc_196_TLF_FIFO_blk[15] = 1'b0;
    assign proc_196_input_sync_blk[15] = 1'b0;
    assign proc_196_output_sync_blk[15] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[15] = dl_detect_out ? proc_dep_vld_vec_196_reg[15] : (proc_196_data_FIFO_blk[15] | proc_196_data_PIPO_blk[15] | proc_196_start_FIFO_blk[15] | proc_196_TLF_FIFO_blk[15] | proc_196_input_sync_blk[15] | proc_196_output_sync_blk[15]);
    assign proc_196_data_FIFO_blk[16] = 1'b0;
    assign proc_196_data_PIPO_blk[16] = 1'b0;
    assign proc_196_start_FIFO_blk[16] = 1'b0;
    assign proc_196_TLF_FIFO_blk[16] = 1'b0;
    assign proc_196_input_sync_blk[16] = 1'b0;
    assign proc_196_output_sync_blk[16] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[16] = dl_detect_out ? proc_dep_vld_vec_196_reg[16] : (proc_196_data_FIFO_blk[16] | proc_196_data_PIPO_blk[16] | proc_196_start_FIFO_blk[16] | proc_196_TLF_FIFO_blk[16] | proc_196_input_sync_blk[16] | proc_196_output_sync_blk[16]);
    assign proc_196_data_FIFO_blk[17] = 1'b0;
    assign proc_196_data_PIPO_blk[17] = 1'b0;
    assign proc_196_start_FIFO_blk[17] = 1'b0;
    assign proc_196_TLF_FIFO_blk[17] = 1'b0;
    assign proc_196_input_sync_blk[17] = 1'b0;
    assign proc_196_output_sync_blk[17] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[17] = dl_detect_out ? proc_dep_vld_vec_196_reg[17] : (proc_196_data_FIFO_blk[17] | proc_196_data_PIPO_blk[17] | proc_196_start_FIFO_blk[17] | proc_196_TLF_FIFO_blk[17] | proc_196_input_sync_blk[17] | proc_196_output_sync_blk[17]);
    assign proc_196_data_FIFO_blk[18] = 1'b0;
    assign proc_196_data_PIPO_blk[18] = 1'b0;
    assign proc_196_start_FIFO_blk[18] = 1'b0;
    assign proc_196_TLF_FIFO_blk[18] = 1'b0;
    assign proc_196_input_sync_blk[18] = 1'b0;
    assign proc_196_output_sync_blk[18] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[18] = dl_detect_out ? proc_dep_vld_vec_196_reg[18] : (proc_196_data_FIFO_blk[18] | proc_196_data_PIPO_blk[18] | proc_196_start_FIFO_blk[18] | proc_196_TLF_FIFO_blk[18] | proc_196_input_sync_blk[18] | proc_196_output_sync_blk[18]);
    assign proc_196_data_FIFO_blk[19] = 1'b0;
    assign proc_196_data_PIPO_blk[19] = 1'b0;
    assign proc_196_start_FIFO_blk[19] = 1'b0;
    assign proc_196_TLF_FIFO_blk[19] = 1'b0;
    assign proc_196_input_sync_blk[19] = 1'b0;
    assign proc_196_output_sync_blk[19] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[19] = dl_detect_out ? proc_dep_vld_vec_196_reg[19] : (proc_196_data_FIFO_blk[19] | proc_196_data_PIPO_blk[19] | proc_196_start_FIFO_blk[19] | proc_196_TLF_FIFO_blk[19] | proc_196_input_sync_blk[19] | proc_196_output_sync_blk[19]);
    assign proc_196_data_FIFO_blk[20] = 1'b0;
    assign proc_196_data_PIPO_blk[20] = 1'b0;
    assign proc_196_start_FIFO_blk[20] = 1'b0;
    assign proc_196_TLF_FIFO_blk[20] = 1'b0;
    assign proc_196_input_sync_blk[20] = 1'b0;
    assign proc_196_output_sync_blk[20] = 1'b0 | (ap_done_reg_35 & grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_196[20] = dl_detect_out ? proc_dep_vld_vec_196_reg[20] : (proc_196_data_FIFO_blk[20] | proc_196_data_PIPO_blk[20] | proc_196_start_FIFO_blk[20] | proc_196_TLF_FIFO_blk[20] | proc_196_input_sync_blk[20] | proc_196_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_196_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_196_reg <= proc_dep_vld_vec_196;
        end
    end
    assign in_chan_dep_vld_vec_196[0] = dep_chan_vld_176_196;
    assign in_chan_dep_data_vec_196[243 : 0] = dep_chan_data_176_196;
    assign token_in_vec_196[0] = token_176_196;
    assign in_chan_dep_vld_vec_196[1] = dep_chan_vld_182_196;
    assign in_chan_dep_data_vec_196[487 : 244] = dep_chan_data_182_196;
    assign token_in_vec_196[1] = token_182_196;
    assign in_chan_dep_vld_vec_196[2] = dep_chan_vld_183_196;
    assign in_chan_dep_data_vec_196[731 : 488] = dep_chan_data_183_196;
    assign token_in_vec_196[2] = token_183_196;
    assign in_chan_dep_vld_vec_196[3] = dep_chan_vld_184_196;
    assign in_chan_dep_data_vec_196[975 : 732] = dep_chan_data_184_196;
    assign token_in_vec_196[3] = token_184_196;
    assign in_chan_dep_vld_vec_196[4] = dep_chan_vld_185_196;
    assign in_chan_dep_data_vec_196[1219 : 976] = dep_chan_data_185_196;
    assign token_in_vec_196[4] = token_185_196;
    assign in_chan_dep_vld_vec_196[5] = dep_chan_vld_186_196;
    assign in_chan_dep_data_vec_196[1463 : 1220] = dep_chan_data_186_196;
    assign token_in_vec_196[5] = token_186_196;
    assign in_chan_dep_vld_vec_196[6] = dep_chan_vld_187_196;
    assign in_chan_dep_data_vec_196[1707 : 1464] = dep_chan_data_187_196;
    assign token_in_vec_196[6] = token_187_196;
    assign in_chan_dep_vld_vec_196[7] = dep_chan_vld_188_196;
    assign in_chan_dep_data_vec_196[1951 : 1708] = dep_chan_data_188_196;
    assign token_in_vec_196[7] = token_188_196;
    assign in_chan_dep_vld_vec_196[8] = dep_chan_vld_189_196;
    assign in_chan_dep_data_vec_196[2195 : 1952] = dep_chan_data_189_196;
    assign token_in_vec_196[8] = token_189_196;
    assign in_chan_dep_vld_vec_196[9] = dep_chan_vld_190_196;
    assign in_chan_dep_data_vec_196[2439 : 2196] = dep_chan_data_190_196;
    assign token_in_vec_196[9] = token_190_196;
    assign in_chan_dep_vld_vec_196[10] = dep_chan_vld_191_196;
    assign in_chan_dep_data_vec_196[2683 : 2440] = dep_chan_data_191_196;
    assign token_in_vec_196[10] = token_191_196;
    assign in_chan_dep_vld_vec_196[11] = dep_chan_vld_192_196;
    assign in_chan_dep_data_vec_196[2927 : 2684] = dep_chan_data_192_196;
    assign token_in_vec_196[11] = token_192_196;
    assign in_chan_dep_vld_vec_196[12] = dep_chan_vld_193_196;
    assign in_chan_dep_data_vec_196[3171 : 2928] = dep_chan_data_193_196;
    assign token_in_vec_196[12] = token_193_196;
    assign in_chan_dep_vld_vec_196[13] = dep_chan_vld_194_196;
    assign in_chan_dep_data_vec_196[3415 : 3172] = dep_chan_data_194_196;
    assign token_in_vec_196[13] = token_194_196;
    assign in_chan_dep_vld_vec_196[14] = dep_chan_vld_195_196;
    assign in_chan_dep_data_vec_196[3659 : 3416] = dep_chan_data_195_196;
    assign token_in_vec_196[14] = token_195_196;
    assign in_chan_dep_vld_vec_196[15] = dep_chan_vld_197_196;
    assign in_chan_dep_data_vec_196[3903 : 3660] = dep_chan_data_197_196;
    assign token_in_vec_196[15] = token_197_196;
    assign in_chan_dep_vld_vec_196[16] = dep_chan_vld_198_196;
    assign in_chan_dep_data_vec_196[4147 : 3904] = dep_chan_data_198_196;
    assign token_in_vec_196[16] = token_198_196;
    assign in_chan_dep_vld_vec_196[17] = dep_chan_vld_199_196;
    assign in_chan_dep_data_vec_196[4391 : 4148] = dep_chan_data_199_196;
    assign token_in_vec_196[17] = token_199_196;
    assign in_chan_dep_vld_vec_196[18] = dep_chan_vld_200_196;
    assign in_chan_dep_data_vec_196[4635 : 4392] = dep_chan_data_200_196;
    assign token_in_vec_196[18] = token_200_196;
    assign in_chan_dep_vld_vec_196[19] = dep_chan_vld_201_196;
    assign in_chan_dep_data_vec_196[4879 : 4636] = dep_chan_data_201_196;
    assign token_in_vec_196[19] = token_201_196;
    assign in_chan_dep_vld_vec_196[20] = dep_chan_vld_243_196;
    assign in_chan_dep_data_vec_196[5123 : 4880] = dep_chan_data_243_196;
    assign token_in_vec_196[20] = token_243_196;
    assign dep_chan_vld_196_176 = out_chan_dep_vld_vec_196[0];
    assign dep_chan_data_196_176 = out_chan_dep_data_196;
    assign token_196_176 = token_out_vec_196[0];
    assign dep_chan_vld_196_182 = out_chan_dep_vld_vec_196[1];
    assign dep_chan_data_196_182 = out_chan_dep_data_196;
    assign token_196_182 = token_out_vec_196[1];
    assign dep_chan_vld_196_183 = out_chan_dep_vld_vec_196[2];
    assign dep_chan_data_196_183 = out_chan_dep_data_196;
    assign token_196_183 = token_out_vec_196[2];
    assign dep_chan_vld_196_184 = out_chan_dep_vld_vec_196[3];
    assign dep_chan_data_196_184 = out_chan_dep_data_196;
    assign token_196_184 = token_out_vec_196[3];
    assign dep_chan_vld_196_185 = out_chan_dep_vld_vec_196[4];
    assign dep_chan_data_196_185 = out_chan_dep_data_196;
    assign token_196_185 = token_out_vec_196[4];
    assign dep_chan_vld_196_186 = out_chan_dep_vld_vec_196[5];
    assign dep_chan_data_196_186 = out_chan_dep_data_196;
    assign token_196_186 = token_out_vec_196[5];
    assign dep_chan_vld_196_187 = out_chan_dep_vld_vec_196[6];
    assign dep_chan_data_196_187 = out_chan_dep_data_196;
    assign token_196_187 = token_out_vec_196[6];
    assign dep_chan_vld_196_188 = out_chan_dep_vld_vec_196[7];
    assign dep_chan_data_196_188 = out_chan_dep_data_196;
    assign token_196_188 = token_out_vec_196[7];
    assign dep_chan_vld_196_189 = out_chan_dep_vld_vec_196[8];
    assign dep_chan_data_196_189 = out_chan_dep_data_196;
    assign token_196_189 = token_out_vec_196[8];
    assign dep_chan_vld_196_190 = out_chan_dep_vld_vec_196[9];
    assign dep_chan_data_196_190 = out_chan_dep_data_196;
    assign token_196_190 = token_out_vec_196[9];
    assign dep_chan_vld_196_191 = out_chan_dep_vld_vec_196[10];
    assign dep_chan_data_196_191 = out_chan_dep_data_196;
    assign token_196_191 = token_out_vec_196[10];
    assign dep_chan_vld_196_192 = out_chan_dep_vld_vec_196[11];
    assign dep_chan_data_196_192 = out_chan_dep_data_196;
    assign token_196_192 = token_out_vec_196[11];
    assign dep_chan_vld_196_193 = out_chan_dep_vld_vec_196[12];
    assign dep_chan_data_196_193 = out_chan_dep_data_196;
    assign token_196_193 = token_out_vec_196[12];
    assign dep_chan_vld_196_194 = out_chan_dep_vld_vec_196[13];
    assign dep_chan_data_196_194 = out_chan_dep_data_196;
    assign token_196_194 = token_out_vec_196[13];
    assign dep_chan_vld_196_195 = out_chan_dep_vld_vec_196[14];
    assign dep_chan_data_196_195 = out_chan_dep_data_196;
    assign token_196_195 = token_out_vec_196[14];
    assign dep_chan_vld_196_197 = out_chan_dep_vld_vec_196[15];
    assign dep_chan_data_196_197 = out_chan_dep_data_196;
    assign token_196_197 = token_out_vec_196[15];
    assign dep_chan_vld_196_198 = out_chan_dep_vld_vec_196[16];
    assign dep_chan_data_196_198 = out_chan_dep_data_196;
    assign token_196_198 = token_out_vec_196[16];
    assign dep_chan_vld_196_199 = out_chan_dep_vld_vec_196[17];
    assign dep_chan_data_196_199 = out_chan_dep_data_196;
    assign token_196_199 = token_out_vec_196[17];
    assign dep_chan_vld_196_200 = out_chan_dep_vld_vec_196[18];
    assign dep_chan_data_196_200 = out_chan_dep_data_196;
    assign token_196_200 = token_out_vec_196[18];
    assign dep_chan_vld_196_201 = out_chan_dep_vld_vec_196[19];
    assign dep_chan_data_196_201 = out_chan_dep_data_196;
    assign token_196_201 = token_out_vec_196[19];
    assign dep_chan_vld_196_243 = out_chan_dep_vld_vec_196[20];
    assign dep_chan_data_196_243 = out_chan_dep_data_196;
    assign token_196_243 = token_out_vec_196[20];

    // Process: grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0
    top_hls_deadlock_detect_unit #(244, 197, 21, 21) top_hls_deadlock_detect_unit_197 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_197),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_197),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_197),
        .token_in_vec(token_in_vec_197),
        .dl_detect_in(dl_detect_out),
        .origin(origin[197]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_197),
        .out_chan_dep_data(out_chan_dep_data_197),
        .token_out_vec(token_out_vec_197),
        .dl_detect_out(dl_in_vec[197]));

    assign proc_197_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.fifo_C_PE_4_3_x1120_blk_n);
    assign proc_197_data_PIPO_blk[0] = 1'b0;
    assign proc_197_start_FIFO_blk[0] = 1'b0;
    assign proc_197_TLF_FIFO_blk[0] = 1'b0;
    assign proc_197_input_sync_blk[0] = 1'b0;
    assign proc_197_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_197[0] = dl_detect_out ? proc_dep_vld_vec_197_reg[0] : (proc_197_data_FIFO_blk[0] | proc_197_data_PIPO_blk[0] | proc_197_start_FIFO_blk[0] | proc_197_TLF_FIFO_blk[0] | proc_197_input_sync_blk[0] | proc_197_output_sync_blk[0]);
    assign proc_197_data_FIFO_blk[1] = 1'b0;
    assign proc_197_data_PIPO_blk[1] = 1'b0;
    assign proc_197_start_FIFO_blk[1] = 1'b0;
    assign proc_197_TLF_FIFO_blk[1] = 1'b0;
    assign proc_197_input_sync_blk[1] = 1'b0;
    assign proc_197_output_sync_blk[1] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[1] = dl_detect_out ? proc_dep_vld_vec_197_reg[1] : (proc_197_data_FIFO_blk[1] | proc_197_data_PIPO_blk[1] | proc_197_start_FIFO_blk[1] | proc_197_TLF_FIFO_blk[1] | proc_197_input_sync_blk[1] | proc_197_output_sync_blk[1]);
    assign proc_197_data_FIFO_blk[2] = 1'b0;
    assign proc_197_data_PIPO_blk[2] = 1'b0;
    assign proc_197_start_FIFO_blk[2] = 1'b0;
    assign proc_197_TLF_FIFO_blk[2] = 1'b0;
    assign proc_197_input_sync_blk[2] = 1'b0;
    assign proc_197_output_sync_blk[2] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[2] = dl_detect_out ? proc_dep_vld_vec_197_reg[2] : (proc_197_data_FIFO_blk[2] | proc_197_data_PIPO_blk[2] | proc_197_start_FIFO_blk[2] | proc_197_TLF_FIFO_blk[2] | proc_197_input_sync_blk[2] | proc_197_output_sync_blk[2]);
    assign proc_197_data_FIFO_blk[3] = 1'b0;
    assign proc_197_data_PIPO_blk[3] = 1'b0;
    assign proc_197_start_FIFO_blk[3] = 1'b0;
    assign proc_197_TLF_FIFO_blk[3] = 1'b0;
    assign proc_197_input_sync_blk[3] = 1'b0;
    assign proc_197_output_sync_blk[3] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[3] = dl_detect_out ? proc_dep_vld_vec_197_reg[3] : (proc_197_data_FIFO_blk[3] | proc_197_data_PIPO_blk[3] | proc_197_start_FIFO_blk[3] | proc_197_TLF_FIFO_blk[3] | proc_197_input_sync_blk[3] | proc_197_output_sync_blk[3]);
    assign proc_197_data_FIFO_blk[4] = 1'b0;
    assign proc_197_data_PIPO_blk[4] = 1'b0;
    assign proc_197_start_FIFO_blk[4] = 1'b0;
    assign proc_197_TLF_FIFO_blk[4] = 1'b0;
    assign proc_197_input_sync_blk[4] = 1'b0;
    assign proc_197_output_sync_blk[4] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[4] = dl_detect_out ? proc_dep_vld_vec_197_reg[4] : (proc_197_data_FIFO_blk[4] | proc_197_data_PIPO_blk[4] | proc_197_start_FIFO_blk[4] | proc_197_TLF_FIFO_blk[4] | proc_197_input_sync_blk[4] | proc_197_output_sync_blk[4]);
    assign proc_197_data_FIFO_blk[5] = 1'b0;
    assign proc_197_data_PIPO_blk[5] = 1'b0;
    assign proc_197_start_FIFO_blk[5] = 1'b0;
    assign proc_197_TLF_FIFO_blk[5] = 1'b0;
    assign proc_197_input_sync_blk[5] = 1'b0;
    assign proc_197_output_sync_blk[5] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[5] = dl_detect_out ? proc_dep_vld_vec_197_reg[5] : (proc_197_data_FIFO_blk[5] | proc_197_data_PIPO_blk[5] | proc_197_start_FIFO_blk[5] | proc_197_TLF_FIFO_blk[5] | proc_197_input_sync_blk[5] | proc_197_output_sync_blk[5]);
    assign proc_197_data_FIFO_blk[6] = 1'b0;
    assign proc_197_data_PIPO_blk[6] = 1'b0;
    assign proc_197_start_FIFO_blk[6] = 1'b0;
    assign proc_197_TLF_FIFO_blk[6] = 1'b0;
    assign proc_197_input_sync_blk[6] = 1'b0;
    assign proc_197_output_sync_blk[6] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[6] = dl_detect_out ? proc_dep_vld_vec_197_reg[6] : (proc_197_data_FIFO_blk[6] | proc_197_data_PIPO_blk[6] | proc_197_start_FIFO_blk[6] | proc_197_TLF_FIFO_blk[6] | proc_197_input_sync_blk[6] | proc_197_output_sync_blk[6]);
    assign proc_197_data_FIFO_blk[7] = 1'b0;
    assign proc_197_data_PIPO_blk[7] = 1'b0;
    assign proc_197_start_FIFO_blk[7] = 1'b0;
    assign proc_197_TLF_FIFO_blk[7] = 1'b0;
    assign proc_197_input_sync_blk[7] = 1'b0;
    assign proc_197_output_sync_blk[7] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[7] = dl_detect_out ? proc_dep_vld_vec_197_reg[7] : (proc_197_data_FIFO_blk[7] | proc_197_data_PIPO_blk[7] | proc_197_start_FIFO_blk[7] | proc_197_TLF_FIFO_blk[7] | proc_197_input_sync_blk[7] | proc_197_output_sync_blk[7]);
    assign proc_197_data_FIFO_blk[8] = 1'b0;
    assign proc_197_data_PIPO_blk[8] = 1'b0;
    assign proc_197_start_FIFO_blk[8] = 1'b0;
    assign proc_197_TLF_FIFO_blk[8] = 1'b0;
    assign proc_197_input_sync_blk[8] = 1'b0;
    assign proc_197_output_sync_blk[8] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[8] = dl_detect_out ? proc_dep_vld_vec_197_reg[8] : (proc_197_data_FIFO_blk[8] | proc_197_data_PIPO_blk[8] | proc_197_start_FIFO_blk[8] | proc_197_TLF_FIFO_blk[8] | proc_197_input_sync_blk[8] | proc_197_output_sync_blk[8]);
    assign proc_197_data_FIFO_blk[9] = 1'b0;
    assign proc_197_data_PIPO_blk[9] = 1'b0;
    assign proc_197_start_FIFO_blk[9] = 1'b0;
    assign proc_197_TLF_FIFO_blk[9] = 1'b0;
    assign proc_197_input_sync_blk[9] = 1'b0;
    assign proc_197_output_sync_blk[9] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[9] = dl_detect_out ? proc_dep_vld_vec_197_reg[9] : (proc_197_data_FIFO_blk[9] | proc_197_data_PIPO_blk[9] | proc_197_start_FIFO_blk[9] | proc_197_TLF_FIFO_blk[9] | proc_197_input_sync_blk[9] | proc_197_output_sync_blk[9]);
    assign proc_197_data_FIFO_blk[10] = 1'b0;
    assign proc_197_data_PIPO_blk[10] = 1'b0;
    assign proc_197_start_FIFO_blk[10] = 1'b0;
    assign proc_197_TLF_FIFO_blk[10] = 1'b0;
    assign proc_197_input_sync_blk[10] = 1'b0;
    assign proc_197_output_sync_blk[10] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[10] = dl_detect_out ? proc_dep_vld_vec_197_reg[10] : (proc_197_data_FIFO_blk[10] | proc_197_data_PIPO_blk[10] | proc_197_start_FIFO_blk[10] | proc_197_TLF_FIFO_blk[10] | proc_197_input_sync_blk[10] | proc_197_output_sync_blk[10]);
    assign proc_197_data_FIFO_blk[11] = 1'b0;
    assign proc_197_data_PIPO_blk[11] = 1'b0;
    assign proc_197_start_FIFO_blk[11] = 1'b0;
    assign proc_197_TLF_FIFO_blk[11] = 1'b0;
    assign proc_197_input_sync_blk[11] = 1'b0;
    assign proc_197_output_sync_blk[11] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[11] = dl_detect_out ? proc_dep_vld_vec_197_reg[11] : (proc_197_data_FIFO_blk[11] | proc_197_data_PIPO_blk[11] | proc_197_start_FIFO_blk[11] | proc_197_TLF_FIFO_blk[11] | proc_197_input_sync_blk[11] | proc_197_output_sync_blk[11]);
    assign proc_197_data_FIFO_blk[12] = 1'b0;
    assign proc_197_data_PIPO_blk[12] = 1'b0;
    assign proc_197_start_FIFO_blk[12] = 1'b0;
    assign proc_197_TLF_FIFO_blk[12] = 1'b0;
    assign proc_197_input_sync_blk[12] = 1'b0;
    assign proc_197_output_sync_blk[12] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[12] = dl_detect_out ? proc_dep_vld_vec_197_reg[12] : (proc_197_data_FIFO_blk[12] | proc_197_data_PIPO_blk[12] | proc_197_start_FIFO_blk[12] | proc_197_TLF_FIFO_blk[12] | proc_197_input_sync_blk[12] | proc_197_output_sync_blk[12]);
    assign proc_197_data_FIFO_blk[13] = 1'b0;
    assign proc_197_data_PIPO_blk[13] = 1'b0;
    assign proc_197_start_FIFO_blk[13] = 1'b0;
    assign proc_197_TLF_FIFO_blk[13] = 1'b0;
    assign proc_197_input_sync_blk[13] = 1'b0;
    assign proc_197_output_sync_blk[13] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[13] = dl_detect_out ? proc_dep_vld_vec_197_reg[13] : (proc_197_data_FIFO_blk[13] | proc_197_data_PIPO_blk[13] | proc_197_start_FIFO_blk[13] | proc_197_TLF_FIFO_blk[13] | proc_197_input_sync_blk[13] | proc_197_output_sync_blk[13]);
    assign proc_197_data_FIFO_blk[14] = 1'b0;
    assign proc_197_data_PIPO_blk[14] = 1'b0;
    assign proc_197_start_FIFO_blk[14] = 1'b0;
    assign proc_197_TLF_FIFO_blk[14] = 1'b0;
    assign proc_197_input_sync_blk[14] = 1'b0;
    assign proc_197_output_sync_blk[14] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[14] = dl_detect_out ? proc_dep_vld_vec_197_reg[14] : (proc_197_data_FIFO_blk[14] | proc_197_data_PIPO_blk[14] | proc_197_start_FIFO_blk[14] | proc_197_TLF_FIFO_blk[14] | proc_197_input_sync_blk[14] | proc_197_output_sync_blk[14]);
    assign proc_197_data_FIFO_blk[15] = 1'b0;
    assign proc_197_data_PIPO_blk[15] = 1'b0;
    assign proc_197_start_FIFO_blk[15] = 1'b0;
    assign proc_197_TLF_FIFO_blk[15] = 1'b0;
    assign proc_197_input_sync_blk[15] = 1'b0;
    assign proc_197_output_sync_blk[15] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[15] = dl_detect_out ? proc_dep_vld_vec_197_reg[15] : (proc_197_data_FIFO_blk[15] | proc_197_data_PIPO_blk[15] | proc_197_start_FIFO_blk[15] | proc_197_TLF_FIFO_blk[15] | proc_197_input_sync_blk[15] | proc_197_output_sync_blk[15]);
    assign proc_197_data_FIFO_blk[16] = 1'b0;
    assign proc_197_data_PIPO_blk[16] = 1'b0;
    assign proc_197_start_FIFO_blk[16] = 1'b0;
    assign proc_197_TLF_FIFO_blk[16] = 1'b0;
    assign proc_197_input_sync_blk[16] = 1'b0;
    assign proc_197_output_sync_blk[16] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[16] = dl_detect_out ? proc_dep_vld_vec_197_reg[16] : (proc_197_data_FIFO_blk[16] | proc_197_data_PIPO_blk[16] | proc_197_start_FIFO_blk[16] | proc_197_TLF_FIFO_blk[16] | proc_197_input_sync_blk[16] | proc_197_output_sync_blk[16]);
    assign proc_197_data_FIFO_blk[17] = 1'b0;
    assign proc_197_data_PIPO_blk[17] = 1'b0;
    assign proc_197_start_FIFO_blk[17] = 1'b0;
    assign proc_197_TLF_FIFO_blk[17] = 1'b0;
    assign proc_197_input_sync_blk[17] = 1'b0;
    assign proc_197_output_sync_blk[17] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[17] = dl_detect_out ? proc_dep_vld_vec_197_reg[17] : (proc_197_data_FIFO_blk[17] | proc_197_data_PIPO_blk[17] | proc_197_start_FIFO_blk[17] | proc_197_TLF_FIFO_blk[17] | proc_197_input_sync_blk[17] | proc_197_output_sync_blk[17]);
    assign proc_197_data_FIFO_blk[18] = 1'b0;
    assign proc_197_data_PIPO_blk[18] = 1'b0;
    assign proc_197_start_FIFO_blk[18] = 1'b0;
    assign proc_197_TLF_FIFO_blk[18] = 1'b0;
    assign proc_197_input_sync_blk[18] = 1'b0;
    assign proc_197_output_sync_blk[18] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[18] = dl_detect_out ? proc_dep_vld_vec_197_reg[18] : (proc_197_data_FIFO_blk[18] | proc_197_data_PIPO_blk[18] | proc_197_start_FIFO_blk[18] | proc_197_TLF_FIFO_blk[18] | proc_197_input_sync_blk[18] | proc_197_output_sync_blk[18]);
    assign proc_197_data_FIFO_blk[19] = 1'b0;
    assign proc_197_data_PIPO_blk[19] = 1'b0;
    assign proc_197_start_FIFO_blk[19] = 1'b0;
    assign proc_197_TLF_FIFO_blk[19] = 1'b0;
    assign proc_197_input_sync_blk[19] = 1'b0;
    assign proc_197_output_sync_blk[19] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[19] = dl_detect_out ? proc_dep_vld_vec_197_reg[19] : (proc_197_data_FIFO_blk[19] | proc_197_data_PIPO_blk[19] | proc_197_start_FIFO_blk[19] | proc_197_TLF_FIFO_blk[19] | proc_197_input_sync_blk[19] | proc_197_output_sync_blk[19]);
    assign proc_197_data_FIFO_blk[20] = 1'b0;
    assign proc_197_data_PIPO_blk[20] = 1'b0;
    assign proc_197_start_FIFO_blk[20] = 1'b0;
    assign proc_197_TLF_FIFO_blk[20] = 1'b0;
    assign proc_197_input_sync_blk[20] = 1'b0;
    assign proc_197_output_sync_blk[20] = 1'b0 | (ap_done_reg_36 & grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_197[20] = dl_detect_out ? proc_dep_vld_vec_197_reg[20] : (proc_197_data_FIFO_blk[20] | proc_197_data_PIPO_blk[20] | proc_197_start_FIFO_blk[20] | proc_197_TLF_FIFO_blk[20] | proc_197_input_sync_blk[20] | proc_197_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_197_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_197_reg <= proc_dep_vld_vec_197;
        end
    end
    assign in_chan_dep_vld_vec_197[0] = dep_chan_vld_177_197;
    assign in_chan_dep_data_vec_197[243 : 0] = dep_chan_data_177_197;
    assign token_in_vec_197[0] = token_177_197;
    assign in_chan_dep_vld_vec_197[1] = dep_chan_vld_182_197;
    assign in_chan_dep_data_vec_197[487 : 244] = dep_chan_data_182_197;
    assign token_in_vec_197[1] = token_182_197;
    assign in_chan_dep_vld_vec_197[2] = dep_chan_vld_183_197;
    assign in_chan_dep_data_vec_197[731 : 488] = dep_chan_data_183_197;
    assign token_in_vec_197[2] = token_183_197;
    assign in_chan_dep_vld_vec_197[3] = dep_chan_vld_184_197;
    assign in_chan_dep_data_vec_197[975 : 732] = dep_chan_data_184_197;
    assign token_in_vec_197[3] = token_184_197;
    assign in_chan_dep_vld_vec_197[4] = dep_chan_vld_185_197;
    assign in_chan_dep_data_vec_197[1219 : 976] = dep_chan_data_185_197;
    assign token_in_vec_197[4] = token_185_197;
    assign in_chan_dep_vld_vec_197[5] = dep_chan_vld_186_197;
    assign in_chan_dep_data_vec_197[1463 : 1220] = dep_chan_data_186_197;
    assign token_in_vec_197[5] = token_186_197;
    assign in_chan_dep_vld_vec_197[6] = dep_chan_vld_187_197;
    assign in_chan_dep_data_vec_197[1707 : 1464] = dep_chan_data_187_197;
    assign token_in_vec_197[6] = token_187_197;
    assign in_chan_dep_vld_vec_197[7] = dep_chan_vld_188_197;
    assign in_chan_dep_data_vec_197[1951 : 1708] = dep_chan_data_188_197;
    assign token_in_vec_197[7] = token_188_197;
    assign in_chan_dep_vld_vec_197[8] = dep_chan_vld_189_197;
    assign in_chan_dep_data_vec_197[2195 : 1952] = dep_chan_data_189_197;
    assign token_in_vec_197[8] = token_189_197;
    assign in_chan_dep_vld_vec_197[9] = dep_chan_vld_190_197;
    assign in_chan_dep_data_vec_197[2439 : 2196] = dep_chan_data_190_197;
    assign token_in_vec_197[9] = token_190_197;
    assign in_chan_dep_vld_vec_197[10] = dep_chan_vld_191_197;
    assign in_chan_dep_data_vec_197[2683 : 2440] = dep_chan_data_191_197;
    assign token_in_vec_197[10] = token_191_197;
    assign in_chan_dep_vld_vec_197[11] = dep_chan_vld_192_197;
    assign in_chan_dep_data_vec_197[2927 : 2684] = dep_chan_data_192_197;
    assign token_in_vec_197[11] = token_192_197;
    assign in_chan_dep_vld_vec_197[12] = dep_chan_vld_193_197;
    assign in_chan_dep_data_vec_197[3171 : 2928] = dep_chan_data_193_197;
    assign token_in_vec_197[12] = token_193_197;
    assign in_chan_dep_vld_vec_197[13] = dep_chan_vld_194_197;
    assign in_chan_dep_data_vec_197[3415 : 3172] = dep_chan_data_194_197;
    assign token_in_vec_197[13] = token_194_197;
    assign in_chan_dep_vld_vec_197[14] = dep_chan_vld_195_197;
    assign in_chan_dep_data_vec_197[3659 : 3416] = dep_chan_data_195_197;
    assign token_in_vec_197[14] = token_195_197;
    assign in_chan_dep_vld_vec_197[15] = dep_chan_vld_196_197;
    assign in_chan_dep_data_vec_197[3903 : 3660] = dep_chan_data_196_197;
    assign token_in_vec_197[15] = token_196_197;
    assign in_chan_dep_vld_vec_197[16] = dep_chan_vld_198_197;
    assign in_chan_dep_data_vec_197[4147 : 3904] = dep_chan_data_198_197;
    assign token_in_vec_197[16] = token_198_197;
    assign in_chan_dep_vld_vec_197[17] = dep_chan_vld_199_197;
    assign in_chan_dep_data_vec_197[4391 : 4148] = dep_chan_data_199_197;
    assign token_in_vec_197[17] = token_199_197;
    assign in_chan_dep_vld_vec_197[18] = dep_chan_vld_200_197;
    assign in_chan_dep_data_vec_197[4635 : 4392] = dep_chan_data_200_197;
    assign token_in_vec_197[18] = token_200_197;
    assign in_chan_dep_vld_vec_197[19] = dep_chan_vld_201_197;
    assign in_chan_dep_data_vec_197[4879 : 4636] = dep_chan_data_201_197;
    assign token_in_vec_197[19] = token_201_197;
    assign in_chan_dep_vld_vec_197[20] = dep_chan_vld_243_197;
    assign in_chan_dep_data_vec_197[5123 : 4880] = dep_chan_data_243_197;
    assign token_in_vec_197[20] = token_243_197;
    assign dep_chan_vld_197_177 = out_chan_dep_vld_vec_197[0];
    assign dep_chan_data_197_177 = out_chan_dep_data_197;
    assign token_197_177 = token_out_vec_197[0];
    assign dep_chan_vld_197_182 = out_chan_dep_vld_vec_197[1];
    assign dep_chan_data_197_182 = out_chan_dep_data_197;
    assign token_197_182 = token_out_vec_197[1];
    assign dep_chan_vld_197_183 = out_chan_dep_vld_vec_197[2];
    assign dep_chan_data_197_183 = out_chan_dep_data_197;
    assign token_197_183 = token_out_vec_197[2];
    assign dep_chan_vld_197_184 = out_chan_dep_vld_vec_197[3];
    assign dep_chan_data_197_184 = out_chan_dep_data_197;
    assign token_197_184 = token_out_vec_197[3];
    assign dep_chan_vld_197_185 = out_chan_dep_vld_vec_197[4];
    assign dep_chan_data_197_185 = out_chan_dep_data_197;
    assign token_197_185 = token_out_vec_197[4];
    assign dep_chan_vld_197_186 = out_chan_dep_vld_vec_197[5];
    assign dep_chan_data_197_186 = out_chan_dep_data_197;
    assign token_197_186 = token_out_vec_197[5];
    assign dep_chan_vld_197_187 = out_chan_dep_vld_vec_197[6];
    assign dep_chan_data_197_187 = out_chan_dep_data_197;
    assign token_197_187 = token_out_vec_197[6];
    assign dep_chan_vld_197_188 = out_chan_dep_vld_vec_197[7];
    assign dep_chan_data_197_188 = out_chan_dep_data_197;
    assign token_197_188 = token_out_vec_197[7];
    assign dep_chan_vld_197_189 = out_chan_dep_vld_vec_197[8];
    assign dep_chan_data_197_189 = out_chan_dep_data_197;
    assign token_197_189 = token_out_vec_197[8];
    assign dep_chan_vld_197_190 = out_chan_dep_vld_vec_197[9];
    assign dep_chan_data_197_190 = out_chan_dep_data_197;
    assign token_197_190 = token_out_vec_197[9];
    assign dep_chan_vld_197_191 = out_chan_dep_vld_vec_197[10];
    assign dep_chan_data_197_191 = out_chan_dep_data_197;
    assign token_197_191 = token_out_vec_197[10];
    assign dep_chan_vld_197_192 = out_chan_dep_vld_vec_197[11];
    assign dep_chan_data_197_192 = out_chan_dep_data_197;
    assign token_197_192 = token_out_vec_197[11];
    assign dep_chan_vld_197_193 = out_chan_dep_vld_vec_197[12];
    assign dep_chan_data_197_193 = out_chan_dep_data_197;
    assign token_197_193 = token_out_vec_197[12];
    assign dep_chan_vld_197_194 = out_chan_dep_vld_vec_197[13];
    assign dep_chan_data_197_194 = out_chan_dep_data_197;
    assign token_197_194 = token_out_vec_197[13];
    assign dep_chan_vld_197_195 = out_chan_dep_vld_vec_197[14];
    assign dep_chan_data_197_195 = out_chan_dep_data_197;
    assign token_197_195 = token_out_vec_197[14];
    assign dep_chan_vld_197_196 = out_chan_dep_vld_vec_197[15];
    assign dep_chan_data_197_196 = out_chan_dep_data_197;
    assign token_197_196 = token_out_vec_197[15];
    assign dep_chan_vld_197_198 = out_chan_dep_vld_vec_197[16];
    assign dep_chan_data_197_198 = out_chan_dep_data_197;
    assign token_197_198 = token_out_vec_197[16];
    assign dep_chan_vld_197_199 = out_chan_dep_vld_vec_197[17];
    assign dep_chan_data_197_199 = out_chan_dep_data_197;
    assign token_197_199 = token_out_vec_197[17];
    assign dep_chan_vld_197_200 = out_chan_dep_vld_vec_197[18];
    assign dep_chan_data_197_200 = out_chan_dep_data_197;
    assign token_197_200 = token_out_vec_197[18];
    assign dep_chan_vld_197_201 = out_chan_dep_vld_vec_197[19];
    assign dep_chan_data_197_201 = out_chan_dep_data_197;
    assign token_197_201 = token_out_vec_197[19];
    assign dep_chan_vld_197_243 = out_chan_dep_vld_vec_197[20];
    assign dep_chan_data_197_243 = out_chan_dep_data_197;
    assign token_197_243 = token_out_vec_197[20];

    // Process: grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0
    top_hls_deadlock_detect_unit #(244, 198, 21, 21) top_hls_deadlock_detect_unit_198 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_198),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_198),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_198),
        .token_in_vec(token_in_vec_198),
        .dl_detect_in(dl_detect_out),
        .origin(origin[198]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_198),
        .out_chan_dep_data(out_chan_dep_data_198),
        .token_out_vec(token_out_vec_198),
        .dl_detect_out(dl_in_vec[198]));

    assign proc_198_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.fifo_C_PE_4_4_x1125_blk_n);
    assign proc_198_data_PIPO_blk[0] = 1'b0;
    assign proc_198_start_FIFO_blk[0] = 1'b0;
    assign proc_198_TLF_FIFO_blk[0] = 1'b0;
    assign proc_198_input_sync_blk[0] = 1'b0;
    assign proc_198_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_198[0] = dl_detect_out ? proc_dep_vld_vec_198_reg[0] : (proc_198_data_FIFO_blk[0] | proc_198_data_PIPO_blk[0] | proc_198_start_FIFO_blk[0] | proc_198_TLF_FIFO_blk[0] | proc_198_input_sync_blk[0] | proc_198_output_sync_blk[0]);
    assign proc_198_data_FIFO_blk[1] = 1'b0;
    assign proc_198_data_PIPO_blk[1] = 1'b0;
    assign proc_198_start_FIFO_blk[1] = 1'b0;
    assign proc_198_TLF_FIFO_blk[1] = 1'b0;
    assign proc_198_input_sync_blk[1] = 1'b0;
    assign proc_198_output_sync_blk[1] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[1] = dl_detect_out ? proc_dep_vld_vec_198_reg[1] : (proc_198_data_FIFO_blk[1] | proc_198_data_PIPO_blk[1] | proc_198_start_FIFO_blk[1] | proc_198_TLF_FIFO_blk[1] | proc_198_input_sync_blk[1] | proc_198_output_sync_blk[1]);
    assign proc_198_data_FIFO_blk[2] = 1'b0;
    assign proc_198_data_PIPO_blk[2] = 1'b0;
    assign proc_198_start_FIFO_blk[2] = 1'b0;
    assign proc_198_TLF_FIFO_blk[2] = 1'b0;
    assign proc_198_input_sync_blk[2] = 1'b0;
    assign proc_198_output_sync_blk[2] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[2] = dl_detect_out ? proc_dep_vld_vec_198_reg[2] : (proc_198_data_FIFO_blk[2] | proc_198_data_PIPO_blk[2] | proc_198_start_FIFO_blk[2] | proc_198_TLF_FIFO_blk[2] | proc_198_input_sync_blk[2] | proc_198_output_sync_blk[2]);
    assign proc_198_data_FIFO_blk[3] = 1'b0;
    assign proc_198_data_PIPO_blk[3] = 1'b0;
    assign proc_198_start_FIFO_blk[3] = 1'b0;
    assign proc_198_TLF_FIFO_blk[3] = 1'b0;
    assign proc_198_input_sync_blk[3] = 1'b0;
    assign proc_198_output_sync_blk[3] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[3] = dl_detect_out ? proc_dep_vld_vec_198_reg[3] : (proc_198_data_FIFO_blk[3] | proc_198_data_PIPO_blk[3] | proc_198_start_FIFO_blk[3] | proc_198_TLF_FIFO_blk[3] | proc_198_input_sync_blk[3] | proc_198_output_sync_blk[3]);
    assign proc_198_data_FIFO_blk[4] = 1'b0;
    assign proc_198_data_PIPO_blk[4] = 1'b0;
    assign proc_198_start_FIFO_blk[4] = 1'b0;
    assign proc_198_TLF_FIFO_blk[4] = 1'b0;
    assign proc_198_input_sync_blk[4] = 1'b0;
    assign proc_198_output_sync_blk[4] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[4] = dl_detect_out ? proc_dep_vld_vec_198_reg[4] : (proc_198_data_FIFO_blk[4] | proc_198_data_PIPO_blk[4] | proc_198_start_FIFO_blk[4] | proc_198_TLF_FIFO_blk[4] | proc_198_input_sync_blk[4] | proc_198_output_sync_blk[4]);
    assign proc_198_data_FIFO_blk[5] = 1'b0;
    assign proc_198_data_PIPO_blk[5] = 1'b0;
    assign proc_198_start_FIFO_blk[5] = 1'b0;
    assign proc_198_TLF_FIFO_blk[5] = 1'b0;
    assign proc_198_input_sync_blk[5] = 1'b0;
    assign proc_198_output_sync_blk[5] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[5] = dl_detect_out ? proc_dep_vld_vec_198_reg[5] : (proc_198_data_FIFO_blk[5] | proc_198_data_PIPO_blk[5] | proc_198_start_FIFO_blk[5] | proc_198_TLF_FIFO_blk[5] | proc_198_input_sync_blk[5] | proc_198_output_sync_blk[5]);
    assign proc_198_data_FIFO_blk[6] = 1'b0;
    assign proc_198_data_PIPO_blk[6] = 1'b0;
    assign proc_198_start_FIFO_blk[6] = 1'b0;
    assign proc_198_TLF_FIFO_blk[6] = 1'b0;
    assign proc_198_input_sync_blk[6] = 1'b0;
    assign proc_198_output_sync_blk[6] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[6] = dl_detect_out ? proc_dep_vld_vec_198_reg[6] : (proc_198_data_FIFO_blk[6] | proc_198_data_PIPO_blk[6] | proc_198_start_FIFO_blk[6] | proc_198_TLF_FIFO_blk[6] | proc_198_input_sync_blk[6] | proc_198_output_sync_blk[6]);
    assign proc_198_data_FIFO_blk[7] = 1'b0;
    assign proc_198_data_PIPO_blk[7] = 1'b0;
    assign proc_198_start_FIFO_blk[7] = 1'b0;
    assign proc_198_TLF_FIFO_blk[7] = 1'b0;
    assign proc_198_input_sync_blk[7] = 1'b0;
    assign proc_198_output_sync_blk[7] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[7] = dl_detect_out ? proc_dep_vld_vec_198_reg[7] : (proc_198_data_FIFO_blk[7] | proc_198_data_PIPO_blk[7] | proc_198_start_FIFO_blk[7] | proc_198_TLF_FIFO_blk[7] | proc_198_input_sync_blk[7] | proc_198_output_sync_blk[7]);
    assign proc_198_data_FIFO_blk[8] = 1'b0;
    assign proc_198_data_PIPO_blk[8] = 1'b0;
    assign proc_198_start_FIFO_blk[8] = 1'b0;
    assign proc_198_TLF_FIFO_blk[8] = 1'b0;
    assign proc_198_input_sync_blk[8] = 1'b0;
    assign proc_198_output_sync_blk[8] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[8] = dl_detect_out ? proc_dep_vld_vec_198_reg[8] : (proc_198_data_FIFO_blk[8] | proc_198_data_PIPO_blk[8] | proc_198_start_FIFO_blk[8] | proc_198_TLF_FIFO_blk[8] | proc_198_input_sync_blk[8] | proc_198_output_sync_blk[8]);
    assign proc_198_data_FIFO_blk[9] = 1'b0;
    assign proc_198_data_PIPO_blk[9] = 1'b0;
    assign proc_198_start_FIFO_blk[9] = 1'b0;
    assign proc_198_TLF_FIFO_blk[9] = 1'b0;
    assign proc_198_input_sync_blk[9] = 1'b0;
    assign proc_198_output_sync_blk[9] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[9] = dl_detect_out ? proc_dep_vld_vec_198_reg[9] : (proc_198_data_FIFO_blk[9] | proc_198_data_PIPO_blk[9] | proc_198_start_FIFO_blk[9] | proc_198_TLF_FIFO_blk[9] | proc_198_input_sync_blk[9] | proc_198_output_sync_blk[9]);
    assign proc_198_data_FIFO_blk[10] = 1'b0;
    assign proc_198_data_PIPO_blk[10] = 1'b0;
    assign proc_198_start_FIFO_blk[10] = 1'b0;
    assign proc_198_TLF_FIFO_blk[10] = 1'b0;
    assign proc_198_input_sync_blk[10] = 1'b0;
    assign proc_198_output_sync_blk[10] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[10] = dl_detect_out ? proc_dep_vld_vec_198_reg[10] : (proc_198_data_FIFO_blk[10] | proc_198_data_PIPO_blk[10] | proc_198_start_FIFO_blk[10] | proc_198_TLF_FIFO_blk[10] | proc_198_input_sync_blk[10] | proc_198_output_sync_blk[10]);
    assign proc_198_data_FIFO_blk[11] = 1'b0;
    assign proc_198_data_PIPO_blk[11] = 1'b0;
    assign proc_198_start_FIFO_blk[11] = 1'b0;
    assign proc_198_TLF_FIFO_blk[11] = 1'b0;
    assign proc_198_input_sync_blk[11] = 1'b0;
    assign proc_198_output_sync_blk[11] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[11] = dl_detect_out ? proc_dep_vld_vec_198_reg[11] : (proc_198_data_FIFO_blk[11] | proc_198_data_PIPO_blk[11] | proc_198_start_FIFO_blk[11] | proc_198_TLF_FIFO_blk[11] | proc_198_input_sync_blk[11] | proc_198_output_sync_blk[11]);
    assign proc_198_data_FIFO_blk[12] = 1'b0;
    assign proc_198_data_PIPO_blk[12] = 1'b0;
    assign proc_198_start_FIFO_blk[12] = 1'b0;
    assign proc_198_TLF_FIFO_blk[12] = 1'b0;
    assign proc_198_input_sync_blk[12] = 1'b0;
    assign proc_198_output_sync_blk[12] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[12] = dl_detect_out ? proc_dep_vld_vec_198_reg[12] : (proc_198_data_FIFO_blk[12] | proc_198_data_PIPO_blk[12] | proc_198_start_FIFO_blk[12] | proc_198_TLF_FIFO_blk[12] | proc_198_input_sync_blk[12] | proc_198_output_sync_blk[12]);
    assign proc_198_data_FIFO_blk[13] = 1'b0;
    assign proc_198_data_PIPO_blk[13] = 1'b0;
    assign proc_198_start_FIFO_blk[13] = 1'b0;
    assign proc_198_TLF_FIFO_blk[13] = 1'b0;
    assign proc_198_input_sync_blk[13] = 1'b0;
    assign proc_198_output_sync_blk[13] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[13] = dl_detect_out ? proc_dep_vld_vec_198_reg[13] : (proc_198_data_FIFO_blk[13] | proc_198_data_PIPO_blk[13] | proc_198_start_FIFO_blk[13] | proc_198_TLF_FIFO_blk[13] | proc_198_input_sync_blk[13] | proc_198_output_sync_blk[13]);
    assign proc_198_data_FIFO_blk[14] = 1'b0;
    assign proc_198_data_PIPO_blk[14] = 1'b0;
    assign proc_198_start_FIFO_blk[14] = 1'b0;
    assign proc_198_TLF_FIFO_blk[14] = 1'b0;
    assign proc_198_input_sync_blk[14] = 1'b0;
    assign proc_198_output_sync_blk[14] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[14] = dl_detect_out ? proc_dep_vld_vec_198_reg[14] : (proc_198_data_FIFO_blk[14] | proc_198_data_PIPO_blk[14] | proc_198_start_FIFO_blk[14] | proc_198_TLF_FIFO_blk[14] | proc_198_input_sync_blk[14] | proc_198_output_sync_blk[14]);
    assign proc_198_data_FIFO_blk[15] = 1'b0;
    assign proc_198_data_PIPO_blk[15] = 1'b0;
    assign proc_198_start_FIFO_blk[15] = 1'b0;
    assign proc_198_TLF_FIFO_blk[15] = 1'b0;
    assign proc_198_input_sync_blk[15] = 1'b0;
    assign proc_198_output_sync_blk[15] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[15] = dl_detect_out ? proc_dep_vld_vec_198_reg[15] : (proc_198_data_FIFO_blk[15] | proc_198_data_PIPO_blk[15] | proc_198_start_FIFO_blk[15] | proc_198_TLF_FIFO_blk[15] | proc_198_input_sync_blk[15] | proc_198_output_sync_blk[15]);
    assign proc_198_data_FIFO_blk[16] = 1'b0;
    assign proc_198_data_PIPO_blk[16] = 1'b0;
    assign proc_198_start_FIFO_blk[16] = 1'b0;
    assign proc_198_TLF_FIFO_blk[16] = 1'b0;
    assign proc_198_input_sync_blk[16] = 1'b0;
    assign proc_198_output_sync_blk[16] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[16] = dl_detect_out ? proc_dep_vld_vec_198_reg[16] : (proc_198_data_FIFO_blk[16] | proc_198_data_PIPO_blk[16] | proc_198_start_FIFO_blk[16] | proc_198_TLF_FIFO_blk[16] | proc_198_input_sync_blk[16] | proc_198_output_sync_blk[16]);
    assign proc_198_data_FIFO_blk[17] = 1'b0;
    assign proc_198_data_PIPO_blk[17] = 1'b0;
    assign proc_198_start_FIFO_blk[17] = 1'b0;
    assign proc_198_TLF_FIFO_blk[17] = 1'b0;
    assign proc_198_input_sync_blk[17] = 1'b0;
    assign proc_198_output_sync_blk[17] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[17] = dl_detect_out ? proc_dep_vld_vec_198_reg[17] : (proc_198_data_FIFO_blk[17] | proc_198_data_PIPO_blk[17] | proc_198_start_FIFO_blk[17] | proc_198_TLF_FIFO_blk[17] | proc_198_input_sync_blk[17] | proc_198_output_sync_blk[17]);
    assign proc_198_data_FIFO_blk[18] = 1'b0;
    assign proc_198_data_PIPO_blk[18] = 1'b0;
    assign proc_198_start_FIFO_blk[18] = 1'b0;
    assign proc_198_TLF_FIFO_blk[18] = 1'b0;
    assign proc_198_input_sync_blk[18] = 1'b0;
    assign proc_198_output_sync_blk[18] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[18] = dl_detect_out ? proc_dep_vld_vec_198_reg[18] : (proc_198_data_FIFO_blk[18] | proc_198_data_PIPO_blk[18] | proc_198_start_FIFO_blk[18] | proc_198_TLF_FIFO_blk[18] | proc_198_input_sync_blk[18] | proc_198_output_sync_blk[18]);
    assign proc_198_data_FIFO_blk[19] = 1'b0;
    assign proc_198_data_PIPO_blk[19] = 1'b0;
    assign proc_198_start_FIFO_blk[19] = 1'b0;
    assign proc_198_TLF_FIFO_blk[19] = 1'b0;
    assign proc_198_input_sync_blk[19] = 1'b0;
    assign proc_198_output_sync_blk[19] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[19] = dl_detect_out ? proc_dep_vld_vec_198_reg[19] : (proc_198_data_FIFO_blk[19] | proc_198_data_PIPO_blk[19] | proc_198_start_FIFO_blk[19] | proc_198_TLF_FIFO_blk[19] | proc_198_input_sync_blk[19] | proc_198_output_sync_blk[19]);
    assign proc_198_data_FIFO_blk[20] = 1'b0;
    assign proc_198_data_PIPO_blk[20] = 1'b0;
    assign proc_198_start_FIFO_blk[20] = 1'b0;
    assign proc_198_TLF_FIFO_blk[20] = 1'b0;
    assign proc_198_input_sync_blk[20] = 1'b0;
    assign proc_198_output_sync_blk[20] = 1'b0 | (ap_done_reg_37 & grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_198[20] = dl_detect_out ? proc_dep_vld_vec_198_reg[20] : (proc_198_data_FIFO_blk[20] | proc_198_data_PIPO_blk[20] | proc_198_start_FIFO_blk[20] | proc_198_TLF_FIFO_blk[20] | proc_198_input_sync_blk[20] | proc_198_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_198_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_198_reg <= proc_dep_vld_vec_198;
        end
    end
    assign in_chan_dep_vld_vec_198[0] = dep_chan_vld_178_198;
    assign in_chan_dep_data_vec_198[243 : 0] = dep_chan_data_178_198;
    assign token_in_vec_198[0] = token_178_198;
    assign in_chan_dep_vld_vec_198[1] = dep_chan_vld_182_198;
    assign in_chan_dep_data_vec_198[487 : 244] = dep_chan_data_182_198;
    assign token_in_vec_198[1] = token_182_198;
    assign in_chan_dep_vld_vec_198[2] = dep_chan_vld_183_198;
    assign in_chan_dep_data_vec_198[731 : 488] = dep_chan_data_183_198;
    assign token_in_vec_198[2] = token_183_198;
    assign in_chan_dep_vld_vec_198[3] = dep_chan_vld_184_198;
    assign in_chan_dep_data_vec_198[975 : 732] = dep_chan_data_184_198;
    assign token_in_vec_198[3] = token_184_198;
    assign in_chan_dep_vld_vec_198[4] = dep_chan_vld_185_198;
    assign in_chan_dep_data_vec_198[1219 : 976] = dep_chan_data_185_198;
    assign token_in_vec_198[4] = token_185_198;
    assign in_chan_dep_vld_vec_198[5] = dep_chan_vld_186_198;
    assign in_chan_dep_data_vec_198[1463 : 1220] = dep_chan_data_186_198;
    assign token_in_vec_198[5] = token_186_198;
    assign in_chan_dep_vld_vec_198[6] = dep_chan_vld_187_198;
    assign in_chan_dep_data_vec_198[1707 : 1464] = dep_chan_data_187_198;
    assign token_in_vec_198[6] = token_187_198;
    assign in_chan_dep_vld_vec_198[7] = dep_chan_vld_188_198;
    assign in_chan_dep_data_vec_198[1951 : 1708] = dep_chan_data_188_198;
    assign token_in_vec_198[7] = token_188_198;
    assign in_chan_dep_vld_vec_198[8] = dep_chan_vld_189_198;
    assign in_chan_dep_data_vec_198[2195 : 1952] = dep_chan_data_189_198;
    assign token_in_vec_198[8] = token_189_198;
    assign in_chan_dep_vld_vec_198[9] = dep_chan_vld_190_198;
    assign in_chan_dep_data_vec_198[2439 : 2196] = dep_chan_data_190_198;
    assign token_in_vec_198[9] = token_190_198;
    assign in_chan_dep_vld_vec_198[10] = dep_chan_vld_191_198;
    assign in_chan_dep_data_vec_198[2683 : 2440] = dep_chan_data_191_198;
    assign token_in_vec_198[10] = token_191_198;
    assign in_chan_dep_vld_vec_198[11] = dep_chan_vld_192_198;
    assign in_chan_dep_data_vec_198[2927 : 2684] = dep_chan_data_192_198;
    assign token_in_vec_198[11] = token_192_198;
    assign in_chan_dep_vld_vec_198[12] = dep_chan_vld_193_198;
    assign in_chan_dep_data_vec_198[3171 : 2928] = dep_chan_data_193_198;
    assign token_in_vec_198[12] = token_193_198;
    assign in_chan_dep_vld_vec_198[13] = dep_chan_vld_194_198;
    assign in_chan_dep_data_vec_198[3415 : 3172] = dep_chan_data_194_198;
    assign token_in_vec_198[13] = token_194_198;
    assign in_chan_dep_vld_vec_198[14] = dep_chan_vld_195_198;
    assign in_chan_dep_data_vec_198[3659 : 3416] = dep_chan_data_195_198;
    assign token_in_vec_198[14] = token_195_198;
    assign in_chan_dep_vld_vec_198[15] = dep_chan_vld_196_198;
    assign in_chan_dep_data_vec_198[3903 : 3660] = dep_chan_data_196_198;
    assign token_in_vec_198[15] = token_196_198;
    assign in_chan_dep_vld_vec_198[16] = dep_chan_vld_197_198;
    assign in_chan_dep_data_vec_198[4147 : 3904] = dep_chan_data_197_198;
    assign token_in_vec_198[16] = token_197_198;
    assign in_chan_dep_vld_vec_198[17] = dep_chan_vld_199_198;
    assign in_chan_dep_data_vec_198[4391 : 4148] = dep_chan_data_199_198;
    assign token_in_vec_198[17] = token_199_198;
    assign in_chan_dep_vld_vec_198[18] = dep_chan_vld_200_198;
    assign in_chan_dep_data_vec_198[4635 : 4392] = dep_chan_data_200_198;
    assign token_in_vec_198[18] = token_200_198;
    assign in_chan_dep_vld_vec_198[19] = dep_chan_vld_201_198;
    assign in_chan_dep_data_vec_198[4879 : 4636] = dep_chan_data_201_198;
    assign token_in_vec_198[19] = token_201_198;
    assign in_chan_dep_vld_vec_198[20] = dep_chan_vld_243_198;
    assign in_chan_dep_data_vec_198[5123 : 4880] = dep_chan_data_243_198;
    assign token_in_vec_198[20] = token_243_198;
    assign dep_chan_vld_198_178 = out_chan_dep_vld_vec_198[0];
    assign dep_chan_data_198_178 = out_chan_dep_data_198;
    assign token_198_178 = token_out_vec_198[0];
    assign dep_chan_vld_198_182 = out_chan_dep_vld_vec_198[1];
    assign dep_chan_data_198_182 = out_chan_dep_data_198;
    assign token_198_182 = token_out_vec_198[1];
    assign dep_chan_vld_198_183 = out_chan_dep_vld_vec_198[2];
    assign dep_chan_data_198_183 = out_chan_dep_data_198;
    assign token_198_183 = token_out_vec_198[2];
    assign dep_chan_vld_198_184 = out_chan_dep_vld_vec_198[3];
    assign dep_chan_data_198_184 = out_chan_dep_data_198;
    assign token_198_184 = token_out_vec_198[3];
    assign dep_chan_vld_198_185 = out_chan_dep_vld_vec_198[4];
    assign dep_chan_data_198_185 = out_chan_dep_data_198;
    assign token_198_185 = token_out_vec_198[4];
    assign dep_chan_vld_198_186 = out_chan_dep_vld_vec_198[5];
    assign dep_chan_data_198_186 = out_chan_dep_data_198;
    assign token_198_186 = token_out_vec_198[5];
    assign dep_chan_vld_198_187 = out_chan_dep_vld_vec_198[6];
    assign dep_chan_data_198_187 = out_chan_dep_data_198;
    assign token_198_187 = token_out_vec_198[6];
    assign dep_chan_vld_198_188 = out_chan_dep_vld_vec_198[7];
    assign dep_chan_data_198_188 = out_chan_dep_data_198;
    assign token_198_188 = token_out_vec_198[7];
    assign dep_chan_vld_198_189 = out_chan_dep_vld_vec_198[8];
    assign dep_chan_data_198_189 = out_chan_dep_data_198;
    assign token_198_189 = token_out_vec_198[8];
    assign dep_chan_vld_198_190 = out_chan_dep_vld_vec_198[9];
    assign dep_chan_data_198_190 = out_chan_dep_data_198;
    assign token_198_190 = token_out_vec_198[9];
    assign dep_chan_vld_198_191 = out_chan_dep_vld_vec_198[10];
    assign dep_chan_data_198_191 = out_chan_dep_data_198;
    assign token_198_191 = token_out_vec_198[10];
    assign dep_chan_vld_198_192 = out_chan_dep_vld_vec_198[11];
    assign dep_chan_data_198_192 = out_chan_dep_data_198;
    assign token_198_192 = token_out_vec_198[11];
    assign dep_chan_vld_198_193 = out_chan_dep_vld_vec_198[12];
    assign dep_chan_data_198_193 = out_chan_dep_data_198;
    assign token_198_193 = token_out_vec_198[12];
    assign dep_chan_vld_198_194 = out_chan_dep_vld_vec_198[13];
    assign dep_chan_data_198_194 = out_chan_dep_data_198;
    assign token_198_194 = token_out_vec_198[13];
    assign dep_chan_vld_198_195 = out_chan_dep_vld_vec_198[14];
    assign dep_chan_data_198_195 = out_chan_dep_data_198;
    assign token_198_195 = token_out_vec_198[14];
    assign dep_chan_vld_198_196 = out_chan_dep_vld_vec_198[15];
    assign dep_chan_data_198_196 = out_chan_dep_data_198;
    assign token_198_196 = token_out_vec_198[15];
    assign dep_chan_vld_198_197 = out_chan_dep_vld_vec_198[16];
    assign dep_chan_data_198_197 = out_chan_dep_data_198;
    assign token_198_197 = token_out_vec_198[16];
    assign dep_chan_vld_198_199 = out_chan_dep_vld_vec_198[17];
    assign dep_chan_data_198_199 = out_chan_dep_data_198;
    assign token_198_199 = token_out_vec_198[17];
    assign dep_chan_vld_198_200 = out_chan_dep_vld_vec_198[18];
    assign dep_chan_data_198_200 = out_chan_dep_data_198;
    assign token_198_200 = token_out_vec_198[18];
    assign dep_chan_vld_198_201 = out_chan_dep_vld_vec_198[19];
    assign dep_chan_data_198_201 = out_chan_dep_data_198;
    assign token_198_201 = token_out_vec_198[19];
    assign dep_chan_vld_198_243 = out_chan_dep_vld_vec_198[20];
    assign dep_chan_data_198_243 = out_chan_dep_data_198;
    assign token_198_243 = token_out_vec_198[20];

    // Process: grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0
    top_hls_deadlock_detect_unit #(244, 199, 21, 21) top_hls_deadlock_detect_unit_199 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_199),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_199),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_199),
        .token_in_vec(token_in_vec_199),
        .dl_detect_in(dl_detect_out),
        .origin(origin[199]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_199),
        .out_chan_dep_data(out_chan_dep_data_199),
        .token_out_vec(token_out_vec_199),
        .dl_detect_out(dl_in_vec[199]));

    assign proc_199_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.fifo_C_PE_4_5_x1130_blk_n);
    assign proc_199_data_PIPO_blk[0] = 1'b0;
    assign proc_199_start_FIFO_blk[0] = 1'b0;
    assign proc_199_TLF_FIFO_blk[0] = 1'b0;
    assign proc_199_input_sync_blk[0] = 1'b0;
    assign proc_199_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_199[0] = dl_detect_out ? proc_dep_vld_vec_199_reg[0] : (proc_199_data_FIFO_blk[0] | proc_199_data_PIPO_blk[0] | proc_199_start_FIFO_blk[0] | proc_199_TLF_FIFO_blk[0] | proc_199_input_sync_blk[0] | proc_199_output_sync_blk[0]);
    assign proc_199_data_FIFO_blk[1] = 1'b0;
    assign proc_199_data_PIPO_blk[1] = 1'b0;
    assign proc_199_start_FIFO_blk[1] = 1'b0;
    assign proc_199_TLF_FIFO_blk[1] = 1'b0;
    assign proc_199_input_sync_blk[1] = 1'b0;
    assign proc_199_output_sync_blk[1] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[1] = dl_detect_out ? proc_dep_vld_vec_199_reg[1] : (proc_199_data_FIFO_blk[1] | proc_199_data_PIPO_blk[1] | proc_199_start_FIFO_blk[1] | proc_199_TLF_FIFO_blk[1] | proc_199_input_sync_blk[1] | proc_199_output_sync_blk[1]);
    assign proc_199_data_FIFO_blk[2] = 1'b0;
    assign proc_199_data_PIPO_blk[2] = 1'b0;
    assign proc_199_start_FIFO_blk[2] = 1'b0;
    assign proc_199_TLF_FIFO_blk[2] = 1'b0;
    assign proc_199_input_sync_blk[2] = 1'b0;
    assign proc_199_output_sync_blk[2] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[2] = dl_detect_out ? proc_dep_vld_vec_199_reg[2] : (proc_199_data_FIFO_blk[2] | proc_199_data_PIPO_blk[2] | proc_199_start_FIFO_blk[2] | proc_199_TLF_FIFO_blk[2] | proc_199_input_sync_blk[2] | proc_199_output_sync_blk[2]);
    assign proc_199_data_FIFO_blk[3] = 1'b0;
    assign proc_199_data_PIPO_blk[3] = 1'b0;
    assign proc_199_start_FIFO_blk[3] = 1'b0;
    assign proc_199_TLF_FIFO_blk[3] = 1'b0;
    assign proc_199_input_sync_blk[3] = 1'b0;
    assign proc_199_output_sync_blk[3] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[3] = dl_detect_out ? proc_dep_vld_vec_199_reg[3] : (proc_199_data_FIFO_blk[3] | proc_199_data_PIPO_blk[3] | proc_199_start_FIFO_blk[3] | proc_199_TLF_FIFO_blk[3] | proc_199_input_sync_blk[3] | proc_199_output_sync_blk[3]);
    assign proc_199_data_FIFO_blk[4] = 1'b0;
    assign proc_199_data_PIPO_blk[4] = 1'b0;
    assign proc_199_start_FIFO_blk[4] = 1'b0;
    assign proc_199_TLF_FIFO_blk[4] = 1'b0;
    assign proc_199_input_sync_blk[4] = 1'b0;
    assign proc_199_output_sync_blk[4] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[4] = dl_detect_out ? proc_dep_vld_vec_199_reg[4] : (proc_199_data_FIFO_blk[4] | proc_199_data_PIPO_blk[4] | proc_199_start_FIFO_blk[4] | proc_199_TLF_FIFO_blk[4] | proc_199_input_sync_blk[4] | proc_199_output_sync_blk[4]);
    assign proc_199_data_FIFO_blk[5] = 1'b0;
    assign proc_199_data_PIPO_blk[5] = 1'b0;
    assign proc_199_start_FIFO_blk[5] = 1'b0;
    assign proc_199_TLF_FIFO_blk[5] = 1'b0;
    assign proc_199_input_sync_blk[5] = 1'b0;
    assign proc_199_output_sync_blk[5] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[5] = dl_detect_out ? proc_dep_vld_vec_199_reg[5] : (proc_199_data_FIFO_blk[5] | proc_199_data_PIPO_blk[5] | proc_199_start_FIFO_blk[5] | proc_199_TLF_FIFO_blk[5] | proc_199_input_sync_blk[5] | proc_199_output_sync_blk[5]);
    assign proc_199_data_FIFO_blk[6] = 1'b0;
    assign proc_199_data_PIPO_blk[6] = 1'b0;
    assign proc_199_start_FIFO_blk[6] = 1'b0;
    assign proc_199_TLF_FIFO_blk[6] = 1'b0;
    assign proc_199_input_sync_blk[6] = 1'b0;
    assign proc_199_output_sync_blk[6] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[6] = dl_detect_out ? proc_dep_vld_vec_199_reg[6] : (proc_199_data_FIFO_blk[6] | proc_199_data_PIPO_blk[6] | proc_199_start_FIFO_blk[6] | proc_199_TLF_FIFO_blk[6] | proc_199_input_sync_blk[6] | proc_199_output_sync_blk[6]);
    assign proc_199_data_FIFO_blk[7] = 1'b0;
    assign proc_199_data_PIPO_blk[7] = 1'b0;
    assign proc_199_start_FIFO_blk[7] = 1'b0;
    assign proc_199_TLF_FIFO_blk[7] = 1'b0;
    assign proc_199_input_sync_blk[7] = 1'b0;
    assign proc_199_output_sync_blk[7] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[7] = dl_detect_out ? proc_dep_vld_vec_199_reg[7] : (proc_199_data_FIFO_blk[7] | proc_199_data_PIPO_blk[7] | proc_199_start_FIFO_blk[7] | proc_199_TLF_FIFO_blk[7] | proc_199_input_sync_blk[7] | proc_199_output_sync_blk[7]);
    assign proc_199_data_FIFO_blk[8] = 1'b0;
    assign proc_199_data_PIPO_blk[8] = 1'b0;
    assign proc_199_start_FIFO_blk[8] = 1'b0;
    assign proc_199_TLF_FIFO_blk[8] = 1'b0;
    assign proc_199_input_sync_blk[8] = 1'b0;
    assign proc_199_output_sync_blk[8] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[8] = dl_detect_out ? proc_dep_vld_vec_199_reg[8] : (proc_199_data_FIFO_blk[8] | proc_199_data_PIPO_blk[8] | proc_199_start_FIFO_blk[8] | proc_199_TLF_FIFO_blk[8] | proc_199_input_sync_blk[8] | proc_199_output_sync_blk[8]);
    assign proc_199_data_FIFO_blk[9] = 1'b0;
    assign proc_199_data_PIPO_blk[9] = 1'b0;
    assign proc_199_start_FIFO_blk[9] = 1'b0;
    assign proc_199_TLF_FIFO_blk[9] = 1'b0;
    assign proc_199_input_sync_blk[9] = 1'b0;
    assign proc_199_output_sync_blk[9] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[9] = dl_detect_out ? proc_dep_vld_vec_199_reg[9] : (proc_199_data_FIFO_blk[9] | proc_199_data_PIPO_blk[9] | proc_199_start_FIFO_blk[9] | proc_199_TLF_FIFO_blk[9] | proc_199_input_sync_blk[9] | proc_199_output_sync_blk[9]);
    assign proc_199_data_FIFO_blk[10] = 1'b0;
    assign proc_199_data_PIPO_blk[10] = 1'b0;
    assign proc_199_start_FIFO_blk[10] = 1'b0;
    assign proc_199_TLF_FIFO_blk[10] = 1'b0;
    assign proc_199_input_sync_blk[10] = 1'b0;
    assign proc_199_output_sync_blk[10] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[10] = dl_detect_out ? proc_dep_vld_vec_199_reg[10] : (proc_199_data_FIFO_blk[10] | proc_199_data_PIPO_blk[10] | proc_199_start_FIFO_blk[10] | proc_199_TLF_FIFO_blk[10] | proc_199_input_sync_blk[10] | proc_199_output_sync_blk[10]);
    assign proc_199_data_FIFO_blk[11] = 1'b0;
    assign proc_199_data_PIPO_blk[11] = 1'b0;
    assign proc_199_start_FIFO_blk[11] = 1'b0;
    assign proc_199_TLF_FIFO_blk[11] = 1'b0;
    assign proc_199_input_sync_blk[11] = 1'b0;
    assign proc_199_output_sync_blk[11] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[11] = dl_detect_out ? proc_dep_vld_vec_199_reg[11] : (proc_199_data_FIFO_blk[11] | proc_199_data_PIPO_blk[11] | proc_199_start_FIFO_blk[11] | proc_199_TLF_FIFO_blk[11] | proc_199_input_sync_blk[11] | proc_199_output_sync_blk[11]);
    assign proc_199_data_FIFO_blk[12] = 1'b0;
    assign proc_199_data_PIPO_blk[12] = 1'b0;
    assign proc_199_start_FIFO_blk[12] = 1'b0;
    assign proc_199_TLF_FIFO_blk[12] = 1'b0;
    assign proc_199_input_sync_blk[12] = 1'b0;
    assign proc_199_output_sync_blk[12] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[12] = dl_detect_out ? proc_dep_vld_vec_199_reg[12] : (proc_199_data_FIFO_blk[12] | proc_199_data_PIPO_blk[12] | proc_199_start_FIFO_blk[12] | proc_199_TLF_FIFO_blk[12] | proc_199_input_sync_blk[12] | proc_199_output_sync_blk[12]);
    assign proc_199_data_FIFO_blk[13] = 1'b0;
    assign proc_199_data_PIPO_blk[13] = 1'b0;
    assign proc_199_start_FIFO_blk[13] = 1'b0;
    assign proc_199_TLF_FIFO_blk[13] = 1'b0;
    assign proc_199_input_sync_blk[13] = 1'b0;
    assign proc_199_output_sync_blk[13] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[13] = dl_detect_out ? proc_dep_vld_vec_199_reg[13] : (proc_199_data_FIFO_blk[13] | proc_199_data_PIPO_blk[13] | proc_199_start_FIFO_blk[13] | proc_199_TLF_FIFO_blk[13] | proc_199_input_sync_blk[13] | proc_199_output_sync_blk[13]);
    assign proc_199_data_FIFO_blk[14] = 1'b0;
    assign proc_199_data_PIPO_blk[14] = 1'b0;
    assign proc_199_start_FIFO_blk[14] = 1'b0;
    assign proc_199_TLF_FIFO_blk[14] = 1'b0;
    assign proc_199_input_sync_blk[14] = 1'b0;
    assign proc_199_output_sync_blk[14] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[14] = dl_detect_out ? proc_dep_vld_vec_199_reg[14] : (proc_199_data_FIFO_blk[14] | proc_199_data_PIPO_blk[14] | proc_199_start_FIFO_blk[14] | proc_199_TLF_FIFO_blk[14] | proc_199_input_sync_blk[14] | proc_199_output_sync_blk[14]);
    assign proc_199_data_FIFO_blk[15] = 1'b0;
    assign proc_199_data_PIPO_blk[15] = 1'b0;
    assign proc_199_start_FIFO_blk[15] = 1'b0;
    assign proc_199_TLF_FIFO_blk[15] = 1'b0;
    assign proc_199_input_sync_blk[15] = 1'b0;
    assign proc_199_output_sync_blk[15] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[15] = dl_detect_out ? proc_dep_vld_vec_199_reg[15] : (proc_199_data_FIFO_blk[15] | proc_199_data_PIPO_blk[15] | proc_199_start_FIFO_blk[15] | proc_199_TLF_FIFO_blk[15] | proc_199_input_sync_blk[15] | proc_199_output_sync_blk[15]);
    assign proc_199_data_FIFO_blk[16] = 1'b0;
    assign proc_199_data_PIPO_blk[16] = 1'b0;
    assign proc_199_start_FIFO_blk[16] = 1'b0;
    assign proc_199_TLF_FIFO_blk[16] = 1'b0;
    assign proc_199_input_sync_blk[16] = 1'b0;
    assign proc_199_output_sync_blk[16] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[16] = dl_detect_out ? proc_dep_vld_vec_199_reg[16] : (proc_199_data_FIFO_blk[16] | proc_199_data_PIPO_blk[16] | proc_199_start_FIFO_blk[16] | proc_199_TLF_FIFO_blk[16] | proc_199_input_sync_blk[16] | proc_199_output_sync_blk[16]);
    assign proc_199_data_FIFO_blk[17] = 1'b0;
    assign proc_199_data_PIPO_blk[17] = 1'b0;
    assign proc_199_start_FIFO_blk[17] = 1'b0;
    assign proc_199_TLF_FIFO_blk[17] = 1'b0;
    assign proc_199_input_sync_blk[17] = 1'b0;
    assign proc_199_output_sync_blk[17] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[17] = dl_detect_out ? proc_dep_vld_vec_199_reg[17] : (proc_199_data_FIFO_blk[17] | proc_199_data_PIPO_blk[17] | proc_199_start_FIFO_blk[17] | proc_199_TLF_FIFO_blk[17] | proc_199_input_sync_blk[17] | proc_199_output_sync_blk[17]);
    assign proc_199_data_FIFO_blk[18] = 1'b0;
    assign proc_199_data_PIPO_blk[18] = 1'b0;
    assign proc_199_start_FIFO_blk[18] = 1'b0;
    assign proc_199_TLF_FIFO_blk[18] = 1'b0;
    assign proc_199_input_sync_blk[18] = 1'b0;
    assign proc_199_output_sync_blk[18] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[18] = dl_detect_out ? proc_dep_vld_vec_199_reg[18] : (proc_199_data_FIFO_blk[18] | proc_199_data_PIPO_blk[18] | proc_199_start_FIFO_blk[18] | proc_199_TLF_FIFO_blk[18] | proc_199_input_sync_blk[18] | proc_199_output_sync_blk[18]);
    assign proc_199_data_FIFO_blk[19] = 1'b0;
    assign proc_199_data_PIPO_blk[19] = 1'b0;
    assign proc_199_start_FIFO_blk[19] = 1'b0;
    assign proc_199_TLF_FIFO_blk[19] = 1'b0;
    assign proc_199_input_sync_blk[19] = 1'b0;
    assign proc_199_output_sync_blk[19] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[19] = dl_detect_out ? proc_dep_vld_vec_199_reg[19] : (proc_199_data_FIFO_blk[19] | proc_199_data_PIPO_blk[19] | proc_199_start_FIFO_blk[19] | proc_199_TLF_FIFO_blk[19] | proc_199_input_sync_blk[19] | proc_199_output_sync_blk[19]);
    assign proc_199_data_FIFO_blk[20] = 1'b0;
    assign proc_199_data_PIPO_blk[20] = 1'b0;
    assign proc_199_start_FIFO_blk[20] = 1'b0;
    assign proc_199_TLF_FIFO_blk[20] = 1'b0;
    assign proc_199_input_sync_blk[20] = 1'b0;
    assign proc_199_output_sync_blk[20] = 1'b0 | (ap_done_reg_38 & grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_199[20] = dl_detect_out ? proc_dep_vld_vec_199_reg[20] : (proc_199_data_FIFO_blk[20] | proc_199_data_PIPO_blk[20] | proc_199_start_FIFO_blk[20] | proc_199_TLF_FIFO_blk[20] | proc_199_input_sync_blk[20] | proc_199_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_199_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_199_reg <= proc_dep_vld_vec_199;
        end
    end
    assign in_chan_dep_vld_vec_199[0] = dep_chan_vld_179_199;
    assign in_chan_dep_data_vec_199[243 : 0] = dep_chan_data_179_199;
    assign token_in_vec_199[0] = token_179_199;
    assign in_chan_dep_vld_vec_199[1] = dep_chan_vld_182_199;
    assign in_chan_dep_data_vec_199[487 : 244] = dep_chan_data_182_199;
    assign token_in_vec_199[1] = token_182_199;
    assign in_chan_dep_vld_vec_199[2] = dep_chan_vld_183_199;
    assign in_chan_dep_data_vec_199[731 : 488] = dep_chan_data_183_199;
    assign token_in_vec_199[2] = token_183_199;
    assign in_chan_dep_vld_vec_199[3] = dep_chan_vld_184_199;
    assign in_chan_dep_data_vec_199[975 : 732] = dep_chan_data_184_199;
    assign token_in_vec_199[3] = token_184_199;
    assign in_chan_dep_vld_vec_199[4] = dep_chan_vld_185_199;
    assign in_chan_dep_data_vec_199[1219 : 976] = dep_chan_data_185_199;
    assign token_in_vec_199[4] = token_185_199;
    assign in_chan_dep_vld_vec_199[5] = dep_chan_vld_186_199;
    assign in_chan_dep_data_vec_199[1463 : 1220] = dep_chan_data_186_199;
    assign token_in_vec_199[5] = token_186_199;
    assign in_chan_dep_vld_vec_199[6] = dep_chan_vld_187_199;
    assign in_chan_dep_data_vec_199[1707 : 1464] = dep_chan_data_187_199;
    assign token_in_vec_199[6] = token_187_199;
    assign in_chan_dep_vld_vec_199[7] = dep_chan_vld_188_199;
    assign in_chan_dep_data_vec_199[1951 : 1708] = dep_chan_data_188_199;
    assign token_in_vec_199[7] = token_188_199;
    assign in_chan_dep_vld_vec_199[8] = dep_chan_vld_189_199;
    assign in_chan_dep_data_vec_199[2195 : 1952] = dep_chan_data_189_199;
    assign token_in_vec_199[8] = token_189_199;
    assign in_chan_dep_vld_vec_199[9] = dep_chan_vld_190_199;
    assign in_chan_dep_data_vec_199[2439 : 2196] = dep_chan_data_190_199;
    assign token_in_vec_199[9] = token_190_199;
    assign in_chan_dep_vld_vec_199[10] = dep_chan_vld_191_199;
    assign in_chan_dep_data_vec_199[2683 : 2440] = dep_chan_data_191_199;
    assign token_in_vec_199[10] = token_191_199;
    assign in_chan_dep_vld_vec_199[11] = dep_chan_vld_192_199;
    assign in_chan_dep_data_vec_199[2927 : 2684] = dep_chan_data_192_199;
    assign token_in_vec_199[11] = token_192_199;
    assign in_chan_dep_vld_vec_199[12] = dep_chan_vld_193_199;
    assign in_chan_dep_data_vec_199[3171 : 2928] = dep_chan_data_193_199;
    assign token_in_vec_199[12] = token_193_199;
    assign in_chan_dep_vld_vec_199[13] = dep_chan_vld_194_199;
    assign in_chan_dep_data_vec_199[3415 : 3172] = dep_chan_data_194_199;
    assign token_in_vec_199[13] = token_194_199;
    assign in_chan_dep_vld_vec_199[14] = dep_chan_vld_195_199;
    assign in_chan_dep_data_vec_199[3659 : 3416] = dep_chan_data_195_199;
    assign token_in_vec_199[14] = token_195_199;
    assign in_chan_dep_vld_vec_199[15] = dep_chan_vld_196_199;
    assign in_chan_dep_data_vec_199[3903 : 3660] = dep_chan_data_196_199;
    assign token_in_vec_199[15] = token_196_199;
    assign in_chan_dep_vld_vec_199[16] = dep_chan_vld_197_199;
    assign in_chan_dep_data_vec_199[4147 : 3904] = dep_chan_data_197_199;
    assign token_in_vec_199[16] = token_197_199;
    assign in_chan_dep_vld_vec_199[17] = dep_chan_vld_198_199;
    assign in_chan_dep_data_vec_199[4391 : 4148] = dep_chan_data_198_199;
    assign token_in_vec_199[17] = token_198_199;
    assign in_chan_dep_vld_vec_199[18] = dep_chan_vld_200_199;
    assign in_chan_dep_data_vec_199[4635 : 4392] = dep_chan_data_200_199;
    assign token_in_vec_199[18] = token_200_199;
    assign in_chan_dep_vld_vec_199[19] = dep_chan_vld_201_199;
    assign in_chan_dep_data_vec_199[4879 : 4636] = dep_chan_data_201_199;
    assign token_in_vec_199[19] = token_201_199;
    assign in_chan_dep_vld_vec_199[20] = dep_chan_vld_243_199;
    assign in_chan_dep_data_vec_199[5123 : 4880] = dep_chan_data_243_199;
    assign token_in_vec_199[20] = token_243_199;
    assign dep_chan_vld_199_179 = out_chan_dep_vld_vec_199[0];
    assign dep_chan_data_199_179 = out_chan_dep_data_199;
    assign token_199_179 = token_out_vec_199[0];
    assign dep_chan_vld_199_182 = out_chan_dep_vld_vec_199[1];
    assign dep_chan_data_199_182 = out_chan_dep_data_199;
    assign token_199_182 = token_out_vec_199[1];
    assign dep_chan_vld_199_183 = out_chan_dep_vld_vec_199[2];
    assign dep_chan_data_199_183 = out_chan_dep_data_199;
    assign token_199_183 = token_out_vec_199[2];
    assign dep_chan_vld_199_184 = out_chan_dep_vld_vec_199[3];
    assign dep_chan_data_199_184 = out_chan_dep_data_199;
    assign token_199_184 = token_out_vec_199[3];
    assign dep_chan_vld_199_185 = out_chan_dep_vld_vec_199[4];
    assign dep_chan_data_199_185 = out_chan_dep_data_199;
    assign token_199_185 = token_out_vec_199[4];
    assign dep_chan_vld_199_186 = out_chan_dep_vld_vec_199[5];
    assign dep_chan_data_199_186 = out_chan_dep_data_199;
    assign token_199_186 = token_out_vec_199[5];
    assign dep_chan_vld_199_187 = out_chan_dep_vld_vec_199[6];
    assign dep_chan_data_199_187 = out_chan_dep_data_199;
    assign token_199_187 = token_out_vec_199[6];
    assign dep_chan_vld_199_188 = out_chan_dep_vld_vec_199[7];
    assign dep_chan_data_199_188 = out_chan_dep_data_199;
    assign token_199_188 = token_out_vec_199[7];
    assign dep_chan_vld_199_189 = out_chan_dep_vld_vec_199[8];
    assign dep_chan_data_199_189 = out_chan_dep_data_199;
    assign token_199_189 = token_out_vec_199[8];
    assign dep_chan_vld_199_190 = out_chan_dep_vld_vec_199[9];
    assign dep_chan_data_199_190 = out_chan_dep_data_199;
    assign token_199_190 = token_out_vec_199[9];
    assign dep_chan_vld_199_191 = out_chan_dep_vld_vec_199[10];
    assign dep_chan_data_199_191 = out_chan_dep_data_199;
    assign token_199_191 = token_out_vec_199[10];
    assign dep_chan_vld_199_192 = out_chan_dep_vld_vec_199[11];
    assign dep_chan_data_199_192 = out_chan_dep_data_199;
    assign token_199_192 = token_out_vec_199[11];
    assign dep_chan_vld_199_193 = out_chan_dep_vld_vec_199[12];
    assign dep_chan_data_199_193 = out_chan_dep_data_199;
    assign token_199_193 = token_out_vec_199[12];
    assign dep_chan_vld_199_194 = out_chan_dep_vld_vec_199[13];
    assign dep_chan_data_199_194 = out_chan_dep_data_199;
    assign token_199_194 = token_out_vec_199[13];
    assign dep_chan_vld_199_195 = out_chan_dep_vld_vec_199[14];
    assign dep_chan_data_199_195 = out_chan_dep_data_199;
    assign token_199_195 = token_out_vec_199[14];
    assign dep_chan_vld_199_196 = out_chan_dep_vld_vec_199[15];
    assign dep_chan_data_199_196 = out_chan_dep_data_199;
    assign token_199_196 = token_out_vec_199[15];
    assign dep_chan_vld_199_197 = out_chan_dep_vld_vec_199[16];
    assign dep_chan_data_199_197 = out_chan_dep_data_199;
    assign token_199_197 = token_out_vec_199[16];
    assign dep_chan_vld_199_198 = out_chan_dep_vld_vec_199[17];
    assign dep_chan_data_199_198 = out_chan_dep_data_199;
    assign token_199_198 = token_out_vec_199[17];
    assign dep_chan_vld_199_200 = out_chan_dep_vld_vec_199[18];
    assign dep_chan_data_199_200 = out_chan_dep_data_199;
    assign token_199_200 = token_out_vec_199[18];
    assign dep_chan_vld_199_201 = out_chan_dep_vld_vec_199[19];
    assign dep_chan_data_199_201 = out_chan_dep_data_199;
    assign token_199_201 = token_out_vec_199[19];
    assign dep_chan_vld_199_243 = out_chan_dep_vld_vec_199[20];
    assign dep_chan_data_199_243 = out_chan_dep_data_199;
    assign token_199_243 = token_out_vec_199[20];

    // Process: grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0
    top_hls_deadlock_detect_unit #(244, 200, 21, 21) top_hls_deadlock_detect_unit_200 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_200),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_200),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_200),
        .token_in_vec(token_in_vec_200),
        .dl_detect_in(dl_detect_out),
        .origin(origin[200]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_200),
        .out_chan_dep_data(out_chan_dep_data_200),
        .token_out_vec(token_out_vec_200),
        .dl_detect_out(dl_in_vec[200]));

    assign proc_200_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.fifo_C_PE_4_6_x1135_blk_n);
    assign proc_200_data_PIPO_blk[0] = 1'b0;
    assign proc_200_start_FIFO_blk[0] = 1'b0;
    assign proc_200_TLF_FIFO_blk[0] = 1'b0;
    assign proc_200_input_sync_blk[0] = 1'b0;
    assign proc_200_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_200[0] = dl_detect_out ? proc_dep_vld_vec_200_reg[0] : (proc_200_data_FIFO_blk[0] | proc_200_data_PIPO_blk[0] | proc_200_start_FIFO_blk[0] | proc_200_TLF_FIFO_blk[0] | proc_200_input_sync_blk[0] | proc_200_output_sync_blk[0]);
    assign proc_200_data_FIFO_blk[1] = 1'b0;
    assign proc_200_data_PIPO_blk[1] = 1'b0;
    assign proc_200_start_FIFO_blk[1] = 1'b0;
    assign proc_200_TLF_FIFO_blk[1] = 1'b0;
    assign proc_200_input_sync_blk[1] = 1'b0;
    assign proc_200_output_sync_blk[1] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[1] = dl_detect_out ? proc_dep_vld_vec_200_reg[1] : (proc_200_data_FIFO_blk[1] | proc_200_data_PIPO_blk[1] | proc_200_start_FIFO_blk[1] | proc_200_TLF_FIFO_blk[1] | proc_200_input_sync_blk[1] | proc_200_output_sync_blk[1]);
    assign proc_200_data_FIFO_blk[2] = 1'b0;
    assign proc_200_data_PIPO_blk[2] = 1'b0;
    assign proc_200_start_FIFO_blk[2] = 1'b0;
    assign proc_200_TLF_FIFO_blk[2] = 1'b0;
    assign proc_200_input_sync_blk[2] = 1'b0;
    assign proc_200_output_sync_blk[2] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[2] = dl_detect_out ? proc_dep_vld_vec_200_reg[2] : (proc_200_data_FIFO_blk[2] | proc_200_data_PIPO_blk[2] | proc_200_start_FIFO_blk[2] | proc_200_TLF_FIFO_blk[2] | proc_200_input_sync_blk[2] | proc_200_output_sync_blk[2]);
    assign proc_200_data_FIFO_blk[3] = 1'b0;
    assign proc_200_data_PIPO_blk[3] = 1'b0;
    assign proc_200_start_FIFO_blk[3] = 1'b0;
    assign proc_200_TLF_FIFO_blk[3] = 1'b0;
    assign proc_200_input_sync_blk[3] = 1'b0;
    assign proc_200_output_sync_blk[3] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[3] = dl_detect_out ? proc_dep_vld_vec_200_reg[3] : (proc_200_data_FIFO_blk[3] | proc_200_data_PIPO_blk[3] | proc_200_start_FIFO_blk[3] | proc_200_TLF_FIFO_blk[3] | proc_200_input_sync_blk[3] | proc_200_output_sync_blk[3]);
    assign proc_200_data_FIFO_blk[4] = 1'b0;
    assign proc_200_data_PIPO_blk[4] = 1'b0;
    assign proc_200_start_FIFO_blk[4] = 1'b0;
    assign proc_200_TLF_FIFO_blk[4] = 1'b0;
    assign proc_200_input_sync_blk[4] = 1'b0;
    assign proc_200_output_sync_blk[4] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[4] = dl_detect_out ? proc_dep_vld_vec_200_reg[4] : (proc_200_data_FIFO_blk[4] | proc_200_data_PIPO_blk[4] | proc_200_start_FIFO_blk[4] | proc_200_TLF_FIFO_blk[4] | proc_200_input_sync_blk[4] | proc_200_output_sync_blk[4]);
    assign proc_200_data_FIFO_blk[5] = 1'b0;
    assign proc_200_data_PIPO_blk[5] = 1'b0;
    assign proc_200_start_FIFO_blk[5] = 1'b0;
    assign proc_200_TLF_FIFO_blk[5] = 1'b0;
    assign proc_200_input_sync_blk[5] = 1'b0;
    assign proc_200_output_sync_blk[5] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[5] = dl_detect_out ? proc_dep_vld_vec_200_reg[5] : (proc_200_data_FIFO_blk[5] | proc_200_data_PIPO_blk[5] | proc_200_start_FIFO_blk[5] | proc_200_TLF_FIFO_blk[5] | proc_200_input_sync_blk[5] | proc_200_output_sync_blk[5]);
    assign proc_200_data_FIFO_blk[6] = 1'b0;
    assign proc_200_data_PIPO_blk[6] = 1'b0;
    assign proc_200_start_FIFO_blk[6] = 1'b0;
    assign proc_200_TLF_FIFO_blk[6] = 1'b0;
    assign proc_200_input_sync_blk[6] = 1'b0;
    assign proc_200_output_sync_blk[6] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[6] = dl_detect_out ? proc_dep_vld_vec_200_reg[6] : (proc_200_data_FIFO_blk[6] | proc_200_data_PIPO_blk[6] | proc_200_start_FIFO_blk[6] | proc_200_TLF_FIFO_blk[6] | proc_200_input_sync_blk[6] | proc_200_output_sync_blk[6]);
    assign proc_200_data_FIFO_blk[7] = 1'b0;
    assign proc_200_data_PIPO_blk[7] = 1'b0;
    assign proc_200_start_FIFO_blk[7] = 1'b0;
    assign proc_200_TLF_FIFO_blk[7] = 1'b0;
    assign proc_200_input_sync_blk[7] = 1'b0;
    assign proc_200_output_sync_blk[7] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[7] = dl_detect_out ? proc_dep_vld_vec_200_reg[7] : (proc_200_data_FIFO_blk[7] | proc_200_data_PIPO_blk[7] | proc_200_start_FIFO_blk[7] | proc_200_TLF_FIFO_blk[7] | proc_200_input_sync_blk[7] | proc_200_output_sync_blk[7]);
    assign proc_200_data_FIFO_blk[8] = 1'b0;
    assign proc_200_data_PIPO_blk[8] = 1'b0;
    assign proc_200_start_FIFO_blk[8] = 1'b0;
    assign proc_200_TLF_FIFO_blk[8] = 1'b0;
    assign proc_200_input_sync_blk[8] = 1'b0;
    assign proc_200_output_sync_blk[8] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[8] = dl_detect_out ? proc_dep_vld_vec_200_reg[8] : (proc_200_data_FIFO_blk[8] | proc_200_data_PIPO_blk[8] | proc_200_start_FIFO_blk[8] | proc_200_TLF_FIFO_blk[8] | proc_200_input_sync_blk[8] | proc_200_output_sync_blk[8]);
    assign proc_200_data_FIFO_blk[9] = 1'b0;
    assign proc_200_data_PIPO_blk[9] = 1'b0;
    assign proc_200_start_FIFO_blk[9] = 1'b0;
    assign proc_200_TLF_FIFO_blk[9] = 1'b0;
    assign proc_200_input_sync_blk[9] = 1'b0;
    assign proc_200_output_sync_blk[9] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[9] = dl_detect_out ? proc_dep_vld_vec_200_reg[9] : (proc_200_data_FIFO_blk[9] | proc_200_data_PIPO_blk[9] | proc_200_start_FIFO_blk[9] | proc_200_TLF_FIFO_blk[9] | proc_200_input_sync_blk[9] | proc_200_output_sync_blk[9]);
    assign proc_200_data_FIFO_blk[10] = 1'b0;
    assign proc_200_data_PIPO_blk[10] = 1'b0;
    assign proc_200_start_FIFO_blk[10] = 1'b0;
    assign proc_200_TLF_FIFO_blk[10] = 1'b0;
    assign proc_200_input_sync_blk[10] = 1'b0;
    assign proc_200_output_sync_blk[10] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[10] = dl_detect_out ? proc_dep_vld_vec_200_reg[10] : (proc_200_data_FIFO_blk[10] | proc_200_data_PIPO_blk[10] | proc_200_start_FIFO_blk[10] | proc_200_TLF_FIFO_blk[10] | proc_200_input_sync_blk[10] | proc_200_output_sync_blk[10]);
    assign proc_200_data_FIFO_blk[11] = 1'b0;
    assign proc_200_data_PIPO_blk[11] = 1'b0;
    assign proc_200_start_FIFO_blk[11] = 1'b0;
    assign proc_200_TLF_FIFO_blk[11] = 1'b0;
    assign proc_200_input_sync_blk[11] = 1'b0;
    assign proc_200_output_sync_blk[11] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[11] = dl_detect_out ? proc_dep_vld_vec_200_reg[11] : (proc_200_data_FIFO_blk[11] | proc_200_data_PIPO_blk[11] | proc_200_start_FIFO_blk[11] | proc_200_TLF_FIFO_blk[11] | proc_200_input_sync_blk[11] | proc_200_output_sync_blk[11]);
    assign proc_200_data_FIFO_blk[12] = 1'b0;
    assign proc_200_data_PIPO_blk[12] = 1'b0;
    assign proc_200_start_FIFO_blk[12] = 1'b0;
    assign proc_200_TLF_FIFO_blk[12] = 1'b0;
    assign proc_200_input_sync_blk[12] = 1'b0;
    assign proc_200_output_sync_blk[12] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[12] = dl_detect_out ? proc_dep_vld_vec_200_reg[12] : (proc_200_data_FIFO_blk[12] | proc_200_data_PIPO_blk[12] | proc_200_start_FIFO_blk[12] | proc_200_TLF_FIFO_blk[12] | proc_200_input_sync_blk[12] | proc_200_output_sync_blk[12]);
    assign proc_200_data_FIFO_blk[13] = 1'b0;
    assign proc_200_data_PIPO_blk[13] = 1'b0;
    assign proc_200_start_FIFO_blk[13] = 1'b0;
    assign proc_200_TLF_FIFO_blk[13] = 1'b0;
    assign proc_200_input_sync_blk[13] = 1'b0;
    assign proc_200_output_sync_blk[13] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[13] = dl_detect_out ? proc_dep_vld_vec_200_reg[13] : (proc_200_data_FIFO_blk[13] | proc_200_data_PIPO_blk[13] | proc_200_start_FIFO_blk[13] | proc_200_TLF_FIFO_blk[13] | proc_200_input_sync_blk[13] | proc_200_output_sync_blk[13]);
    assign proc_200_data_FIFO_blk[14] = 1'b0;
    assign proc_200_data_PIPO_blk[14] = 1'b0;
    assign proc_200_start_FIFO_blk[14] = 1'b0;
    assign proc_200_TLF_FIFO_blk[14] = 1'b0;
    assign proc_200_input_sync_blk[14] = 1'b0;
    assign proc_200_output_sync_blk[14] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[14] = dl_detect_out ? proc_dep_vld_vec_200_reg[14] : (proc_200_data_FIFO_blk[14] | proc_200_data_PIPO_blk[14] | proc_200_start_FIFO_blk[14] | proc_200_TLF_FIFO_blk[14] | proc_200_input_sync_blk[14] | proc_200_output_sync_blk[14]);
    assign proc_200_data_FIFO_blk[15] = 1'b0;
    assign proc_200_data_PIPO_blk[15] = 1'b0;
    assign proc_200_start_FIFO_blk[15] = 1'b0;
    assign proc_200_TLF_FIFO_blk[15] = 1'b0;
    assign proc_200_input_sync_blk[15] = 1'b0;
    assign proc_200_output_sync_blk[15] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[15] = dl_detect_out ? proc_dep_vld_vec_200_reg[15] : (proc_200_data_FIFO_blk[15] | proc_200_data_PIPO_blk[15] | proc_200_start_FIFO_blk[15] | proc_200_TLF_FIFO_blk[15] | proc_200_input_sync_blk[15] | proc_200_output_sync_blk[15]);
    assign proc_200_data_FIFO_blk[16] = 1'b0;
    assign proc_200_data_PIPO_blk[16] = 1'b0;
    assign proc_200_start_FIFO_blk[16] = 1'b0;
    assign proc_200_TLF_FIFO_blk[16] = 1'b0;
    assign proc_200_input_sync_blk[16] = 1'b0;
    assign proc_200_output_sync_blk[16] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[16] = dl_detect_out ? proc_dep_vld_vec_200_reg[16] : (proc_200_data_FIFO_blk[16] | proc_200_data_PIPO_blk[16] | proc_200_start_FIFO_blk[16] | proc_200_TLF_FIFO_blk[16] | proc_200_input_sync_blk[16] | proc_200_output_sync_blk[16]);
    assign proc_200_data_FIFO_blk[17] = 1'b0;
    assign proc_200_data_PIPO_blk[17] = 1'b0;
    assign proc_200_start_FIFO_blk[17] = 1'b0;
    assign proc_200_TLF_FIFO_blk[17] = 1'b0;
    assign proc_200_input_sync_blk[17] = 1'b0;
    assign proc_200_output_sync_blk[17] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[17] = dl_detect_out ? proc_dep_vld_vec_200_reg[17] : (proc_200_data_FIFO_blk[17] | proc_200_data_PIPO_blk[17] | proc_200_start_FIFO_blk[17] | proc_200_TLF_FIFO_blk[17] | proc_200_input_sync_blk[17] | proc_200_output_sync_blk[17]);
    assign proc_200_data_FIFO_blk[18] = 1'b0;
    assign proc_200_data_PIPO_blk[18] = 1'b0;
    assign proc_200_start_FIFO_blk[18] = 1'b0;
    assign proc_200_TLF_FIFO_blk[18] = 1'b0;
    assign proc_200_input_sync_blk[18] = 1'b0;
    assign proc_200_output_sync_blk[18] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[18] = dl_detect_out ? proc_dep_vld_vec_200_reg[18] : (proc_200_data_FIFO_blk[18] | proc_200_data_PIPO_blk[18] | proc_200_start_FIFO_blk[18] | proc_200_TLF_FIFO_blk[18] | proc_200_input_sync_blk[18] | proc_200_output_sync_blk[18]);
    assign proc_200_data_FIFO_blk[19] = 1'b0;
    assign proc_200_data_PIPO_blk[19] = 1'b0;
    assign proc_200_start_FIFO_blk[19] = 1'b0;
    assign proc_200_TLF_FIFO_blk[19] = 1'b0;
    assign proc_200_input_sync_blk[19] = 1'b0;
    assign proc_200_output_sync_blk[19] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[19] = dl_detect_out ? proc_dep_vld_vec_200_reg[19] : (proc_200_data_FIFO_blk[19] | proc_200_data_PIPO_blk[19] | proc_200_start_FIFO_blk[19] | proc_200_TLF_FIFO_blk[19] | proc_200_input_sync_blk[19] | proc_200_output_sync_blk[19]);
    assign proc_200_data_FIFO_blk[20] = 1'b0;
    assign proc_200_data_PIPO_blk[20] = 1'b0;
    assign proc_200_start_FIFO_blk[20] = 1'b0;
    assign proc_200_TLF_FIFO_blk[20] = 1'b0;
    assign proc_200_input_sync_blk[20] = 1'b0;
    assign proc_200_output_sync_blk[20] = 1'b0 | (ap_done_reg_39 & grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_200[20] = dl_detect_out ? proc_dep_vld_vec_200_reg[20] : (proc_200_data_FIFO_blk[20] | proc_200_data_PIPO_blk[20] | proc_200_start_FIFO_blk[20] | proc_200_TLF_FIFO_blk[20] | proc_200_input_sync_blk[20] | proc_200_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_200_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_200_reg <= proc_dep_vld_vec_200;
        end
    end
    assign in_chan_dep_vld_vec_200[0] = dep_chan_vld_180_200;
    assign in_chan_dep_data_vec_200[243 : 0] = dep_chan_data_180_200;
    assign token_in_vec_200[0] = token_180_200;
    assign in_chan_dep_vld_vec_200[1] = dep_chan_vld_182_200;
    assign in_chan_dep_data_vec_200[487 : 244] = dep_chan_data_182_200;
    assign token_in_vec_200[1] = token_182_200;
    assign in_chan_dep_vld_vec_200[2] = dep_chan_vld_183_200;
    assign in_chan_dep_data_vec_200[731 : 488] = dep_chan_data_183_200;
    assign token_in_vec_200[2] = token_183_200;
    assign in_chan_dep_vld_vec_200[3] = dep_chan_vld_184_200;
    assign in_chan_dep_data_vec_200[975 : 732] = dep_chan_data_184_200;
    assign token_in_vec_200[3] = token_184_200;
    assign in_chan_dep_vld_vec_200[4] = dep_chan_vld_185_200;
    assign in_chan_dep_data_vec_200[1219 : 976] = dep_chan_data_185_200;
    assign token_in_vec_200[4] = token_185_200;
    assign in_chan_dep_vld_vec_200[5] = dep_chan_vld_186_200;
    assign in_chan_dep_data_vec_200[1463 : 1220] = dep_chan_data_186_200;
    assign token_in_vec_200[5] = token_186_200;
    assign in_chan_dep_vld_vec_200[6] = dep_chan_vld_187_200;
    assign in_chan_dep_data_vec_200[1707 : 1464] = dep_chan_data_187_200;
    assign token_in_vec_200[6] = token_187_200;
    assign in_chan_dep_vld_vec_200[7] = dep_chan_vld_188_200;
    assign in_chan_dep_data_vec_200[1951 : 1708] = dep_chan_data_188_200;
    assign token_in_vec_200[7] = token_188_200;
    assign in_chan_dep_vld_vec_200[8] = dep_chan_vld_189_200;
    assign in_chan_dep_data_vec_200[2195 : 1952] = dep_chan_data_189_200;
    assign token_in_vec_200[8] = token_189_200;
    assign in_chan_dep_vld_vec_200[9] = dep_chan_vld_190_200;
    assign in_chan_dep_data_vec_200[2439 : 2196] = dep_chan_data_190_200;
    assign token_in_vec_200[9] = token_190_200;
    assign in_chan_dep_vld_vec_200[10] = dep_chan_vld_191_200;
    assign in_chan_dep_data_vec_200[2683 : 2440] = dep_chan_data_191_200;
    assign token_in_vec_200[10] = token_191_200;
    assign in_chan_dep_vld_vec_200[11] = dep_chan_vld_192_200;
    assign in_chan_dep_data_vec_200[2927 : 2684] = dep_chan_data_192_200;
    assign token_in_vec_200[11] = token_192_200;
    assign in_chan_dep_vld_vec_200[12] = dep_chan_vld_193_200;
    assign in_chan_dep_data_vec_200[3171 : 2928] = dep_chan_data_193_200;
    assign token_in_vec_200[12] = token_193_200;
    assign in_chan_dep_vld_vec_200[13] = dep_chan_vld_194_200;
    assign in_chan_dep_data_vec_200[3415 : 3172] = dep_chan_data_194_200;
    assign token_in_vec_200[13] = token_194_200;
    assign in_chan_dep_vld_vec_200[14] = dep_chan_vld_195_200;
    assign in_chan_dep_data_vec_200[3659 : 3416] = dep_chan_data_195_200;
    assign token_in_vec_200[14] = token_195_200;
    assign in_chan_dep_vld_vec_200[15] = dep_chan_vld_196_200;
    assign in_chan_dep_data_vec_200[3903 : 3660] = dep_chan_data_196_200;
    assign token_in_vec_200[15] = token_196_200;
    assign in_chan_dep_vld_vec_200[16] = dep_chan_vld_197_200;
    assign in_chan_dep_data_vec_200[4147 : 3904] = dep_chan_data_197_200;
    assign token_in_vec_200[16] = token_197_200;
    assign in_chan_dep_vld_vec_200[17] = dep_chan_vld_198_200;
    assign in_chan_dep_data_vec_200[4391 : 4148] = dep_chan_data_198_200;
    assign token_in_vec_200[17] = token_198_200;
    assign in_chan_dep_vld_vec_200[18] = dep_chan_vld_199_200;
    assign in_chan_dep_data_vec_200[4635 : 4392] = dep_chan_data_199_200;
    assign token_in_vec_200[18] = token_199_200;
    assign in_chan_dep_vld_vec_200[19] = dep_chan_vld_201_200;
    assign in_chan_dep_data_vec_200[4879 : 4636] = dep_chan_data_201_200;
    assign token_in_vec_200[19] = token_201_200;
    assign in_chan_dep_vld_vec_200[20] = dep_chan_vld_243_200;
    assign in_chan_dep_data_vec_200[5123 : 4880] = dep_chan_data_243_200;
    assign token_in_vec_200[20] = token_243_200;
    assign dep_chan_vld_200_180 = out_chan_dep_vld_vec_200[0];
    assign dep_chan_data_200_180 = out_chan_dep_data_200;
    assign token_200_180 = token_out_vec_200[0];
    assign dep_chan_vld_200_182 = out_chan_dep_vld_vec_200[1];
    assign dep_chan_data_200_182 = out_chan_dep_data_200;
    assign token_200_182 = token_out_vec_200[1];
    assign dep_chan_vld_200_183 = out_chan_dep_vld_vec_200[2];
    assign dep_chan_data_200_183 = out_chan_dep_data_200;
    assign token_200_183 = token_out_vec_200[2];
    assign dep_chan_vld_200_184 = out_chan_dep_vld_vec_200[3];
    assign dep_chan_data_200_184 = out_chan_dep_data_200;
    assign token_200_184 = token_out_vec_200[3];
    assign dep_chan_vld_200_185 = out_chan_dep_vld_vec_200[4];
    assign dep_chan_data_200_185 = out_chan_dep_data_200;
    assign token_200_185 = token_out_vec_200[4];
    assign dep_chan_vld_200_186 = out_chan_dep_vld_vec_200[5];
    assign dep_chan_data_200_186 = out_chan_dep_data_200;
    assign token_200_186 = token_out_vec_200[5];
    assign dep_chan_vld_200_187 = out_chan_dep_vld_vec_200[6];
    assign dep_chan_data_200_187 = out_chan_dep_data_200;
    assign token_200_187 = token_out_vec_200[6];
    assign dep_chan_vld_200_188 = out_chan_dep_vld_vec_200[7];
    assign dep_chan_data_200_188 = out_chan_dep_data_200;
    assign token_200_188 = token_out_vec_200[7];
    assign dep_chan_vld_200_189 = out_chan_dep_vld_vec_200[8];
    assign dep_chan_data_200_189 = out_chan_dep_data_200;
    assign token_200_189 = token_out_vec_200[8];
    assign dep_chan_vld_200_190 = out_chan_dep_vld_vec_200[9];
    assign dep_chan_data_200_190 = out_chan_dep_data_200;
    assign token_200_190 = token_out_vec_200[9];
    assign dep_chan_vld_200_191 = out_chan_dep_vld_vec_200[10];
    assign dep_chan_data_200_191 = out_chan_dep_data_200;
    assign token_200_191 = token_out_vec_200[10];
    assign dep_chan_vld_200_192 = out_chan_dep_vld_vec_200[11];
    assign dep_chan_data_200_192 = out_chan_dep_data_200;
    assign token_200_192 = token_out_vec_200[11];
    assign dep_chan_vld_200_193 = out_chan_dep_vld_vec_200[12];
    assign dep_chan_data_200_193 = out_chan_dep_data_200;
    assign token_200_193 = token_out_vec_200[12];
    assign dep_chan_vld_200_194 = out_chan_dep_vld_vec_200[13];
    assign dep_chan_data_200_194 = out_chan_dep_data_200;
    assign token_200_194 = token_out_vec_200[13];
    assign dep_chan_vld_200_195 = out_chan_dep_vld_vec_200[14];
    assign dep_chan_data_200_195 = out_chan_dep_data_200;
    assign token_200_195 = token_out_vec_200[14];
    assign dep_chan_vld_200_196 = out_chan_dep_vld_vec_200[15];
    assign dep_chan_data_200_196 = out_chan_dep_data_200;
    assign token_200_196 = token_out_vec_200[15];
    assign dep_chan_vld_200_197 = out_chan_dep_vld_vec_200[16];
    assign dep_chan_data_200_197 = out_chan_dep_data_200;
    assign token_200_197 = token_out_vec_200[16];
    assign dep_chan_vld_200_198 = out_chan_dep_vld_vec_200[17];
    assign dep_chan_data_200_198 = out_chan_dep_data_200;
    assign token_200_198 = token_out_vec_200[17];
    assign dep_chan_vld_200_199 = out_chan_dep_vld_vec_200[18];
    assign dep_chan_data_200_199 = out_chan_dep_data_200;
    assign token_200_199 = token_out_vec_200[18];
    assign dep_chan_vld_200_201 = out_chan_dep_vld_vec_200[19];
    assign dep_chan_data_200_201 = out_chan_dep_data_200;
    assign token_200_201 = token_out_vec_200[19];
    assign dep_chan_vld_200_243 = out_chan_dep_vld_vec_200[20];
    assign dep_chan_data_200_243 = out_chan_dep_data_200;
    assign token_200_243 = token_out_vec_200[20];

    // Process: grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0
    top_hls_deadlock_detect_unit #(244, 201, 21, 21) top_hls_deadlock_detect_unit_201 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_201),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_201),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_201),
        .token_in_vec(token_in_vec_201),
        .dl_detect_in(dl_detect_out),
        .origin(origin[201]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_201),
        .out_chan_dep_data(out_chan_dep_data_201),
        .token_out_vec(token_out_vec_201),
        .dl_detect_out(dl_in_vec[201]));

    assign proc_201_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.fifo_C_PE_4_7_x1140_blk_n);
    assign proc_201_data_PIPO_blk[0] = 1'b0;
    assign proc_201_start_FIFO_blk[0] = 1'b0;
    assign proc_201_TLF_FIFO_blk[0] = 1'b0;
    assign proc_201_input_sync_blk[0] = 1'b0;
    assign proc_201_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_201[0] = dl_detect_out ? proc_dep_vld_vec_201_reg[0] : (proc_201_data_FIFO_blk[0] | proc_201_data_PIPO_blk[0] | proc_201_start_FIFO_blk[0] | proc_201_TLF_FIFO_blk[0] | proc_201_input_sync_blk[0] | proc_201_output_sync_blk[0]);
    assign proc_201_data_FIFO_blk[1] = 1'b0;
    assign proc_201_data_PIPO_blk[1] = 1'b0;
    assign proc_201_start_FIFO_blk[1] = 1'b0;
    assign proc_201_TLF_FIFO_blk[1] = 1'b0;
    assign proc_201_input_sync_blk[1] = 1'b0;
    assign proc_201_output_sync_blk[1] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[1] = dl_detect_out ? proc_dep_vld_vec_201_reg[1] : (proc_201_data_FIFO_blk[1] | proc_201_data_PIPO_blk[1] | proc_201_start_FIFO_blk[1] | proc_201_TLF_FIFO_blk[1] | proc_201_input_sync_blk[1] | proc_201_output_sync_blk[1]);
    assign proc_201_data_FIFO_blk[2] = 1'b0;
    assign proc_201_data_PIPO_blk[2] = 1'b0;
    assign proc_201_start_FIFO_blk[2] = 1'b0;
    assign proc_201_TLF_FIFO_blk[2] = 1'b0;
    assign proc_201_input_sync_blk[2] = 1'b0;
    assign proc_201_output_sync_blk[2] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[2] = dl_detect_out ? proc_dep_vld_vec_201_reg[2] : (proc_201_data_FIFO_blk[2] | proc_201_data_PIPO_blk[2] | proc_201_start_FIFO_blk[2] | proc_201_TLF_FIFO_blk[2] | proc_201_input_sync_blk[2] | proc_201_output_sync_blk[2]);
    assign proc_201_data_FIFO_blk[3] = 1'b0;
    assign proc_201_data_PIPO_blk[3] = 1'b0;
    assign proc_201_start_FIFO_blk[3] = 1'b0;
    assign proc_201_TLF_FIFO_blk[3] = 1'b0;
    assign proc_201_input_sync_blk[3] = 1'b0;
    assign proc_201_output_sync_blk[3] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[3] = dl_detect_out ? proc_dep_vld_vec_201_reg[3] : (proc_201_data_FIFO_blk[3] | proc_201_data_PIPO_blk[3] | proc_201_start_FIFO_blk[3] | proc_201_TLF_FIFO_blk[3] | proc_201_input_sync_blk[3] | proc_201_output_sync_blk[3]);
    assign proc_201_data_FIFO_blk[4] = 1'b0;
    assign proc_201_data_PIPO_blk[4] = 1'b0;
    assign proc_201_start_FIFO_blk[4] = 1'b0;
    assign proc_201_TLF_FIFO_blk[4] = 1'b0;
    assign proc_201_input_sync_blk[4] = 1'b0;
    assign proc_201_output_sync_blk[4] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[4] = dl_detect_out ? proc_dep_vld_vec_201_reg[4] : (proc_201_data_FIFO_blk[4] | proc_201_data_PIPO_blk[4] | proc_201_start_FIFO_blk[4] | proc_201_TLF_FIFO_blk[4] | proc_201_input_sync_blk[4] | proc_201_output_sync_blk[4]);
    assign proc_201_data_FIFO_blk[5] = 1'b0;
    assign proc_201_data_PIPO_blk[5] = 1'b0;
    assign proc_201_start_FIFO_blk[5] = 1'b0;
    assign proc_201_TLF_FIFO_blk[5] = 1'b0;
    assign proc_201_input_sync_blk[5] = 1'b0;
    assign proc_201_output_sync_blk[5] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[5] = dl_detect_out ? proc_dep_vld_vec_201_reg[5] : (proc_201_data_FIFO_blk[5] | proc_201_data_PIPO_blk[5] | proc_201_start_FIFO_blk[5] | proc_201_TLF_FIFO_blk[5] | proc_201_input_sync_blk[5] | proc_201_output_sync_blk[5]);
    assign proc_201_data_FIFO_blk[6] = 1'b0;
    assign proc_201_data_PIPO_blk[6] = 1'b0;
    assign proc_201_start_FIFO_blk[6] = 1'b0;
    assign proc_201_TLF_FIFO_blk[6] = 1'b0;
    assign proc_201_input_sync_blk[6] = 1'b0;
    assign proc_201_output_sync_blk[6] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[6] = dl_detect_out ? proc_dep_vld_vec_201_reg[6] : (proc_201_data_FIFO_blk[6] | proc_201_data_PIPO_blk[6] | proc_201_start_FIFO_blk[6] | proc_201_TLF_FIFO_blk[6] | proc_201_input_sync_blk[6] | proc_201_output_sync_blk[6]);
    assign proc_201_data_FIFO_blk[7] = 1'b0;
    assign proc_201_data_PIPO_blk[7] = 1'b0;
    assign proc_201_start_FIFO_blk[7] = 1'b0;
    assign proc_201_TLF_FIFO_blk[7] = 1'b0;
    assign proc_201_input_sync_blk[7] = 1'b0;
    assign proc_201_output_sync_blk[7] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[7] = dl_detect_out ? proc_dep_vld_vec_201_reg[7] : (proc_201_data_FIFO_blk[7] | proc_201_data_PIPO_blk[7] | proc_201_start_FIFO_blk[7] | proc_201_TLF_FIFO_blk[7] | proc_201_input_sync_blk[7] | proc_201_output_sync_blk[7]);
    assign proc_201_data_FIFO_blk[8] = 1'b0;
    assign proc_201_data_PIPO_blk[8] = 1'b0;
    assign proc_201_start_FIFO_blk[8] = 1'b0;
    assign proc_201_TLF_FIFO_blk[8] = 1'b0;
    assign proc_201_input_sync_blk[8] = 1'b0;
    assign proc_201_output_sync_blk[8] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[8] = dl_detect_out ? proc_dep_vld_vec_201_reg[8] : (proc_201_data_FIFO_blk[8] | proc_201_data_PIPO_blk[8] | proc_201_start_FIFO_blk[8] | proc_201_TLF_FIFO_blk[8] | proc_201_input_sync_blk[8] | proc_201_output_sync_blk[8]);
    assign proc_201_data_FIFO_blk[9] = 1'b0;
    assign proc_201_data_PIPO_blk[9] = 1'b0;
    assign proc_201_start_FIFO_blk[9] = 1'b0;
    assign proc_201_TLF_FIFO_blk[9] = 1'b0;
    assign proc_201_input_sync_blk[9] = 1'b0;
    assign proc_201_output_sync_blk[9] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[9] = dl_detect_out ? proc_dep_vld_vec_201_reg[9] : (proc_201_data_FIFO_blk[9] | proc_201_data_PIPO_blk[9] | proc_201_start_FIFO_blk[9] | proc_201_TLF_FIFO_blk[9] | proc_201_input_sync_blk[9] | proc_201_output_sync_blk[9]);
    assign proc_201_data_FIFO_blk[10] = 1'b0;
    assign proc_201_data_PIPO_blk[10] = 1'b0;
    assign proc_201_start_FIFO_blk[10] = 1'b0;
    assign proc_201_TLF_FIFO_blk[10] = 1'b0;
    assign proc_201_input_sync_blk[10] = 1'b0;
    assign proc_201_output_sync_blk[10] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[10] = dl_detect_out ? proc_dep_vld_vec_201_reg[10] : (proc_201_data_FIFO_blk[10] | proc_201_data_PIPO_blk[10] | proc_201_start_FIFO_blk[10] | proc_201_TLF_FIFO_blk[10] | proc_201_input_sync_blk[10] | proc_201_output_sync_blk[10]);
    assign proc_201_data_FIFO_blk[11] = 1'b0;
    assign proc_201_data_PIPO_blk[11] = 1'b0;
    assign proc_201_start_FIFO_blk[11] = 1'b0;
    assign proc_201_TLF_FIFO_blk[11] = 1'b0;
    assign proc_201_input_sync_blk[11] = 1'b0;
    assign proc_201_output_sync_blk[11] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[11] = dl_detect_out ? proc_dep_vld_vec_201_reg[11] : (proc_201_data_FIFO_blk[11] | proc_201_data_PIPO_blk[11] | proc_201_start_FIFO_blk[11] | proc_201_TLF_FIFO_blk[11] | proc_201_input_sync_blk[11] | proc_201_output_sync_blk[11]);
    assign proc_201_data_FIFO_blk[12] = 1'b0;
    assign proc_201_data_PIPO_blk[12] = 1'b0;
    assign proc_201_start_FIFO_blk[12] = 1'b0;
    assign proc_201_TLF_FIFO_blk[12] = 1'b0;
    assign proc_201_input_sync_blk[12] = 1'b0;
    assign proc_201_output_sync_blk[12] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[12] = dl_detect_out ? proc_dep_vld_vec_201_reg[12] : (proc_201_data_FIFO_blk[12] | proc_201_data_PIPO_blk[12] | proc_201_start_FIFO_blk[12] | proc_201_TLF_FIFO_blk[12] | proc_201_input_sync_blk[12] | proc_201_output_sync_blk[12]);
    assign proc_201_data_FIFO_blk[13] = 1'b0;
    assign proc_201_data_PIPO_blk[13] = 1'b0;
    assign proc_201_start_FIFO_blk[13] = 1'b0;
    assign proc_201_TLF_FIFO_blk[13] = 1'b0;
    assign proc_201_input_sync_blk[13] = 1'b0;
    assign proc_201_output_sync_blk[13] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[13] = dl_detect_out ? proc_dep_vld_vec_201_reg[13] : (proc_201_data_FIFO_blk[13] | proc_201_data_PIPO_blk[13] | proc_201_start_FIFO_blk[13] | proc_201_TLF_FIFO_blk[13] | proc_201_input_sync_blk[13] | proc_201_output_sync_blk[13]);
    assign proc_201_data_FIFO_blk[14] = 1'b0;
    assign proc_201_data_PIPO_blk[14] = 1'b0;
    assign proc_201_start_FIFO_blk[14] = 1'b0;
    assign proc_201_TLF_FIFO_blk[14] = 1'b0;
    assign proc_201_input_sync_blk[14] = 1'b0;
    assign proc_201_output_sync_blk[14] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[14] = dl_detect_out ? proc_dep_vld_vec_201_reg[14] : (proc_201_data_FIFO_blk[14] | proc_201_data_PIPO_blk[14] | proc_201_start_FIFO_blk[14] | proc_201_TLF_FIFO_blk[14] | proc_201_input_sync_blk[14] | proc_201_output_sync_blk[14]);
    assign proc_201_data_FIFO_blk[15] = 1'b0;
    assign proc_201_data_PIPO_blk[15] = 1'b0;
    assign proc_201_start_FIFO_blk[15] = 1'b0;
    assign proc_201_TLF_FIFO_blk[15] = 1'b0;
    assign proc_201_input_sync_blk[15] = 1'b0;
    assign proc_201_output_sync_blk[15] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[15] = dl_detect_out ? proc_dep_vld_vec_201_reg[15] : (proc_201_data_FIFO_blk[15] | proc_201_data_PIPO_blk[15] | proc_201_start_FIFO_blk[15] | proc_201_TLF_FIFO_blk[15] | proc_201_input_sync_blk[15] | proc_201_output_sync_blk[15]);
    assign proc_201_data_FIFO_blk[16] = 1'b0;
    assign proc_201_data_PIPO_blk[16] = 1'b0;
    assign proc_201_start_FIFO_blk[16] = 1'b0;
    assign proc_201_TLF_FIFO_blk[16] = 1'b0;
    assign proc_201_input_sync_blk[16] = 1'b0;
    assign proc_201_output_sync_blk[16] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[16] = dl_detect_out ? proc_dep_vld_vec_201_reg[16] : (proc_201_data_FIFO_blk[16] | proc_201_data_PIPO_blk[16] | proc_201_start_FIFO_blk[16] | proc_201_TLF_FIFO_blk[16] | proc_201_input_sync_blk[16] | proc_201_output_sync_blk[16]);
    assign proc_201_data_FIFO_blk[17] = 1'b0;
    assign proc_201_data_PIPO_blk[17] = 1'b0;
    assign proc_201_start_FIFO_blk[17] = 1'b0;
    assign proc_201_TLF_FIFO_blk[17] = 1'b0;
    assign proc_201_input_sync_blk[17] = 1'b0;
    assign proc_201_output_sync_blk[17] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[17] = dl_detect_out ? proc_dep_vld_vec_201_reg[17] : (proc_201_data_FIFO_blk[17] | proc_201_data_PIPO_blk[17] | proc_201_start_FIFO_blk[17] | proc_201_TLF_FIFO_blk[17] | proc_201_input_sync_blk[17] | proc_201_output_sync_blk[17]);
    assign proc_201_data_FIFO_blk[18] = 1'b0;
    assign proc_201_data_PIPO_blk[18] = 1'b0;
    assign proc_201_start_FIFO_blk[18] = 1'b0;
    assign proc_201_TLF_FIFO_blk[18] = 1'b0;
    assign proc_201_input_sync_blk[18] = 1'b0;
    assign proc_201_output_sync_blk[18] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[18] = dl_detect_out ? proc_dep_vld_vec_201_reg[18] : (proc_201_data_FIFO_blk[18] | proc_201_data_PIPO_blk[18] | proc_201_start_FIFO_blk[18] | proc_201_TLF_FIFO_blk[18] | proc_201_input_sync_blk[18] | proc_201_output_sync_blk[18]);
    assign proc_201_data_FIFO_blk[19] = 1'b0;
    assign proc_201_data_PIPO_blk[19] = 1'b0;
    assign proc_201_start_FIFO_blk[19] = 1'b0;
    assign proc_201_TLF_FIFO_blk[19] = 1'b0;
    assign proc_201_input_sync_blk[19] = 1'b0;
    assign proc_201_output_sync_blk[19] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[19] = dl_detect_out ? proc_dep_vld_vec_201_reg[19] : (proc_201_data_FIFO_blk[19] | proc_201_data_PIPO_blk[19] | proc_201_start_FIFO_blk[19] | proc_201_TLF_FIFO_blk[19] | proc_201_input_sync_blk[19] | proc_201_output_sync_blk[19]);
    assign proc_201_data_FIFO_blk[20] = 1'b0;
    assign proc_201_data_PIPO_blk[20] = 1'b0;
    assign proc_201_start_FIFO_blk[20] = 1'b0;
    assign proc_201_TLF_FIFO_blk[20] = 1'b0;
    assign proc_201_input_sync_blk[20] = 1'b0;
    assign proc_201_output_sync_blk[20] = 1'b0 | (ap_done_reg_40 & grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done);
    assign proc_dep_vld_vec_201[20] = dl_detect_out ? proc_dep_vld_vec_201_reg[20] : (proc_201_data_FIFO_blk[20] | proc_201_data_PIPO_blk[20] | proc_201_start_FIFO_blk[20] | proc_201_TLF_FIFO_blk[20] | proc_201_input_sync_blk[20] | proc_201_output_sync_blk[20]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_201_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_201_reg <= proc_dep_vld_vec_201;
        end
    end
    assign in_chan_dep_vld_vec_201[0] = dep_chan_vld_181_201;
    assign in_chan_dep_data_vec_201[243 : 0] = dep_chan_data_181_201;
    assign token_in_vec_201[0] = token_181_201;
    assign in_chan_dep_vld_vec_201[1] = dep_chan_vld_182_201;
    assign in_chan_dep_data_vec_201[487 : 244] = dep_chan_data_182_201;
    assign token_in_vec_201[1] = token_182_201;
    assign in_chan_dep_vld_vec_201[2] = dep_chan_vld_183_201;
    assign in_chan_dep_data_vec_201[731 : 488] = dep_chan_data_183_201;
    assign token_in_vec_201[2] = token_183_201;
    assign in_chan_dep_vld_vec_201[3] = dep_chan_vld_184_201;
    assign in_chan_dep_data_vec_201[975 : 732] = dep_chan_data_184_201;
    assign token_in_vec_201[3] = token_184_201;
    assign in_chan_dep_vld_vec_201[4] = dep_chan_vld_185_201;
    assign in_chan_dep_data_vec_201[1219 : 976] = dep_chan_data_185_201;
    assign token_in_vec_201[4] = token_185_201;
    assign in_chan_dep_vld_vec_201[5] = dep_chan_vld_186_201;
    assign in_chan_dep_data_vec_201[1463 : 1220] = dep_chan_data_186_201;
    assign token_in_vec_201[5] = token_186_201;
    assign in_chan_dep_vld_vec_201[6] = dep_chan_vld_187_201;
    assign in_chan_dep_data_vec_201[1707 : 1464] = dep_chan_data_187_201;
    assign token_in_vec_201[6] = token_187_201;
    assign in_chan_dep_vld_vec_201[7] = dep_chan_vld_188_201;
    assign in_chan_dep_data_vec_201[1951 : 1708] = dep_chan_data_188_201;
    assign token_in_vec_201[7] = token_188_201;
    assign in_chan_dep_vld_vec_201[8] = dep_chan_vld_189_201;
    assign in_chan_dep_data_vec_201[2195 : 1952] = dep_chan_data_189_201;
    assign token_in_vec_201[8] = token_189_201;
    assign in_chan_dep_vld_vec_201[9] = dep_chan_vld_190_201;
    assign in_chan_dep_data_vec_201[2439 : 2196] = dep_chan_data_190_201;
    assign token_in_vec_201[9] = token_190_201;
    assign in_chan_dep_vld_vec_201[10] = dep_chan_vld_191_201;
    assign in_chan_dep_data_vec_201[2683 : 2440] = dep_chan_data_191_201;
    assign token_in_vec_201[10] = token_191_201;
    assign in_chan_dep_vld_vec_201[11] = dep_chan_vld_192_201;
    assign in_chan_dep_data_vec_201[2927 : 2684] = dep_chan_data_192_201;
    assign token_in_vec_201[11] = token_192_201;
    assign in_chan_dep_vld_vec_201[12] = dep_chan_vld_193_201;
    assign in_chan_dep_data_vec_201[3171 : 2928] = dep_chan_data_193_201;
    assign token_in_vec_201[12] = token_193_201;
    assign in_chan_dep_vld_vec_201[13] = dep_chan_vld_194_201;
    assign in_chan_dep_data_vec_201[3415 : 3172] = dep_chan_data_194_201;
    assign token_in_vec_201[13] = token_194_201;
    assign in_chan_dep_vld_vec_201[14] = dep_chan_vld_195_201;
    assign in_chan_dep_data_vec_201[3659 : 3416] = dep_chan_data_195_201;
    assign token_in_vec_201[14] = token_195_201;
    assign in_chan_dep_vld_vec_201[15] = dep_chan_vld_196_201;
    assign in_chan_dep_data_vec_201[3903 : 3660] = dep_chan_data_196_201;
    assign token_in_vec_201[15] = token_196_201;
    assign in_chan_dep_vld_vec_201[16] = dep_chan_vld_197_201;
    assign in_chan_dep_data_vec_201[4147 : 3904] = dep_chan_data_197_201;
    assign token_in_vec_201[16] = token_197_201;
    assign in_chan_dep_vld_vec_201[17] = dep_chan_vld_198_201;
    assign in_chan_dep_data_vec_201[4391 : 4148] = dep_chan_data_198_201;
    assign token_in_vec_201[17] = token_198_201;
    assign in_chan_dep_vld_vec_201[18] = dep_chan_vld_199_201;
    assign in_chan_dep_data_vec_201[4635 : 4392] = dep_chan_data_199_201;
    assign token_in_vec_201[18] = token_199_201;
    assign in_chan_dep_vld_vec_201[19] = dep_chan_vld_200_201;
    assign in_chan_dep_data_vec_201[4879 : 4636] = dep_chan_data_200_201;
    assign token_in_vec_201[19] = token_200_201;
    assign in_chan_dep_vld_vec_201[20] = dep_chan_vld_243_201;
    assign in_chan_dep_data_vec_201[5123 : 4880] = dep_chan_data_243_201;
    assign token_in_vec_201[20] = token_243_201;
    assign dep_chan_vld_201_181 = out_chan_dep_vld_vec_201[0];
    assign dep_chan_data_201_181 = out_chan_dep_data_201;
    assign token_201_181 = token_out_vec_201[0];
    assign dep_chan_vld_201_182 = out_chan_dep_vld_vec_201[1];
    assign dep_chan_data_201_182 = out_chan_dep_data_201;
    assign token_201_182 = token_out_vec_201[1];
    assign dep_chan_vld_201_183 = out_chan_dep_vld_vec_201[2];
    assign dep_chan_data_201_183 = out_chan_dep_data_201;
    assign token_201_183 = token_out_vec_201[2];
    assign dep_chan_vld_201_184 = out_chan_dep_vld_vec_201[3];
    assign dep_chan_data_201_184 = out_chan_dep_data_201;
    assign token_201_184 = token_out_vec_201[3];
    assign dep_chan_vld_201_185 = out_chan_dep_vld_vec_201[4];
    assign dep_chan_data_201_185 = out_chan_dep_data_201;
    assign token_201_185 = token_out_vec_201[4];
    assign dep_chan_vld_201_186 = out_chan_dep_vld_vec_201[5];
    assign dep_chan_data_201_186 = out_chan_dep_data_201;
    assign token_201_186 = token_out_vec_201[5];
    assign dep_chan_vld_201_187 = out_chan_dep_vld_vec_201[6];
    assign dep_chan_data_201_187 = out_chan_dep_data_201;
    assign token_201_187 = token_out_vec_201[6];
    assign dep_chan_vld_201_188 = out_chan_dep_vld_vec_201[7];
    assign dep_chan_data_201_188 = out_chan_dep_data_201;
    assign token_201_188 = token_out_vec_201[7];
    assign dep_chan_vld_201_189 = out_chan_dep_vld_vec_201[8];
    assign dep_chan_data_201_189 = out_chan_dep_data_201;
    assign token_201_189 = token_out_vec_201[8];
    assign dep_chan_vld_201_190 = out_chan_dep_vld_vec_201[9];
    assign dep_chan_data_201_190 = out_chan_dep_data_201;
    assign token_201_190 = token_out_vec_201[9];
    assign dep_chan_vld_201_191 = out_chan_dep_vld_vec_201[10];
    assign dep_chan_data_201_191 = out_chan_dep_data_201;
    assign token_201_191 = token_out_vec_201[10];
    assign dep_chan_vld_201_192 = out_chan_dep_vld_vec_201[11];
    assign dep_chan_data_201_192 = out_chan_dep_data_201;
    assign token_201_192 = token_out_vec_201[11];
    assign dep_chan_vld_201_193 = out_chan_dep_vld_vec_201[12];
    assign dep_chan_data_201_193 = out_chan_dep_data_201;
    assign token_201_193 = token_out_vec_201[12];
    assign dep_chan_vld_201_194 = out_chan_dep_vld_vec_201[13];
    assign dep_chan_data_201_194 = out_chan_dep_data_201;
    assign token_201_194 = token_out_vec_201[13];
    assign dep_chan_vld_201_195 = out_chan_dep_vld_vec_201[14];
    assign dep_chan_data_201_195 = out_chan_dep_data_201;
    assign token_201_195 = token_out_vec_201[14];
    assign dep_chan_vld_201_196 = out_chan_dep_vld_vec_201[15];
    assign dep_chan_data_201_196 = out_chan_dep_data_201;
    assign token_201_196 = token_out_vec_201[15];
    assign dep_chan_vld_201_197 = out_chan_dep_vld_vec_201[16];
    assign dep_chan_data_201_197 = out_chan_dep_data_201;
    assign token_201_197 = token_out_vec_201[16];
    assign dep_chan_vld_201_198 = out_chan_dep_vld_vec_201[17];
    assign dep_chan_data_201_198 = out_chan_dep_data_201;
    assign token_201_198 = token_out_vec_201[17];
    assign dep_chan_vld_201_199 = out_chan_dep_vld_vec_201[18];
    assign dep_chan_data_201_199 = out_chan_dep_data_201;
    assign token_201_199 = token_out_vec_201[18];
    assign dep_chan_vld_201_200 = out_chan_dep_vld_vec_201[19];
    assign dep_chan_data_201_200 = out_chan_dep_data_201;
    assign token_201_200 = token_out_vec_201[19];
    assign dep_chan_vld_201_243 = out_chan_dep_vld_vec_201[20];
    assign dep_chan_data_201_243 = out_chan_dep_data_201;
    assign token_201_243 = token_out_vec_201[20];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 202, 2, 2) top_hls_deadlock_detect_unit_202 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_202),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_202),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_202),
        .token_in_vec(token_in_vec_202),
        .dl_detect_in(dl_detect_out),
        .origin(origin[202]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_202),
        .out_chan_dep_data(out_chan_dep_data_202),
        .token_out_vec(token_out_vec_202),
        .dl_detect_out(dl_in_vec[202]));

    assign proc_202_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_0_3_x1176_blk_n);
    assign proc_202_data_PIPO_blk[0] = 1'b0;
    assign proc_202_start_FIFO_blk[0] = 1'b0;
    assign proc_202_TLF_FIFO_blk[0] = 1'b0;
    assign proc_202_input_sync_blk[0] = 1'b0;
    assign proc_202_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_202[0] = dl_detect_out ? proc_dep_vld_vec_202_reg[0] : (proc_202_data_FIFO_blk[0] | proc_202_data_PIPO_blk[0] | proc_202_start_FIFO_blk[0] | proc_202_TLF_FIFO_blk[0] | proc_202_input_sync_blk[0] | proc_202_output_sync_blk[0]);
    assign proc_202_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_0_x1_U0.fifo_D_drain_PE_3_0_x1144_blk_n);
    assign proc_202_data_PIPO_blk[1] = 1'b0;
    assign proc_202_start_FIFO_blk[1] = 1'b0;
    assign proc_202_TLF_FIFO_blk[1] = 1'b0;
    assign proc_202_input_sync_blk[1] = 1'b0;
    assign proc_202_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_202[1] = dl_detect_out ? proc_dep_vld_vec_202_reg[1] : (proc_202_data_FIFO_blk[1] | proc_202_data_PIPO_blk[1] | proc_202_start_FIFO_blk[1] | proc_202_TLF_FIFO_blk[1] | proc_202_input_sync_blk[1] | proc_202_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_202_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_202_reg <= proc_dep_vld_vec_202;
        end
    end
    assign in_chan_dep_vld_vec_202[0] = dep_chan_vld_174_202;
    assign in_chan_dep_data_vec_202[243 : 0] = dep_chan_data_174_202;
    assign token_in_vec_202[0] = token_174_202;
    assign in_chan_dep_vld_vec_202[1] = dep_chan_vld_203_202;
    assign in_chan_dep_data_vec_202[487 : 244] = dep_chan_data_203_202;
    assign token_in_vec_202[1] = token_203_202;
    assign dep_chan_vld_202_203 = out_chan_dep_vld_vec_202[0];
    assign dep_chan_data_202_203 = out_chan_dep_data_202;
    assign token_202_203 = token_out_vec_202[0];
    assign dep_chan_vld_202_174 = out_chan_dep_vld_vec_202[1];
    assign dep_chan_data_202_174 = out_chan_dep_data_202;
    assign token_202_174 = token_out_vec_202[1];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_0_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 203, 3, 3) top_hls_deadlock_detect_unit_203 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_203),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_203),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_203),
        .token_in_vec(token_in_vec_203),
        .dl_detect_in(dl_detect_out),
        .origin(origin[203]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_203),
        .out_chan_dep_data(out_chan_dep_data_203),
        .token_out_vec(token_out_vec_203),
        .dl_detect_out(dl_in_vec[203]));

    assign proc_203_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_0_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_0_3_x1176_blk_n);
    assign proc_203_data_PIPO_blk[0] = 1'b0;
    assign proc_203_start_FIFO_blk[0] = 1'b0;
    assign proc_203_TLF_FIFO_blk[0] = 1'b0;
    assign proc_203_input_sync_blk[0] = 1'b0;
    assign proc_203_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_203[0] = dl_detect_out ? proc_dep_vld_vec_203_reg[0] : (proc_203_data_FIFO_blk[0] | proc_203_data_PIPO_blk[0] | proc_203_start_FIFO_blk[0] | proc_203_TLF_FIFO_blk[0] | proc_203_input_sync_blk[0] | proc_203_output_sync_blk[0]);
    assign proc_203_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_0_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_blk_n);
    assign proc_203_data_PIPO_blk[1] = 1'b0;
    assign proc_203_start_FIFO_blk[1] = 1'b0;
    assign proc_203_TLF_FIFO_blk[1] = 1'b0;
    assign proc_203_input_sync_blk[1] = 1'b0;
    assign proc_203_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_203[1] = dl_detect_out ? proc_dep_vld_vec_203_reg[1] : (proc_203_data_FIFO_blk[1] | proc_203_data_PIPO_blk[1] | proc_203_start_FIFO_blk[1] | proc_203_TLF_FIFO_blk[1] | proc_203_input_sync_blk[1] | proc_203_output_sync_blk[1]);
    assign proc_203_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_0_2_x1_U0.fifo_D_drain_PE_2_0_x1143_blk_n);
    assign proc_203_data_PIPO_blk[2] = 1'b0;
    assign proc_203_start_FIFO_blk[2] = 1'b0;
    assign proc_203_TLF_FIFO_blk[2] = 1'b0;
    assign proc_203_input_sync_blk[2] = 1'b0;
    assign proc_203_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_203[2] = dl_detect_out ? proc_dep_vld_vec_203_reg[2] : (proc_203_data_FIFO_blk[2] | proc_203_data_PIPO_blk[2] | proc_203_start_FIFO_blk[2] | proc_203_TLF_FIFO_blk[2] | proc_203_input_sync_blk[2] | proc_203_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_203_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_203_reg <= proc_dep_vld_vec_203;
        end
    end
    assign in_chan_dep_vld_vec_203[0] = dep_chan_vld_166_203;
    assign in_chan_dep_data_vec_203[243 : 0] = dep_chan_data_166_203;
    assign token_in_vec_203[0] = token_166_203;
    assign in_chan_dep_vld_vec_203[1] = dep_chan_vld_202_203;
    assign in_chan_dep_data_vec_203[487 : 244] = dep_chan_data_202_203;
    assign token_in_vec_203[1] = token_202_203;
    assign in_chan_dep_vld_vec_203[2] = dep_chan_vld_204_203;
    assign in_chan_dep_data_vec_203[731 : 488] = dep_chan_data_204_203;
    assign token_in_vec_203[2] = token_204_203;
    assign dep_chan_vld_203_202 = out_chan_dep_vld_vec_203[0];
    assign dep_chan_data_203_202 = out_chan_dep_data_203;
    assign token_203_202 = token_out_vec_203[0];
    assign dep_chan_vld_203_204 = out_chan_dep_vld_vec_203[1];
    assign dep_chan_data_203_204 = out_chan_dep_data_203;
    assign token_203_204 = token_out_vec_203[1];
    assign dep_chan_vld_203_166 = out_chan_dep_vld_vec_203[2];
    assign dep_chan_data_203_166 = out_chan_dep_data_203;
    assign token_203_166 = token_out_vec_203[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_0_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 204, 3, 3) top_hls_deadlock_detect_unit_204 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_204),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_204),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_204),
        .token_in_vec(token_in_vec_204),
        .dl_detect_in(dl_detect_out),
        .origin(origin[204]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_204),
        .out_chan_dep_data(out_chan_dep_data_204),
        .token_out_vec(token_out_vec_204),
        .dl_detect_out(dl_in_vec[204]));

    assign proc_204_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_0_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_0_2_x1175_blk_n);
    assign proc_204_data_PIPO_blk[0] = 1'b0;
    assign proc_204_start_FIFO_blk[0] = 1'b0;
    assign proc_204_TLF_FIFO_blk[0] = 1'b0;
    assign proc_204_input_sync_blk[0] = 1'b0;
    assign proc_204_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_204[0] = dl_detect_out ? proc_dep_vld_vec_204_reg[0] : (proc_204_data_FIFO_blk[0] | proc_204_data_PIPO_blk[0] | proc_204_start_FIFO_blk[0] | proc_204_TLF_FIFO_blk[0] | proc_204_input_sync_blk[0] | proc_204_output_sync_blk[0]);
    assign proc_204_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_0_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_0_1_x1174_blk_n);
    assign proc_204_data_PIPO_blk[1] = 1'b0;
    assign proc_204_start_FIFO_blk[1] = 1'b0;
    assign proc_204_TLF_FIFO_blk[1] = 1'b0;
    assign proc_204_input_sync_blk[1] = 1'b0;
    assign proc_204_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_204[1] = dl_detect_out ? proc_dep_vld_vec_204_reg[1] : (proc_204_data_FIFO_blk[1] | proc_204_data_PIPO_blk[1] | proc_204_start_FIFO_blk[1] | proc_204_TLF_FIFO_blk[1] | proc_204_input_sync_blk[1] | proc_204_output_sync_blk[1]);
    assign proc_204_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_0_1_x1_U0.fifo_D_drain_PE_1_0_x1142_blk_n);
    assign proc_204_data_PIPO_blk[2] = 1'b0;
    assign proc_204_start_FIFO_blk[2] = 1'b0;
    assign proc_204_TLF_FIFO_blk[2] = 1'b0;
    assign proc_204_input_sync_blk[2] = 1'b0;
    assign proc_204_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_204[2] = dl_detect_out ? proc_dep_vld_vec_204_reg[2] : (proc_204_data_FIFO_blk[2] | proc_204_data_PIPO_blk[2] | proc_204_start_FIFO_blk[2] | proc_204_TLF_FIFO_blk[2] | proc_204_input_sync_blk[2] | proc_204_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_204_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_204_reg <= proc_dep_vld_vec_204;
        end
    end
    assign in_chan_dep_vld_vec_204[0] = dep_chan_vld_158_204;
    assign in_chan_dep_data_vec_204[243 : 0] = dep_chan_data_158_204;
    assign token_in_vec_204[0] = token_158_204;
    assign in_chan_dep_vld_vec_204[1] = dep_chan_vld_203_204;
    assign in_chan_dep_data_vec_204[487 : 244] = dep_chan_data_203_204;
    assign token_in_vec_204[1] = token_203_204;
    assign in_chan_dep_vld_vec_204[2] = dep_chan_vld_205_204;
    assign in_chan_dep_data_vec_204[731 : 488] = dep_chan_data_205_204;
    assign token_in_vec_204[2] = token_205_204;
    assign dep_chan_vld_204_203 = out_chan_dep_vld_vec_204[0];
    assign dep_chan_data_204_203 = out_chan_dep_data_204;
    assign token_204_203 = token_out_vec_204[0];
    assign dep_chan_vld_204_205 = out_chan_dep_vld_vec_204[1];
    assign dep_chan_data_204_205 = out_chan_dep_data_204;
    assign token_204_205 = token_out_vec_204[1];
    assign dep_chan_vld_204_158 = out_chan_dep_vld_vec_204[2];
    assign dep_chan_data_204_158 = out_chan_dep_data_204;
    assign token_204_158 = token_out_vec_204[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_0_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 205, 3, 3) top_hls_deadlock_detect_unit_205 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_205),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_205),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_205),
        .token_in_vec(token_in_vec_205),
        .dl_detect_in(dl_detect_out),
        .origin(origin[205]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_205),
        .out_chan_dep_data(out_chan_dep_data_205),
        .token_out_vec(token_out_vec_205),
        .dl_detect_out(dl_in_vec[205]));

    assign proc_205_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_0_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_0_1_x1174_blk_n);
    assign proc_205_data_PIPO_blk[0] = 1'b0;
    assign proc_205_start_FIFO_blk[0] = 1'b0;
    assign proc_205_TLF_FIFO_blk[0] = 1'b0;
    assign proc_205_input_sync_blk[0] = 1'b0;
    assign proc_205_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_205[0] = dl_detect_out ? proc_dep_vld_vec_205_reg[0] : (proc_205_data_FIFO_blk[0] | proc_205_data_PIPO_blk[0] | proc_205_start_FIFO_blk[0] | proc_205_TLF_FIFO_blk[0] | proc_205_input_sync_blk[0] | proc_205_output_sync_blk[0]);
    assign proc_205_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_0_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_blk_n);
    assign proc_205_data_PIPO_blk[1] = 1'b0;
    assign proc_205_start_FIFO_blk[1] = 1'b0;
    assign proc_205_TLF_FIFO_blk[1] = 1'b0;
    assign proc_205_input_sync_blk[1] = 1'b0;
    assign proc_205_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_205[1] = dl_detect_out ? proc_dep_vld_vec_205_reg[1] : (proc_205_data_FIFO_blk[1] | proc_205_data_PIPO_blk[1] | proc_205_start_FIFO_blk[1] | proc_205_TLF_FIFO_blk[1] | proc_205_input_sync_blk[1] | proc_205_output_sync_blk[1]);
    assign proc_205_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_0_0_x1_U0.fifo_D_drain_PE_0_0_x1141_blk_n);
    assign proc_205_data_PIPO_blk[2] = 1'b0;
    assign proc_205_start_FIFO_blk[2] = 1'b0;
    assign proc_205_TLF_FIFO_blk[2] = 1'b0;
    assign proc_205_input_sync_blk[2] = 1'b0;
    assign proc_205_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_205[2] = dl_detect_out ? proc_dep_vld_vec_205_reg[2] : (proc_205_data_FIFO_blk[2] | proc_205_data_PIPO_blk[2] | proc_205_start_FIFO_blk[2] | proc_205_TLF_FIFO_blk[2] | proc_205_input_sync_blk[2] | proc_205_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_205_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_205_reg <= proc_dep_vld_vec_205;
        end
    end
    assign in_chan_dep_vld_vec_205[0] = dep_chan_vld_150_205;
    assign in_chan_dep_data_vec_205[243 : 0] = dep_chan_data_150_205;
    assign token_in_vec_205[0] = token_150_205;
    assign in_chan_dep_vld_vec_205[1] = dep_chan_vld_204_205;
    assign in_chan_dep_data_vec_205[487 : 244] = dep_chan_data_204_205;
    assign token_in_vec_205[1] = token_204_205;
    assign in_chan_dep_vld_vec_205[2] = dep_chan_vld_241_205;
    assign in_chan_dep_data_vec_205[731 : 488] = dep_chan_data_241_205;
    assign token_in_vec_205[2] = token_241_205;
    assign dep_chan_vld_205_204 = out_chan_dep_vld_vec_205[0];
    assign dep_chan_data_205_204 = out_chan_dep_data_205;
    assign token_205_204 = token_out_vec_205[0];
    assign dep_chan_vld_205_241 = out_chan_dep_vld_vec_205[1];
    assign dep_chan_data_205_241 = out_chan_dep_data_205;
    assign token_205_241 = token_out_vec_205[1];
    assign dep_chan_vld_205_150 = out_chan_dep_vld_vec_205[2];
    assign dep_chan_data_205_150 = out_chan_dep_data_205;
    assign token_205_150 = token_out_vec_205[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 206, 2, 2) top_hls_deadlock_detect_unit_206 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_206),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_206),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_206),
        .token_in_vec(token_in_vec_206),
        .dl_detect_in(dl_detect_out),
        .origin(origin[206]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_206),
        .out_chan_dep_data(out_chan_dep_data_206),
        .token_out_vec(token_out_vec_206),
        .dl_detect_out(dl_in_vec[206]));

    assign proc_206_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_blk_n);
    assign proc_206_data_PIPO_blk[0] = 1'b0;
    assign proc_206_start_FIFO_blk[0] = 1'b0;
    assign proc_206_TLF_FIFO_blk[0] = 1'b0;
    assign proc_206_input_sync_blk[0] = 1'b0;
    assign proc_206_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_206[0] = dl_detect_out ? proc_dep_vld_vec_206_reg[0] : (proc_206_data_FIFO_blk[0] | proc_206_data_PIPO_blk[0] | proc_206_start_FIFO_blk[0] | proc_206_TLF_FIFO_blk[0] | proc_206_input_sync_blk[0] | proc_206_output_sync_blk[0]);
    assign proc_206_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_1_x1_U0.fifo_D_drain_PE_3_1_x1148_blk_n);
    assign proc_206_data_PIPO_blk[1] = 1'b0;
    assign proc_206_start_FIFO_blk[1] = 1'b0;
    assign proc_206_TLF_FIFO_blk[1] = 1'b0;
    assign proc_206_input_sync_blk[1] = 1'b0;
    assign proc_206_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_206[1] = dl_detect_out ? proc_dep_vld_vec_206_reg[1] : (proc_206_data_FIFO_blk[1] | proc_206_data_PIPO_blk[1] | proc_206_start_FIFO_blk[1] | proc_206_TLF_FIFO_blk[1] | proc_206_input_sync_blk[1] | proc_206_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_206_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_206_reg <= proc_dep_vld_vec_206;
        end
    end
    assign in_chan_dep_vld_vec_206[0] = dep_chan_vld_175_206;
    assign in_chan_dep_data_vec_206[243 : 0] = dep_chan_data_175_206;
    assign token_in_vec_206[0] = token_175_206;
    assign in_chan_dep_vld_vec_206[1] = dep_chan_vld_207_206;
    assign in_chan_dep_data_vec_206[487 : 244] = dep_chan_data_207_206;
    assign token_in_vec_206[1] = token_207_206;
    assign dep_chan_vld_206_207 = out_chan_dep_vld_vec_206[0];
    assign dep_chan_data_206_207 = out_chan_dep_data_206;
    assign token_206_207 = token_out_vec_206[0];
    assign dep_chan_vld_206_175 = out_chan_dep_vld_vec_206[1];
    assign dep_chan_data_206_175 = out_chan_dep_data_206;
    assign token_206_175 = token_out_vec_206[1];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_1_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 207, 3, 3) top_hls_deadlock_detect_unit_207 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_207),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_207),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_207),
        .token_in_vec(token_in_vec_207),
        .dl_detect_in(dl_detect_out),
        .origin(origin[207]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_207),
        .out_chan_dep_data(out_chan_dep_data_207),
        .token_out_vec(token_out_vec_207),
        .dl_detect_out(dl_in_vec[207]));

    assign proc_207_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_1_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_1_3_x1180_blk_n);
    assign proc_207_data_PIPO_blk[0] = 1'b0;
    assign proc_207_start_FIFO_blk[0] = 1'b0;
    assign proc_207_TLF_FIFO_blk[0] = 1'b0;
    assign proc_207_input_sync_blk[0] = 1'b0;
    assign proc_207_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_207[0] = dl_detect_out ? proc_dep_vld_vec_207_reg[0] : (proc_207_data_FIFO_blk[0] | proc_207_data_PIPO_blk[0] | proc_207_start_FIFO_blk[0] | proc_207_TLF_FIFO_blk[0] | proc_207_input_sync_blk[0] | proc_207_output_sync_blk[0]);
    assign proc_207_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_1_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_1_2_x1179_blk_n);
    assign proc_207_data_PIPO_blk[1] = 1'b0;
    assign proc_207_start_FIFO_blk[1] = 1'b0;
    assign proc_207_TLF_FIFO_blk[1] = 1'b0;
    assign proc_207_input_sync_blk[1] = 1'b0;
    assign proc_207_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_207[1] = dl_detect_out ? proc_dep_vld_vec_207_reg[1] : (proc_207_data_FIFO_blk[1] | proc_207_data_PIPO_blk[1] | proc_207_start_FIFO_blk[1] | proc_207_TLF_FIFO_blk[1] | proc_207_input_sync_blk[1] | proc_207_output_sync_blk[1]);
    assign proc_207_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_1_2_x1_U0.fifo_D_drain_PE_2_1_x1147_blk_n);
    assign proc_207_data_PIPO_blk[2] = 1'b0;
    assign proc_207_start_FIFO_blk[2] = 1'b0;
    assign proc_207_TLF_FIFO_blk[2] = 1'b0;
    assign proc_207_input_sync_blk[2] = 1'b0;
    assign proc_207_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_207[2] = dl_detect_out ? proc_dep_vld_vec_207_reg[2] : (proc_207_data_FIFO_blk[2] | proc_207_data_PIPO_blk[2] | proc_207_start_FIFO_blk[2] | proc_207_TLF_FIFO_blk[2] | proc_207_input_sync_blk[2] | proc_207_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_207_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_207_reg <= proc_dep_vld_vec_207;
        end
    end
    assign in_chan_dep_vld_vec_207[0] = dep_chan_vld_167_207;
    assign in_chan_dep_data_vec_207[243 : 0] = dep_chan_data_167_207;
    assign token_in_vec_207[0] = token_167_207;
    assign in_chan_dep_vld_vec_207[1] = dep_chan_vld_206_207;
    assign in_chan_dep_data_vec_207[487 : 244] = dep_chan_data_206_207;
    assign token_in_vec_207[1] = token_206_207;
    assign in_chan_dep_vld_vec_207[2] = dep_chan_vld_208_207;
    assign in_chan_dep_data_vec_207[731 : 488] = dep_chan_data_208_207;
    assign token_in_vec_207[2] = token_208_207;
    assign dep_chan_vld_207_206 = out_chan_dep_vld_vec_207[0];
    assign dep_chan_data_207_206 = out_chan_dep_data_207;
    assign token_207_206 = token_out_vec_207[0];
    assign dep_chan_vld_207_208 = out_chan_dep_vld_vec_207[1];
    assign dep_chan_data_207_208 = out_chan_dep_data_207;
    assign token_207_208 = token_out_vec_207[1];
    assign dep_chan_vld_207_167 = out_chan_dep_vld_vec_207[2];
    assign dep_chan_data_207_167 = out_chan_dep_data_207;
    assign token_207_167 = token_out_vec_207[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_1_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 208, 3, 3) top_hls_deadlock_detect_unit_208 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_208),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_208),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_208),
        .token_in_vec(token_in_vec_208),
        .dl_detect_in(dl_detect_out),
        .origin(origin[208]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_208),
        .out_chan_dep_data(out_chan_dep_data_208),
        .token_out_vec(token_out_vec_208),
        .dl_detect_out(dl_in_vec[208]));

    assign proc_208_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_1_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_1_2_x1179_blk_n);
    assign proc_208_data_PIPO_blk[0] = 1'b0;
    assign proc_208_start_FIFO_blk[0] = 1'b0;
    assign proc_208_TLF_FIFO_blk[0] = 1'b0;
    assign proc_208_input_sync_blk[0] = 1'b0;
    assign proc_208_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_208[0] = dl_detect_out ? proc_dep_vld_vec_208_reg[0] : (proc_208_data_FIFO_blk[0] | proc_208_data_PIPO_blk[0] | proc_208_start_FIFO_blk[0] | proc_208_TLF_FIFO_blk[0] | proc_208_input_sync_blk[0] | proc_208_output_sync_blk[0]);
    assign proc_208_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_1_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_blk_n);
    assign proc_208_data_PIPO_blk[1] = 1'b0;
    assign proc_208_start_FIFO_blk[1] = 1'b0;
    assign proc_208_TLF_FIFO_blk[1] = 1'b0;
    assign proc_208_input_sync_blk[1] = 1'b0;
    assign proc_208_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_208[1] = dl_detect_out ? proc_dep_vld_vec_208_reg[1] : (proc_208_data_FIFO_blk[1] | proc_208_data_PIPO_blk[1] | proc_208_start_FIFO_blk[1] | proc_208_TLF_FIFO_blk[1] | proc_208_input_sync_blk[1] | proc_208_output_sync_blk[1]);
    assign proc_208_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_1_1_x1_U0.fifo_D_drain_PE_1_1_x1146_blk_n);
    assign proc_208_data_PIPO_blk[2] = 1'b0;
    assign proc_208_start_FIFO_blk[2] = 1'b0;
    assign proc_208_TLF_FIFO_blk[2] = 1'b0;
    assign proc_208_input_sync_blk[2] = 1'b0;
    assign proc_208_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_208[2] = dl_detect_out ? proc_dep_vld_vec_208_reg[2] : (proc_208_data_FIFO_blk[2] | proc_208_data_PIPO_blk[2] | proc_208_start_FIFO_blk[2] | proc_208_TLF_FIFO_blk[2] | proc_208_input_sync_blk[2] | proc_208_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_208_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_208_reg <= proc_dep_vld_vec_208;
        end
    end
    assign in_chan_dep_vld_vec_208[0] = dep_chan_vld_159_208;
    assign in_chan_dep_data_vec_208[243 : 0] = dep_chan_data_159_208;
    assign token_in_vec_208[0] = token_159_208;
    assign in_chan_dep_vld_vec_208[1] = dep_chan_vld_207_208;
    assign in_chan_dep_data_vec_208[487 : 244] = dep_chan_data_207_208;
    assign token_in_vec_208[1] = token_207_208;
    assign in_chan_dep_vld_vec_208[2] = dep_chan_vld_209_208;
    assign in_chan_dep_data_vec_208[731 : 488] = dep_chan_data_209_208;
    assign token_in_vec_208[2] = token_209_208;
    assign dep_chan_vld_208_207 = out_chan_dep_vld_vec_208[0];
    assign dep_chan_data_208_207 = out_chan_dep_data_208;
    assign token_208_207 = token_out_vec_208[0];
    assign dep_chan_vld_208_209 = out_chan_dep_vld_vec_208[1];
    assign dep_chan_data_208_209 = out_chan_dep_data_208;
    assign token_208_209 = token_out_vec_208[1];
    assign dep_chan_vld_208_159 = out_chan_dep_vld_vec_208[2];
    assign dep_chan_data_208_159 = out_chan_dep_data_208;
    assign token_208_159 = token_out_vec_208[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_1_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 209, 3, 3) top_hls_deadlock_detect_unit_209 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_209),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_209),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_209),
        .token_in_vec(token_in_vec_209),
        .dl_detect_in(dl_detect_out),
        .origin(origin[209]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_209),
        .out_chan_dep_data(out_chan_dep_data_209),
        .token_out_vec(token_out_vec_209),
        .dl_detect_out(dl_in_vec[209]));

    assign proc_209_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_1_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_1_1_x1178_blk_n);
    assign proc_209_data_PIPO_blk[0] = 1'b0;
    assign proc_209_start_FIFO_blk[0] = 1'b0;
    assign proc_209_TLF_FIFO_blk[0] = 1'b0;
    assign proc_209_input_sync_blk[0] = 1'b0;
    assign proc_209_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_209[0] = dl_detect_out ? proc_dep_vld_vec_209_reg[0] : (proc_209_data_FIFO_blk[0] | proc_209_data_PIPO_blk[0] | proc_209_start_FIFO_blk[0] | proc_209_TLF_FIFO_blk[0] | proc_209_input_sync_blk[0] | proc_209_output_sync_blk[0]);
    assign proc_209_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_1_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_blk_n);
    assign proc_209_data_PIPO_blk[1] = 1'b0;
    assign proc_209_start_FIFO_blk[1] = 1'b0;
    assign proc_209_TLF_FIFO_blk[1] = 1'b0;
    assign proc_209_input_sync_blk[1] = 1'b0;
    assign proc_209_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_209[1] = dl_detect_out ? proc_dep_vld_vec_209_reg[1] : (proc_209_data_FIFO_blk[1] | proc_209_data_PIPO_blk[1] | proc_209_start_FIFO_blk[1] | proc_209_TLF_FIFO_blk[1] | proc_209_input_sync_blk[1] | proc_209_output_sync_blk[1]);
    assign proc_209_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_1_0_x1_U0.fifo_D_drain_PE_0_1_x1145_blk_n);
    assign proc_209_data_PIPO_blk[2] = 1'b0;
    assign proc_209_start_FIFO_blk[2] = 1'b0;
    assign proc_209_TLF_FIFO_blk[2] = 1'b0;
    assign proc_209_input_sync_blk[2] = 1'b0;
    assign proc_209_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_209[2] = dl_detect_out ? proc_dep_vld_vec_209_reg[2] : (proc_209_data_FIFO_blk[2] | proc_209_data_PIPO_blk[2] | proc_209_start_FIFO_blk[2] | proc_209_TLF_FIFO_blk[2] | proc_209_input_sync_blk[2] | proc_209_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_209_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_209_reg <= proc_dep_vld_vec_209;
        end
    end
    assign in_chan_dep_vld_vec_209[0] = dep_chan_vld_151_209;
    assign in_chan_dep_data_vec_209[243 : 0] = dep_chan_data_151_209;
    assign token_in_vec_209[0] = token_151_209;
    assign in_chan_dep_vld_vec_209[1] = dep_chan_vld_208_209;
    assign in_chan_dep_data_vec_209[487 : 244] = dep_chan_data_208_209;
    assign token_in_vec_209[1] = token_208_209;
    assign in_chan_dep_vld_vec_209[2] = dep_chan_vld_240_209;
    assign in_chan_dep_data_vec_209[731 : 488] = dep_chan_data_240_209;
    assign token_in_vec_209[2] = token_240_209;
    assign dep_chan_vld_209_208 = out_chan_dep_vld_vec_209[0];
    assign dep_chan_data_209_208 = out_chan_dep_data_209;
    assign token_209_208 = token_out_vec_209[0];
    assign dep_chan_vld_209_240 = out_chan_dep_vld_vec_209[1];
    assign dep_chan_data_209_240 = out_chan_dep_data_209;
    assign token_209_240 = token_out_vec_209[1];
    assign dep_chan_vld_209_151 = out_chan_dep_vld_vec_209[2];
    assign dep_chan_data_209_151 = out_chan_dep_data_209;
    assign token_209_151 = token_out_vec_209[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 210, 2, 2) top_hls_deadlock_detect_unit_210 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_210),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_210),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_210),
        .token_in_vec(token_in_vec_210),
        .dl_detect_in(dl_detect_out),
        .origin(origin[210]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_210),
        .out_chan_dep_data(out_chan_dep_data_210),
        .token_out_vec(token_out_vec_210),
        .dl_detect_out(dl_in_vec[210]));

    assign proc_210_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_2_3_x1184_blk_n);
    assign proc_210_data_PIPO_blk[0] = 1'b0;
    assign proc_210_start_FIFO_blk[0] = 1'b0;
    assign proc_210_TLF_FIFO_blk[0] = 1'b0;
    assign proc_210_input_sync_blk[0] = 1'b0;
    assign proc_210_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_210[0] = dl_detect_out ? proc_dep_vld_vec_210_reg[0] : (proc_210_data_FIFO_blk[0] | proc_210_data_PIPO_blk[0] | proc_210_start_FIFO_blk[0] | proc_210_TLF_FIFO_blk[0] | proc_210_input_sync_blk[0] | proc_210_output_sync_blk[0]);
    assign proc_210_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_2_x1_U0.fifo_D_drain_PE_3_2_x1152_blk_n);
    assign proc_210_data_PIPO_blk[1] = 1'b0;
    assign proc_210_start_FIFO_blk[1] = 1'b0;
    assign proc_210_TLF_FIFO_blk[1] = 1'b0;
    assign proc_210_input_sync_blk[1] = 1'b0;
    assign proc_210_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_210[1] = dl_detect_out ? proc_dep_vld_vec_210_reg[1] : (proc_210_data_FIFO_blk[1] | proc_210_data_PIPO_blk[1] | proc_210_start_FIFO_blk[1] | proc_210_TLF_FIFO_blk[1] | proc_210_input_sync_blk[1] | proc_210_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_210_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_210_reg <= proc_dep_vld_vec_210;
        end
    end
    assign in_chan_dep_vld_vec_210[0] = dep_chan_vld_176_210;
    assign in_chan_dep_data_vec_210[243 : 0] = dep_chan_data_176_210;
    assign token_in_vec_210[0] = token_176_210;
    assign in_chan_dep_vld_vec_210[1] = dep_chan_vld_211_210;
    assign in_chan_dep_data_vec_210[487 : 244] = dep_chan_data_211_210;
    assign token_in_vec_210[1] = token_211_210;
    assign dep_chan_vld_210_211 = out_chan_dep_vld_vec_210[0];
    assign dep_chan_data_210_211 = out_chan_dep_data_210;
    assign token_210_211 = token_out_vec_210[0];
    assign dep_chan_vld_210_176 = out_chan_dep_vld_vec_210[1];
    assign dep_chan_data_210_176 = out_chan_dep_data_210;
    assign token_210_176 = token_out_vec_210[1];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_2_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 211, 3, 3) top_hls_deadlock_detect_unit_211 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_211),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_211),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_211),
        .token_in_vec(token_in_vec_211),
        .dl_detect_in(dl_detect_out),
        .origin(origin[211]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_211),
        .out_chan_dep_data(out_chan_dep_data_211),
        .token_out_vec(token_out_vec_211),
        .dl_detect_out(dl_in_vec[211]));

    assign proc_211_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_2_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_2_3_x1184_blk_n);
    assign proc_211_data_PIPO_blk[0] = 1'b0;
    assign proc_211_start_FIFO_blk[0] = 1'b0;
    assign proc_211_TLF_FIFO_blk[0] = 1'b0;
    assign proc_211_input_sync_blk[0] = 1'b0;
    assign proc_211_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_211[0] = dl_detect_out ? proc_dep_vld_vec_211_reg[0] : (proc_211_data_FIFO_blk[0] | proc_211_data_PIPO_blk[0] | proc_211_start_FIFO_blk[0] | proc_211_TLF_FIFO_blk[0] | proc_211_input_sync_blk[0] | proc_211_output_sync_blk[0]);
    assign proc_211_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_2_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_2_2_x1183_blk_n);
    assign proc_211_data_PIPO_blk[1] = 1'b0;
    assign proc_211_start_FIFO_blk[1] = 1'b0;
    assign proc_211_TLF_FIFO_blk[1] = 1'b0;
    assign proc_211_input_sync_blk[1] = 1'b0;
    assign proc_211_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_211[1] = dl_detect_out ? proc_dep_vld_vec_211_reg[1] : (proc_211_data_FIFO_blk[1] | proc_211_data_PIPO_blk[1] | proc_211_start_FIFO_blk[1] | proc_211_TLF_FIFO_blk[1] | proc_211_input_sync_blk[1] | proc_211_output_sync_blk[1]);
    assign proc_211_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_2_2_x1_U0.fifo_D_drain_PE_2_2_x1151_blk_n);
    assign proc_211_data_PIPO_blk[2] = 1'b0;
    assign proc_211_start_FIFO_blk[2] = 1'b0;
    assign proc_211_TLF_FIFO_blk[2] = 1'b0;
    assign proc_211_input_sync_blk[2] = 1'b0;
    assign proc_211_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_211[2] = dl_detect_out ? proc_dep_vld_vec_211_reg[2] : (proc_211_data_FIFO_blk[2] | proc_211_data_PIPO_blk[2] | proc_211_start_FIFO_blk[2] | proc_211_TLF_FIFO_blk[2] | proc_211_input_sync_blk[2] | proc_211_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_211_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_211_reg <= proc_dep_vld_vec_211;
        end
    end
    assign in_chan_dep_vld_vec_211[0] = dep_chan_vld_168_211;
    assign in_chan_dep_data_vec_211[243 : 0] = dep_chan_data_168_211;
    assign token_in_vec_211[0] = token_168_211;
    assign in_chan_dep_vld_vec_211[1] = dep_chan_vld_210_211;
    assign in_chan_dep_data_vec_211[487 : 244] = dep_chan_data_210_211;
    assign token_in_vec_211[1] = token_210_211;
    assign in_chan_dep_vld_vec_211[2] = dep_chan_vld_212_211;
    assign in_chan_dep_data_vec_211[731 : 488] = dep_chan_data_212_211;
    assign token_in_vec_211[2] = token_212_211;
    assign dep_chan_vld_211_210 = out_chan_dep_vld_vec_211[0];
    assign dep_chan_data_211_210 = out_chan_dep_data_211;
    assign token_211_210 = token_out_vec_211[0];
    assign dep_chan_vld_211_212 = out_chan_dep_vld_vec_211[1];
    assign dep_chan_data_211_212 = out_chan_dep_data_211;
    assign token_211_212 = token_out_vec_211[1];
    assign dep_chan_vld_211_168 = out_chan_dep_vld_vec_211[2];
    assign dep_chan_data_211_168 = out_chan_dep_data_211;
    assign token_211_168 = token_out_vec_211[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_2_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 212, 3, 3) top_hls_deadlock_detect_unit_212 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_212),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_212),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_212),
        .token_in_vec(token_in_vec_212),
        .dl_detect_in(dl_detect_out),
        .origin(origin[212]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_212),
        .out_chan_dep_data(out_chan_dep_data_212),
        .token_out_vec(token_out_vec_212),
        .dl_detect_out(dl_in_vec[212]));

    assign proc_212_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_2_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_2_2_x1183_blk_n);
    assign proc_212_data_PIPO_blk[0] = 1'b0;
    assign proc_212_start_FIFO_blk[0] = 1'b0;
    assign proc_212_TLF_FIFO_blk[0] = 1'b0;
    assign proc_212_input_sync_blk[0] = 1'b0;
    assign proc_212_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_212[0] = dl_detect_out ? proc_dep_vld_vec_212_reg[0] : (proc_212_data_FIFO_blk[0] | proc_212_data_PIPO_blk[0] | proc_212_start_FIFO_blk[0] | proc_212_TLF_FIFO_blk[0] | proc_212_input_sync_blk[0] | proc_212_output_sync_blk[0]);
    assign proc_212_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_2_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_blk_n);
    assign proc_212_data_PIPO_blk[1] = 1'b0;
    assign proc_212_start_FIFO_blk[1] = 1'b0;
    assign proc_212_TLF_FIFO_blk[1] = 1'b0;
    assign proc_212_input_sync_blk[1] = 1'b0;
    assign proc_212_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_212[1] = dl_detect_out ? proc_dep_vld_vec_212_reg[1] : (proc_212_data_FIFO_blk[1] | proc_212_data_PIPO_blk[1] | proc_212_start_FIFO_blk[1] | proc_212_TLF_FIFO_blk[1] | proc_212_input_sync_blk[1] | proc_212_output_sync_blk[1]);
    assign proc_212_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_2_1_x1_U0.fifo_D_drain_PE_1_2_x1150_blk_n);
    assign proc_212_data_PIPO_blk[2] = 1'b0;
    assign proc_212_start_FIFO_blk[2] = 1'b0;
    assign proc_212_TLF_FIFO_blk[2] = 1'b0;
    assign proc_212_input_sync_blk[2] = 1'b0;
    assign proc_212_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_212[2] = dl_detect_out ? proc_dep_vld_vec_212_reg[2] : (proc_212_data_FIFO_blk[2] | proc_212_data_PIPO_blk[2] | proc_212_start_FIFO_blk[2] | proc_212_TLF_FIFO_blk[2] | proc_212_input_sync_blk[2] | proc_212_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_212_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_212_reg <= proc_dep_vld_vec_212;
        end
    end
    assign in_chan_dep_vld_vec_212[0] = dep_chan_vld_160_212;
    assign in_chan_dep_data_vec_212[243 : 0] = dep_chan_data_160_212;
    assign token_in_vec_212[0] = token_160_212;
    assign in_chan_dep_vld_vec_212[1] = dep_chan_vld_211_212;
    assign in_chan_dep_data_vec_212[487 : 244] = dep_chan_data_211_212;
    assign token_in_vec_212[1] = token_211_212;
    assign in_chan_dep_vld_vec_212[2] = dep_chan_vld_213_212;
    assign in_chan_dep_data_vec_212[731 : 488] = dep_chan_data_213_212;
    assign token_in_vec_212[2] = token_213_212;
    assign dep_chan_vld_212_211 = out_chan_dep_vld_vec_212[0];
    assign dep_chan_data_212_211 = out_chan_dep_data_212;
    assign token_212_211 = token_out_vec_212[0];
    assign dep_chan_vld_212_213 = out_chan_dep_vld_vec_212[1];
    assign dep_chan_data_212_213 = out_chan_dep_data_212;
    assign token_212_213 = token_out_vec_212[1];
    assign dep_chan_vld_212_160 = out_chan_dep_vld_vec_212[2];
    assign dep_chan_data_212_160 = out_chan_dep_data_212;
    assign token_212_160 = token_out_vec_212[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_2_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 213, 3, 3) top_hls_deadlock_detect_unit_213 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_213),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_213),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_213),
        .token_in_vec(token_in_vec_213),
        .dl_detect_in(dl_detect_out),
        .origin(origin[213]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_213),
        .out_chan_dep_data(out_chan_dep_data_213),
        .token_out_vec(token_out_vec_213),
        .dl_detect_out(dl_in_vec[213]));

    assign proc_213_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_2_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_2_1_x1182_blk_n);
    assign proc_213_data_PIPO_blk[0] = 1'b0;
    assign proc_213_start_FIFO_blk[0] = 1'b0;
    assign proc_213_TLF_FIFO_blk[0] = 1'b0;
    assign proc_213_input_sync_blk[0] = 1'b0;
    assign proc_213_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_213[0] = dl_detect_out ? proc_dep_vld_vec_213_reg[0] : (proc_213_data_FIFO_blk[0] | proc_213_data_PIPO_blk[0] | proc_213_start_FIFO_blk[0] | proc_213_TLF_FIFO_blk[0] | proc_213_input_sync_blk[0] | proc_213_output_sync_blk[0]);
    assign proc_213_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_2_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_2_0_x1181_blk_n);
    assign proc_213_data_PIPO_blk[1] = 1'b0;
    assign proc_213_start_FIFO_blk[1] = 1'b0;
    assign proc_213_TLF_FIFO_blk[1] = 1'b0;
    assign proc_213_input_sync_blk[1] = 1'b0;
    assign proc_213_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_213[1] = dl_detect_out ? proc_dep_vld_vec_213_reg[1] : (proc_213_data_FIFO_blk[1] | proc_213_data_PIPO_blk[1] | proc_213_start_FIFO_blk[1] | proc_213_TLF_FIFO_blk[1] | proc_213_input_sync_blk[1] | proc_213_output_sync_blk[1]);
    assign proc_213_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_2_0_x1_U0.fifo_D_drain_PE_0_2_x1149_blk_n);
    assign proc_213_data_PIPO_blk[2] = 1'b0;
    assign proc_213_start_FIFO_blk[2] = 1'b0;
    assign proc_213_TLF_FIFO_blk[2] = 1'b0;
    assign proc_213_input_sync_blk[2] = 1'b0;
    assign proc_213_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_213[2] = dl_detect_out ? proc_dep_vld_vec_213_reg[2] : (proc_213_data_FIFO_blk[2] | proc_213_data_PIPO_blk[2] | proc_213_start_FIFO_blk[2] | proc_213_TLF_FIFO_blk[2] | proc_213_input_sync_blk[2] | proc_213_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_213_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_213_reg <= proc_dep_vld_vec_213;
        end
    end
    assign in_chan_dep_vld_vec_213[0] = dep_chan_vld_152_213;
    assign in_chan_dep_data_vec_213[243 : 0] = dep_chan_data_152_213;
    assign token_in_vec_213[0] = token_152_213;
    assign in_chan_dep_vld_vec_213[1] = dep_chan_vld_212_213;
    assign in_chan_dep_data_vec_213[487 : 244] = dep_chan_data_212_213;
    assign token_in_vec_213[1] = token_212_213;
    assign in_chan_dep_vld_vec_213[2] = dep_chan_vld_239_213;
    assign in_chan_dep_data_vec_213[731 : 488] = dep_chan_data_239_213;
    assign token_in_vec_213[2] = token_239_213;
    assign dep_chan_vld_213_212 = out_chan_dep_vld_vec_213[0];
    assign dep_chan_data_213_212 = out_chan_dep_data_213;
    assign token_213_212 = token_out_vec_213[0];
    assign dep_chan_vld_213_239 = out_chan_dep_vld_vec_213[1];
    assign dep_chan_data_213_239 = out_chan_dep_data_213;
    assign token_213_239 = token_out_vec_213[1];
    assign dep_chan_vld_213_152 = out_chan_dep_vld_vec_213[2];
    assign dep_chan_data_213_152 = out_chan_dep_data_213;
    assign token_213_152 = token_out_vec_213[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_3_x1_U0
    top_hls_deadlock_detect_unit #(244, 214, 2, 2) top_hls_deadlock_detect_unit_214 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_214),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_214),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_214),
        .token_in_vec(token_in_vec_214),
        .dl_detect_in(dl_detect_out),
        .origin(origin[214]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_214),
        .out_chan_dep_data(out_chan_dep_data_214),
        .token_out_vec(token_out_vec_214),
        .dl_detect_out(dl_in_vec[214]));

    assign proc_214_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_3_x1_U0.fifo_D_drain_D_drain_IO_L1_out_3_3_x1188_blk_n);
    assign proc_214_data_PIPO_blk[0] = 1'b0;
    assign proc_214_start_FIFO_blk[0] = 1'b0;
    assign proc_214_TLF_FIFO_blk[0] = 1'b0;
    assign proc_214_input_sync_blk[0] = 1'b0;
    assign proc_214_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_214[0] = dl_detect_out ? proc_dep_vld_vec_214_reg[0] : (proc_214_data_FIFO_blk[0] | proc_214_data_PIPO_blk[0] | proc_214_start_FIFO_blk[0] | proc_214_TLF_FIFO_blk[0] | proc_214_input_sync_blk[0] | proc_214_output_sync_blk[0]);
    assign proc_214_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_3_x1_U0.fifo_D_drain_PE_3_3_x1156_blk_n);
    assign proc_214_data_PIPO_blk[1] = 1'b0;
    assign proc_214_start_FIFO_blk[1] = 1'b0;
    assign proc_214_TLF_FIFO_blk[1] = 1'b0;
    assign proc_214_input_sync_blk[1] = 1'b0;
    assign proc_214_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_214[1] = dl_detect_out ? proc_dep_vld_vec_214_reg[1] : (proc_214_data_FIFO_blk[1] | proc_214_data_PIPO_blk[1] | proc_214_start_FIFO_blk[1] | proc_214_TLF_FIFO_blk[1] | proc_214_input_sync_blk[1] | proc_214_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_214_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_214_reg <= proc_dep_vld_vec_214;
        end
    end
    assign in_chan_dep_vld_vec_214[0] = dep_chan_vld_177_214;
    assign in_chan_dep_data_vec_214[243 : 0] = dep_chan_data_177_214;
    assign token_in_vec_214[0] = token_177_214;
    assign in_chan_dep_vld_vec_214[1] = dep_chan_vld_215_214;
    assign in_chan_dep_data_vec_214[487 : 244] = dep_chan_data_215_214;
    assign token_in_vec_214[1] = token_215_214;
    assign dep_chan_vld_214_215 = out_chan_dep_vld_vec_214[0];
    assign dep_chan_data_214_215 = out_chan_dep_data_214;
    assign token_214_215 = token_out_vec_214[0];
    assign dep_chan_vld_214_177 = out_chan_dep_vld_vec_214[1];
    assign dep_chan_data_214_177 = out_chan_dep_data_214;
    assign token_214_177 = token_out_vec_214[1];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_3_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 215, 3, 3) top_hls_deadlock_detect_unit_215 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_215),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_215),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_215),
        .token_in_vec(token_in_vec_215),
        .dl_detect_in(dl_detect_out),
        .origin(origin[215]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_215),
        .out_chan_dep_data(out_chan_dep_data_215),
        .token_out_vec(token_out_vec_215),
        .dl_detect_out(dl_in_vec[215]));

    assign proc_215_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_3_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_3_3_x1188_blk_n);
    assign proc_215_data_PIPO_blk[0] = 1'b0;
    assign proc_215_start_FIFO_blk[0] = 1'b0;
    assign proc_215_TLF_FIFO_blk[0] = 1'b0;
    assign proc_215_input_sync_blk[0] = 1'b0;
    assign proc_215_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_215[0] = dl_detect_out ? proc_dep_vld_vec_215_reg[0] : (proc_215_data_FIFO_blk[0] | proc_215_data_PIPO_blk[0] | proc_215_start_FIFO_blk[0] | proc_215_TLF_FIFO_blk[0] | proc_215_input_sync_blk[0] | proc_215_output_sync_blk[0]);
    assign proc_215_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_3_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_3_2_x1187_blk_n);
    assign proc_215_data_PIPO_blk[1] = 1'b0;
    assign proc_215_start_FIFO_blk[1] = 1'b0;
    assign proc_215_TLF_FIFO_blk[1] = 1'b0;
    assign proc_215_input_sync_blk[1] = 1'b0;
    assign proc_215_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_215[1] = dl_detect_out ? proc_dep_vld_vec_215_reg[1] : (proc_215_data_FIFO_blk[1] | proc_215_data_PIPO_blk[1] | proc_215_start_FIFO_blk[1] | proc_215_TLF_FIFO_blk[1] | proc_215_input_sync_blk[1] | proc_215_output_sync_blk[1]);
    assign proc_215_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_3_2_x1_U0.fifo_D_drain_PE_2_3_x1155_blk_n);
    assign proc_215_data_PIPO_blk[2] = 1'b0;
    assign proc_215_start_FIFO_blk[2] = 1'b0;
    assign proc_215_TLF_FIFO_blk[2] = 1'b0;
    assign proc_215_input_sync_blk[2] = 1'b0;
    assign proc_215_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_215[2] = dl_detect_out ? proc_dep_vld_vec_215_reg[2] : (proc_215_data_FIFO_blk[2] | proc_215_data_PIPO_blk[2] | proc_215_start_FIFO_blk[2] | proc_215_TLF_FIFO_blk[2] | proc_215_input_sync_blk[2] | proc_215_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_215_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_215_reg <= proc_dep_vld_vec_215;
        end
    end
    assign in_chan_dep_vld_vec_215[0] = dep_chan_vld_169_215;
    assign in_chan_dep_data_vec_215[243 : 0] = dep_chan_data_169_215;
    assign token_in_vec_215[0] = token_169_215;
    assign in_chan_dep_vld_vec_215[1] = dep_chan_vld_214_215;
    assign in_chan_dep_data_vec_215[487 : 244] = dep_chan_data_214_215;
    assign token_in_vec_215[1] = token_214_215;
    assign in_chan_dep_vld_vec_215[2] = dep_chan_vld_216_215;
    assign in_chan_dep_data_vec_215[731 : 488] = dep_chan_data_216_215;
    assign token_in_vec_215[2] = token_216_215;
    assign dep_chan_vld_215_214 = out_chan_dep_vld_vec_215[0];
    assign dep_chan_data_215_214 = out_chan_dep_data_215;
    assign token_215_214 = token_out_vec_215[0];
    assign dep_chan_vld_215_216 = out_chan_dep_vld_vec_215[1];
    assign dep_chan_data_215_216 = out_chan_dep_data_215;
    assign token_215_216 = token_out_vec_215[1];
    assign dep_chan_vld_215_169 = out_chan_dep_vld_vec_215[2];
    assign dep_chan_data_215_169 = out_chan_dep_data_215;
    assign token_215_169 = token_out_vec_215[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_3_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 216, 3, 3) top_hls_deadlock_detect_unit_216 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_216),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_216),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_216),
        .token_in_vec(token_in_vec_216),
        .dl_detect_in(dl_detect_out),
        .origin(origin[216]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_216),
        .out_chan_dep_data(out_chan_dep_data_216),
        .token_out_vec(token_out_vec_216),
        .dl_detect_out(dl_in_vec[216]));

    assign proc_216_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_3_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_3_2_x1187_blk_n);
    assign proc_216_data_PIPO_blk[0] = 1'b0;
    assign proc_216_start_FIFO_blk[0] = 1'b0;
    assign proc_216_TLF_FIFO_blk[0] = 1'b0;
    assign proc_216_input_sync_blk[0] = 1'b0;
    assign proc_216_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_216[0] = dl_detect_out ? proc_dep_vld_vec_216_reg[0] : (proc_216_data_FIFO_blk[0] | proc_216_data_PIPO_blk[0] | proc_216_start_FIFO_blk[0] | proc_216_TLF_FIFO_blk[0] | proc_216_input_sync_blk[0] | proc_216_output_sync_blk[0]);
    assign proc_216_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_3_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_3_1_x1186_blk_n);
    assign proc_216_data_PIPO_blk[1] = 1'b0;
    assign proc_216_start_FIFO_blk[1] = 1'b0;
    assign proc_216_TLF_FIFO_blk[1] = 1'b0;
    assign proc_216_input_sync_blk[1] = 1'b0;
    assign proc_216_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_216[1] = dl_detect_out ? proc_dep_vld_vec_216_reg[1] : (proc_216_data_FIFO_blk[1] | proc_216_data_PIPO_blk[1] | proc_216_start_FIFO_blk[1] | proc_216_TLF_FIFO_blk[1] | proc_216_input_sync_blk[1] | proc_216_output_sync_blk[1]);
    assign proc_216_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_3_1_x1_U0.fifo_D_drain_PE_1_3_x1154_blk_n);
    assign proc_216_data_PIPO_blk[2] = 1'b0;
    assign proc_216_start_FIFO_blk[2] = 1'b0;
    assign proc_216_TLF_FIFO_blk[2] = 1'b0;
    assign proc_216_input_sync_blk[2] = 1'b0;
    assign proc_216_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_216[2] = dl_detect_out ? proc_dep_vld_vec_216_reg[2] : (proc_216_data_FIFO_blk[2] | proc_216_data_PIPO_blk[2] | proc_216_start_FIFO_blk[2] | proc_216_TLF_FIFO_blk[2] | proc_216_input_sync_blk[2] | proc_216_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_216_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_216_reg <= proc_dep_vld_vec_216;
        end
    end
    assign in_chan_dep_vld_vec_216[0] = dep_chan_vld_161_216;
    assign in_chan_dep_data_vec_216[243 : 0] = dep_chan_data_161_216;
    assign token_in_vec_216[0] = token_161_216;
    assign in_chan_dep_vld_vec_216[1] = dep_chan_vld_215_216;
    assign in_chan_dep_data_vec_216[487 : 244] = dep_chan_data_215_216;
    assign token_in_vec_216[1] = token_215_216;
    assign in_chan_dep_vld_vec_216[2] = dep_chan_vld_217_216;
    assign in_chan_dep_data_vec_216[731 : 488] = dep_chan_data_217_216;
    assign token_in_vec_216[2] = token_217_216;
    assign dep_chan_vld_216_215 = out_chan_dep_vld_vec_216[0];
    assign dep_chan_data_216_215 = out_chan_dep_data_216;
    assign token_216_215 = token_out_vec_216[0];
    assign dep_chan_vld_216_217 = out_chan_dep_vld_vec_216[1];
    assign dep_chan_data_216_217 = out_chan_dep_data_216;
    assign token_216_217 = token_out_vec_216[1];
    assign dep_chan_vld_216_161 = out_chan_dep_vld_vec_216[2];
    assign dep_chan_data_216_161 = out_chan_dep_data_216;
    assign token_216_161 = token_out_vec_216[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_3_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 217, 3, 3) top_hls_deadlock_detect_unit_217 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_217),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_217),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_217),
        .token_in_vec(token_in_vec_217),
        .dl_detect_in(dl_detect_out),
        .origin(origin[217]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_217),
        .out_chan_dep_data(out_chan_dep_data_217),
        .token_out_vec(token_out_vec_217),
        .dl_detect_out(dl_in_vec[217]));

    assign proc_217_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_3_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_3_1_x1186_blk_n);
    assign proc_217_data_PIPO_blk[0] = 1'b0;
    assign proc_217_start_FIFO_blk[0] = 1'b0;
    assign proc_217_TLF_FIFO_blk[0] = 1'b0;
    assign proc_217_input_sync_blk[0] = 1'b0;
    assign proc_217_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_217[0] = dl_detect_out ? proc_dep_vld_vec_217_reg[0] : (proc_217_data_FIFO_blk[0] | proc_217_data_PIPO_blk[0] | proc_217_start_FIFO_blk[0] | proc_217_TLF_FIFO_blk[0] | proc_217_input_sync_blk[0] | proc_217_output_sync_blk[0]);
    assign proc_217_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_3_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_3_0_x1185_blk_n);
    assign proc_217_data_PIPO_blk[1] = 1'b0;
    assign proc_217_start_FIFO_blk[1] = 1'b0;
    assign proc_217_TLF_FIFO_blk[1] = 1'b0;
    assign proc_217_input_sync_blk[1] = 1'b0;
    assign proc_217_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_217[1] = dl_detect_out ? proc_dep_vld_vec_217_reg[1] : (proc_217_data_FIFO_blk[1] | proc_217_data_PIPO_blk[1] | proc_217_start_FIFO_blk[1] | proc_217_TLF_FIFO_blk[1] | proc_217_input_sync_blk[1] | proc_217_output_sync_blk[1]);
    assign proc_217_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_3_0_x1_U0.fifo_D_drain_PE_0_3_x1153_blk_n);
    assign proc_217_data_PIPO_blk[2] = 1'b0;
    assign proc_217_start_FIFO_blk[2] = 1'b0;
    assign proc_217_TLF_FIFO_blk[2] = 1'b0;
    assign proc_217_input_sync_blk[2] = 1'b0;
    assign proc_217_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_217[2] = dl_detect_out ? proc_dep_vld_vec_217_reg[2] : (proc_217_data_FIFO_blk[2] | proc_217_data_PIPO_blk[2] | proc_217_start_FIFO_blk[2] | proc_217_TLF_FIFO_blk[2] | proc_217_input_sync_blk[2] | proc_217_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_217_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_217_reg <= proc_dep_vld_vec_217;
        end
    end
    assign in_chan_dep_vld_vec_217[0] = dep_chan_vld_153_217;
    assign in_chan_dep_data_vec_217[243 : 0] = dep_chan_data_153_217;
    assign token_in_vec_217[0] = token_153_217;
    assign in_chan_dep_vld_vec_217[1] = dep_chan_vld_216_217;
    assign in_chan_dep_data_vec_217[487 : 244] = dep_chan_data_216_217;
    assign token_in_vec_217[1] = token_216_217;
    assign in_chan_dep_vld_vec_217[2] = dep_chan_vld_238_217;
    assign in_chan_dep_data_vec_217[731 : 488] = dep_chan_data_238_217;
    assign token_in_vec_217[2] = token_238_217;
    assign dep_chan_vld_217_216 = out_chan_dep_vld_vec_217[0];
    assign dep_chan_data_217_216 = out_chan_dep_data_217;
    assign token_217_216 = token_out_vec_217[0];
    assign dep_chan_vld_217_238 = out_chan_dep_vld_vec_217[1];
    assign dep_chan_data_217_238 = out_chan_dep_data_217;
    assign token_217_238 = token_out_vec_217[1];
    assign dep_chan_vld_217_153 = out_chan_dep_vld_vec_217[2];
    assign dep_chan_data_217_153 = out_chan_dep_data_217;
    assign token_217_153 = token_out_vec_217[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_4_x1_U0
    top_hls_deadlock_detect_unit #(244, 218, 2, 2) top_hls_deadlock_detect_unit_218 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_218),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_218),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_218),
        .token_in_vec(token_in_vec_218),
        .dl_detect_in(dl_detect_out),
        .origin(origin[218]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_218),
        .out_chan_dep_data(out_chan_dep_data_218),
        .token_out_vec(token_out_vec_218),
        .dl_detect_out(dl_in_vec[218]));

    assign proc_218_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_4_x1_U0.fifo_D_drain_D_drain_IO_L1_out_4_3_x1192_blk_n);
    assign proc_218_data_PIPO_blk[0] = 1'b0;
    assign proc_218_start_FIFO_blk[0] = 1'b0;
    assign proc_218_TLF_FIFO_blk[0] = 1'b0;
    assign proc_218_input_sync_blk[0] = 1'b0;
    assign proc_218_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_218[0] = dl_detect_out ? proc_dep_vld_vec_218_reg[0] : (proc_218_data_FIFO_blk[0] | proc_218_data_PIPO_blk[0] | proc_218_start_FIFO_blk[0] | proc_218_TLF_FIFO_blk[0] | proc_218_input_sync_blk[0] | proc_218_output_sync_blk[0]);
    assign proc_218_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_4_x1_U0.fifo_D_drain_PE_3_4_x1160_blk_n);
    assign proc_218_data_PIPO_blk[1] = 1'b0;
    assign proc_218_start_FIFO_blk[1] = 1'b0;
    assign proc_218_TLF_FIFO_blk[1] = 1'b0;
    assign proc_218_input_sync_blk[1] = 1'b0;
    assign proc_218_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_218[1] = dl_detect_out ? proc_dep_vld_vec_218_reg[1] : (proc_218_data_FIFO_blk[1] | proc_218_data_PIPO_blk[1] | proc_218_start_FIFO_blk[1] | proc_218_TLF_FIFO_blk[1] | proc_218_input_sync_blk[1] | proc_218_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_218_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_218_reg <= proc_dep_vld_vec_218;
        end
    end
    assign in_chan_dep_vld_vec_218[0] = dep_chan_vld_178_218;
    assign in_chan_dep_data_vec_218[243 : 0] = dep_chan_data_178_218;
    assign token_in_vec_218[0] = token_178_218;
    assign in_chan_dep_vld_vec_218[1] = dep_chan_vld_219_218;
    assign in_chan_dep_data_vec_218[487 : 244] = dep_chan_data_219_218;
    assign token_in_vec_218[1] = token_219_218;
    assign dep_chan_vld_218_219 = out_chan_dep_vld_vec_218[0];
    assign dep_chan_data_218_219 = out_chan_dep_data_218;
    assign token_218_219 = token_out_vec_218[0];
    assign dep_chan_vld_218_178 = out_chan_dep_vld_vec_218[1];
    assign dep_chan_data_218_178 = out_chan_dep_data_218;
    assign token_218_178 = token_out_vec_218[1];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_4_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 219, 3, 3) top_hls_deadlock_detect_unit_219 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_219),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_219),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_219),
        .token_in_vec(token_in_vec_219),
        .dl_detect_in(dl_detect_out),
        .origin(origin[219]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_219),
        .out_chan_dep_data(out_chan_dep_data_219),
        .token_out_vec(token_out_vec_219),
        .dl_detect_out(dl_in_vec[219]));

    assign proc_219_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_4_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_4_3_x1192_blk_n);
    assign proc_219_data_PIPO_blk[0] = 1'b0;
    assign proc_219_start_FIFO_blk[0] = 1'b0;
    assign proc_219_TLF_FIFO_blk[0] = 1'b0;
    assign proc_219_input_sync_blk[0] = 1'b0;
    assign proc_219_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_219[0] = dl_detect_out ? proc_dep_vld_vec_219_reg[0] : (proc_219_data_FIFO_blk[0] | proc_219_data_PIPO_blk[0] | proc_219_start_FIFO_blk[0] | proc_219_TLF_FIFO_blk[0] | proc_219_input_sync_blk[0] | proc_219_output_sync_blk[0]);
    assign proc_219_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_4_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_4_2_x1191_blk_n);
    assign proc_219_data_PIPO_blk[1] = 1'b0;
    assign proc_219_start_FIFO_blk[1] = 1'b0;
    assign proc_219_TLF_FIFO_blk[1] = 1'b0;
    assign proc_219_input_sync_blk[1] = 1'b0;
    assign proc_219_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_219[1] = dl_detect_out ? proc_dep_vld_vec_219_reg[1] : (proc_219_data_FIFO_blk[1] | proc_219_data_PIPO_blk[1] | proc_219_start_FIFO_blk[1] | proc_219_TLF_FIFO_blk[1] | proc_219_input_sync_blk[1] | proc_219_output_sync_blk[1]);
    assign proc_219_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_4_2_x1_U0.fifo_D_drain_PE_2_4_x1159_blk_n);
    assign proc_219_data_PIPO_blk[2] = 1'b0;
    assign proc_219_start_FIFO_blk[2] = 1'b0;
    assign proc_219_TLF_FIFO_blk[2] = 1'b0;
    assign proc_219_input_sync_blk[2] = 1'b0;
    assign proc_219_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_219[2] = dl_detect_out ? proc_dep_vld_vec_219_reg[2] : (proc_219_data_FIFO_blk[2] | proc_219_data_PIPO_blk[2] | proc_219_start_FIFO_blk[2] | proc_219_TLF_FIFO_blk[2] | proc_219_input_sync_blk[2] | proc_219_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_219_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_219_reg <= proc_dep_vld_vec_219;
        end
    end
    assign in_chan_dep_vld_vec_219[0] = dep_chan_vld_170_219;
    assign in_chan_dep_data_vec_219[243 : 0] = dep_chan_data_170_219;
    assign token_in_vec_219[0] = token_170_219;
    assign in_chan_dep_vld_vec_219[1] = dep_chan_vld_218_219;
    assign in_chan_dep_data_vec_219[487 : 244] = dep_chan_data_218_219;
    assign token_in_vec_219[1] = token_218_219;
    assign in_chan_dep_vld_vec_219[2] = dep_chan_vld_220_219;
    assign in_chan_dep_data_vec_219[731 : 488] = dep_chan_data_220_219;
    assign token_in_vec_219[2] = token_220_219;
    assign dep_chan_vld_219_218 = out_chan_dep_vld_vec_219[0];
    assign dep_chan_data_219_218 = out_chan_dep_data_219;
    assign token_219_218 = token_out_vec_219[0];
    assign dep_chan_vld_219_220 = out_chan_dep_vld_vec_219[1];
    assign dep_chan_data_219_220 = out_chan_dep_data_219;
    assign token_219_220 = token_out_vec_219[1];
    assign dep_chan_vld_219_170 = out_chan_dep_vld_vec_219[2];
    assign dep_chan_data_219_170 = out_chan_dep_data_219;
    assign token_219_170 = token_out_vec_219[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_4_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 220, 3, 3) top_hls_deadlock_detect_unit_220 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_220),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_220),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_220),
        .token_in_vec(token_in_vec_220),
        .dl_detect_in(dl_detect_out),
        .origin(origin[220]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_220),
        .out_chan_dep_data(out_chan_dep_data_220),
        .token_out_vec(token_out_vec_220),
        .dl_detect_out(dl_in_vec[220]));

    assign proc_220_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_4_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_4_2_x1191_blk_n);
    assign proc_220_data_PIPO_blk[0] = 1'b0;
    assign proc_220_start_FIFO_blk[0] = 1'b0;
    assign proc_220_TLF_FIFO_blk[0] = 1'b0;
    assign proc_220_input_sync_blk[0] = 1'b0;
    assign proc_220_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_220[0] = dl_detect_out ? proc_dep_vld_vec_220_reg[0] : (proc_220_data_FIFO_blk[0] | proc_220_data_PIPO_blk[0] | proc_220_start_FIFO_blk[0] | proc_220_TLF_FIFO_blk[0] | proc_220_input_sync_blk[0] | proc_220_output_sync_blk[0]);
    assign proc_220_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_4_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_4_1_x1190_blk_n);
    assign proc_220_data_PIPO_blk[1] = 1'b0;
    assign proc_220_start_FIFO_blk[1] = 1'b0;
    assign proc_220_TLF_FIFO_blk[1] = 1'b0;
    assign proc_220_input_sync_blk[1] = 1'b0;
    assign proc_220_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_220[1] = dl_detect_out ? proc_dep_vld_vec_220_reg[1] : (proc_220_data_FIFO_blk[1] | proc_220_data_PIPO_blk[1] | proc_220_start_FIFO_blk[1] | proc_220_TLF_FIFO_blk[1] | proc_220_input_sync_blk[1] | proc_220_output_sync_blk[1]);
    assign proc_220_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_4_1_x1_U0.fifo_D_drain_PE_1_4_x1158_blk_n);
    assign proc_220_data_PIPO_blk[2] = 1'b0;
    assign proc_220_start_FIFO_blk[2] = 1'b0;
    assign proc_220_TLF_FIFO_blk[2] = 1'b0;
    assign proc_220_input_sync_blk[2] = 1'b0;
    assign proc_220_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_220[2] = dl_detect_out ? proc_dep_vld_vec_220_reg[2] : (proc_220_data_FIFO_blk[2] | proc_220_data_PIPO_blk[2] | proc_220_start_FIFO_blk[2] | proc_220_TLF_FIFO_blk[2] | proc_220_input_sync_blk[2] | proc_220_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_220_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_220_reg <= proc_dep_vld_vec_220;
        end
    end
    assign in_chan_dep_vld_vec_220[0] = dep_chan_vld_162_220;
    assign in_chan_dep_data_vec_220[243 : 0] = dep_chan_data_162_220;
    assign token_in_vec_220[0] = token_162_220;
    assign in_chan_dep_vld_vec_220[1] = dep_chan_vld_219_220;
    assign in_chan_dep_data_vec_220[487 : 244] = dep_chan_data_219_220;
    assign token_in_vec_220[1] = token_219_220;
    assign in_chan_dep_vld_vec_220[2] = dep_chan_vld_221_220;
    assign in_chan_dep_data_vec_220[731 : 488] = dep_chan_data_221_220;
    assign token_in_vec_220[2] = token_221_220;
    assign dep_chan_vld_220_219 = out_chan_dep_vld_vec_220[0];
    assign dep_chan_data_220_219 = out_chan_dep_data_220;
    assign token_220_219 = token_out_vec_220[0];
    assign dep_chan_vld_220_221 = out_chan_dep_vld_vec_220[1];
    assign dep_chan_data_220_221 = out_chan_dep_data_220;
    assign token_220_221 = token_out_vec_220[1];
    assign dep_chan_vld_220_162 = out_chan_dep_vld_vec_220[2];
    assign dep_chan_data_220_162 = out_chan_dep_data_220;
    assign token_220_162 = token_out_vec_220[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_4_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 221, 3, 3) top_hls_deadlock_detect_unit_221 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_221),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_221),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_221),
        .token_in_vec(token_in_vec_221),
        .dl_detect_in(dl_detect_out),
        .origin(origin[221]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_221),
        .out_chan_dep_data(out_chan_dep_data_221),
        .token_out_vec(token_out_vec_221),
        .dl_detect_out(dl_in_vec[221]));

    assign proc_221_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_4_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_4_1_x1190_blk_n);
    assign proc_221_data_PIPO_blk[0] = 1'b0;
    assign proc_221_start_FIFO_blk[0] = 1'b0;
    assign proc_221_TLF_FIFO_blk[0] = 1'b0;
    assign proc_221_input_sync_blk[0] = 1'b0;
    assign proc_221_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_221[0] = dl_detect_out ? proc_dep_vld_vec_221_reg[0] : (proc_221_data_FIFO_blk[0] | proc_221_data_PIPO_blk[0] | proc_221_start_FIFO_blk[0] | proc_221_TLF_FIFO_blk[0] | proc_221_input_sync_blk[0] | proc_221_output_sync_blk[0]);
    assign proc_221_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_4_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_4_0_x1189_blk_n);
    assign proc_221_data_PIPO_blk[1] = 1'b0;
    assign proc_221_start_FIFO_blk[1] = 1'b0;
    assign proc_221_TLF_FIFO_blk[1] = 1'b0;
    assign proc_221_input_sync_blk[1] = 1'b0;
    assign proc_221_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_221[1] = dl_detect_out ? proc_dep_vld_vec_221_reg[1] : (proc_221_data_FIFO_blk[1] | proc_221_data_PIPO_blk[1] | proc_221_start_FIFO_blk[1] | proc_221_TLF_FIFO_blk[1] | proc_221_input_sync_blk[1] | proc_221_output_sync_blk[1]);
    assign proc_221_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_4_0_x1_U0.fifo_D_drain_PE_0_4_x1157_blk_n);
    assign proc_221_data_PIPO_blk[2] = 1'b0;
    assign proc_221_start_FIFO_blk[2] = 1'b0;
    assign proc_221_TLF_FIFO_blk[2] = 1'b0;
    assign proc_221_input_sync_blk[2] = 1'b0;
    assign proc_221_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_221[2] = dl_detect_out ? proc_dep_vld_vec_221_reg[2] : (proc_221_data_FIFO_blk[2] | proc_221_data_PIPO_blk[2] | proc_221_start_FIFO_blk[2] | proc_221_TLF_FIFO_blk[2] | proc_221_input_sync_blk[2] | proc_221_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_221_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_221_reg <= proc_dep_vld_vec_221;
        end
    end
    assign in_chan_dep_vld_vec_221[0] = dep_chan_vld_154_221;
    assign in_chan_dep_data_vec_221[243 : 0] = dep_chan_data_154_221;
    assign token_in_vec_221[0] = token_154_221;
    assign in_chan_dep_vld_vec_221[1] = dep_chan_vld_220_221;
    assign in_chan_dep_data_vec_221[487 : 244] = dep_chan_data_220_221;
    assign token_in_vec_221[1] = token_220_221;
    assign in_chan_dep_vld_vec_221[2] = dep_chan_vld_237_221;
    assign in_chan_dep_data_vec_221[731 : 488] = dep_chan_data_237_221;
    assign token_in_vec_221[2] = token_237_221;
    assign dep_chan_vld_221_220 = out_chan_dep_vld_vec_221[0];
    assign dep_chan_data_221_220 = out_chan_dep_data_221;
    assign token_221_220 = token_out_vec_221[0];
    assign dep_chan_vld_221_237 = out_chan_dep_vld_vec_221[1];
    assign dep_chan_data_221_237 = out_chan_dep_data_221;
    assign token_221_237 = token_out_vec_221[1];
    assign dep_chan_vld_221_154 = out_chan_dep_vld_vec_221[2];
    assign dep_chan_data_221_154 = out_chan_dep_data_221;
    assign token_221_154 = token_out_vec_221[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_5_x1_U0
    top_hls_deadlock_detect_unit #(244, 222, 2, 2) top_hls_deadlock_detect_unit_222 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_222),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_222),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_222),
        .token_in_vec(token_in_vec_222),
        .dl_detect_in(dl_detect_out),
        .origin(origin[222]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_222),
        .out_chan_dep_data(out_chan_dep_data_222),
        .token_out_vec(token_out_vec_222),
        .dl_detect_out(dl_in_vec[222]));

    assign proc_222_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_5_x1_U0.fifo_D_drain_D_drain_IO_L1_out_5_3_x1196_blk_n);
    assign proc_222_data_PIPO_blk[0] = 1'b0;
    assign proc_222_start_FIFO_blk[0] = 1'b0;
    assign proc_222_TLF_FIFO_blk[0] = 1'b0;
    assign proc_222_input_sync_blk[0] = 1'b0;
    assign proc_222_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_222[0] = dl_detect_out ? proc_dep_vld_vec_222_reg[0] : (proc_222_data_FIFO_blk[0] | proc_222_data_PIPO_blk[0] | proc_222_start_FIFO_blk[0] | proc_222_TLF_FIFO_blk[0] | proc_222_input_sync_blk[0] | proc_222_output_sync_blk[0]);
    assign proc_222_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_5_x1_U0.fifo_D_drain_PE_3_5_x1164_blk_n);
    assign proc_222_data_PIPO_blk[1] = 1'b0;
    assign proc_222_start_FIFO_blk[1] = 1'b0;
    assign proc_222_TLF_FIFO_blk[1] = 1'b0;
    assign proc_222_input_sync_blk[1] = 1'b0;
    assign proc_222_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_222[1] = dl_detect_out ? proc_dep_vld_vec_222_reg[1] : (proc_222_data_FIFO_blk[1] | proc_222_data_PIPO_blk[1] | proc_222_start_FIFO_blk[1] | proc_222_TLF_FIFO_blk[1] | proc_222_input_sync_blk[1] | proc_222_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_222_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_222_reg <= proc_dep_vld_vec_222;
        end
    end
    assign in_chan_dep_vld_vec_222[0] = dep_chan_vld_179_222;
    assign in_chan_dep_data_vec_222[243 : 0] = dep_chan_data_179_222;
    assign token_in_vec_222[0] = token_179_222;
    assign in_chan_dep_vld_vec_222[1] = dep_chan_vld_223_222;
    assign in_chan_dep_data_vec_222[487 : 244] = dep_chan_data_223_222;
    assign token_in_vec_222[1] = token_223_222;
    assign dep_chan_vld_222_223 = out_chan_dep_vld_vec_222[0];
    assign dep_chan_data_222_223 = out_chan_dep_data_222;
    assign token_222_223 = token_out_vec_222[0];
    assign dep_chan_vld_222_179 = out_chan_dep_vld_vec_222[1];
    assign dep_chan_data_222_179 = out_chan_dep_data_222;
    assign token_222_179 = token_out_vec_222[1];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_5_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 223, 3, 3) top_hls_deadlock_detect_unit_223 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_223),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_223),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_223),
        .token_in_vec(token_in_vec_223),
        .dl_detect_in(dl_detect_out),
        .origin(origin[223]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_223),
        .out_chan_dep_data(out_chan_dep_data_223),
        .token_out_vec(token_out_vec_223),
        .dl_detect_out(dl_in_vec[223]));

    assign proc_223_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_5_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_5_3_x1196_blk_n);
    assign proc_223_data_PIPO_blk[0] = 1'b0;
    assign proc_223_start_FIFO_blk[0] = 1'b0;
    assign proc_223_TLF_FIFO_blk[0] = 1'b0;
    assign proc_223_input_sync_blk[0] = 1'b0;
    assign proc_223_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_223[0] = dl_detect_out ? proc_dep_vld_vec_223_reg[0] : (proc_223_data_FIFO_blk[0] | proc_223_data_PIPO_blk[0] | proc_223_start_FIFO_blk[0] | proc_223_TLF_FIFO_blk[0] | proc_223_input_sync_blk[0] | proc_223_output_sync_blk[0]);
    assign proc_223_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_5_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_5_2_x1195_blk_n);
    assign proc_223_data_PIPO_blk[1] = 1'b0;
    assign proc_223_start_FIFO_blk[1] = 1'b0;
    assign proc_223_TLF_FIFO_blk[1] = 1'b0;
    assign proc_223_input_sync_blk[1] = 1'b0;
    assign proc_223_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_223[1] = dl_detect_out ? proc_dep_vld_vec_223_reg[1] : (proc_223_data_FIFO_blk[1] | proc_223_data_PIPO_blk[1] | proc_223_start_FIFO_blk[1] | proc_223_TLF_FIFO_blk[1] | proc_223_input_sync_blk[1] | proc_223_output_sync_blk[1]);
    assign proc_223_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_5_2_x1_U0.fifo_D_drain_PE_2_5_x1163_blk_n);
    assign proc_223_data_PIPO_blk[2] = 1'b0;
    assign proc_223_start_FIFO_blk[2] = 1'b0;
    assign proc_223_TLF_FIFO_blk[2] = 1'b0;
    assign proc_223_input_sync_blk[2] = 1'b0;
    assign proc_223_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_223[2] = dl_detect_out ? proc_dep_vld_vec_223_reg[2] : (proc_223_data_FIFO_blk[2] | proc_223_data_PIPO_blk[2] | proc_223_start_FIFO_blk[2] | proc_223_TLF_FIFO_blk[2] | proc_223_input_sync_blk[2] | proc_223_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_223_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_223_reg <= proc_dep_vld_vec_223;
        end
    end
    assign in_chan_dep_vld_vec_223[0] = dep_chan_vld_171_223;
    assign in_chan_dep_data_vec_223[243 : 0] = dep_chan_data_171_223;
    assign token_in_vec_223[0] = token_171_223;
    assign in_chan_dep_vld_vec_223[1] = dep_chan_vld_222_223;
    assign in_chan_dep_data_vec_223[487 : 244] = dep_chan_data_222_223;
    assign token_in_vec_223[1] = token_222_223;
    assign in_chan_dep_vld_vec_223[2] = dep_chan_vld_224_223;
    assign in_chan_dep_data_vec_223[731 : 488] = dep_chan_data_224_223;
    assign token_in_vec_223[2] = token_224_223;
    assign dep_chan_vld_223_222 = out_chan_dep_vld_vec_223[0];
    assign dep_chan_data_223_222 = out_chan_dep_data_223;
    assign token_223_222 = token_out_vec_223[0];
    assign dep_chan_vld_223_224 = out_chan_dep_vld_vec_223[1];
    assign dep_chan_data_223_224 = out_chan_dep_data_223;
    assign token_223_224 = token_out_vec_223[1];
    assign dep_chan_vld_223_171 = out_chan_dep_vld_vec_223[2];
    assign dep_chan_data_223_171 = out_chan_dep_data_223;
    assign token_223_171 = token_out_vec_223[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_5_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 224, 3, 3) top_hls_deadlock_detect_unit_224 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_224),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_224),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_224),
        .token_in_vec(token_in_vec_224),
        .dl_detect_in(dl_detect_out),
        .origin(origin[224]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_224),
        .out_chan_dep_data(out_chan_dep_data_224),
        .token_out_vec(token_out_vec_224),
        .dl_detect_out(dl_in_vec[224]));

    assign proc_224_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_5_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_5_2_x1195_blk_n);
    assign proc_224_data_PIPO_blk[0] = 1'b0;
    assign proc_224_start_FIFO_blk[0] = 1'b0;
    assign proc_224_TLF_FIFO_blk[0] = 1'b0;
    assign proc_224_input_sync_blk[0] = 1'b0;
    assign proc_224_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_224[0] = dl_detect_out ? proc_dep_vld_vec_224_reg[0] : (proc_224_data_FIFO_blk[0] | proc_224_data_PIPO_blk[0] | proc_224_start_FIFO_blk[0] | proc_224_TLF_FIFO_blk[0] | proc_224_input_sync_blk[0] | proc_224_output_sync_blk[0]);
    assign proc_224_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_5_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_5_1_x1194_blk_n);
    assign proc_224_data_PIPO_blk[1] = 1'b0;
    assign proc_224_start_FIFO_blk[1] = 1'b0;
    assign proc_224_TLF_FIFO_blk[1] = 1'b0;
    assign proc_224_input_sync_blk[1] = 1'b0;
    assign proc_224_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_224[1] = dl_detect_out ? proc_dep_vld_vec_224_reg[1] : (proc_224_data_FIFO_blk[1] | proc_224_data_PIPO_blk[1] | proc_224_start_FIFO_blk[1] | proc_224_TLF_FIFO_blk[1] | proc_224_input_sync_blk[1] | proc_224_output_sync_blk[1]);
    assign proc_224_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_5_1_x1_U0.fifo_D_drain_PE_1_5_x1162_blk_n);
    assign proc_224_data_PIPO_blk[2] = 1'b0;
    assign proc_224_start_FIFO_blk[2] = 1'b0;
    assign proc_224_TLF_FIFO_blk[2] = 1'b0;
    assign proc_224_input_sync_blk[2] = 1'b0;
    assign proc_224_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_224[2] = dl_detect_out ? proc_dep_vld_vec_224_reg[2] : (proc_224_data_FIFO_blk[2] | proc_224_data_PIPO_blk[2] | proc_224_start_FIFO_blk[2] | proc_224_TLF_FIFO_blk[2] | proc_224_input_sync_blk[2] | proc_224_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_224_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_224_reg <= proc_dep_vld_vec_224;
        end
    end
    assign in_chan_dep_vld_vec_224[0] = dep_chan_vld_163_224;
    assign in_chan_dep_data_vec_224[243 : 0] = dep_chan_data_163_224;
    assign token_in_vec_224[0] = token_163_224;
    assign in_chan_dep_vld_vec_224[1] = dep_chan_vld_223_224;
    assign in_chan_dep_data_vec_224[487 : 244] = dep_chan_data_223_224;
    assign token_in_vec_224[1] = token_223_224;
    assign in_chan_dep_vld_vec_224[2] = dep_chan_vld_225_224;
    assign in_chan_dep_data_vec_224[731 : 488] = dep_chan_data_225_224;
    assign token_in_vec_224[2] = token_225_224;
    assign dep_chan_vld_224_223 = out_chan_dep_vld_vec_224[0];
    assign dep_chan_data_224_223 = out_chan_dep_data_224;
    assign token_224_223 = token_out_vec_224[0];
    assign dep_chan_vld_224_225 = out_chan_dep_vld_vec_224[1];
    assign dep_chan_data_224_225 = out_chan_dep_data_224;
    assign token_224_225 = token_out_vec_224[1];
    assign dep_chan_vld_224_163 = out_chan_dep_vld_vec_224[2];
    assign dep_chan_data_224_163 = out_chan_dep_data_224;
    assign token_224_163 = token_out_vec_224[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_5_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 225, 3, 3) top_hls_deadlock_detect_unit_225 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_225),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_225),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_225),
        .token_in_vec(token_in_vec_225),
        .dl_detect_in(dl_detect_out),
        .origin(origin[225]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_225),
        .out_chan_dep_data(out_chan_dep_data_225),
        .token_out_vec(token_out_vec_225),
        .dl_detect_out(dl_in_vec[225]));

    assign proc_225_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_5_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_5_1_x1194_blk_n);
    assign proc_225_data_PIPO_blk[0] = 1'b0;
    assign proc_225_start_FIFO_blk[0] = 1'b0;
    assign proc_225_TLF_FIFO_blk[0] = 1'b0;
    assign proc_225_input_sync_blk[0] = 1'b0;
    assign proc_225_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_225[0] = dl_detect_out ? proc_dep_vld_vec_225_reg[0] : (proc_225_data_FIFO_blk[0] | proc_225_data_PIPO_blk[0] | proc_225_start_FIFO_blk[0] | proc_225_TLF_FIFO_blk[0] | proc_225_input_sync_blk[0] | proc_225_output_sync_blk[0]);
    assign proc_225_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_5_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_5_0_x1193_blk_n);
    assign proc_225_data_PIPO_blk[1] = 1'b0;
    assign proc_225_start_FIFO_blk[1] = 1'b0;
    assign proc_225_TLF_FIFO_blk[1] = 1'b0;
    assign proc_225_input_sync_blk[1] = 1'b0;
    assign proc_225_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_225[1] = dl_detect_out ? proc_dep_vld_vec_225_reg[1] : (proc_225_data_FIFO_blk[1] | proc_225_data_PIPO_blk[1] | proc_225_start_FIFO_blk[1] | proc_225_TLF_FIFO_blk[1] | proc_225_input_sync_blk[1] | proc_225_output_sync_blk[1]);
    assign proc_225_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_5_0_x1_U0.fifo_D_drain_PE_0_5_x1161_blk_n);
    assign proc_225_data_PIPO_blk[2] = 1'b0;
    assign proc_225_start_FIFO_blk[2] = 1'b0;
    assign proc_225_TLF_FIFO_blk[2] = 1'b0;
    assign proc_225_input_sync_blk[2] = 1'b0;
    assign proc_225_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_225[2] = dl_detect_out ? proc_dep_vld_vec_225_reg[2] : (proc_225_data_FIFO_blk[2] | proc_225_data_PIPO_blk[2] | proc_225_start_FIFO_blk[2] | proc_225_TLF_FIFO_blk[2] | proc_225_input_sync_blk[2] | proc_225_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_225_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_225_reg <= proc_dep_vld_vec_225;
        end
    end
    assign in_chan_dep_vld_vec_225[0] = dep_chan_vld_155_225;
    assign in_chan_dep_data_vec_225[243 : 0] = dep_chan_data_155_225;
    assign token_in_vec_225[0] = token_155_225;
    assign in_chan_dep_vld_vec_225[1] = dep_chan_vld_224_225;
    assign in_chan_dep_data_vec_225[487 : 244] = dep_chan_data_224_225;
    assign token_in_vec_225[1] = token_224_225;
    assign in_chan_dep_vld_vec_225[2] = dep_chan_vld_236_225;
    assign in_chan_dep_data_vec_225[731 : 488] = dep_chan_data_236_225;
    assign token_in_vec_225[2] = token_236_225;
    assign dep_chan_vld_225_224 = out_chan_dep_vld_vec_225[0];
    assign dep_chan_data_225_224 = out_chan_dep_data_225;
    assign token_225_224 = token_out_vec_225[0];
    assign dep_chan_vld_225_236 = out_chan_dep_vld_vec_225[1];
    assign dep_chan_data_225_236 = out_chan_dep_data_225;
    assign token_225_236 = token_out_vec_225[1];
    assign dep_chan_vld_225_155 = out_chan_dep_vld_vec_225[2];
    assign dep_chan_data_225_155 = out_chan_dep_data_225;
    assign token_225_155 = token_out_vec_225[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_6_x1_U0
    top_hls_deadlock_detect_unit #(244, 226, 2, 2) top_hls_deadlock_detect_unit_226 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_226),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_226),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_226),
        .token_in_vec(token_in_vec_226),
        .dl_detect_in(dl_detect_out),
        .origin(origin[226]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_226),
        .out_chan_dep_data(out_chan_dep_data_226),
        .token_out_vec(token_out_vec_226),
        .dl_detect_out(dl_in_vec[226]));

    assign proc_226_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_6_x1_U0.fifo_D_drain_D_drain_IO_L1_out_6_3_x1200_blk_n);
    assign proc_226_data_PIPO_blk[0] = 1'b0;
    assign proc_226_start_FIFO_blk[0] = 1'b0;
    assign proc_226_TLF_FIFO_blk[0] = 1'b0;
    assign proc_226_input_sync_blk[0] = 1'b0;
    assign proc_226_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_226[0] = dl_detect_out ? proc_dep_vld_vec_226_reg[0] : (proc_226_data_FIFO_blk[0] | proc_226_data_PIPO_blk[0] | proc_226_start_FIFO_blk[0] | proc_226_TLF_FIFO_blk[0] | proc_226_input_sync_blk[0] | proc_226_output_sync_blk[0]);
    assign proc_226_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_6_x1_U0.fifo_D_drain_PE_3_6_x1168_blk_n);
    assign proc_226_data_PIPO_blk[1] = 1'b0;
    assign proc_226_start_FIFO_blk[1] = 1'b0;
    assign proc_226_TLF_FIFO_blk[1] = 1'b0;
    assign proc_226_input_sync_blk[1] = 1'b0;
    assign proc_226_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_226[1] = dl_detect_out ? proc_dep_vld_vec_226_reg[1] : (proc_226_data_FIFO_blk[1] | proc_226_data_PIPO_blk[1] | proc_226_start_FIFO_blk[1] | proc_226_TLF_FIFO_blk[1] | proc_226_input_sync_blk[1] | proc_226_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_226_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_226_reg <= proc_dep_vld_vec_226;
        end
    end
    assign in_chan_dep_vld_vec_226[0] = dep_chan_vld_180_226;
    assign in_chan_dep_data_vec_226[243 : 0] = dep_chan_data_180_226;
    assign token_in_vec_226[0] = token_180_226;
    assign in_chan_dep_vld_vec_226[1] = dep_chan_vld_227_226;
    assign in_chan_dep_data_vec_226[487 : 244] = dep_chan_data_227_226;
    assign token_in_vec_226[1] = token_227_226;
    assign dep_chan_vld_226_227 = out_chan_dep_vld_vec_226[0];
    assign dep_chan_data_226_227 = out_chan_dep_data_226;
    assign token_226_227 = token_out_vec_226[0];
    assign dep_chan_vld_226_180 = out_chan_dep_vld_vec_226[1];
    assign dep_chan_data_226_180 = out_chan_dep_data_226;
    assign token_226_180 = token_out_vec_226[1];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_6_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 227, 3, 3) top_hls_deadlock_detect_unit_227 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_227),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_227),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_227),
        .token_in_vec(token_in_vec_227),
        .dl_detect_in(dl_detect_out),
        .origin(origin[227]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_227),
        .out_chan_dep_data(out_chan_dep_data_227),
        .token_out_vec(token_out_vec_227),
        .dl_detect_out(dl_in_vec[227]));

    assign proc_227_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_6_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_6_3_x1200_blk_n);
    assign proc_227_data_PIPO_blk[0] = 1'b0;
    assign proc_227_start_FIFO_blk[0] = 1'b0;
    assign proc_227_TLF_FIFO_blk[0] = 1'b0;
    assign proc_227_input_sync_blk[0] = 1'b0;
    assign proc_227_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_227[0] = dl_detect_out ? proc_dep_vld_vec_227_reg[0] : (proc_227_data_FIFO_blk[0] | proc_227_data_PIPO_blk[0] | proc_227_start_FIFO_blk[0] | proc_227_TLF_FIFO_blk[0] | proc_227_input_sync_blk[0] | proc_227_output_sync_blk[0]);
    assign proc_227_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_6_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_6_2_x1199_blk_n);
    assign proc_227_data_PIPO_blk[1] = 1'b0;
    assign proc_227_start_FIFO_blk[1] = 1'b0;
    assign proc_227_TLF_FIFO_blk[1] = 1'b0;
    assign proc_227_input_sync_blk[1] = 1'b0;
    assign proc_227_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_227[1] = dl_detect_out ? proc_dep_vld_vec_227_reg[1] : (proc_227_data_FIFO_blk[1] | proc_227_data_PIPO_blk[1] | proc_227_start_FIFO_blk[1] | proc_227_TLF_FIFO_blk[1] | proc_227_input_sync_blk[1] | proc_227_output_sync_blk[1]);
    assign proc_227_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_6_2_x1_U0.fifo_D_drain_PE_2_6_x1167_blk_n);
    assign proc_227_data_PIPO_blk[2] = 1'b0;
    assign proc_227_start_FIFO_blk[2] = 1'b0;
    assign proc_227_TLF_FIFO_blk[2] = 1'b0;
    assign proc_227_input_sync_blk[2] = 1'b0;
    assign proc_227_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_227[2] = dl_detect_out ? proc_dep_vld_vec_227_reg[2] : (proc_227_data_FIFO_blk[2] | proc_227_data_PIPO_blk[2] | proc_227_start_FIFO_blk[2] | proc_227_TLF_FIFO_blk[2] | proc_227_input_sync_blk[2] | proc_227_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_227_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_227_reg <= proc_dep_vld_vec_227;
        end
    end
    assign in_chan_dep_vld_vec_227[0] = dep_chan_vld_172_227;
    assign in_chan_dep_data_vec_227[243 : 0] = dep_chan_data_172_227;
    assign token_in_vec_227[0] = token_172_227;
    assign in_chan_dep_vld_vec_227[1] = dep_chan_vld_226_227;
    assign in_chan_dep_data_vec_227[487 : 244] = dep_chan_data_226_227;
    assign token_in_vec_227[1] = token_226_227;
    assign in_chan_dep_vld_vec_227[2] = dep_chan_vld_228_227;
    assign in_chan_dep_data_vec_227[731 : 488] = dep_chan_data_228_227;
    assign token_in_vec_227[2] = token_228_227;
    assign dep_chan_vld_227_226 = out_chan_dep_vld_vec_227[0];
    assign dep_chan_data_227_226 = out_chan_dep_data_227;
    assign token_227_226 = token_out_vec_227[0];
    assign dep_chan_vld_227_228 = out_chan_dep_vld_vec_227[1];
    assign dep_chan_data_227_228 = out_chan_dep_data_227;
    assign token_227_228 = token_out_vec_227[1];
    assign dep_chan_vld_227_172 = out_chan_dep_vld_vec_227[2];
    assign dep_chan_data_227_172 = out_chan_dep_data_227;
    assign token_227_172 = token_out_vec_227[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_6_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 228, 3, 3) top_hls_deadlock_detect_unit_228 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_228),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_228),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_228),
        .token_in_vec(token_in_vec_228),
        .dl_detect_in(dl_detect_out),
        .origin(origin[228]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_228),
        .out_chan_dep_data(out_chan_dep_data_228),
        .token_out_vec(token_out_vec_228),
        .dl_detect_out(dl_in_vec[228]));

    assign proc_228_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_6_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_6_2_x1199_blk_n);
    assign proc_228_data_PIPO_blk[0] = 1'b0;
    assign proc_228_start_FIFO_blk[0] = 1'b0;
    assign proc_228_TLF_FIFO_blk[0] = 1'b0;
    assign proc_228_input_sync_blk[0] = 1'b0;
    assign proc_228_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_228[0] = dl_detect_out ? proc_dep_vld_vec_228_reg[0] : (proc_228_data_FIFO_blk[0] | proc_228_data_PIPO_blk[0] | proc_228_start_FIFO_blk[0] | proc_228_TLF_FIFO_blk[0] | proc_228_input_sync_blk[0] | proc_228_output_sync_blk[0]);
    assign proc_228_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_6_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_blk_n);
    assign proc_228_data_PIPO_blk[1] = 1'b0;
    assign proc_228_start_FIFO_blk[1] = 1'b0;
    assign proc_228_TLF_FIFO_blk[1] = 1'b0;
    assign proc_228_input_sync_blk[1] = 1'b0;
    assign proc_228_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_228[1] = dl_detect_out ? proc_dep_vld_vec_228_reg[1] : (proc_228_data_FIFO_blk[1] | proc_228_data_PIPO_blk[1] | proc_228_start_FIFO_blk[1] | proc_228_TLF_FIFO_blk[1] | proc_228_input_sync_blk[1] | proc_228_output_sync_blk[1]);
    assign proc_228_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_6_1_x1_U0.fifo_D_drain_PE_1_6_x1166_blk_n);
    assign proc_228_data_PIPO_blk[2] = 1'b0;
    assign proc_228_start_FIFO_blk[2] = 1'b0;
    assign proc_228_TLF_FIFO_blk[2] = 1'b0;
    assign proc_228_input_sync_blk[2] = 1'b0;
    assign proc_228_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_228[2] = dl_detect_out ? proc_dep_vld_vec_228_reg[2] : (proc_228_data_FIFO_blk[2] | proc_228_data_PIPO_blk[2] | proc_228_start_FIFO_blk[2] | proc_228_TLF_FIFO_blk[2] | proc_228_input_sync_blk[2] | proc_228_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_228_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_228_reg <= proc_dep_vld_vec_228;
        end
    end
    assign in_chan_dep_vld_vec_228[0] = dep_chan_vld_164_228;
    assign in_chan_dep_data_vec_228[243 : 0] = dep_chan_data_164_228;
    assign token_in_vec_228[0] = token_164_228;
    assign in_chan_dep_vld_vec_228[1] = dep_chan_vld_227_228;
    assign in_chan_dep_data_vec_228[487 : 244] = dep_chan_data_227_228;
    assign token_in_vec_228[1] = token_227_228;
    assign in_chan_dep_vld_vec_228[2] = dep_chan_vld_229_228;
    assign in_chan_dep_data_vec_228[731 : 488] = dep_chan_data_229_228;
    assign token_in_vec_228[2] = token_229_228;
    assign dep_chan_vld_228_227 = out_chan_dep_vld_vec_228[0];
    assign dep_chan_data_228_227 = out_chan_dep_data_228;
    assign token_228_227 = token_out_vec_228[0];
    assign dep_chan_vld_228_229 = out_chan_dep_vld_vec_228[1];
    assign dep_chan_data_228_229 = out_chan_dep_data_228;
    assign token_228_229 = token_out_vec_228[1];
    assign dep_chan_vld_228_164 = out_chan_dep_vld_vec_228[2];
    assign dep_chan_data_228_164 = out_chan_dep_data_228;
    assign token_228_164 = token_out_vec_228[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_6_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 229, 3, 3) top_hls_deadlock_detect_unit_229 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_229),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_229),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_229),
        .token_in_vec(token_in_vec_229),
        .dl_detect_in(dl_detect_out),
        .origin(origin[229]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_229),
        .out_chan_dep_data(out_chan_dep_data_229),
        .token_out_vec(token_out_vec_229),
        .dl_detect_out(dl_in_vec[229]));

    assign proc_229_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_6_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_6_1_x1198_blk_n);
    assign proc_229_data_PIPO_blk[0] = 1'b0;
    assign proc_229_start_FIFO_blk[0] = 1'b0;
    assign proc_229_TLF_FIFO_blk[0] = 1'b0;
    assign proc_229_input_sync_blk[0] = 1'b0;
    assign proc_229_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_229[0] = dl_detect_out ? proc_dep_vld_vec_229_reg[0] : (proc_229_data_FIFO_blk[0] | proc_229_data_PIPO_blk[0] | proc_229_start_FIFO_blk[0] | proc_229_TLF_FIFO_blk[0] | proc_229_input_sync_blk[0] | proc_229_output_sync_blk[0]);
    assign proc_229_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_6_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_blk_n);
    assign proc_229_data_PIPO_blk[1] = 1'b0;
    assign proc_229_start_FIFO_blk[1] = 1'b0;
    assign proc_229_TLF_FIFO_blk[1] = 1'b0;
    assign proc_229_input_sync_blk[1] = 1'b0;
    assign proc_229_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_229[1] = dl_detect_out ? proc_dep_vld_vec_229_reg[1] : (proc_229_data_FIFO_blk[1] | proc_229_data_PIPO_blk[1] | proc_229_start_FIFO_blk[1] | proc_229_TLF_FIFO_blk[1] | proc_229_input_sync_blk[1] | proc_229_output_sync_blk[1]);
    assign proc_229_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_6_0_x1_U0.fifo_D_drain_PE_0_6_x1165_blk_n);
    assign proc_229_data_PIPO_blk[2] = 1'b0;
    assign proc_229_start_FIFO_blk[2] = 1'b0;
    assign proc_229_TLF_FIFO_blk[2] = 1'b0;
    assign proc_229_input_sync_blk[2] = 1'b0;
    assign proc_229_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_229[2] = dl_detect_out ? proc_dep_vld_vec_229_reg[2] : (proc_229_data_FIFO_blk[2] | proc_229_data_PIPO_blk[2] | proc_229_start_FIFO_blk[2] | proc_229_TLF_FIFO_blk[2] | proc_229_input_sync_blk[2] | proc_229_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_229_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_229_reg <= proc_dep_vld_vec_229;
        end
    end
    assign in_chan_dep_vld_vec_229[0] = dep_chan_vld_156_229;
    assign in_chan_dep_data_vec_229[243 : 0] = dep_chan_data_156_229;
    assign token_in_vec_229[0] = token_156_229;
    assign in_chan_dep_vld_vec_229[1] = dep_chan_vld_228_229;
    assign in_chan_dep_data_vec_229[487 : 244] = dep_chan_data_228_229;
    assign token_in_vec_229[1] = token_228_229;
    assign in_chan_dep_vld_vec_229[2] = dep_chan_vld_235_229;
    assign in_chan_dep_data_vec_229[731 : 488] = dep_chan_data_235_229;
    assign token_in_vec_229[2] = token_235_229;
    assign dep_chan_vld_229_228 = out_chan_dep_vld_vec_229[0];
    assign dep_chan_data_229_228 = out_chan_dep_data_229;
    assign token_229_228 = token_out_vec_229[0];
    assign dep_chan_vld_229_235 = out_chan_dep_vld_vec_229[1];
    assign dep_chan_data_229_235 = out_chan_dep_data_229;
    assign token_229_235 = token_out_vec_229[1];
    assign dep_chan_vld_229_156 = out_chan_dep_vld_vec_229[2];
    assign dep_chan_data_229_156 = out_chan_dep_data_229;
    assign token_229_156 = token_out_vec_229[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_7_x1_U0
    top_hls_deadlock_detect_unit #(244, 230, 2, 2) top_hls_deadlock_detect_unit_230 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_230),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_230),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_230),
        .token_in_vec(token_in_vec_230),
        .dl_detect_in(dl_detect_out),
        .origin(origin[230]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_230),
        .out_chan_dep_data(out_chan_dep_data_230),
        .token_out_vec(token_out_vec_230),
        .dl_detect_out(dl_in_vec[230]));

    assign proc_230_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_7_x1_U0.fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_blk_n);
    assign proc_230_data_PIPO_blk[0] = 1'b0;
    assign proc_230_start_FIFO_blk[0] = 1'b0;
    assign proc_230_TLF_FIFO_blk[0] = 1'b0;
    assign proc_230_input_sync_blk[0] = 1'b0;
    assign proc_230_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_230[0] = dl_detect_out ? proc_dep_vld_vec_230_reg[0] : (proc_230_data_FIFO_blk[0] | proc_230_data_PIPO_blk[0] | proc_230_start_FIFO_blk[0] | proc_230_TLF_FIFO_blk[0] | proc_230_input_sync_blk[0] | proc_230_output_sync_blk[0]);
    assign proc_230_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_boundary_wrapper_7_x1_U0.fifo_D_drain_PE_3_7_x1172_blk_n);
    assign proc_230_data_PIPO_blk[1] = 1'b0;
    assign proc_230_start_FIFO_blk[1] = 1'b0;
    assign proc_230_TLF_FIFO_blk[1] = 1'b0;
    assign proc_230_input_sync_blk[1] = 1'b0;
    assign proc_230_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_230[1] = dl_detect_out ? proc_dep_vld_vec_230_reg[1] : (proc_230_data_FIFO_blk[1] | proc_230_data_PIPO_blk[1] | proc_230_start_FIFO_blk[1] | proc_230_TLF_FIFO_blk[1] | proc_230_input_sync_blk[1] | proc_230_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_230_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_230_reg <= proc_dep_vld_vec_230;
        end
    end
    assign in_chan_dep_vld_vec_230[0] = dep_chan_vld_181_230;
    assign in_chan_dep_data_vec_230[243 : 0] = dep_chan_data_181_230;
    assign token_in_vec_230[0] = token_181_230;
    assign in_chan_dep_vld_vec_230[1] = dep_chan_vld_231_230;
    assign in_chan_dep_data_vec_230[487 : 244] = dep_chan_data_231_230;
    assign token_in_vec_230[1] = token_231_230;
    assign dep_chan_vld_230_231 = out_chan_dep_vld_vec_230[0];
    assign dep_chan_data_230_231 = out_chan_dep_data_230;
    assign token_230_231 = token_out_vec_230[0];
    assign dep_chan_vld_230_181 = out_chan_dep_vld_vec_230[1];
    assign dep_chan_data_230_181 = out_chan_dep_data_230;
    assign token_230_181 = token_out_vec_230[1];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_7_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 231, 3, 3) top_hls_deadlock_detect_unit_231 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_231),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_231),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_231),
        .token_in_vec(token_in_vec_231),
        .dl_detect_in(dl_detect_out),
        .origin(origin[231]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_231),
        .out_chan_dep_data(out_chan_dep_data_231),
        .token_out_vec(token_out_vec_231),
        .dl_detect_out(dl_in_vec[231]));

    assign proc_231_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_7_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_7_3_x1204_blk_n);
    assign proc_231_data_PIPO_blk[0] = 1'b0;
    assign proc_231_start_FIFO_blk[0] = 1'b0;
    assign proc_231_TLF_FIFO_blk[0] = 1'b0;
    assign proc_231_input_sync_blk[0] = 1'b0;
    assign proc_231_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_231[0] = dl_detect_out ? proc_dep_vld_vec_231_reg[0] : (proc_231_data_FIFO_blk[0] | proc_231_data_PIPO_blk[0] | proc_231_start_FIFO_blk[0] | proc_231_TLF_FIFO_blk[0] | proc_231_input_sync_blk[0] | proc_231_output_sync_blk[0]);
    assign proc_231_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_7_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_blk_n);
    assign proc_231_data_PIPO_blk[1] = 1'b0;
    assign proc_231_start_FIFO_blk[1] = 1'b0;
    assign proc_231_TLF_FIFO_blk[1] = 1'b0;
    assign proc_231_input_sync_blk[1] = 1'b0;
    assign proc_231_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_231[1] = dl_detect_out ? proc_dep_vld_vec_231_reg[1] : (proc_231_data_FIFO_blk[1] | proc_231_data_PIPO_blk[1] | proc_231_start_FIFO_blk[1] | proc_231_TLF_FIFO_blk[1] | proc_231_input_sync_blk[1] | proc_231_output_sync_blk[1]);
    assign proc_231_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_7_2_x1_U0.fifo_D_drain_PE_2_7_x1171_blk_n);
    assign proc_231_data_PIPO_blk[2] = 1'b0;
    assign proc_231_start_FIFO_blk[2] = 1'b0;
    assign proc_231_TLF_FIFO_blk[2] = 1'b0;
    assign proc_231_input_sync_blk[2] = 1'b0;
    assign proc_231_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_231[2] = dl_detect_out ? proc_dep_vld_vec_231_reg[2] : (proc_231_data_FIFO_blk[2] | proc_231_data_PIPO_blk[2] | proc_231_start_FIFO_blk[2] | proc_231_TLF_FIFO_blk[2] | proc_231_input_sync_blk[2] | proc_231_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_231_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_231_reg <= proc_dep_vld_vec_231;
        end
    end
    assign in_chan_dep_vld_vec_231[0] = dep_chan_vld_173_231;
    assign in_chan_dep_data_vec_231[243 : 0] = dep_chan_data_173_231;
    assign token_in_vec_231[0] = token_173_231;
    assign in_chan_dep_vld_vec_231[1] = dep_chan_vld_230_231;
    assign in_chan_dep_data_vec_231[487 : 244] = dep_chan_data_230_231;
    assign token_in_vec_231[1] = token_230_231;
    assign in_chan_dep_vld_vec_231[2] = dep_chan_vld_232_231;
    assign in_chan_dep_data_vec_231[731 : 488] = dep_chan_data_232_231;
    assign token_in_vec_231[2] = token_232_231;
    assign dep_chan_vld_231_230 = out_chan_dep_vld_vec_231[0];
    assign dep_chan_data_231_230 = out_chan_dep_data_231;
    assign token_231_230 = token_out_vec_231[0];
    assign dep_chan_vld_231_232 = out_chan_dep_vld_vec_231[1];
    assign dep_chan_data_231_232 = out_chan_dep_data_231;
    assign token_231_232 = token_out_vec_231[1];
    assign dep_chan_vld_231_173 = out_chan_dep_vld_vec_231[2];
    assign dep_chan_data_231_173 = out_chan_dep_data_231;
    assign token_231_173 = token_out_vec_231[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_7_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 232, 3, 3) top_hls_deadlock_detect_unit_232 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_232),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_232),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_232),
        .token_in_vec(token_in_vec_232),
        .dl_detect_in(dl_detect_out),
        .origin(origin[232]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_232),
        .out_chan_dep_data(out_chan_dep_data_232),
        .token_out_vec(token_out_vec_232),
        .dl_detect_out(dl_in_vec[232]));

    assign proc_232_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_7_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_7_2_x1203_blk_n);
    assign proc_232_data_PIPO_blk[0] = 1'b0;
    assign proc_232_start_FIFO_blk[0] = 1'b0;
    assign proc_232_TLF_FIFO_blk[0] = 1'b0;
    assign proc_232_input_sync_blk[0] = 1'b0;
    assign proc_232_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_232[0] = dl_detect_out ? proc_dep_vld_vec_232_reg[0] : (proc_232_data_FIFO_blk[0] | proc_232_data_PIPO_blk[0] | proc_232_start_FIFO_blk[0] | proc_232_TLF_FIFO_blk[0] | proc_232_input_sync_blk[0] | proc_232_output_sync_blk[0]);
    assign proc_232_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_7_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_7_1_x1202_blk_n);
    assign proc_232_data_PIPO_blk[1] = 1'b0;
    assign proc_232_start_FIFO_blk[1] = 1'b0;
    assign proc_232_TLF_FIFO_blk[1] = 1'b0;
    assign proc_232_input_sync_blk[1] = 1'b0;
    assign proc_232_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_232[1] = dl_detect_out ? proc_dep_vld_vec_232_reg[1] : (proc_232_data_FIFO_blk[1] | proc_232_data_PIPO_blk[1] | proc_232_start_FIFO_blk[1] | proc_232_TLF_FIFO_blk[1] | proc_232_input_sync_blk[1] | proc_232_output_sync_blk[1]);
    assign proc_232_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_7_1_x1_U0.fifo_D_drain_PE_1_7_x1170_blk_n);
    assign proc_232_data_PIPO_blk[2] = 1'b0;
    assign proc_232_start_FIFO_blk[2] = 1'b0;
    assign proc_232_TLF_FIFO_blk[2] = 1'b0;
    assign proc_232_input_sync_blk[2] = 1'b0;
    assign proc_232_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_232[2] = dl_detect_out ? proc_dep_vld_vec_232_reg[2] : (proc_232_data_FIFO_blk[2] | proc_232_data_PIPO_blk[2] | proc_232_start_FIFO_blk[2] | proc_232_TLF_FIFO_blk[2] | proc_232_input_sync_blk[2] | proc_232_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_232_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_232_reg <= proc_dep_vld_vec_232;
        end
    end
    assign in_chan_dep_vld_vec_232[0] = dep_chan_vld_165_232;
    assign in_chan_dep_data_vec_232[243 : 0] = dep_chan_data_165_232;
    assign token_in_vec_232[0] = token_165_232;
    assign in_chan_dep_vld_vec_232[1] = dep_chan_vld_231_232;
    assign in_chan_dep_data_vec_232[487 : 244] = dep_chan_data_231_232;
    assign token_in_vec_232[1] = token_231_232;
    assign in_chan_dep_vld_vec_232[2] = dep_chan_vld_233_232;
    assign in_chan_dep_data_vec_232[731 : 488] = dep_chan_data_233_232;
    assign token_in_vec_232[2] = token_233_232;
    assign dep_chan_vld_232_231 = out_chan_dep_vld_vec_232[0];
    assign dep_chan_data_232_231 = out_chan_dep_data_232;
    assign token_232_231 = token_out_vec_232[0];
    assign dep_chan_vld_232_233 = out_chan_dep_vld_vec_232[1];
    assign dep_chan_data_232_233 = out_chan_dep_data_232;
    assign token_232_233 = token_out_vec_232[1];
    assign dep_chan_vld_232_165 = out_chan_dep_vld_vec_232[2];
    assign dep_chan_data_232_165 = out_chan_dep_data_232;
    assign token_232_165 = token_out_vec_232[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_7_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 233, 3, 3) top_hls_deadlock_detect_unit_233 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_233),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_233),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_233),
        .token_in_vec(token_in_vec_233),
        .dl_detect_in(dl_detect_out),
        .origin(origin[233]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_233),
        .out_chan_dep_data(out_chan_dep_data_233),
        .token_out_vec(token_out_vec_233),
        .dl_detect_out(dl_in_vec[233]));

    assign proc_233_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_7_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_7_1_x1202_blk_n);
    assign proc_233_data_PIPO_blk[0] = 1'b0;
    assign proc_233_start_FIFO_blk[0] = 1'b0;
    assign proc_233_TLF_FIFO_blk[0] = 1'b0;
    assign proc_233_input_sync_blk[0] = 1'b0;
    assign proc_233_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_233[0] = dl_detect_out ? proc_dep_vld_vec_233_reg[0] : (proc_233_data_FIFO_blk[0] | proc_233_data_PIPO_blk[0] | proc_233_start_FIFO_blk[0] | proc_233_TLF_FIFO_blk[0] | proc_233_input_sync_blk[0] | proc_233_output_sync_blk[0]);
    assign proc_233_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_7_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_blk_n);
    assign proc_233_data_PIPO_blk[1] = 1'b0;
    assign proc_233_start_FIFO_blk[1] = 1'b0;
    assign proc_233_TLF_FIFO_blk[1] = 1'b0;
    assign proc_233_input_sync_blk[1] = 1'b0;
    assign proc_233_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_233[1] = dl_detect_out ? proc_dep_vld_vec_233_reg[1] : (proc_233_data_FIFO_blk[1] | proc_233_data_PIPO_blk[1] | proc_233_start_FIFO_blk[1] | proc_233_TLF_FIFO_blk[1] | proc_233_input_sync_blk[1] | proc_233_output_sync_blk[1]);
    assign proc_233_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L1_out_wrapper_7_0_x1_U0.fifo_D_drain_PE_0_7_x1169_blk_n);
    assign proc_233_data_PIPO_blk[2] = 1'b0;
    assign proc_233_start_FIFO_blk[2] = 1'b0;
    assign proc_233_TLF_FIFO_blk[2] = 1'b0;
    assign proc_233_input_sync_blk[2] = 1'b0;
    assign proc_233_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_233[2] = dl_detect_out ? proc_dep_vld_vec_233_reg[2] : (proc_233_data_FIFO_blk[2] | proc_233_data_PIPO_blk[2] | proc_233_start_FIFO_blk[2] | proc_233_TLF_FIFO_blk[2] | proc_233_input_sync_blk[2] | proc_233_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_233_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_233_reg <= proc_dep_vld_vec_233;
        end
    end
    assign in_chan_dep_vld_vec_233[0] = dep_chan_vld_157_233;
    assign in_chan_dep_data_vec_233[243 : 0] = dep_chan_data_157_233;
    assign token_in_vec_233[0] = token_157_233;
    assign in_chan_dep_vld_vec_233[1] = dep_chan_vld_232_233;
    assign in_chan_dep_data_vec_233[487 : 244] = dep_chan_data_232_233;
    assign token_in_vec_233[1] = token_232_233;
    assign in_chan_dep_vld_vec_233[2] = dep_chan_vld_234_233;
    assign in_chan_dep_data_vec_233[731 : 488] = dep_chan_data_234_233;
    assign token_in_vec_233[2] = token_234_233;
    assign dep_chan_vld_233_232 = out_chan_dep_vld_vec_233[0];
    assign dep_chan_data_233_232 = out_chan_dep_data_233;
    assign token_233_232 = token_out_vec_233[0];
    assign dep_chan_vld_233_234 = out_chan_dep_vld_vec_233[1];
    assign dep_chan_data_233_234 = out_chan_dep_data_233;
    assign token_233_234 = token_out_vec_233[1];
    assign dep_chan_vld_233_157 = out_chan_dep_vld_vec_233[2];
    assign dep_chan_data_233_157 = out_chan_dep_data_233;
    assign token_233_157 = token_out_vec_233[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L2_out_boundary_x1_U0
    top_hls_deadlock_detect_unit #(244, 234, 2, 2) top_hls_deadlock_detect_unit_234 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_234),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_234),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_234),
        .token_in_vec(token_in_vec_234),
        .dl_detect_in(dl_detect_out),
        .origin(origin[234]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_234),
        .out_chan_dep_data(out_chan_dep_data_234),
        .token_out_vec(token_out_vec_234),
        .dl_detect_out(dl_in_vec[234]));

    assign proc_234_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_boundary_x1_U0.fifo_D_drain_D_drain_IO_L2_out_7_x1212_blk_n);
    assign proc_234_data_PIPO_blk[0] = 1'b0;
    assign proc_234_start_FIFO_blk[0] = 1'b0;
    assign proc_234_TLF_FIFO_blk[0] = 1'b0;
    assign proc_234_input_sync_blk[0] = 1'b0;
    assign proc_234_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_234[0] = dl_detect_out ? proc_dep_vld_vec_234_reg[0] : (proc_234_data_FIFO_blk[0] | proc_234_data_PIPO_blk[0] | proc_234_start_FIFO_blk[0] | proc_234_TLF_FIFO_blk[0] | proc_234_input_sync_blk[0] | proc_234_output_sync_blk[0]);
    assign proc_234_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_boundary_x1_U0.fifo_D_drain_D_drain_IO_L1_out_7_0_x1201_blk_n);
    assign proc_234_data_PIPO_blk[1] = 1'b0;
    assign proc_234_start_FIFO_blk[1] = 1'b0;
    assign proc_234_TLF_FIFO_blk[1] = 1'b0;
    assign proc_234_input_sync_blk[1] = 1'b0;
    assign proc_234_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_234[1] = dl_detect_out ? proc_dep_vld_vec_234_reg[1] : (proc_234_data_FIFO_blk[1] | proc_234_data_PIPO_blk[1] | proc_234_start_FIFO_blk[1] | proc_234_TLF_FIFO_blk[1] | proc_234_input_sync_blk[1] | proc_234_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_234_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_234_reg <= proc_dep_vld_vec_234;
        end
    end
    assign in_chan_dep_vld_vec_234[0] = dep_chan_vld_233_234;
    assign in_chan_dep_data_vec_234[243 : 0] = dep_chan_data_233_234;
    assign token_in_vec_234[0] = token_233_234;
    assign in_chan_dep_vld_vec_234[1] = dep_chan_vld_235_234;
    assign in_chan_dep_data_vec_234[487 : 244] = dep_chan_data_235_234;
    assign token_in_vec_234[1] = token_235_234;
    assign dep_chan_vld_234_235 = out_chan_dep_vld_vec_234[0];
    assign dep_chan_data_234_235 = out_chan_dep_data_234;
    assign token_234_235 = token_out_vec_234[0];
    assign dep_chan_vld_234_233 = out_chan_dep_vld_vec_234[1];
    assign dep_chan_data_234_233 = out_chan_dep_data_234;
    assign token_234_233 = token_out_vec_234[1];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L2_out_6_x1_U0
    top_hls_deadlock_detect_unit #(244, 235, 3, 3) top_hls_deadlock_detect_unit_235 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_235),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_235),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_235),
        .token_in_vec(token_in_vec_235),
        .dl_detect_in(dl_detect_out),
        .origin(origin[235]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_235),
        .out_chan_dep_data(out_chan_dep_data_235),
        .token_out_vec(token_out_vec_235),
        .dl_detect_out(dl_in_vec[235]));

    assign proc_235_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_6_x1_U0.fifo_D_drain_D_drain_IO_L2_out_7_x1212_blk_n);
    assign proc_235_data_PIPO_blk[0] = 1'b0;
    assign proc_235_start_FIFO_blk[0] = 1'b0;
    assign proc_235_TLF_FIFO_blk[0] = 1'b0;
    assign proc_235_input_sync_blk[0] = 1'b0;
    assign proc_235_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_235[0] = dl_detect_out ? proc_dep_vld_vec_235_reg[0] : (proc_235_data_FIFO_blk[0] | proc_235_data_PIPO_blk[0] | proc_235_start_FIFO_blk[0] | proc_235_TLF_FIFO_blk[0] | proc_235_input_sync_blk[0] | proc_235_output_sync_blk[0]);
    assign proc_235_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_6_x1_U0.fifo_D_drain_D_drain_IO_L2_out_6_x1211_blk_n);
    assign proc_235_data_PIPO_blk[1] = 1'b0;
    assign proc_235_start_FIFO_blk[1] = 1'b0;
    assign proc_235_TLF_FIFO_blk[1] = 1'b0;
    assign proc_235_input_sync_blk[1] = 1'b0;
    assign proc_235_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_235[1] = dl_detect_out ? proc_dep_vld_vec_235_reg[1] : (proc_235_data_FIFO_blk[1] | proc_235_data_PIPO_blk[1] | proc_235_start_FIFO_blk[1] | proc_235_TLF_FIFO_blk[1] | proc_235_input_sync_blk[1] | proc_235_output_sync_blk[1]);
    assign proc_235_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_6_x1_U0.fifo_D_drain_D_drain_IO_L1_out_6_0_x1197_blk_n);
    assign proc_235_data_PIPO_blk[2] = 1'b0;
    assign proc_235_start_FIFO_blk[2] = 1'b0;
    assign proc_235_TLF_FIFO_blk[2] = 1'b0;
    assign proc_235_input_sync_blk[2] = 1'b0;
    assign proc_235_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_235[2] = dl_detect_out ? proc_dep_vld_vec_235_reg[2] : (proc_235_data_FIFO_blk[2] | proc_235_data_PIPO_blk[2] | proc_235_start_FIFO_blk[2] | proc_235_TLF_FIFO_blk[2] | proc_235_input_sync_blk[2] | proc_235_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_235_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_235_reg <= proc_dep_vld_vec_235;
        end
    end
    assign in_chan_dep_vld_vec_235[0] = dep_chan_vld_229_235;
    assign in_chan_dep_data_vec_235[243 : 0] = dep_chan_data_229_235;
    assign token_in_vec_235[0] = token_229_235;
    assign in_chan_dep_vld_vec_235[1] = dep_chan_vld_234_235;
    assign in_chan_dep_data_vec_235[487 : 244] = dep_chan_data_234_235;
    assign token_in_vec_235[1] = token_234_235;
    assign in_chan_dep_vld_vec_235[2] = dep_chan_vld_236_235;
    assign in_chan_dep_data_vec_235[731 : 488] = dep_chan_data_236_235;
    assign token_in_vec_235[2] = token_236_235;
    assign dep_chan_vld_235_234 = out_chan_dep_vld_vec_235[0];
    assign dep_chan_data_235_234 = out_chan_dep_data_235;
    assign token_235_234 = token_out_vec_235[0];
    assign dep_chan_vld_235_236 = out_chan_dep_vld_vec_235[1];
    assign dep_chan_data_235_236 = out_chan_dep_data_235;
    assign token_235_236 = token_out_vec_235[1];
    assign dep_chan_vld_235_229 = out_chan_dep_vld_vec_235[2];
    assign dep_chan_data_235_229 = out_chan_dep_data_235;
    assign token_235_229 = token_out_vec_235[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L2_out_5_x1_U0
    top_hls_deadlock_detect_unit #(244, 236, 3, 3) top_hls_deadlock_detect_unit_236 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_236),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_236),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_236),
        .token_in_vec(token_in_vec_236),
        .dl_detect_in(dl_detect_out),
        .origin(origin[236]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_236),
        .out_chan_dep_data(out_chan_dep_data_236),
        .token_out_vec(token_out_vec_236),
        .dl_detect_out(dl_in_vec[236]));

    assign proc_236_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_5_x1_U0.fifo_D_drain_D_drain_IO_L2_out_6_x1211_blk_n);
    assign proc_236_data_PIPO_blk[0] = 1'b0;
    assign proc_236_start_FIFO_blk[0] = 1'b0;
    assign proc_236_TLF_FIFO_blk[0] = 1'b0;
    assign proc_236_input_sync_blk[0] = 1'b0;
    assign proc_236_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_236[0] = dl_detect_out ? proc_dep_vld_vec_236_reg[0] : (proc_236_data_FIFO_blk[0] | proc_236_data_PIPO_blk[0] | proc_236_start_FIFO_blk[0] | proc_236_TLF_FIFO_blk[0] | proc_236_input_sync_blk[0] | proc_236_output_sync_blk[0]);
    assign proc_236_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_5_x1_U0.fifo_D_drain_D_drain_IO_L2_out_5_x1210_blk_n);
    assign proc_236_data_PIPO_blk[1] = 1'b0;
    assign proc_236_start_FIFO_blk[1] = 1'b0;
    assign proc_236_TLF_FIFO_blk[1] = 1'b0;
    assign proc_236_input_sync_blk[1] = 1'b0;
    assign proc_236_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_236[1] = dl_detect_out ? proc_dep_vld_vec_236_reg[1] : (proc_236_data_FIFO_blk[1] | proc_236_data_PIPO_blk[1] | proc_236_start_FIFO_blk[1] | proc_236_TLF_FIFO_blk[1] | proc_236_input_sync_blk[1] | proc_236_output_sync_blk[1]);
    assign proc_236_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_5_x1_U0.fifo_D_drain_D_drain_IO_L1_out_5_0_x1193_blk_n);
    assign proc_236_data_PIPO_blk[2] = 1'b0;
    assign proc_236_start_FIFO_blk[2] = 1'b0;
    assign proc_236_TLF_FIFO_blk[2] = 1'b0;
    assign proc_236_input_sync_blk[2] = 1'b0;
    assign proc_236_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_236[2] = dl_detect_out ? proc_dep_vld_vec_236_reg[2] : (proc_236_data_FIFO_blk[2] | proc_236_data_PIPO_blk[2] | proc_236_start_FIFO_blk[2] | proc_236_TLF_FIFO_blk[2] | proc_236_input_sync_blk[2] | proc_236_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_236_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_236_reg <= proc_dep_vld_vec_236;
        end
    end
    assign in_chan_dep_vld_vec_236[0] = dep_chan_vld_225_236;
    assign in_chan_dep_data_vec_236[243 : 0] = dep_chan_data_225_236;
    assign token_in_vec_236[0] = token_225_236;
    assign in_chan_dep_vld_vec_236[1] = dep_chan_vld_235_236;
    assign in_chan_dep_data_vec_236[487 : 244] = dep_chan_data_235_236;
    assign token_in_vec_236[1] = token_235_236;
    assign in_chan_dep_vld_vec_236[2] = dep_chan_vld_237_236;
    assign in_chan_dep_data_vec_236[731 : 488] = dep_chan_data_237_236;
    assign token_in_vec_236[2] = token_237_236;
    assign dep_chan_vld_236_235 = out_chan_dep_vld_vec_236[0];
    assign dep_chan_data_236_235 = out_chan_dep_data_236;
    assign token_236_235 = token_out_vec_236[0];
    assign dep_chan_vld_236_237 = out_chan_dep_vld_vec_236[1];
    assign dep_chan_data_236_237 = out_chan_dep_data_236;
    assign token_236_237 = token_out_vec_236[1];
    assign dep_chan_vld_236_225 = out_chan_dep_vld_vec_236[2];
    assign dep_chan_data_236_225 = out_chan_dep_data_236;
    assign token_236_225 = token_out_vec_236[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L2_out_4_x1_U0
    top_hls_deadlock_detect_unit #(244, 237, 3, 3) top_hls_deadlock_detect_unit_237 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_237),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_237),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_237),
        .token_in_vec(token_in_vec_237),
        .dl_detect_in(dl_detect_out),
        .origin(origin[237]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_237),
        .out_chan_dep_data(out_chan_dep_data_237),
        .token_out_vec(token_out_vec_237),
        .dl_detect_out(dl_in_vec[237]));

    assign proc_237_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_4_x1_U0.fifo_D_drain_D_drain_IO_L2_out_5_x1210_blk_n);
    assign proc_237_data_PIPO_blk[0] = 1'b0;
    assign proc_237_start_FIFO_blk[0] = 1'b0;
    assign proc_237_TLF_FIFO_blk[0] = 1'b0;
    assign proc_237_input_sync_blk[0] = 1'b0;
    assign proc_237_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_237[0] = dl_detect_out ? proc_dep_vld_vec_237_reg[0] : (proc_237_data_FIFO_blk[0] | proc_237_data_PIPO_blk[0] | proc_237_start_FIFO_blk[0] | proc_237_TLF_FIFO_blk[0] | proc_237_input_sync_blk[0] | proc_237_output_sync_blk[0]);
    assign proc_237_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_4_x1_U0.fifo_D_drain_D_drain_IO_L2_out_4_x1209_blk_n);
    assign proc_237_data_PIPO_blk[1] = 1'b0;
    assign proc_237_start_FIFO_blk[1] = 1'b0;
    assign proc_237_TLF_FIFO_blk[1] = 1'b0;
    assign proc_237_input_sync_blk[1] = 1'b0;
    assign proc_237_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_237[1] = dl_detect_out ? proc_dep_vld_vec_237_reg[1] : (proc_237_data_FIFO_blk[1] | proc_237_data_PIPO_blk[1] | proc_237_start_FIFO_blk[1] | proc_237_TLF_FIFO_blk[1] | proc_237_input_sync_blk[1] | proc_237_output_sync_blk[1]);
    assign proc_237_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_4_x1_U0.fifo_D_drain_D_drain_IO_L1_out_4_0_x1189_blk_n);
    assign proc_237_data_PIPO_blk[2] = 1'b0;
    assign proc_237_start_FIFO_blk[2] = 1'b0;
    assign proc_237_TLF_FIFO_blk[2] = 1'b0;
    assign proc_237_input_sync_blk[2] = 1'b0;
    assign proc_237_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_237[2] = dl_detect_out ? proc_dep_vld_vec_237_reg[2] : (proc_237_data_FIFO_blk[2] | proc_237_data_PIPO_blk[2] | proc_237_start_FIFO_blk[2] | proc_237_TLF_FIFO_blk[2] | proc_237_input_sync_blk[2] | proc_237_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_237_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_237_reg <= proc_dep_vld_vec_237;
        end
    end
    assign in_chan_dep_vld_vec_237[0] = dep_chan_vld_221_237;
    assign in_chan_dep_data_vec_237[243 : 0] = dep_chan_data_221_237;
    assign token_in_vec_237[0] = token_221_237;
    assign in_chan_dep_vld_vec_237[1] = dep_chan_vld_236_237;
    assign in_chan_dep_data_vec_237[487 : 244] = dep_chan_data_236_237;
    assign token_in_vec_237[1] = token_236_237;
    assign in_chan_dep_vld_vec_237[2] = dep_chan_vld_238_237;
    assign in_chan_dep_data_vec_237[731 : 488] = dep_chan_data_238_237;
    assign token_in_vec_237[2] = token_238_237;
    assign dep_chan_vld_237_236 = out_chan_dep_vld_vec_237[0];
    assign dep_chan_data_237_236 = out_chan_dep_data_237;
    assign token_237_236 = token_out_vec_237[0];
    assign dep_chan_vld_237_238 = out_chan_dep_vld_vec_237[1];
    assign dep_chan_data_237_238 = out_chan_dep_data_237;
    assign token_237_238 = token_out_vec_237[1];
    assign dep_chan_vld_237_221 = out_chan_dep_vld_vec_237[2];
    assign dep_chan_data_237_221 = out_chan_dep_data_237;
    assign token_237_221 = token_out_vec_237[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L2_out_3_x1_U0
    top_hls_deadlock_detect_unit #(244, 238, 3, 3) top_hls_deadlock_detect_unit_238 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_238),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_238),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_238),
        .token_in_vec(token_in_vec_238),
        .dl_detect_in(dl_detect_out),
        .origin(origin[238]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_238),
        .out_chan_dep_data(out_chan_dep_data_238),
        .token_out_vec(token_out_vec_238),
        .dl_detect_out(dl_in_vec[238]));

    assign proc_238_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_3_x1_U0.fifo_D_drain_D_drain_IO_L2_out_4_x1209_blk_n);
    assign proc_238_data_PIPO_blk[0] = 1'b0;
    assign proc_238_start_FIFO_blk[0] = 1'b0;
    assign proc_238_TLF_FIFO_blk[0] = 1'b0;
    assign proc_238_input_sync_blk[0] = 1'b0;
    assign proc_238_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_238[0] = dl_detect_out ? proc_dep_vld_vec_238_reg[0] : (proc_238_data_FIFO_blk[0] | proc_238_data_PIPO_blk[0] | proc_238_start_FIFO_blk[0] | proc_238_TLF_FIFO_blk[0] | proc_238_input_sync_blk[0] | proc_238_output_sync_blk[0]);
    assign proc_238_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_3_x1_U0.fifo_D_drain_D_drain_IO_L2_out_3_x1208_blk_n);
    assign proc_238_data_PIPO_blk[1] = 1'b0;
    assign proc_238_start_FIFO_blk[1] = 1'b0;
    assign proc_238_TLF_FIFO_blk[1] = 1'b0;
    assign proc_238_input_sync_blk[1] = 1'b0;
    assign proc_238_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_238[1] = dl_detect_out ? proc_dep_vld_vec_238_reg[1] : (proc_238_data_FIFO_blk[1] | proc_238_data_PIPO_blk[1] | proc_238_start_FIFO_blk[1] | proc_238_TLF_FIFO_blk[1] | proc_238_input_sync_blk[1] | proc_238_output_sync_blk[1]);
    assign proc_238_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_3_x1_U0.fifo_D_drain_D_drain_IO_L1_out_3_0_x1185_blk_n);
    assign proc_238_data_PIPO_blk[2] = 1'b0;
    assign proc_238_start_FIFO_blk[2] = 1'b0;
    assign proc_238_TLF_FIFO_blk[2] = 1'b0;
    assign proc_238_input_sync_blk[2] = 1'b0;
    assign proc_238_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_238[2] = dl_detect_out ? proc_dep_vld_vec_238_reg[2] : (proc_238_data_FIFO_blk[2] | proc_238_data_PIPO_blk[2] | proc_238_start_FIFO_blk[2] | proc_238_TLF_FIFO_blk[2] | proc_238_input_sync_blk[2] | proc_238_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_238_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_238_reg <= proc_dep_vld_vec_238;
        end
    end
    assign in_chan_dep_vld_vec_238[0] = dep_chan_vld_217_238;
    assign in_chan_dep_data_vec_238[243 : 0] = dep_chan_data_217_238;
    assign token_in_vec_238[0] = token_217_238;
    assign in_chan_dep_vld_vec_238[1] = dep_chan_vld_237_238;
    assign in_chan_dep_data_vec_238[487 : 244] = dep_chan_data_237_238;
    assign token_in_vec_238[1] = token_237_238;
    assign in_chan_dep_vld_vec_238[2] = dep_chan_vld_239_238;
    assign in_chan_dep_data_vec_238[731 : 488] = dep_chan_data_239_238;
    assign token_in_vec_238[2] = token_239_238;
    assign dep_chan_vld_238_237 = out_chan_dep_vld_vec_238[0];
    assign dep_chan_data_238_237 = out_chan_dep_data_238;
    assign token_238_237 = token_out_vec_238[0];
    assign dep_chan_vld_238_239 = out_chan_dep_vld_vec_238[1];
    assign dep_chan_data_238_239 = out_chan_dep_data_238;
    assign token_238_239 = token_out_vec_238[1];
    assign dep_chan_vld_238_217 = out_chan_dep_vld_vec_238[2];
    assign dep_chan_data_238_217 = out_chan_dep_data_238;
    assign token_238_217 = token_out_vec_238[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L2_out_2_x1_U0
    top_hls_deadlock_detect_unit #(244, 239, 3, 3) top_hls_deadlock_detect_unit_239 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_239),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_239),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_239),
        .token_in_vec(token_in_vec_239),
        .dl_detect_in(dl_detect_out),
        .origin(origin[239]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_239),
        .out_chan_dep_data(out_chan_dep_data_239),
        .token_out_vec(token_out_vec_239),
        .dl_detect_out(dl_in_vec[239]));

    assign proc_239_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_2_x1_U0.fifo_D_drain_D_drain_IO_L2_out_3_x1208_blk_n);
    assign proc_239_data_PIPO_blk[0] = 1'b0;
    assign proc_239_start_FIFO_blk[0] = 1'b0;
    assign proc_239_TLF_FIFO_blk[0] = 1'b0;
    assign proc_239_input_sync_blk[0] = 1'b0;
    assign proc_239_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_239[0] = dl_detect_out ? proc_dep_vld_vec_239_reg[0] : (proc_239_data_FIFO_blk[0] | proc_239_data_PIPO_blk[0] | proc_239_start_FIFO_blk[0] | proc_239_TLF_FIFO_blk[0] | proc_239_input_sync_blk[0] | proc_239_output_sync_blk[0]);
    assign proc_239_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_2_x1_U0.fifo_D_drain_D_drain_IO_L2_out_2_x1207_blk_n);
    assign proc_239_data_PIPO_blk[1] = 1'b0;
    assign proc_239_start_FIFO_blk[1] = 1'b0;
    assign proc_239_TLF_FIFO_blk[1] = 1'b0;
    assign proc_239_input_sync_blk[1] = 1'b0;
    assign proc_239_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_239[1] = dl_detect_out ? proc_dep_vld_vec_239_reg[1] : (proc_239_data_FIFO_blk[1] | proc_239_data_PIPO_blk[1] | proc_239_start_FIFO_blk[1] | proc_239_TLF_FIFO_blk[1] | proc_239_input_sync_blk[1] | proc_239_output_sync_blk[1]);
    assign proc_239_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_2_x1_U0.fifo_D_drain_D_drain_IO_L1_out_2_0_x1181_blk_n);
    assign proc_239_data_PIPO_blk[2] = 1'b0;
    assign proc_239_start_FIFO_blk[2] = 1'b0;
    assign proc_239_TLF_FIFO_blk[2] = 1'b0;
    assign proc_239_input_sync_blk[2] = 1'b0;
    assign proc_239_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_239[2] = dl_detect_out ? proc_dep_vld_vec_239_reg[2] : (proc_239_data_FIFO_blk[2] | proc_239_data_PIPO_blk[2] | proc_239_start_FIFO_blk[2] | proc_239_TLF_FIFO_blk[2] | proc_239_input_sync_blk[2] | proc_239_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_239_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_239_reg <= proc_dep_vld_vec_239;
        end
    end
    assign in_chan_dep_vld_vec_239[0] = dep_chan_vld_213_239;
    assign in_chan_dep_data_vec_239[243 : 0] = dep_chan_data_213_239;
    assign token_in_vec_239[0] = token_213_239;
    assign in_chan_dep_vld_vec_239[1] = dep_chan_vld_238_239;
    assign in_chan_dep_data_vec_239[487 : 244] = dep_chan_data_238_239;
    assign token_in_vec_239[1] = token_238_239;
    assign in_chan_dep_vld_vec_239[2] = dep_chan_vld_240_239;
    assign in_chan_dep_data_vec_239[731 : 488] = dep_chan_data_240_239;
    assign token_in_vec_239[2] = token_240_239;
    assign dep_chan_vld_239_238 = out_chan_dep_vld_vec_239[0];
    assign dep_chan_data_239_238 = out_chan_dep_data_239;
    assign token_239_238 = token_out_vec_239[0];
    assign dep_chan_vld_239_240 = out_chan_dep_vld_vec_239[1];
    assign dep_chan_data_239_240 = out_chan_dep_data_239;
    assign token_239_240 = token_out_vec_239[1];
    assign dep_chan_vld_239_213 = out_chan_dep_vld_vec_239[2];
    assign dep_chan_data_239_213 = out_chan_dep_data_239;
    assign token_239_213 = token_out_vec_239[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L2_out_1_x1_U0
    top_hls_deadlock_detect_unit #(244, 240, 3, 3) top_hls_deadlock_detect_unit_240 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_240),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_240),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_240),
        .token_in_vec(token_in_vec_240),
        .dl_detect_in(dl_detect_out),
        .origin(origin[240]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_240),
        .out_chan_dep_data(out_chan_dep_data_240),
        .token_out_vec(token_out_vec_240),
        .dl_detect_out(dl_in_vec[240]));

    assign proc_240_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_1_x1_U0.fifo_D_drain_D_drain_IO_L2_out_2_x1207_blk_n);
    assign proc_240_data_PIPO_blk[0] = 1'b0;
    assign proc_240_start_FIFO_blk[0] = 1'b0;
    assign proc_240_TLF_FIFO_blk[0] = 1'b0;
    assign proc_240_input_sync_blk[0] = 1'b0;
    assign proc_240_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_240[0] = dl_detect_out ? proc_dep_vld_vec_240_reg[0] : (proc_240_data_FIFO_blk[0] | proc_240_data_PIPO_blk[0] | proc_240_start_FIFO_blk[0] | proc_240_TLF_FIFO_blk[0] | proc_240_input_sync_blk[0] | proc_240_output_sync_blk[0]);
    assign proc_240_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_1_x1_U0.fifo_D_drain_D_drain_IO_L2_out_1_x1206_blk_n);
    assign proc_240_data_PIPO_blk[1] = 1'b0;
    assign proc_240_start_FIFO_blk[1] = 1'b0;
    assign proc_240_TLF_FIFO_blk[1] = 1'b0;
    assign proc_240_input_sync_blk[1] = 1'b0;
    assign proc_240_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_240[1] = dl_detect_out ? proc_dep_vld_vec_240_reg[1] : (proc_240_data_FIFO_blk[1] | proc_240_data_PIPO_blk[1] | proc_240_start_FIFO_blk[1] | proc_240_TLF_FIFO_blk[1] | proc_240_input_sync_blk[1] | proc_240_output_sync_blk[1]);
    assign proc_240_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_1_x1_U0.fifo_D_drain_D_drain_IO_L1_out_1_0_x1177_blk_n);
    assign proc_240_data_PIPO_blk[2] = 1'b0;
    assign proc_240_start_FIFO_blk[2] = 1'b0;
    assign proc_240_TLF_FIFO_blk[2] = 1'b0;
    assign proc_240_input_sync_blk[2] = 1'b0;
    assign proc_240_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_240[2] = dl_detect_out ? proc_dep_vld_vec_240_reg[2] : (proc_240_data_FIFO_blk[2] | proc_240_data_PIPO_blk[2] | proc_240_start_FIFO_blk[2] | proc_240_TLF_FIFO_blk[2] | proc_240_input_sync_blk[2] | proc_240_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_240_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_240_reg <= proc_dep_vld_vec_240;
        end
    end
    assign in_chan_dep_vld_vec_240[0] = dep_chan_vld_209_240;
    assign in_chan_dep_data_vec_240[243 : 0] = dep_chan_data_209_240;
    assign token_in_vec_240[0] = token_209_240;
    assign in_chan_dep_vld_vec_240[1] = dep_chan_vld_239_240;
    assign in_chan_dep_data_vec_240[487 : 244] = dep_chan_data_239_240;
    assign token_in_vec_240[1] = token_239_240;
    assign in_chan_dep_vld_vec_240[2] = dep_chan_vld_241_240;
    assign in_chan_dep_data_vec_240[731 : 488] = dep_chan_data_241_240;
    assign token_in_vec_240[2] = token_241_240;
    assign dep_chan_vld_240_239 = out_chan_dep_vld_vec_240[0];
    assign dep_chan_data_240_239 = out_chan_dep_data_240;
    assign token_240_239 = token_out_vec_240[0];
    assign dep_chan_vld_240_241 = out_chan_dep_vld_vec_240[1];
    assign dep_chan_data_240_241 = out_chan_dep_data_240;
    assign token_240_241 = token_out_vec_240[1];
    assign dep_chan_vld_240_209 = out_chan_dep_vld_vec_240[2];
    assign dep_chan_data_240_209 = out_chan_dep_data_240;
    assign token_240_209 = token_out_vec_240[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L2_out_0_x1_U0
    top_hls_deadlock_detect_unit #(244, 241, 3, 3) top_hls_deadlock_detect_unit_241 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_241),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_241),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_241),
        .token_in_vec(token_in_vec_241),
        .dl_detect_in(dl_detect_out),
        .origin(origin[241]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_241),
        .out_chan_dep_data(out_chan_dep_data_241),
        .token_out_vec(token_out_vec_241),
        .dl_detect_out(dl_in_vec[241]));

    assign proc_241_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_0_x1_U0.fifo_D_drain_D_drain_IO_L2_out_1_x1206_blk_n);
    assign proc_241_data_PIPO_blk[0] = 1'b0;
    assign proc_241_start_FIFO_blk[0] = 1'b0;
    assign proc_241_TLF_FIFO_blk[0] = 1'b0;
    assign proc_241_input_sync_blk[0] = 1'b0;
    assign proc_241_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_241[0] = dl_detect_out ? proc_dep_vld_vec_241_reg[0] : (proc_241_data_FIFO_blk[0] | proc_241_data_PIPO_blk[0] | proc_241_start_FIFO_blk[0] | proc_241_TLF_FIFO_blk[0] | proc_241_input_sync_blk[0] | proc_241_output_sync_blk[0]);
    assign proc_241_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_0_x1_U0.fifo_D_drain_D_drain_IO_L2_out_0_x1205_blk_n);
    assign proc_241_data_PIPO_blk[1] = 1'b0;
    assign proc_241_start_FIFO_blk[1] = 1'b0;
    assign proc_241_TLF_FIFO_blk[1] = 1'b0;
    assign proc_241_input_sync_blk[1] = 1'b0;
    assign proc_241_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_241[1] = dl_detect_out ? proc_dep_vld_vec_241_reg[1] : (proc_241_data_FIFO_blk[1] | proc_241_data_PIPO_blk[1] | proc_241_start_FIFO_blk[1] | proc_241_TLF_FIFO_blk[1] | proc_241_input_sync_blk[1] | proc_241_output_sync_blk[1]);
    assign proc_241_data_FIFO_blk[2] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L2_out_0_x1_U0.fifo_D_drain_D_drain_IO_L1_out_0_0_x1173_blk_n);
    assign proc_241_data_PIPO_blk[2] = 1'b0;
    assign proc_241_start_FIFO_blk[2] = 1'b0;
    assign proc_241_TLF_FIFO_blk[2] = 1'b0;
    assign proc_241_input_sync_blk[2] = 1'b0;
    assign proc_241_output_sync_blk[2] = 1'b0;
    assign proc_dep_vld_vec_241[2] = dl_detect_out ? proc_dep_vld_vec_241_reg[2] : (proc_241_data_FIFO_blk[2] | proc_241_data_PIPO_blk[2] | proc_241_start_FIFO_blk[2] | proc_241_TLF_FIFO_blk[2] | proc_241_input_sync_blk[2] | proc_241_output_sync_blk[2]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_241_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_241_reg <= proc_dep_vld_vec_241;
        end
    end
    assign in_chan_dep_vld_vec_241[0] = dep_chan_vld_205_241;
    assign in_chan_dep_data_vec_241[243 : 0] = dep_chan_data_205_241;
    assign token_in_vec_241[0] = token_205_241;
    assign in_chan_dep_vld_vec_241[1] = dep_chan_vld_240_241;
    assign in_chan_dep_data_vec_241[487 : 244] = dep_chan_data_240_241;
    assign token_in_vec_241[1] = token_240_241;
    assign in_chan_dep_vld_vec_241[2] = dep_chan_vld_242_241;
    assign in_chan_dep_data_vec_241[731 : 488] = dep_chan_data_242_241;
    assign token_in_vec_241[2] = token_242_241;
    assign dep_chan_vld_241_240 = out_chan_dep_vld_vec_241[0];
    assign dep_chan_data_241_240 = out_chan_dep_data_241;
    assign token_241_240 = token_out_vec_241[0];
    assign dep_chan_vld_241_242 = out_chan_dep_vld_vec_241[1];
    assign dep_chan_data_241_242 = out_chan_dep_data_241;
    assign token_241_242 = token_out_vec_241[1];
    assign dep_chan_vld_241_205 = out_chan_dep_vld_vec_241[2];
    assign dep_chan_data_241_205 = out_chan_dep_data_241;
    assign token_241_205 = token_out_vec_241[2];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L3_out_x1_U0
    top_hls_deadlock_detect_unit #(244, 242, 2, 2) top_hls_deadlock_detect_unit_242 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_242),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_242),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_242),
        .token_in_vec(token_in_vec_242),
        .dl_detect_in(dl_detect_out),
        .origin(origin[242]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_242),
        .out_chan_dep_data(out_chan_dep_data_242),
        .token_out_vec(token_out_vec_242),
        .dl_detect_out(dl_in_vec[242]));

    assign proc_242_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_x1_U0.fifo_D_drain_out_blk_n);
    assign proc_242_data_PIPO_blk[0] = 1'b0;
    assign proc_242_start_FIFO_blk[0] = 1'b0;
    assign proc_242_TLF_FIFO_blk[0] = 1'b0;
    assign proc_242_input_sync_blk[0] = 1'b0;
    assign proc_242_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_242[0] = dl_detect_out ? proc_dep_vld_vec_242_reg[0] : (proc_242_data_FIFO_blk[0] | proc_242_data_PIPO_blk[0] | proc_242_start_FIFO_blk[0] | proc_242_TLF_FIFO_blk[0] | proc_242_input_sync_blk[0] | proc_242_output_sync_blk[0]);
    assign proc_242_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_x1_U0.fifo_D_drain_local_in_blk_n);
    assign proc_242_data_PIPO_blk[1] = 1'b0;
    assign proc_242_start_FIFO_blk[1] = 1'b0;
    assign proc_242_TLF_FIFO_blk[1] = 1'b0;
    assign proc_242_input_sync_blk[1] = 1'b0;
    assign proc_242_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_242[1] = dl_detect_out ? proc_dep_vld_vec_242_reg[1] : (proc_242_data_FIFO_blk[1] | proc_242_data_PIPO_blk[1] | proc_242_start_FIFO_blk[1] | proc_242_TLF_FIFO_blk[1] | proc_242_input_sync_blk[1] | proc_242_output_sync_blk[1]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_242_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_242_reg <= proc_dep_vld_vec_242;
        end
    end
    assign in_chan_dep_vld_vec_242[0] = dep_chan_vld_241_242;
    assign in_chan_dep_data_vec_242[243 : 0] = dep_chan_data_241_242;
    assign token_in_vec_242[0] = token_241_242;
    assign in_chan_dep_vld_vec_242[1] = dep_chan_vld_243_242;
    assign in_chan_dep_data_vec_242[487 : 244] = dep_chan_data_243_242;
    assign token_in_vec_242[1] = token_243_242;
    assign dep_chan_vld_242_243 = out_chan_dep_vld_vec_242[0];
    assign dep_chan_data_242_243 = out_chan_dep_data_242;
    assign token_242_243 = token_out_vec_242[0];
    assign dep_chan_vld_242_241 = out_chan_dep_vld_vec_242[1];
    assign dep_chan_data_242_241 = out_chan_dep_data_242;
    assign token_242_241 = token_out_vec_242[1];

    // Process: grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0
    top_hls_deadlock_detect_unit #(244, 243, 22, 22) top_hls_deadlock_detect_unit_243 (
        .reset(reset),
        .clock(clock),
        .proc_dep_vld_vec(proc_dep_vld_vec_243),
        .in_chan_dep_vld_vec(in_chan_dep_vld_vec_243),
        .in_chan_dep_data_vec(in_chan_dep_data_vec_243),
        .token_in_vec(token_in_vec_243),
        .dl_detect_in(dl_detect_out),
        .origin(origin[243]),
        .token_clear(token_clear),
        .out_chan_dep_vld_vec(out_chan_dep_vld_vec_243),
        .out_chan_dep_data(out_chan_dep_data_243),
        .token_out_vec(token_out_vec_243),
        .dl_detect_out(dl_in_vec[243]));

    assign proc_243_data_FIFO_blk[0] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.fifo_D_drain_local_in_blk_n);
    assign proc_243_data_PIPO_blk[0] = 1'b0;
    assign proc_243_start_FIFO_blk[0] = 1'b0;
    assign proc_243_TLF_FIFO_blk[0] = 1'b0;
    assign proc_243_input_sync_blk[0] = 1'b0;
    assign proc_243_output_sync_blk[0] = 1'b0;
    assign proc_dep_vld_vec_243[0] = dl_detect_out ? proc_dep_vld_vec_243_reg[0] : (proc_243_data_FIFO_blk[0] | proc_243_data_PIPO_blk[0] | proc_243_start_FIFO_blk[0] | proc_243_TLF_FIFO_blk[0] | proc_243_input_sync_blk[0] | proc_243_output_sync_blk[0]);
    assign proc_243_data_FIFO_blk[1] = 1'b0 | (~grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.D_blk_n);
    assign proc_243_data_PIPO_blk[1] = 1'b0;
    assign proc_243_start_FIFO_blk[1] = 1'b0;
    assign proc_243_TLF_FIFO_blk[1] = 1'b0;
    assign proc_243_input_sync_blk[1] = 1'b0;
    assign proc_243_output_sync_blk[1] = 1'b0;
    assign proc_dep_vld_vec_243[1] = dl_detect_out ? proc_dep_vld_vec_243_reg[1] : (proc_243_data_FIFO_blk[1] | proc_243_data_PIPO_blk[1] | proc_243_start_FIFO_blk[1] | proc_243_TLF_FIFO_blk[1] | proc_243_input_sync_blk[1] | proc_243_output_sync_blk[1]);
    assign proc_243_data_FIFO_blk[2] = 1'b0;
    assign proc_243_data_PIPO_blk[2] = 1'b0;
    assign proc_243_start_FIFO_blk[2] = 1'b0;
    assign proc_243_TLF_FIFO_blk[2] = 1'b0;
    assign proc_243_input_sync_blk[2] = 1'b0;
    assign proc_243_output_sync_blk[2] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[2] = dl_detect_out ? proc_dep_vld_vec_243_reg[2] : (proc_243_data_FIFO_blk[2] | proc_243_data_PIPO_blk[2] | proc_243_start_FIFO_blk[2] | proc_243_TLF_FIFO_blk[2] | proc_243_input_sync_blk[2] | proc_243_output_sync_blk[2]);
    assign proc_243_data_FIFO_blk[3] = 1'b0;
    assign proc_243_data_PIPO_blk[3] = 1'b0;
    assign proc_243_start_FIFO_blk[3] = 1'b0;
    assign proc_243_TLF_FIFO_blk[3] = 1'b0;
    assign proc_243_input_sync_blk[3] = 1'b0;
    assign proc_243_output_sync_blk[3] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[3] = dl_detect_out ? proc_dep_vld_vec_243_reg[3] : (proc_243_data_FIFO_blk[3] | proc_243_data_PIPO_blk[3] | proc_243_start_FIFO_blk[3] | proc_243_TLF_FIFO_blk[3] | proc_243_input_sync_blk[3] | proc_243_output_sync_blk[3]);
    assign proc_243_data_FIFO_blk[4] = 1'b0;
    assign proc_243_data_PIPO_blk[4] = 1'b0;
    assign proc_243_start_FIFO_blk[4] = 1'b0;
    assign proc_243_TLF_FIFO_blk[4] = 1'b0;
    assign proc_243_input_sync_blk[4] = 1'b0;
    assign proc_243_output_sync_blk[4] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[4] = dl_detect_out ? proc_dep_vld_vec_243_reg[4] : (proc_243_data_FIFO_blk[4] | proc_243_data_PIPO_blk[4] | proc_243_start_FIFO_blk[4] | proc_243_TLF_FIFO_blk[4] | proc_243_input_sync_blk[4] | proc_243_output_sync_blk[4]);
    assign proc_243_data_FIFO_blk[5] = 1'b0;
    assign proc_243_data_PIPO_blk[5] = 1'b0;
    assign proc_243_start_FIFO_blk[5] = 1'b0;
    assign proc_243_TLF_FIFO_blk[5] = 1'b0;
    assign proc_243_input_sync_blk[5] = 1'b0;
    assign proc_243_output_sync_blk[5] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.A_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[5] = dl_detect_out ? proc_dep_vld_vec_243_reg[5] : (proc_243_data_FIFO_blk[5] | proc_243_data_PIPO_blk[5] | proc_243_start_FIFO_blk[5] | proc_243_TLF_FIFO_blk[5] | proc_243_input_sync_blk[5] | proc_243_output_sync_blk[5]);
    assign proc_243_data_FIFO_blk[6] = 1'b0;
    assign proc_243_data_PIPO_blk[6] = 1'b0;
    assign proc_243_start_FIFO_blk[6] = 1'b0;
    assign proc_243_TLF_FIFO_blk[6] = 1'b0;
    assign proc_243_input_sync_blk[6] = 1'b0;
    assign proc_243_output_sync_blk[6] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[6] = dl_detect_out ? proc_dep_vld_vec_243_reg[6] : (proc_243_data_FIFO_blk[6] | proc_243_data_PIPO_blk[6] | proc_243_start_FIFO_blk[6] | proc_243_TLF_FIFO_blk[6] | proc_243_input_sync_blk[6] | proc_243_output_sync_blk[6]);
    assign proc_243_data_FIFO_blk[7] = 1'b0;
    assign proc_243_data_PIPO_blk[7] = 1'b0;
    assign proc_243_start_FIFO_blk[7] = 1'b0;
    assign proc_243_TLF_FIFO_blk[7] = 1'b0;
    assign proc_243_input_sync_blk[7] = 1'b0;
    assign proc_243_output_sync_blk[7] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[7] = dl_detect_out ? proc_dep_vld_vec_243_reg[7] : (proc_243_data_FIFO_blk[7] | proc_243_data_PIPO_blk[7] | proc_243_start_FIFO_blk[7] | proc_243_TLF_FIFO_blk[7] | proc_243_input_sync_blk[7] | proc_243_output_sync_blk[7]);
    assign proc_243_data_FIFO_blk[8] = 1'b0;
    assign proc_243_data_PIPO_blk[8] = 1'b0;
    assign proc_243_start_FIFO_blk[8] = 1'b0;
    assign proc_243_TLF_FIFO_blk[8] = 1'b0;
    assign proc_243_input_sync_blk[8] = 1'b0;
    assign proc_243_output_sync_blk[8] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[8] = dl_detect_out ? proc_dep_vld_vec_243_reg[8] : (proc_243_data_FIFO_blk[8] | proc_243_data_PIPO_blk[8] | proc_243_start_FIFO_blk[8] | proc_243_TLF_FIFO_blk[8] | proc_243_input_sync_blk[8] | proc_243_output_sync_blk[8]);
    assign proc_243_data_FIFO_blk[9] = 1'b0;
    assign proc_243_data_PIPO_blk[9] = 1'b0;
    assign proc_243_start_FIFO_blk[9] = 1'b0;
    assign proc_243_TLF_FIFO_blk[9] = 1'b0;
    assign proc_243_input_sync_blk[9] = 1'b0;
    assign proc_243_output_sync_blk[9] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[9] = dl_detect_out ? proc_dep_vld_vec_243_reg[9] : (proc_243_data_FIFO_blk[9] | proc_243_data_PIPO_blk[9] | proc_243_start_FIFO_blk[9] | proc_243_TLF_FIFO_blk[9] | proc_243_input_sync_blk[9] | proc_243_output_sync_blk[9]);
    assign proc_243_data_FIFO_blk[10] = 1'b0;
    assign proc_243_data_PIPO_blk[10] = 1'b0;
    assign proc_243_start_FIFO_blk[10] = 1'b0;
    assign proc_243_TLF_FIFO_blk[10] = 1'b0;
    assign proc_243_input_sync_blk[10] = 1'b0;
    assign proc_243_output_sync_blk[10] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[10] = dl_detect_out ? proc_dep_vld_vec_243_reg[10] : (proc_243_data_FIFO_blk[10] | proc_243_data_PIPO_blk[10] | proc_243_start_FIFO_blk[10] | proc_243_TLF_FIFO_blk[10] | proc_243_input_sync_blk[10] | proc_243_output_sync_blk[10]);
    assign proc_243_data_FIFO_blk[11] = 1'b0;
    assign proc_243_data_PIPO_blk[11] = 1'b0;
    assign proc_243_start_FIFO_blk[11] = 1'b0;
    assign proc_243_TLF_FIFO_blk[11] = 1'b0;
    assign proc_243_input_sync_blk[11] = 1'b0;
    assign proc_243_output_sync_blk[11] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[11] = dl_detect_out ? proc_dep_vld_vec_243_reg[11] : (proc_243_data_FIFO_blk[11] | proc_243_data_PIPO_blk[11] | proc_243_start_FIFO_blk[11] | proc_243_TLF_FIFO_blk[11] | proc_243_input_sync_blk[11] | proc_243_output_sync_blk[11]);
    assign proc_243_data_FIFO_blk[12] = 1'b0;
    assign proc_243_data_PIPO_blk[12] = 1'b0;
    assign proc_243_start_FIFO_blk[12] = 1'b0;
    assign proc_243_TLF_FIFO_blk[12] = 1'b0;
    assign proc_243_input_sync_blk[12] = 1'b0;
    assign proc_243_output_sync_blk[12] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[12] = dl_detect_out ? proc_dep_vld_vec_243_reg[12] : (proc_243_data_FIFO_blk[12] | proc_243_data_PIPO_blk[12] | proc_243_start_FIFO_blk[12] | proc_243_TLF_FIFO_blk[12] | proc_243_input_sync_blk[12] | proc_243_output_sync_blk[12]);
    assign proc_243_data_FIFO_blk[13] = 1'b0;
    assign proc_243_data_PIPO_blk[13] = 1'b0;
    assign proc_243_start_FIFO_blk[13] = 1'b0;
    assign proc_243_TLF_FIFO_blk[13] = 1'b0;
    assign proc_243_input_sync_blk[13] = 1'b0;
    assign proc_243_output_sync_blk[13] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.B_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[13] = dl_detect_out ? proc_dep_vld_vec_243_reg[13] : (proc_243_data_FIFO_blk[13] | proc_243_data_PIPO_blk[13] | proc_243_start_FIFO_blk[13] | proc_243_TLF_FIFO_blk[13] | proc_243_input_sync_blk[13] | proc_243_output_sync_blk[13]);
    assign proc_243_data_FIFO_blk[14] = 1'b0;
    assign proc_243_data_PIPO_blk[14] = 1'b0;
    assign proc_243_start_FIFO_blk[14] = 1'b0;
    assign proc_243_TLF_FIFO_blk[14] = 1'b0;
    assign proc_243_input_sync_blk[14] = 1'b0;
    assign proc_243_output_sync_blk[14] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_0_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[14] = dl_detect_out ? proc_dep_vld_vec_243_reg[14] : (proc_243_data_FIFO_blk[14] | proc_243_data_PIPO_blk[14] | proc_243_start_FIFO_blk[14] | proc_243_TLF_FIFO_blk[14] | proc_243_input_sync_blk[14] | proc_243_output_sync_blk[14]);
    assign proc_243_data_FIFO_blk[15] = 1'b0;
    assign proc_243_data_PIPO_blk[15] = 1'b0;
    assign proc_243_start_FIFO_blk[15] = 1'b0;
    assign proc_243_TLF_FIFO_blk[15] = 1'b0;
    assign proc_243_input_sync_blk[15] = 1'b0;
    assign proc_243_output_sync_blk[15] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_1_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[15] = dl_detect_out ? proc_dep_vld_vec_243_reg[15] : (proc_243_data_FIFO_blk[15] | proc_243_data_PIPO_blk[15] | proc_243_start_FIFO_blk[15] | proc_243_TLF_FIFO_blk[15] | proc_243_input_sync_blk[15] | proc_243_output_sync_blk[15]);
    assign proc_243_data_FIFO_blk[16] = 1'b0;
    assign proc_243_data_PIPO_blk[16] = 1'b0;
    assign proc_243_start_FIFO_blk[16] = 1'b0;
    assign proc_243_TLF_FIFO_blk[16] = 1'b0;
    assign proc_243_input_sync_blk[16] = 1'b0;
    assign proc_243_output_sync_blk[16] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_2_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[16] = dl_detect_out ? proc_dep_vld_vec_243_reg[16] : (proc_243_data_FIFO_blk[16] | proc_243_data_PIPO_blk[16] | proc_243_start_FIFO_blk[16] | proc_243_TLF_FIFO_blk[16] | proc_243_input_sync_blk[16] | proc_243_output_sync_blk[16]);
    assign proc_243_data_FIFO_blk[17] = 1'b0;
    assign proc_243_data_PIPO_blk[17] = 1'b0;
    assign proc_243_start_FIFO_blk[17] = 1'b0;
    assign proc_243_TLF_FIFO_blk[17] = 1'b0;
    assign proc_243_input_sync_blk[17] = 1'b0;
    assign proc_243_output_sync_blk[17] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_3_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[17] = dl_detect_out ? proc_dep_vld_vec_243_reg[17] : (proc_243_data_FIFO_blk[17] | proc_243_data_PIPO_blk[17] | proc_243_start_FIFO_blk[17] | proc_243_TLF_FIFO_blk[17] | proc_243_input_sync_blk[17] | proc_243_output_sync_blk[17]);
    assign proc_243_data_FIFO_blk[18] = 1'b0;
    assign proc_243_data_PIPO_blk[18] = 1'b0;
    assign proc_243_start_FIFO_blk[18] = 1'b0;
    assign proc_243_TLF_FIFO_blk[18] = 1'b0;
    assign proc_243_input_sync_blk[18] = 1'b0;
    assign proc_243_output_sync_blk[18] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_4_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[18] = dl_detect_out ? proc_dep_vld_vec_243_reg[18] : (proc_243_data_FIFO_blk[18] | proc_243_data_PIPO_blk[18] | proc_243_start_FIFO_blk[18] | proc_243_TLF_FIFO_blk[18] | proc_243_input_sync_blk[18] | proc_243_output_sync_blk[18]);
    assign proc_243_data_FIFO_blk[19] = 1'b0;
    assign proc_243_data_PIPO_blk[19] = 1'b0;
    assign proc_243_start_FIFO_blk[19] = 1'b0;
    assign proc_243_TLF_FIFO_blk[19] = 1'b0;
    assign proc_243_input_sync_blk[19] = 1'b0;
    assign proc_243_output_sync_blk[19] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_5_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[19] = dl_detect_out ? proc_dep_vld_vec_243_reg[19] : (proc_243_data_FIFO_blk[19] | proc_243_data_PIPO_blk[19] | proc_243_start_FIFO_blk[19] | proc_243_TLF_FIFO_blk[19] | proc_243_input_sync_blk[19] | proc_243_output_sync_blk[19]);
    assign proc_243_data_FIFO_blk[20] = 1'b0;
    assign proc_243_data_PIPO_blk[20] = 1'b0;
    assign proc_243_start_FIFO_blk[20] = 1'b0;
    assign proc_243_TLF_FIFO_blk[20] = 1'b0;
    assign proc_243_input_sync_blk[20] = 1'b0;
    assign proc_243_output_sync_blk[20] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_6_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[20] = dl_detect_out ? proc_dep_vld_vec_243_reg[20] : (proc_243_data_FIFO_blk[20] | proc_243_data_PIPO_blk[20] | proc_243_start_FIFO_blk[20] | proc_243_TLF_FIFO_blk[20] | proc_243_input_sync_blk[20] | proc_243_output_sync_blk[20]);
    assign proc_243_data_FIFO_blk[21] = 1'b0;
    assign proc_243_data_PIPO_blk[21] = 1'b0;
    assign proc_243_start_FIFO_blk[21] = 1'b0;
    assign proc_243_TLF_FIFO_blk[21] = 1'b0;
    assign proc_243_input_sync_blk[21] = 1'b0;
    assign proc_243_output_sync_blk[21] = 1'b0 | (ap_done_reg_41 & grp_kernel0_x1_fu_130.D_drain_IO_L3_out_serialize_x1_U0.ap_done & ~grp_kernel0_x1_fu_130.C_PE_dummy_in_7_x1_U0.ap_done);
    assign proc_dep_vld_vec_243[21] = dl_detect_out ? proc_dep_vld_vec_243_reg[21] : (proc_243_data_FIFO_blk[21] | proc_243_data_PIPO_blk[21] | proc_243_start_FIFO_blk[21] | proc_243_TLF_FIFO_blk[21] | proc_243_input_sync_blk[21] | proc_243_output_sync_blk[21]);
    always @ (negedge reset or posedge clock) begin
        if (~reset) begin
            proc_dep_vld_vec_243_reg <= 'b0;
        end
        else begin
            proc_dep_vld_vec_243_reg <= proc_dep_vld_vec_243;
        end
    end
    assign in_chan_dep_vld_vec_243[0] = dep_chan_vld_123_243;
    assign in_chan_dep_data_vec_243[243 : 0] = dep_chan_data_123_243;
    assign token_in_vec_243[0] = token_123_243;
    assign in_chan_dep_vld_vec_243[1] = dep_chan_vld_182_243;
    assign in_chan_dep_data_vec_243[487 : 244] = dep_chan_data_182_243;
    assign token_in_vec_243[1] = token_182_243;
    assign in_chan_dep_vld_vec_243[2] = dep_chan_vld_183_243;
    assign in_chan_dep_data_vec_243[731 : 488] = dep_chan_data_183_243;
    assign token_in_vec_243[2] = token_183_243;
    assign in_chan_dep_vld_vec_243[3] = dep_chan_vld_184_243;
    assign in_chan_dep_data_vec_243[975 : 732] = dep_chan_data_184_243;
    assign token_in_vec_243[3] = token_184_243;
    assign in_chan_dep_vld_vec_243[4] = dep_chan_vld_185_243;
    assign in_chan_dep_data_vec_243[1219 : 976] = dep_chan_data_185_243;
    assign token_in_vec_243[4] = token_185_243;
    assign in_chan_dep_vld_vec_243[5] = dep_chan_vld_186_243;
    assign in_chan_dep_data_vec_243[1463 : 1220] = dep_chan_data_186_243;
    assign token_in_vec_243[5] = token_186_243;
    assign in_chan_dep_vld_vec_243[6] = dep_chan_vld_187_243;
    assign in_chan_dep_data_vec_243[1707 : 1464] = dep_chan_data_187_243;
    assign token_in_vec_243[6] = token_187_243;
    assign in_chan_dep_vld_vec_243[7] = dep_chan_vld_188_243;
    assign in_chan_dep_data_vec_243[1951 : 1708] = dep_chan_data_188_243;
    assign token_in_vec_243[7] = token_188_243;
    assign in_chan_dep_vld_vec_243[8] = dep_chan_vld_189_243;
    assign in_chan_dep_data_vec_243[2195 : 1952] = dep_chan_data_189_243;
    assign token_in_vec_243[8] = token_189_243;
    assign in_chan_dep_vld_vec_243[9] = dep_chan_vld_190_243;
    assign in_chan_dep_data_vec_243[2439 : 2196] = dep_chan_data_190_243;
    assign token_in_vec_243[9] = token_190_243;
    assign in_chan_dep_vld_vec_243[10] = dep_chan_vld_191_243;
    assign in_chan_dep_data_vec_243[2683 : 2440] = dep_chan_data_191_243;
    assign token_in_vec_243[10] = token_191_243;
    assign in_chan_dep_vld_vec_243[11] = dep_chan_vld_192_243;
    assign in_chan_dep_data_vec_243[2927 : 2684] = dep_chan_data_192_243;
    assign token_in_vec_243[11] = token_192_243;
    assign in_chan_dep_vld_vec_243[12] = dep_chan_vld_193_243;
    assign in_chan_dep_data_vec_243[3171 : 2928] = dep_chan_data_193_243;
    assign token_in_vec_243[12] = token_193_243;
    assign in_chan_dep_vld_vec_243[13] = dep_chan_vld_194_243;
    assign in_chan_dep_data_vec_243[3415 : 3172] = dep_chan_data_194_243;
    assign token_in_vec_243[13] = token_194_243;
    assign in_chan_dep_vld_vec_243[14] = dep_chan_vld_195_243;
    assign in_chan_dep_data_vec_243[3659 : 3416] = dep_chan_data_195_243;
    assign token_in_vec_243[14] = token_195_243;
    assign in_chan_dep_vld_vec_243[15] = dep_chan_vld_196_243;
    assign in_chan_dep_data_vec_243[3903 : 3660] = dep_chan_data_196_243;
    assign token_in_vec_243[15] = token_196_243;
    assign in_chan_dep_vld_vec_243[16] = dep_chan_vld_197_243;
    assign in_chan_dep_data_vec_243[4147 : 3904] = dep_chan_data_197_243;
    assign token_in_vec_243[16] = token_197_243;
    assign in_chan_dep_vld_vec_243[17] = dep_chan_vld_198_243;
    assign in_chan_dep_data_vec_243[4391 : 4148] = dep_chan_data_198_243;
    assign token_in_vec_243[17] = token_198_243;
    assign in_chan_dep_vld_vec_243[18] = dep_chan_vld_199_243;
    assign in_chan_dep_data_vec_243[4635 : 4392] = dep_chan_data_199_243;
    assign token_in_vec_243[18] = token_199_243;
    assign in_chan_dep_vld_vec_243[19] = dep_chan_vld_200_243;
    assign in_chan_dep_data_vec_243[4879 : 4636] = dep_chan_data_200_243;
    assign token_in_vec_243[19] = token_200_243;
    assign in_chan_dep_vld_vec_243[20] = dep_chan_vld_201_243;
    assign in_chan_dep_data_vec_243[5123 : 4880] = dep_chan_data_201_243;
    assign token_in_vec_243[20] = token_201_243;
    assign in_chan_dep_vld_vec_243[21] = dep_chan_vld_242_243;
    assign in_chan_dep_data_vec_243[5367 : 5124] = dep_chan_data_242_243;
    assign token_in_vec_243[21] = token_242_243;
    assign dep_chan_vld_243_242 = out_chan_dep_vld_vec_243[0];
    assign dep_chan_data_243_242 = out_chan_dep_data_243;
    assign token_243_242 = token_out_vec_243[0];
    assign dep_chan_vld_243_123 = out_chan_dep_vld_vec_243[1];
    assign dep_chan_data_243_123 = out_chan_dep_data_243;
    assign token_243_123 = token_out_vec_243[1];
    assign dep_chan_vld_243_182 = out_chan_dep_vld_vec_243[2];
    assign dep_chan_data_243_182 = out_chan_dep_data_243;
    assign token_243_182 = token_out_vec_243[2];
    assign dep_chan_vld_243_183 = out_chan_dep_vld_vec_243[3];
    assign dep_chan_data_243_183 = out_chan_dep_data_243;
    assign token_243_183 = token_out_vec_243[3];
    assign dep_chan_vld_243_184 = out_chan_dep_vld_vec_243[4];
    assign dep_chan_data_243_184 = out_chan_dep_data_243;
    assign token_243_184 = token_out_vec_243[4];
    assign dep_chan_vld_243_185 = out_chan_dep_vld_vec_243[5];
    assign dep_chan_data_243_185 = out_chan_dep_data_243;
    assign token_243_185 = token_out_vec_243[5];
    assign dep_chan_vld_243_186 = out_chan_dep_vld_vec_243[6];
    assign dep_chan_data_243_186 = out_chan_dep_data_243;
    assign token_243_186 = token_out_vec_243[6];
    assign dep_chan_vld_243_187 = out_chan_dep_vld_vec_243[7];
    assign dep_chan_data_243_187 = out_chan_dep_data_243;
    assign token_243_187 = token_out_vec_243[7];
    assign dep_chan_vld_243_188 = out_chan_dep_vld_vec_243[8];
    assign dep_chan_data_243_188 = out_chan_dep_data_243;
    assign token_243_188 = token_out_vec_243[8];
    assign dep_chan_vld_243_189 = out_chan_dep_vld_vec_243[9];
    assign dep_chan_data_243_189 = out_chan_dep_data_243;
    assign token_243_189 = token_out_vec_243[9];
    assign dep_chan_vld_243_190 = out_chan_dep_vld_vec_243[10];
    assign dep_chan_data_243_190 = out_chan_dep_data_243;
    assign token_243_190 = token_out_vec_243[10];
    assign dep_chan_vld_243_191 = out_chan_dep_vld_vec_243[11];
    assign dep_chan_data_243_191 = out_chan_dep_data_243;
    assign token_243_191 = token_out_vec_243[11];
    assign dep_chan_vld_243_192 = out_chan_dep_vld_vec_243[12];
    assign dep_chan_data_243_192 = out_chan_dep_data_243;
    assign token_243_192 = token_out_vec_243[12];
    assign dep_chan_vld_243_193 = out_chan_dep_vld_vec_243[13];
    assign dep_chan_data_243_193 = out_chan_dep_data_243;
    assign token_243_193 = token_out_vec_243[13];
    assign dep_chan_vld_243_194 = out_chan_dep_vld_vec_243[14];
    assign dep_chan_data_243_194 = out_chan_dep_data_243;
    assign token_243_194 = token_out_vec_243[14];
    assign dep_chan_vld_243_195 = out_chan_dep_vld_vec_243[15];
    assign dep_chan_data_243_195 = out_chan_dep_data_243;
    assign token_243_195 = token_out_vec_243[15];
    assign dep_chan_vld_243_196 = out_chan_dep_vld_vec_243[16];
    assign dep_chan_data_243_196 = out_chan_dep_data_243;
    assign token_243_196 = token_out_vec_243[16];
    assign dep_chan_vld_243_197 = out_chan_dep_vld_vec_243[17];
    assign dep_chan_data_243_197 = out_chan_dep_data_243;
    assign token_243_197 = token_out_vec_243[17];
    assign dep_chan_vld_243_198 = out_chan_dep_vld_vec_243[18];
    assign dep_chan_data_243_198 = out_chan_dep_data_243;
    assign token_243_198 = token_out_vec_243[18];
    assign dep_chan_vld_243_199 = out_chan_dep_vld_vec_243[19];
    assign dep_chan_data_243_199 = out_chan_dep_data_243;
    assign token_243_199 = token_out_vec_243[19];
    assign dep_chan_vld_243_200 = out_chan_dep_vld_vec_243[20];
    assign dep_chan_data_243_200 = out_chan_dep_data_243;
    assign token_243_200 = token_out_vec_243[20];
    assign dep_chan_vld_243_201 = out_chan_dep_vld_vec_243[21];
    assign dep_chan_data_243_201 = out_chan_dep_data_243;
    assign token_243_201 = token_out_vec_243[21];


`include "top_hls_deadlock_report_unit.vh"
