-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
-- Date        : Mon Mar 22 20:56:55 2021
-- Host        : jhai-Lenovo-ideapad-520 running 64-bit Ubuntu 20.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ design_1_quantizer_0_0_sim_netlist.vhdl
-- Design      : design_1_quantizer_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    RSTB : out STD_LOGIC;
    r_dsp_1_setup : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_mul_b : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul is
  signal \^rstb\ : STD_LOGIC;
  signal r_mul_reg_reg_n_100 : STD_LOGIC;
  signal r_mul_reg_reg_n_101 : STD_LOGIC;
  signal r_mul_reg_reg_n_102 : STD_LOGIC;
  signal r_mul_reg_reg_n_103 : STD_LOGIC;
  signal r_mul_reg_reg_n_104 : STD_LOGIC;
  signal r_mul_reg_reg_n_105 : STD_LOGIC;
  signal r_mul_reg_reg_n_92 : STD_LOGIC;
  signal r_mul_reg_reg_n_93 : STD_LOGIC;
  signal r_mul_reg_reg_n_94 : STD_LOGIC;
  signal r_mul_reg_reg_n_95 : STD_LOGIC;
  signal r_mul_reg_reg_n_96 : STD_LOGIC;
  signal r_mul_reg_reg_n_97 : STD_LOGIC;
  signal r_mul_reg_reg_n_98 : STD_LOGIC;
  signal r_mul_reg_reg_n_99 : STD_LOGIC;
  signal \w_dsp_output[0]_0\ : STD_LOGIC_VECTOR ( 34 downto 14 );
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][0]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][10]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][11]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][12]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][13]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][14]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][15]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][16]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][17]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][18]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][19]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][1]_i_1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][3]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][4]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][5]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][6]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][7]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][8]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][0][9]_i_1\ : label is "soft_lutpair4";
begin
  RSTB <= \^rstb\;
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(16),
      A(28) => Q(16),
      A(27) => Q(16),
      A(26) => Q(16),
      A(25) => Q(16),
      A(24) => Q(16),
      A(23) => Q(16),
      A(22) => Q(16),
      A(21) => Q(16),
      A(20) => Q(16),
      A(19) => Q(16),
      A(18) => Q(16),
      A(17) => Q(16),
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3 downto 0) => i_mul_b(3 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 34) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 34),
      P(33) => \w_dsp_output[0]_0\(34),
      P(32 downto 14) => \w_dsp_output[0]_0\(32 downto 14),
      P(13) => r_mul_reg_reg_n_92,
      P(12) => r_mul_reg_reg_n_93,
      P(11) => r_mul_reg_reg_n_94,
      P(10) => r_mul_reg_reg_n_95,
      P(9) => r_mul_reg_reg_n_96,
      P(8) => r_mul_reg_reg_n_97,
      P(7) => r_mul_reg_reg_n_98,
      P(6) => r_mul_reg_reg_n_99,
      P(5) => r_mul_reg_reg_n_100,
      P(4) => r_mul_reg_reg_n_101,
      P(3) => r_mul_reg_reg_n_102,
      P(2) => r_mul_reg_reg_n_103,
      P(1) => r_mul_reg_reg_n_104,
      P(0) => r_mul_reg_reg_n_105,
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \^rstb\,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => \^rstb\,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => \^rstb\,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
r_mul_reg_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => r_dsp_1_setup,
      O => \^rstb\
    );
\r_quantized_coeffs[0][0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(14),
      O => D(0)
    );
\r_quantized_coeffs[0][0][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(24),
      O => D(10)
    );
\r_quantized_coeffs[0][0][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(25),
      O => D(11)
    );
\r_quantized_coeffs[0][0][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(26),
      O => D(12)
    );
\r_quantized_coeffs[0][0][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(27),
      O => D(13)
    );
\r_quantized_coeffs[0][0][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(28),
      O => D(14)
    );
\r_quantized_coeffs[0][0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(29),
      O => D(15)
    );
\r_quantized_coeffs[0][0][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(30),
      O => D(16)
    );
\r_quantized_coeffs[0][0][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(31),
      O => D(17)
    );
\r_quantized_coeffs[0][0][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(32),
      O => D(18)
    );
\r_quantized_coeffs[0][0][19]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(34),
      O => D(19)
    );
\r_quantized_coeffs[0][0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(15),
      O => D(1)
    );
\r_quantized_coeffs[0][0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(16),
      O => D(2)
    );
\r_quantized_coeffs[0][0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(17),
      O => D(3)
    );
\r_quantized_coeffs[0][0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(18),
      O => D(4)
    );
\r_quantized_coeffs[0][0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(19),
      O => D(5)
    );
\r_quantized_coeffs[0][0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(20),
      O => D(6)
    );
\r_quantized_coeffs[0][0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(21),
      O => D(7)
    );
\r_quantized_coeffs[0][0][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(22),
      O => D(8)
    );
\r_quantized_coeffs[0][0][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[0]_0\(23),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_0 is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    i_clk : in STD_LOGIC;
    RSTB : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_dsp_1_setup : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_0 : entity is "dsp_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_0 is
  signal r_mul_reg_reg_n_100 : STD_LOGIC;
  signal r_mul_reg_reg_n_101 : STD_LOGIC;
  signal r_mul_reg_reg_n_102 : STD_LOGIC;
  signal r_mul_reg_reg_n_103 : STD_LOGIC;
  signal r_mul_reg_reg_n_104 : STD_LOGIC;
  signal r_mul_reg_reg_n_105 : STD_LOGIC;
  signal r_mul_reg_reg_n_92 : STD_LOGIC;
  signal r_mul_reg_reg_n_93 : STD_LOGIC;
  signal r_mul_reg_reg_n_94 : STD_LOGIC;
  signal r_mul_reg_reg_n_95 : STD_LOGIC;
  signal r_mul_reg_reg_n_96 : STD_LOGIC;
  signal r_mul_reg_reg_n_97 : STD_LOGIC;
  signal r_mul_reg_reg_n_98 : STD_LOGIC;
  signal r_mul_reg_reg_n_99 : STD_LOGIC;
  signal \w_dsp_output[1]_1\ : STD_LOGIC_VECTOR ( 34 downto 14 );
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][0]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][10]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][11]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][12]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][13]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][14]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][15]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][16]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][17]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][18]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][19]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][1]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][4]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][5]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][6]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][7]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][8]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][1][9]_i_1\ : label is "soft_lutpair14";
begin
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(16),
      A(28) => Q(16),
      A(27) => Q(16),
      A(26) => Q(16),
      A(25) => Q(16),
      A(24) => Q(16),
      A(23) => Q(16),
      A(22) => Q(16),
      A(21) => Q(16),
      A(20) => Q(16),
      A(19) => Q(16),
      A(18) => Q(16),
      A(17) => Q(16),
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3 downto 0) => B(3 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 34) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 34),
      P(33) => \w_dsp_output[1]_1\(34),
      P(32 downto 14) => \w_dsp_output[1]_1\(32 downto 14),
      P(13) => r_mul_reg_reg_n_92,
      P(12) => r_mul_reg_reg_n_93,
      P(11) => r_mul_reg_reg_n_94,
      P(10) => r_mul_reg_reg_n_95,
      P(9) => r_mul_reg_reg_n_96,
      P(8) => r_mul_reg_reg_n_97,
      P(7) => r_mul_reg_reg_n_98,
      P(6) => r_mul_reg_reg_n_99,
      P(5) => r_mul_reg_reg_n_100,
      P(4) => r_mul_reg_reg_n_101,
      P(3) => r_mul_reg_reg_n_102,
      P(2) => r_mul_reg_reg_n_103,
      P(1) => r_mul_reg_reg_n_104,
      P(0) => r_mul_reg_reg_n_105,
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTB,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTB,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTB,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
\r_quantized_coeffs[0][1][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(14),
      O => D(0)
    );
\r_quantized_coeffs[0][1][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(24),
      O => D(10)
    );
\r_quantized_coeffs[0][1][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(25),
      O => D(11)
    );
\r_quantized_coeffs[0][1][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(26),
      O => D(12)
    );
\r_quantized_coeffs[0][1][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(27),
      O => D(13)
    );
\r_quantized_coeffs[0][1][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(28),
      O => D(14)
    );
\r_quantized_coeffs[0][1][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(29),
      O => D(15)
    );
\r_quantized_coeffs[0][1][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(30),
      O => D(16)
    );
\r_quantized_coeffs[0][1][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(31),
      O => D(17)
    );
\r_quantized_coeffs[0][1][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(32),
      O => D(18)
    );
\r_quantized_coeffs[0][1][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(34),
      O => D(19)
    );
\r_quantized_coeffs[0][1][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(15),
      O => D(1)
    );
\r_quantized_coeffs[0][1][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(16),
      O => D(2)
    );
\r_quantized_coeffs[0][1][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(17),
      O => D(3)
    );
\r_quantized_coeffs[0][1][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(18),
      O => D(4)
    );
\r_quantized_coeffs[0][1][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(19),
      O => D(5)
    );
\r_quantized_coeffs[0][1][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(20),
      O => D(6)
    );
\r_quantized_coeffs[0][1][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(21),
      O => D(7)
    );
\r_quantized_coeffs[0][1][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(22),
      O => D(8)
    );
\r_quantized_coeffs[0][1][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[1]_1\(23),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_1 is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    i_clk : in STD_LOGIC;
    RSTB : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_dsp_1_setup : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_1 : entity is "dsp_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_1 is
  signal r_mul_reg_reg_n_100 : STD_LOGIC;
  signal r_mul_reg_reg_n_101 : STD_LOGIC;
  signal r_mul_reg_reg_n_102 : STD_LOGIC;
  signal r_mul_reg_reg_n_103 : STD_LOGIC;
  signal r_mul_reg_reg_n_104 : STD_LOGIC;
  signal r_mul_reg_reg_n_105 : STD_LOGIC;
  signal r_mul_reg_reg_n_92 : STD_LOGIC;
  signal r_mul_reg_reg_n_93 : STD_LOGIC;
  signal r_mul_reg_reg_n_94 : STD_LOGIC;
  signal r_mul_reg_reg_n_95 : STD_LOGIC;
  signal r_mul_reg_reg_n_96 : STD_LOGIC;
  signal r_mul_reg_reg_n_97 : STD_LOGIC;
  signal r_mul_reg_reg_n_98 : STD_LOGIC;
  signal r_mul_reg_reg_n_99 : STD_LOGIC;
  signal \w_dsp_output[2]_2\ : STD_LOGIC_VECTOR ( 34 downto 14 );
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][10]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][11]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][12]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][13]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][14]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][15]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][16]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][17]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][18]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][19]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][1]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][2]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][3]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][4]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][5]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][6]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][7]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][8]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][2][9]_i_1\ : label is "soft_lutpair24";
begin
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(16),
      A(28) => Q(16),
      A(27) => Q(16),
      A(26) => Q(16),
      A(25) => Q(16),
      A(24) => Q(16),
      A(23) => Q(16),
      A(22) => Q(16),
      A(21) => Q(16),
      A(20) => Q(16),
      A(19) => Q(16),
      A(18) => Q(16),
      A(17) => Q(16),
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3 downto 0) => B(3 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 34) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 34),
      P(33) => \w_dsp_output[2]_2\(34),
      P(32 downto 14) => \w_dsp_output[2]_2\(32 downto 14),
      P(13) => r_mul_reg_reg_n_92,
      P(12) => r_mul_reg_reg_n_93,
      P(11) => r_mul_reg_reg_n_94,
      P(10) => r_mul_reg_reg_n_95,
      P(9) => r_mul_reg_reg_n_96,
      P(8) => r_mul_reg_reg_n_97,
      P(7) => r_mul_reg_reg_n_98,
      P(6) => r_mul_reg_reg_n_99,
      P(5) => r_mul_reg_reg_n_100,
      P(4) => r_mul_reg_reg_n_101,
      P(3) => r_mul_reg_reg_n_102,
      P(2) => r_mul_reg_reg_n_103,
      P(1) => r_mul_reg_reg_n_104,
      P(0) => r_mul_reg_reg_n_105,
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTB,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTB,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTB,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
\r_quantized_coeffs[0][2][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(14),
      O => D(0)
    );
\r_quantized_coeffs[0][2][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(24),
      O => D(10)
    );
\r_quantized_coeffs[0][2][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(25),
      O => D(11)
    );
\r_quantized_coeffs[0][2][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(26),
      O => D(12)
    );
\r_quantized_coeffs[0][2][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(27),
      O => D(13)
    );
\r_quantized_coeffs[0][2][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(28),
      O => D(14)
    );
\r_quantized_coeffs[0][2][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(29),
      O => D(15)
    );
\r_quantized_coeffs[0][2][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(30),
      O => D(16)
    );
\r_quantized_coeffs[0][2][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(31),
      O => D(17)
    );
\r_quantized_coeffs[0][2][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(32),
      O => D(18)
    );
\r_quantized_coeffs[0][2][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(34),
      O => D(19)
    );
\r_quantized_coeffs[0][2][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(15),
      O => D(1)
    );
\r_quantized_coeffs[0][2][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(16),
      O => D(2)
    );
\r_quantized_coeffs[0][2][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(17),
      O => D(3)
    );
\r_quantized_coeffs[0][2][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(18),
      O => D(4)
    );
\r_quantized_coeffs[0][2][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(19),
      O => D(5)
    );
\r_quantized_coeffs[0][2][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(20),
      O => D(6)
    );
\r_quantized_coeffs[0][2][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(21),
      O => D(7)
    );
\r_quantized_coeffs[0][2][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(22),
      O => D(8)
    );
\r_quantized_coeffs[0][2][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[2]_2\(23),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    i_clk : in STD_LOGIC;
    RSTB : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    r_mul_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_dsp_1_setup : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_2 : entity is "dsp_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_2 is
  signal r_mul_reg_reg_n_100 : STD_LOGIC;
  signal r_mul_reg_reg_n_101 : STD_LOGIC;
  signal r_mul_reg_reg_n_102 : STD_LOGIC;
  signal r_mul_reg_reg_n_103 : STD_LOGIC;
  signal r_mul_reg_reg_n_104 : STD_LOGIC;
  signal r_mul_reg_reg_n_105 : STD_LOGIC;
  signal r_mul_reg_reg_n_92 : STD_LOGIC;
  signal r_mul_reg_reg_n_93 : STD_LOGIC;
  signal r_mul_reg_reg_n_94 : STD_LOGIC;
  signal r_mul_reg_reg_n_95 : STD_LOGIC;
  signal r_mul_reg_reg_n_96 : STD_LOGIC;
  signal r_mul_reg_reg_n_97 : STD_LOGIC;
  signal r_mul_reg_reg_n_98 : STD_LOGIC;
  signal r_mul_reg_reg_n_99 : STD_LOGIC;
  signal \w_dsp_output[3]_3\ : STD_LOGIC_VECTOR ( 34 downto 14 );
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][0]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][10]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][11]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][12]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][13]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][14]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][15]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][16]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][17]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][18]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][19]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][1]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][2]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][3]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][4]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][5]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][7]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][8]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][3][9]_i_1\ : label is "soft_lutpair34";
begin
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_0(16),
      A(28) => r_mul_reg_reg_0(16),
      A(27) => r_mul_reg_reg_0(16),
      A(26) => r_mul_reg_reg_0(16),
      A(25) => r_mul_reg_reg_0(16),
      A(24) => r_mul_reg_reg_0(16),
      A(23) => r_mul_reg_reg_0(16),
      A(22) => r_mul_reg_reg_0(16),
      A(21) => r_mul_reg_reg_0(16),
      A(20) => r_mul_reg_reg_0(16),
      A(19) => r_mul_reg_reg_0(16),
      A(18) => r_mul_reg_reg_0(16),
      A(17) => r_mul_reg_reg_0(16),
      A(16 downto 0) => r_mul_reg_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 4) => B"00000000000000",
      B(3 downto 0) => Q(3 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 34) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 34),
      P(33) => \w_dsp_output[3]_3\(34),
      P(32 downto 14) => \w_dsp_output[3]_3\(32 downto 14),
      P(13) => r_mul_reg_reg_n_92,
      P(12) => r_mul_reg_reg_n_93,
      P(11) => r_mul_reg_reg_n_94,
      P(10) => r_mul_reg_reg_n_95,
      P(9) => r_mul_reg_reg_n_96,
      P(8) => r_mul_reg_reg_n_97,
      P(7) => r_mul_reg_reg_n_98,
      P(6) => r_mul_reg_reg_n_99,
      P(5) => r_mul_reg_reg_n_100,
      P(4) => r_mul_reg_reg_n_101,
      P(3) => r_mul_reg_reg_n_102,
      P(2) => r_mul_reg_reg_n_103,
      P(1) => r_mul_reg_reg_n_104,
      P(0) => r_mul_reg_reg_n_105,
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTB,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTB,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTB,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
\r_quantized_coeffs[0][3][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(14),
      O => D(0)
    );
\r_quantized_coeffs[0][3][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(24),
      O => D(10)
    );
\r_quantized_coeffs[0][3][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(25),
      O => D(11)
    );
\r_quantized_coeffs[0][3][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(26),
      O => D(12)
    );
\r_quantized_coeffs[0][3][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(27),
      O => D(13)
    );
\r_quantized_coeffs[0][3][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(28),
      O => D(14)
    );
\r_quantized_coeffs[0][3][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(29),
      O => D(15)
    );
\r_quantized_coeffs[0][3][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(30),
      O => D(16)
    );
\r_quantized_coeffs[0][3][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(31),
      O => D(17)
    );
\r_quantized_coeffs[0][3][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(32),
      O => D(18)
    );
\r_quantized_coeffs[0][3][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(34),
      O => D(19)
    );
\r_quantized_coeffs[0][3][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(15),
      O => D(1)
    );
\r_quantized_coeffs[0][3][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(16),
      O => D(2)
    );
\r_quantized_coeffs[0][3][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(17),
      O => D(3)
    );
\r_quantized_coeffs[0][3][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(18),
      O => D(4)
    );
\r_quantized_coeffs[0][3][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(19),
      O => D(5)
    );
\r_quantized_coeffs[0][3][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(20),
      O => D(6)
    );
\r_quantized_coeffs[0][3][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(21),
      O => D(7)
    );
\r_quantized_coeffs[0][3][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(22),
      O => D(8)
    );
\r_quantized_coeffs[0][3][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[3]_3\(23),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_3 is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    i_clk : in STD_LOGIC;
    RSTB : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    r_mul_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_dsp_1_setup : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_3 : entity is "dsp_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_3 is
  signal r_mul_reg_reg_n_100 : STD_LOGIC;
  signal r_mul_reg_reg_n_101 : STD_LOGIC;
  signal r_mul_reg_reg_n_102 : STD_LOGIC;
  signal r_mul_reg_reg_n_103 : STD_LOGIC;
  signal r_mul_reg_reg_n_104 : STD_LOGIC;
  signal r_mul_reg_reg_n_105 : STD_LOGIC;
  signal r_mul_reg_reg_n_92 : STD_LOGIC;
  signal r_mul_reg_reg_n_93 : STD_LOGIC;
  signal r_mul_reg_reg_n_94 : STD_LOGIC;
  signal r_mul_reg_reg_n_95 : STD_LOGIC;
  signal r_mul_reg_reg_n_96 : STD_LOGIC;
  signal r_mul_reg_reg_n_97 : STD_LOGIC;
  signal r_mul_reg_reg_n_98 : STD_LOGIC;
  signal r_mul_reg_reg_n_99 : STD_LOGIC;
  signal \w_dsp_output[4]_4\ : STD_LOGIC_VECTOR ( 34 downto 14 );
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][0]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][10]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][11]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][12]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][13]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][14]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][15]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][16]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][17]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][18]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][19]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][2]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][3]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][4]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][5]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][6]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][7]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][8]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][4][9]_i_1\ : label is "soft_lutpair44";
begin
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_0(16),
      A(28) => r_mul_reg_reg_0(16),
      A(27) => r_mul_reg_reg_0(16),
      A(26) => r_mul_reg_reg_0(16),
      A(25) => r_mul_reg_reg_0(16),
      A(24) => r_mul_reg_reg_0(16),
      A(23) => r_mul_reg_reg_0(16),
      A(22) => r_mul_reg_reg_0(16),
      A(21) => r_mul_reg_reg_0(16),
      A(20) => r_mul_reg_reg_0(16),
      A(19) => r_mul_reg_reg_0(16),
      A(18) => r_mul_reg_reg_0(16),
      A(17) => r_mul_reg_reg_0(16),
      A(16 downto 0) => r_mul_reg_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 3) => B"000000000000000",
      B(2 downto 0) => Q(2 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 34) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 34),
      P(33) => \w_dsp_output[4]_4\(34),
      P(32 downto 14) => \w_dsp_output[4]_4\(32 downto 14),
      P(13) => r_mul_reg_reg_n_92,
      P(12) => r_mul_reg_reg_n_93,
      P(11) => r_mul_reg_reg_n_94,
      P(10) => r_mul_reg_reg_n_95,
      P(9) => r_mul_reg_reg_n_96,
      P(8) => r_mul_reg_reg_n_97,
      P(7) => r_mul_reg_reg_n_98,
      P(6) => r_mul_reg_reg_n_99,
      P(5) => r_mul_reg_reg_n_100,
      P(4) => r_mul_reg_reg_n_101,
      P(3) => r_mul_reg_reg_n_102,
      P(2) => r_mul_reg_reg_n_103,
      P(1) => r_mul_reg_reg_n_104,
      P(0) => r_mul_reg_reg_n_105,
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTB,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTB,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTB,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
\r_quantized_coeffs[0][4][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(14),
      O => D(0)
    );
\r_quantized_coeffs[0][4][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(24),
      O => D(10)
    );
\r_quantized_coeffs[0][4][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(25),
      O => D(11)
    );
\r_quantized_coeffs[0][4][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(26),
      O => D(12)
    );
\r_quantized_coeffs[0][4][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(27),
      O => D(13)
    );
\r_quantized_coeffs[0][4][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(28),
      O => D(14)
    );
\r_quantized_coeffs[0][4][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(29),
      O => D(15)
    );
\r_quantized_coeffs[0][4][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(30),
      O => D(16)
    );
\r_quantized_coeffs[0][4][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(31),
      O => D(17)
    );
\r_quantized_coeffs[0][4][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(32),
      O => D(18)
    );
\r_quantized_coeffs[0][4][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(34),
      O => D(19)
    );
\r_quantized_coeffs[0][4][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(15),
      O => D(1)
    );
\r_quantized_coeffs[0][4][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(16),
      O => D(2)
    );
\r_quantized_coeffs[0][4][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(17),
      O => D(3)
    );
\r_quantized_coeffs[0][4][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(18),
      O => D(4)
    );
\r_quantized_coeffs[0][4][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(19),
      O => D(5)
    );
\r_quantized_coeffs[0][4][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(20),
      O => D(6)
    );
\r_quantized_coeffs[0][4][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(21),
      O => D(7)
    );
\r_quantized_coeffs[0][4][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(22),
      O => D(8)
    );
\r_quantized_coeffs[0][4][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[4]_4\(23),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_4 is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    i_clk : in STD_LOGIC;
    RSTB : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_dsp_1_setup : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_4 : entity is "dsp_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_4 is
  signal r_mul_reg_reg_n_100 : STD_LOGIC;
  signal r_mul_reg_reg_n_101 : STD_LOGIC;
  signal r_mul_reg_reg_n_102 : STD_LOGIC;
  signal r_mul_reg_reg_n_103 : STD_LOGIC;
  signal r_mul_reg_reg_n_104 : STD_LOGIC;
  signal r_mul_reg_reg_n_105 : STD_LOGIC;
  signal r_mul_reg_reg_n_92 : STD_LOGIC;
  signal r_mul_reg_reg_n_93 : STD_LOGIC;
  signal r_mul_reg_reg_n_94 : STD_LOGIC;
  signal r_mul_reg_reg_n_95 : STD_LOGIC;
  signal r_mul_reg_reg_n_96 : STD_LOGIC;
  signal r_mul_reg_reg_n_97 : STD_LOGIC;
  signal r_mul_reg_reg_n_98 : STD_LOGIC;
  signal r_mul_reg_reg_n_99 : STD_LOGIC;
  signal \w_dsp_output[5]_5\ : STD_LOGIC_VECTOR ( 34 downto 14 );
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][0]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][10]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][11]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][12]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][13]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][14]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][15]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][16]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][17]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][18]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][19]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][1]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][2]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][4]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][5]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][6]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][7]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][8]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][5][9]_i_1\ : label is "soft_lutpair54";
begin
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(16),
      A(28) => Q(16),
      A(27) => Q(16),
      A(26) => Q(16),
      A(25) => Q(16),
      A(24) => Q(16),
      A(23) => Q(16),
      A(22) => Q(16),
      A(21) => Q(16),
      A(20) => Q(16),
      A(19) => Q(16),
      A(18) => Q(16),
      A(17) => Q(16),
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 2) => B"0000000000000000",
      B(1 downto 0) => B(1 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 34) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 34),
      P(33) => \w_dsp_output[5]_5\(34),
      P(32 downto 14) => \w_dsp_output[5]_5\(32 downto 14),
      P(13) => r_mul_reg_reg_n_92,
      P(12) => r_mul_reg_reg_n_93,
      P(11) => r_mul_reg_reg_n_94,
      P(10) => r_mul_reg_reg_n_95,
      P(9) => r_mul_reg_reg_n_96,
      P(8) => r_mul_reg_reg_n_97,
      P(7) => r_mul_reg_reg_n_98,
      P(6) => r_mul_reg_reg_n_99,
      P(5) => r_mul_reg_reg_n_100,
      P(4) => r_mul_reg_reg_n_101,
      P(3) => r_mul_reg_reg_n_102,
      P(2) => r_mul_reg_reg_n_103,
      P(1) => r_mul_reg_reg_n_104,
      P(0) => r_mul_reg_reg_n_105,
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTB,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTB,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTB,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
\r_quantized_coeffs[0][5][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(14),
      O => D(0)
    );
\r_quantized_coeffs[0][5][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(24),
      O => D(10)
    );
\r_quantized_coeffs[0][5][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(25),
      O => D(11)
    );
\r_quantized_coeffs[0][5][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(26),
      O => D(12)
    );
\r_quantized_coeffs[0][5][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(27),
      O => D(13)
    );
\r_quantized_coeffs[0][5][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(28),
      O => D(14)
    );
\r_quantized_coeffs[0][5][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(29),
      O => D(15)
    );
\r_quantized_coeffs[0][5][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(30),
      O => D(16)
    );
\r_quantized_coeffs[0][5][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(31),
      O => D(17)
    );
\r_quantized_coeffs[0][5][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(32),
      O => D(18)
    );
\r_quantized_coeffs[0][5][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(34),
      O => D(19)
    );
\r_quantized_coeffs[0][5][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(15),
      O => D(1)
    );
\r_quantized_coeffs[0][5][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(16),
      O => D(2)
    );
\r_quantized_coeffs[0][5][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(17),
      O => D(3)
    );
\r_quantized_coeffs[0][5][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(18),
      O => D(4)
    );
\r_quantized_coeffs[0][5][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(19),
      O => D(5)
    );
\r_quantized_coeffs[0][5][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(20),
      O => D(6)
    );
\r_quantized_coeffs[0][5][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(21),
      O => D(7)
    );
\r_quantized_coeffs[0][5][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(22),
      O => D(8)
    );
\r_quantized_coeffs[0][5][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[5]_5\(23),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_5 is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    i_clk : in STD_LOGIC;
    RSTB : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_dsp_1_setup : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_5 : entity is "dsp_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_5 is
  signal r_mul_reg_reg_n_100 : STD_LOGIC;
  signal r_mul_reg_reg_n_101 : STD_LOGIC;
  signal r_mul_reg_reg_n_102 : STD_LOGIC;
  signal r_mul_reg_reg_n_103 : STD_LOGIC;
  signal r_mul_reg_reg_n_104 : STD_LOGIC;
  signal r_mul_reg_reg_n_105 : STD_LOGIC;
  signal r_mul_reg_reg_n_92 : STD_LOGIC;
  signal r_mul_reg_reg_n_93 : STD_LOGIC;
  signal r_mul_reg_reg_n_94 : STD_LOGIC;
  signal r_mul_reg_reg_n_95 : STD_LOGIC;
  signal r_mul_reg_reg_n_96 : STD_LOGIC;
  signal r_mul_reg_reg_n_97 : STD_LOGIC;
  signal r_mul_reg_reg_n_98 : STD_LOGIC;
  signal r_mul_reg_reg_n_99 : STD_LOGIC;
  signal \w_dsp_output[6]_6\ : STD_LOGIC_VECTOR ( 34 downto 14 );
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][0]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][10]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][11]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][12]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][13]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][14]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][15]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][16]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][17]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][18]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][19]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][1]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][3]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][4]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][5]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][6]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][7]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][8]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][6][9]_i_1\ : label is "soft_lutpair64";
begin
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => Q(16),
      A(28) => Q(16),
      A(27) => Q(16),
      A(26) => Q(16),
      A(25) => Q(16),
      A(24) => Q(16),
      A(23) => Q(16),
      A(22) => Q(16),
      A(21) => Q(16),
      A(20) => Q(16),
      A(19) => Q(16),
      A(18) => Q(16),
      A(17) => Q(16),
      A(16 downto 0) => Q(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 2) => B"0000000000000000",
      B(1 downto 0) => B(1 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 34) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 34),
      P(33) => \w_dsp_output[6]_6\(34),
      P(32 downto 14) => \w_dsp_output[6]_6\(32 downto 14),
      P(13) => r_mul_reg_reg_n_92,
      P(12) => r_mul_reg_reg_n_93,
      P(11) => r_mul_reg_reg_n_94,
      P(10) => r_mul_reg_reg_n_95,
      P(9) => r_mul_reg_reg_n_96,
      P(8) => r_mul_reg_reg_n_97,
      P(7) => r_mul_reg_reg_n_98,
      P(6) => r_mul_reg_reg_n_99,
      P(5) => r_mul_reg_reg_n_100,
      P(4) => r_mul_reg_reg_n_101,
      P(3) => r_mul_reg_reg_n_102,
      P(2) => r_mul_reg_reg_n_103,
      P(1) => r_mul_reg_reg_n_104,
      P(0) => r_mul_reg_reg_n_105,
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTB,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTB,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTB,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
\r_quantized_coeffs[0][6][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(14),
      O => D(0)
    );
\r_quantized_coeffs[0][6][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(24),
      O => D(10)
    );
\r_quantized_coeffs[0][6][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(25),
      O => D(11)
    );
\r_quantized_coeffs[0][6][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(26),
      O => D(12)
    );
\r_quantized_coeffs[0][6][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(27),
      O => D(13)
    );
\r_quantized_coeffs[0][6][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(28),
      O => D(14)
    );
\r_quantized_coeffs[0][6][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(29),
      O => D(15)
    );
\r_quantized_coeffs[0][6][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(30),
      O => D(16)
    );
\r_quantized_coeffs[0][6][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(31),
      O => D(17)
    );
\r_quantized_coeffs[0][6][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(32),
      O => D(18)
    );
\r_quantized_coeffs[0][6][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(34),
      O => D(19)
    );
\r_quantized_coeffs[0][6][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(15),
      O => D(1)
    );
\r_quantized_coeffs[0][6][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(16),
      O => D(2)
    );
\r_quantized_coeffs[0][6][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(17),
      O => D(3)
    );
\r_quantized_coeffs[0][6][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(18),
      O => D(4)
    );
\r_quantized_coeffs[0][6][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(19),
      O => D(5)
    );
\r_quantized_coeffs[0][6][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(20),
      O => D(6)
    );
\r_quantized_coeffs[0][6][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(21),
      O => D(7)
    );
\r_quantized_coeffs[0][6][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(22),
      O => D(8)
    );
\r_quantized_coeffs[0][6][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[6]_6\(23),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    i_clk : in STD_LOGIC;
    RSTB : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    r_mul_reg_reg_0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    r_dsp_1_setup : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_6 : entity is "dsp_mul";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_6 is
  signal r_mul_reg_reg_n_100 : STD_LOGIC;
  signal r_mul_reg_reg_n_101 : STD_LOGIC;
  signal r_mul_reg_reg_n_102 : STD_LOGIC;
  signal r_mul_reg_reg_n_103 : STD_LOGIC;
  signal r_mul_reg_reg_n_104 : STD_LOGIC;
  signal r_mul_reg_reg_n_105 : STD_LOGIC;
  signal r_mul_reg_reg_n_92 : STD_LOGIC;
  signal r_mul_reg_reg_n_93 : STD_LOGIC;
  signal r_mul_reg_reg_n_94 : STD_LOGIC;
  signal r_mul_reg_reg_n_95 : STD_LOGIC;
  signal r_mul_reg_reg_n_96 : STD_LOGIC;
  signal r_mul_reg_reg_n_97 : STD_LOGIC;
  signal r_mul_reg_reg_n_98 : STD_LOGIC;
  signal r_mul_reg_reg_n_99 : STD_LOGIC;
  signal \w_dsp_output[7]_7\ : STD_LOGIC_VECTOR ( 34 downto 14 );
  signal NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_r_mul_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_r_mul_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_r_mul_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 34 );
  signal NLW_r_mul_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][0]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][10]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][11]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][12]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][13]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][14]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][15]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][16]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][17]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][18]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][19]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][1]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][2]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][3]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][4]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][5]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][7]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][8]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \r_quantized_coeffs[0][7][9]_i_1\ : label is "soft_lutpair74";
begin
r_mul_reg_reg: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 1,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => r_mul_reg_reg_0(16),
      A(28) => r_mul_reg_reg_0(16),
      A(27) => r_mul_reg_reg_0(16),
      A(26) => r_mul_reg_reg_0(16),
      A(25) => r_mul_reg_reg_0(16),
      A(24) => r_mul_reg_reg_0(16),
      A(23) => r_mul_reg_reg_0(16),
      A(22) => r_mul_reg_reg_0(16),
      A(21) => r_mul_reg_reg_0(16),
      A(20) => r_mul_reg_reg_0(16),
      A(19) => r_mul_reg_reg_0(16),
      A(18) => r_mul_reg_reg_0(16),
      A(17) => r_mul_reg_reg_0(16),
      A(16 downto 0) => r_mul_reg_reg_0(16 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_r_mul_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 2) => B"0000000000000000",
      B(1 downto 0) => Q(1 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_r_mul_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_r_mul_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_r_mul_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => i_clk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_r_mul_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_r_mul_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 34) => NLW_r_mul_reg_reg_P_UNCONNECTED(47 downto 34),
      P(33) => \w_dsp_output[7]_7\(34),
      P(32 downto 14) => \w_dsp_output[7]_7\(32 downto 14),
      P(13) => r_mul_reg_reg_n_92,
      P(12) => r_mul_reg_reg_n_93,
      P(11) => r_mul_reg_reg_n_94,
      P(10) => r_mul_reg_reg_n_95,
      P(9) => r_mul_reg_reg_n_96,
      P(8) => r_mul_reg_reg_n_97,
      P(7) => r_mul_reg_reg_n_98,
      P(6) => r_mul_reg_reg_n_99,
      P(5) => r_mul_reg_reg_n_100,
      P(4) => r_mul_reg_reg_n_101,
      P(3) => r_mul_reg_reg_n_102,
      P(2) => r_mul_reg_reg_n_103,
      P(1) => r_mul_reg_reg_n_104,
      P(0) => r_mul_reg_reg_n_105,
      PATTERNBDETECT => NLW_r_mul_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_r_mul_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_r_mul_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => RSTB,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => RSTB,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => RSTB,
      UNDERFLOW => NLW_r_mul_reg_reg_UNDERFLOW_UNCONNECTED
    );
\r_quantized_coeffs[0][7][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(14),
      O => D(0)
    );
\r_quantized_coeffs[0][7][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(24),
      O => D(10)
    );
\r_quantized_coeffs[0][7][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(25),
      O => D(11)
    );
\r_quantized_coeffs[0][7][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(26),
      O => D(12)
    );
\r_quantized_coeffs[0][7][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(27),
      O => D(13)
    );
\r_quantized_coeffs[0][7][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(28),
      O => D(14)
    );
\r_quantized_coeffs[0][7][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(29),
      O => D(15)
    );
\r_quantized_coeffs[0][7][16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(30),
      O => D(16)
    );
\r_quantized_coeffs[0][7][17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(31),
      O => D(17)
    );
\r_quantized_coeffs[0][7][18]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(32),
      O => D(18)
    );
\r_quantized_coeffs[0][7][19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(34),
      O => D(19)
    );
\r_quantized_coeffs[0][7][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(15),
      O => D(1)
    );
\r_quantized_coeffs[0][7][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(16),
      O => D(2)
    );
\r_quantized_coeffs[0][7][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(17),
      O => D(3)
    );
\r_quantized_coeffs[0][7][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(18),
      O => D(4)
    );
\r_quantized_coeffs[0][7][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(19),
      O => D(5)
    );
\r_quantized_coeffs[0][7][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(20),
      O => D(6)
    );
\r_quantized_coeffs[0][7][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(21),
      O => D(7)
    );
\r_quantized_coeffs[0][7][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(22),
      O => D(8)
    );
\r_quantized_coeffs[0][7][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \w_dsp_output[7]_7\(23),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_quantizer is
  port (
    \FSM_onehot_r_core_state_reg[2]_0\ : out STD_LOGIC;
    \FSM_onehot_r_core_state_reg[0]_rep_0\ : out STD_LOGIC;
    r_o_axis_TLAST_reg_0 : out STD_LOGIC;
    o_axis_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    i_clk : in STD_LOGIC;
    i_axis_TVALID : in STD_LOGIC;
    i_axis_TREADY : in STD_LOGIC;
    i_axis_TDATA : in STD_LOGIC_VECTOR ( 16 downto 0 );
    i_aresetn : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_quantizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_quantizer is
  signal \FSM_onehot_r_core_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[0]_rep_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[0]_rep_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[0]_rep_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_r_core_state_reg[0]_rep_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_r_core_state_reg[2]_0\ : STD_LOGIC;
  signal \FSM_onehot_r_core_state_reg_n_0_[0]\ : STD_LOGIC;
  signal RSTB : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data1 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data7 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal dsp_mul_0_n_0 : STD_LOGIC;
  signal dsp_mul_0_n_1 : STD_LOGIC;
  signal dsp_mul_0_n_10 : STD_LOGIC;
  signal dsp_mul_0_n_11 : STD_LOGIC;
  signal dsp_mul_0_n_12 : STD_LOGIC;
  signal dsp_mul_0_n_13 : STD_LOGIC;
  signal dsp_mul_0_n_14 : STD_LOGIC;
  signal dsp_mul_0_n_15 : STD_LOGIC;
  signal dsp_mul_0_n_16 : STD_LOGIC;
  signal dsp_mul_0_n_17 : STD_LOGIC;
  signal dsp_mul_0_n_18 : STD_LOGIC;
  signal dsp_mul_0_n_19 : STD_LOGIC;
  signal dsp_mul_0_n_2 : STD_LOGIC;
  signal dsp_mul_0_n_3 : STD_LOGIC;
  signal dsp_mul_0_n_4 : STD_LOGIC;
  signal dsp_mul_0_n_5 : STD_LOGIC;
  signal dsp_mul_0_n_6 : STD_LOGIC;
  signal dsp_mul_0_n_7 : STD_LOGIC;
  signal dsp_mul_0_n_8 : STD_LOGIC;
  signal dsp_mul_0_n_9 : STD_LOGIC;
  signal dsp_mul_1_n_0 : STD_LOGIC;
  signal dsp_mul_1_n_1 : STD_LOGIC;
  signal dsp_mul_1_n_10 : STD_LOGIC;
  signal dsp_mul_1_n_11 : STD_LOGIC;
  signal dsp_mul_1_n_12 : STD_LOGIC;
  signal dsp_mul_1_n_13 : STD_LOGIC;
  signal dsp_mul_1_n_14 : STD_LOGIC;
  signal dsp_mul_1_n_15 : STD_LOGIC;
  signal dsp_mul_1_n_16 : STD_LOGIC;
  signal dsp_mul_1_n_17 : STD_LOGIC;
  signal dsp_mul_1_n_18 : STD_LOGIC;
  signal dsp_mul_1_n_19 : STD_LOGIC;
  signal dsp_mul_1_n_2 : STD_LOGIC;
  signal dsp_mul_1_n_3 : STD_LOGIC;
  signal dsp_mul_1_n_4 : STD_LOGIC;
  signal dsp_mul_1_n_5 : STD_LOGIC;
  signal dsp_mul_1_n_6 : STD_LOGIC;
  signal dsp_mul_1_n_7 : STD_LOGIC;
  signal dsp_mul_1_n_8 : STD_LOGIC;
  signal dsp_mul_1_n_9 : STD_LOGIC;
  signal dsp_mul_2_n_0 : STD_LOGIC;
  signal dsp_mul_2_n_1 : STD_LOGIC;
  signal dsp_mul_2_n_10 : STD_LOGIC;
  signal dsp_mul_2_n_11 : STD_LOGIC;
  signal dsp_mul_2_n_12 : STD_LOGIC;
  signal dsp_mul_2_n_13 : STD_LOGIC;
  signal dsp_mul_2_n_14 : STD_LOGIC;
  signal dsp_mul_2_n_15 : STD_LOGIC;
  signal dsp_mul_2_n_16 : STD_LOGIC;
  signal dsp_mul_2_n_17 : STD_LOGIC;
  signal dsp_mul_2_n_18 : STD_LOGIC;
  signal dsp_mul_2_n_19 : STD_LOGIC;
  signal dsp_mul_2_n_2 : STD_LOGIC;
  signal dsp_mul_2_n_3 : STD_LOGIC;
  signal dsp_mul_2_n_4 : STD_LOGIC;
  signal dsp_mul_2_n_5 : STD_LOGIC;
  signal dsp_mul_2_n_6 : STD_LOGIC;
  signal dsp_mul_2_n_7 : STD_LOGIC;
  signal dsp_mul_2_n_8 : STD_LOGIC;
  signal dsp_mul_2_n_9 : STD_LOGIC;
  signal dsp_mul_3_n_0 : STD_LOGIC;
  signal dsp_mul_3_n_1 : STD_LOGIC;
  signal dsp_mul_3_n_10 : STD_LOGIC;
  signal dsp_mul_3_n_11 : STD_LOGIC;
  signal dsp_mul_3_n_12 : STD_LOGIC;
  signal dsp_mul_3_n_13 : STD_LOGIC;
  signal dsp_mul_3_n_14 : STD_LOGIC;
  signal dsp_mul_3_n_15 : STD_LOGIC;
  signal dsp_mul_3_n_16 : STD_LOGIC;
  signal dsp_mul_3_n_17 : STD_LOGIC;
  signal dsp_mul_3_n_18 : STD_LOGIC;
  signal dsp_mul_3_n_19 : STD_LOGIC;
  signal dsp_mul_3_n_2 : STD_LOGIC;
  signal dsp_mul_3_n_3 : STD_LOGIC;
  signal dsp_mul_3_n_4 : STD_LOGIC;
  signal dsp_mul_3_n_5 : STD_LOGIC;
  signal dsp_mul_3_n_6 : STD_LOGIC;
  signal dsp_mul_3_n_7 : STD_LOGIC;
  signal dsp_mul_3_n_8 : STD_LOGIC;
  signal dsp_mul_3_n_9 : STD_LOGIC;
  signal dsp_mul_4_n_0 : STD_LOGIC;
  signal dsp_mul_4_n_1 : STD_LOGIC;
  signal dsp_mul_4_n_10 : STD_LOGIC;
  signal dsp_mul_4_n_11 : STD_LOGIC;
  signal dsp_mul_4_n_12 : STD_LOGIC;
  signal dsp_mul_4_n_13 : STD_LOGIC;
  signal dsp_mul_4_n_14 : STD_LOGIC;
  signal dsp_mul_4_n_15 : STD_LOGIC;
  signal dsp_mul_4_n_16 : STD_LOGIC;
  signal dsp_mul_4_n_17 : STD_LOGIC;
  signal dsp_mul_4_n_18 : STD_LOGIC;
  signal dsp_mul_4_n_19 : STD_LOGIC;
  signal dsp_mul_4_n_2 : STD_LOGIC;
  signal dsp_mul_4_n_3 : STD_LOGIC;
  signal dsp_mul_4_n_4 : STD_LOGIC;
  signal dsp_mul_4_n_5 : STD_LOGIC;
  signal dsp_mul_4_n_6 : STD_LOGIC;
  signal dsp_mul_4_n_7 : STD_LOGIC;
  signal dsp_mul_4_n_8 : STD_LOGIC;
  signal dsp_mul_4_n_9 : STD_LOGIC;
  signal dsp_mul_5_n_0 : STD_LOGIC;
  signal dsp_mul_5_n_1 : STD_LOGIC;
  signal dsp_mul_5_n_10 : STD_LOGIC;
  signal dsp_mul_5_n_11 : STD_LOGIC;
  signal dsp_mul_5_n_12 : STD_LOGIC;
  signal dsp_mul_5_n_13 : STD_LOGIC;
  signal dsp_mul_5_n_14 : STD_LOGIC;
  signal dsp_mul_5_n_15 : STD_LOGIC;
  signal dsp_mul_5_n_16 : STD_LOGIC;
  signal dsp_mul_5_n_17 : STD_LOGIC;
  signal dsp_mul_5_n_18 : STD_LOGIC;
  signal dsp_mul_5_n_19 : STD_LOGIC;
  signal dsp_mul_5_n_2 : STD_LOGIC;
  signal dsp_mul_5_n_3 : STD_LOGIC;
  signal dsp_mul_5_n_4 : STD_LOGIC;
  signal dsp_mul_5_n_5 : STD_LOGIC;
  signal dsp_mul_5_n_6 : STD_LOGIC;
  signal dsp_mul_5_n_7 : STD_LOGIC;
  signal dsp_mul_5_n_8 : STD_LOGIC;
  signal dsp_mul_5_n_9 : STD_LOGIC;
  signal dsp_mul_6_n_0 : STD_LOGIC;
  signal dsp_mul_6_n_1 : STD_LOGIC;
  signal dsp_mul_6_n_10 : STD_LOGIC;
  signal dsp_mul_6_n_11 : STD_LOGIC;
  signal dsp_mul_6_n_12 : STD_LOGIC;
  signal dsp_mul_6_n_13 : STD_LOGIC;
  signal dsp_mul_6_n_14 : STD_LOGIC;
  signal dsp_mul_6_n_15 : STD_LOGIC;
  signal dsp_mul_6_n_16 : STD_LOGIC;
  signal dsp_mul_6_n_17 : STD_LOGIC;
  signal dsp_mul_6_n_18 : STD_LOGIC;
  signal dsp_mul_6_n_19 : STD_LOGIC;
  signal dsp_mul_6_n_2 : STD_LOGIC;
  signal dsp_mul_6_n_3 : STD_LOGIC;
  signal dsp_mul_6_n_4 : STD_LOGIC;
  signal dsp_mul_6_n_5 : STD_LOGIC;
  signal dsp_mul_6_n_6 : STD_LOGIC;
  signal dsp_mul_6_n_7 : STD_LOGIC;
  signal dsp_mul_6_n_8 : STD_LOGIC;
  signal dsp_mul_6_n_9 : STD_LOGIC;
  signal dsp_mul_7_n_0 : STD_LOGIC;
  signal dsp_mul_7_n_1 : STD_LOGIC;
  signal dsp_mul_7_n_10 : STD_LOGIC;
  signal dsp_mul_7_n_11 : STD_LOGIC;
  signal dsp_mul_7_n_12 : STD_LOGIC;
  signal dsp_mul_7_n_13 : STD_LOGIC;
  signal dsp_mul_7_n_14 : STD_LOGIC;
  signal dsp_mul_7_n_15 : STD_LOGIC;
  signal dsp_mul_7_n_16 : STD_LOGIC;
  signal dsp_mul_7_n_17 : STD_LOGIC;
  signal dsp_mul_7_n_18 : STD_LOGIC;
  signal dsp_mul_7_n_19 : STD_LOGIC;
  signal dsp_mul_7_n_2 : STD_LOGIC;
  signal dsp_mul_7_n_3 : STD_LOGIC;
  signal dsp_mul_7_n_4 : STD_LOGIC;
  signal dsp_mul_7_n_5 : STD_LOGIC;
  signal dsp_mul_7_n_6 : STD_LOGIC;
  signal dsp_mul_7_n_7 : STD_LOGIC;
  signal dsp_mul_7_n_8 : STD_LOGIC;
  signal dsp_mul_7_n_9 : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_core_state1 : STD_LOGIC;
  signal r_core_state15_out : STD_LOGIC;
  signal \r_curr_input_col[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_curr_input_col[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_curr_input_col[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_curr_input_col_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_curr_input_col_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_curr_input_col_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_curr_input_row[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_curr_input_row[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_curr_input_row[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_curr_input_row_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_curr_input_row_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_curr_input_row_reg_n_0_[2]\ : STD_LOGIC;
  signal r_dsp_1_setup : STD_LOGIC;
  signal \r_dsp_1_setup[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_1_setup[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_1_setup[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \r_dsp_1_setup[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_1_setup[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_1_setup[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \r_dsp_1_setup[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_1_setup[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_1_setup_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \r_dsp_1_setup_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \r_dsp_1_setup_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \r_dsp_1_setup_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \r_dsp_1_setup_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \r_dsp_1_setup_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_dsp_1_setup_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_dsp_1_setup_reg_n_0_[2]\ : STD_LOGIC;
  signal r_dsp_2_load : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal r_dsp_3_process : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_dsp_3_process[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_3_process[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_3_process[2]_i_1_n_0\ : STD_LOGIC;
  signal r_dsp_4_finished : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_dsp_4_finished[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_4_finished[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_4_finished[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][0]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][0]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][10]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][10]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][11]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][11]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][12]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][12]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][13]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][13]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][14]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][14]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][15]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][15]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][16]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][16]_i_4_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][1]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][1]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][2]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][2]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][3]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][3]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][4]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][4]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][5]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][5]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][6]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][6]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][7]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][7]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][8]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][8]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][9]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[0][9]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][0]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][0]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][10]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][10]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][11]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][11]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][12]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][12]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][13]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][13]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][14]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][14]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][15]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][15]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][16]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][1]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][1]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][2]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][2]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][3]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][3]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][4]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][4]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][5]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][5]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][6]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][6]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][7]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][7]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][8]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][8]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][9]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[1][9]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][0]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][0]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][10]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][10]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][11]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][11]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][12]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][12]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][13]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][13]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][14]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][14]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][15]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][15]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][16]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][1]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][1]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][2]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][2]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][3]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][3]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][4]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][4]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][5]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][5]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][6]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][6]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][7]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][7]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][8]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][8]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][9]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[2][9]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][0]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][0]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][10]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][10]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][11]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][11]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][12]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][12]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][13]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][13]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][14]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][14]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][15]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][15]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][16]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][1]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][1]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][2]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][2]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][3]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][3]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][4]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][4]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][5]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][5]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][6]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][6]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][7]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][7]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][8]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][8]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][9]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[3][9]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][0]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][0]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][10]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][10]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][11]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][11]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][12]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][12]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][13]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][13]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][14]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][14]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][15]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][15]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][16]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][1]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][1]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][2]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][2]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][3]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][3]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][4]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][4]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][5]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][5]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][6]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][6]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][7]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][7]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][8]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][8]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][9]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[4][9]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][0]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][0]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][10]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][10]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][11]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][11]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][12]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][12]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][13]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][13]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][14]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][14]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][15]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][15]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][16]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][1]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][1]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][2]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][2]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][3]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][3]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][4]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][4]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][5]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][5]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][6]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][6]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][7]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][7]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][8]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][8]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][9]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[5][9]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][0]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][0]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][10]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][10]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][11]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][11]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][12]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][12]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][13]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][13]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][14]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][14]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][15]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][15]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][16]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][1]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][1]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][2]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][2]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][3]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][3]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][4]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][4]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][5]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][5]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][6]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][6]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][7]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][7]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][8]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][8]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][9]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[6][9]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][0]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][0]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][10]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][10]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][11]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][11]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][12]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][12]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][13]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][13]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][14]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][14]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][15]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][15]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][16]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][1]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][1]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][2]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][2]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][3]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][3]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][4]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][4]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][5]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][5]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][6]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][6]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][7]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][7]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][8]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][8]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][9]_i_2_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff[7][9]_i_3_n_0\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[0][10]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[0][11]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[0][12]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[0][13]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[0][14]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[0][15]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[0][16]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[0][4]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[0][5]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[0][6]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[0][7]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[0][8]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[0][9]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[1][10]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[1][11]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[1][12]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[1][13]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[1][14]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[1][15]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[1][16]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[1][3]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[1][4]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[1][5]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[1][6]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[1][7]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[1][8]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[1][9]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[2][10]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[2][11]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[2][12]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[2][13]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[2][14]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[2][15]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[2][16]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[2][4]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[2][5]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[2][6]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[2][7]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[2][8]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[2][9]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[3][10]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[3][11]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[3][12]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[3][13]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[3][14]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[3][15]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[3][16]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[3][4]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[3][5]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[3][6]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[3][7]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[3][8]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[3][9]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[4][10]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[4][11]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[4][12]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[4][13]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[4][14]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[4][15]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[4][16]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[4][3]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[4][4]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[4][5]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[4][6]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[4][7]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[4][8]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[4][9]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[5][10]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[5][11]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[5][12]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[5][13]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[5][14]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[5][15]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[5][16]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[5][1]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[5][2]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[5][3]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[5][4]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[5][5]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[5][6]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[5][7]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[5][8]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[5][9]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[6][0]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[6][10]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[6][11]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[6][12]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[6][13]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[6][14]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[6][15]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[6][16]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[6][1]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[6][2]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[6][3]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[6][4]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[6][5]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[6][6]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[6][7]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[6][8]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[6][9]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[7][10]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[7][11]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[7][12]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[7][13]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[7][14]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[7][15]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[7][16]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[7][2]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[7][3]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[7][4]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[7][5]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[7][6]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[7][7]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[7][8]\ : STD_LOGIC;
  signal \r_dsp_input_coeff_reg_n_0_[7][9]\ : STD_LOGIC;
  signal \r_dsp_input_quant[0][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[0][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[0][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[0][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[1][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[1][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[1][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[2][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[2][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[2][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[2][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[3][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[3][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[3][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[3][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[4][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[4][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[4][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[5][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[6][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[7][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant[7][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[0][0]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[0][1]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[0][2]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[0][3]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[1][0]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[1][1]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[1][2]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[2][0]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[2][1]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[2][2]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[2][3]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[3][0]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[3][1]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[3][2]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[3][3]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[4][0]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[4][1]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[4][2]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[5][0]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[6][0]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[7][0]\ : STD_LOGIC;
  signal \r_dsp_input_quant_reg_n_0_[7][1]\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][0]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][10]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][11]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][12]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][13]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][14]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][15]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][16]_i_4_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][1]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][2]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][3]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][4]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][5]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][6]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][7]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][8]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][0][9]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][3][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][5][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[0][7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[1][7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][0][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[2][7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][0][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[3][7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][0][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[4][7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][0][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[5][7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][0][16]_i_2_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[6][7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][0][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][1][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][2][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][3][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][4][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][5][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][6][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs[7][7][16]_i_1_n_0\ : STD_LOGIC;
  signal \r_input_coeffs_reg[0][0]_64\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[0][1]_71\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[0][2]_78\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[0][3]_85\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[0][4]_92\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[0][5]_99\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[0][6]_106\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[0][7]_113\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[1][0]_65\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[1][1]_72\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[1][2]_79\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[1][3]_86\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[1][4]_93\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[1][5]_100\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[1][6]_107\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[1][7]_114\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[2][0]_66\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[2][1]_73\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[2][2]_80\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[2][3]_87\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[2][4]_94\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[2][5]_101\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[2][6]_108\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[2][7]_115\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[3][0]_67\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[3][1]_74\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[3][2]_81\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[3][3]_88\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[3][4]_95\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[3][5]_102\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[3][6]_109\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[3][7]_116\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[4][0]_68\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[4][1]_75\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[4][2]_82\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[4][3]_89\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[4][4]_96\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[4][5]_103\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[4][6]_110\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[4][7]_117\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[5][0]_69\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[5][1]_76\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[5][2]_83\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[5][3]_90\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[5][4]_97\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[5][5]_104\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[5][6]_111\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[5][7]_118\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[6][0]_70\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[6][1]_77\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[6][2]_84\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[6][3]_91\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[6][4]_98\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[6][5]_105\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[6][6]_112\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[6][7]_119\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \r_input_coeffs_reg[7][0]__0\ : STD_LOGIC;
  signal \r_input_coeffs_reg[7][1]__0\ : STD_LOGIC;
  signal \r_input_coeffs_reg[7][2]__0\ : STD_LOGIC;
  signal \r_input_coeffs_reg[7][4]__0\ : STD_LOGIC;
  signal \r_input_coeffs_reg[7][6]__0\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][0][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][1][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][2][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][3][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][4][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][5][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][6][9]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][0]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][10]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][11]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][12]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][13]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][14]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][15]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][16]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][1]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][2]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][3]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][4]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][5]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][6]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][7]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][8]\ : STD_LOGIC;
  signal \r_input_coeffs_reg_n_0_[7][7][9]\ : STD_LOGIC;
  signal r_next_output_col : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \r_next_output_col_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_next_output_col_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_next_output_col_reg_n_0_[2]\ : STD_LOGIC;
  signal r_next_output_row : STD_LOGIC;
  signal \r_next_output_row[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_next_output_row[0]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \r_next_output_row[0]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \r_next_output_row[0]_rep_i_1_n_0\ : STD_LOGIC;
  signal \r_next_output_row[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_next_output_row[1]_rep_i_1__0_n_0\ : STD_LOGIC;
  signal \r_next_output_row[1]_rep_i_1__1_n_0\ : STD_LOGIC;
  signal \r_next_output_row[1]_rep_i_1__2_n_0\ : STD_LOGIC;
  signal \r_next_output_row[1]_rep_i_1_n_0\ : STD_LOGIC;
  signal \r_next_output_row[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_next_output_row_reg[0]_rep__0_n_0\ : STD_LOGIC;
  signal \r_next_output_row_reg[0]_rep__1_n_0\ : STD_LOGIC;
  signal \r_next_output_row_reg[0]_rep_n_0\ : STD_LOGIC;
  signal \r_next_output_row_reg[1]_rep__0_n_0\ : STD_LOGIC;
  signal \r_next_output_row_reg[1]_rep__1_n_0\ : STD_LOGIC;
  signal \r_next_output_row_reg[1]_rep__2_n_0\ : STD_LOGIC;
  signal \r_next_output_row_reg[1]_rep_n_0\ : STD_LOGIC;
  signal \r_next_output_row_reg_n_0_[0]\ : STD_LOGIC;
  signal \r_next_output_row_reg_n_0_[1]\ : STD_LOGIC;
  signal \r_next_output_row_reg_n_0_[2]\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_29_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_30_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_31_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_32_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_33_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_34_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_35_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[0]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_29_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_30_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_31_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[10]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_29_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_30_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_31_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[11]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_29_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_30_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_31_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[12]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_29_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_30_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_31_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[13]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_29_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_30_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_31_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[14]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_100_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_101_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_102_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_103_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_104_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_105_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_106_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_107_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_108_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_109_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_110_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_111_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_112_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_113_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_114_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_115_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_116_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_117_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_118_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_119_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_120_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_121_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_122_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_123_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_124_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_125_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_126_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_127_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_128_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_129_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_130_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_131_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_132_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_133_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_134_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_135_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_136_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_137_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_138_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_139_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_140_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_141_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_142_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_143_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_144_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_145_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_146_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_147_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_148_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_149_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_150_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_151_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_152_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_153_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_154_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_155_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_156_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_157_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_158_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_159_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_32_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_33_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_34_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_35_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_36_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_37_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_38_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_39_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_40_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_41_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_42_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_43_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_44_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_45_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_46_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_47_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_48_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_49_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_70_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_71_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_96_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_97_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_98_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[15]_i_99_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_29_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_30_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_31_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[1]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_29_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_30_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_31_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[2]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_29_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_30_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_31_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[3]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_29_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_30_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_31_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[4]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_29_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_30_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_31_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[5]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_29_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_30_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_31_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[6]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_29_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_30_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_31_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[7]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_29_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_30_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_31_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[8]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_1_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_25_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_26_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_27_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_29_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_2_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_30_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_31_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA[9]_i_3_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_16_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[10]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[10]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[10]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[10]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[10]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[10]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[10]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[11]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[11]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[12]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[12]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[12]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[12]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[12]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[12]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[12]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[13]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[13]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[13]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[13]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[13]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[13]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[13]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[14]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[14]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[14]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[14]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[14]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[14]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[14]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_17_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_18_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_19_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_20_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_21_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_22_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_23_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_24_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_28_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_29_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_30_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_31_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_50_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_51_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_52_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_53_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_54_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_55_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_56_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_57_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_58_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_59_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_60_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_61_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_62_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_63_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_64_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_65_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_66_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_67_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_68_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_69_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_72_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_73_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_74_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_75_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_76_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_77_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_78_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_79_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_80_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_81_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_82_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_83_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_84_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_85_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_86_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_87_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_88_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_89_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_90_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_91_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_92_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_93_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_94_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_95_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[1]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[1]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[1]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[1]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[1]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[1]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[1]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[1]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[2]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[2]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[2]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[2]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[2]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[2]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[2]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[2]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[4]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[4]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[4]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[4]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[4]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[4]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[4]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[5]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[6]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[8]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[9]_i_10_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[9]_i_11_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[9]_i_12_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[9]_i_13_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[9]_i_14_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[9]_i_15_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal \r_o_axis_TDATA_reg[9]_i_9_n_0\ : STD_LOGIC;
  signal \r_o_axis_TLAST0__2\ : STD_LOGIC;
  signal r_o_axis_TLAST1 : STD_LOGIC;
  signal r_o_axis_TLAST_i_1_n_0 : STD_LOGIC;
  signal \^r_o_axis_tlast_reg_0\ : STD_LOGIC;
  signal \r_quantized_coeffs[0][0][19]_i_1_n_0\ : STD_LOGIC;
  signal \r_quantized_coeffs[1][0][19]_i_1_n_0\ : STD_LOGIC;
  signal \r_quantized_coeffs[2][0][19]_i_1_n_0\ : STD_LOGIC;
  signal \r_quantized_coeffs[3][0][19]_i_1_n_0\ : STD_LOGIC;
  signal \r_quantized_coeffs[4][0][19]_i_1_n_0\ : STD_LOGIC;
  signal \r_quantized_coeffs[5][0][19]_i_1_n_0\ : STD_LOGIC;
  signal \r_quantized_coeffs[6][0][19]_i_1_n_0\ : STD_LOGIC;
  signal \r_quantized_coeffs[7][0][19]_i_1_n_0\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg[0][1]_8\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[0][2]_16\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[0][3]_24\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[0][4]_32\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[0][5]_40\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[0][6]_48\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[0][7]_56\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[1][1]_9\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[1][2]_17\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[1][3]_25\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[1][4]_33\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[1][5]_41\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[1][6]_49\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[1][7]_57\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[2][1]_10\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[2][2]_18\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[2][3]_26\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[2][4]_34\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[2][5]_42\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[2][6]_50\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[2][7]_58\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[3][1]_11\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[3][2]_19\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[3][3]_27\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[3][4]_35\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[3][5]_43\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[3][6]_51\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[3][7]_59\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[4][1]_12\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[4][2]_20\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[4][3]_28\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[4][4]_36\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[4][5]_44\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[4][6]_52\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[4][7]_60\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[5][1]_13\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[5][2]_21\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[5][3]_29\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[5][4]_37\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[5][5]_45\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[5][6]_53\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[5][7]_61\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[6][1]_14\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[6][2]_22\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[6][3]_30\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[6][4]_38\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[6][5]_46\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[6][6]_54\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[6][7]_62\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[7][1]_15\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[7][2]_23\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[7][3]_31\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[7][4]_39\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[7][5]_47\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[7][6]_55\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg[7][7]_63\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \r_quantized_coeffs_reg_n_0_[0][0][16]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[0][0][17]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[0][0][18]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[0][0][19]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[1][0][16]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[1][0][17]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[1][0][18]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[1][0][19]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[2][0][16]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[2][0][17]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[2][0][18]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[2][0][19]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[3][0][16]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[3][0][17]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[3][0][18]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[3][0][19]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[4][0][16]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[4][0][17]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[4][0][18]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[4][0][19]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[5][0][16]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[5][0][17]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[5][0][18]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[5][0][19]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[6][0][16]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[6][0][17]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[6][0][18]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[6][0][19]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[7][0][16]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[7][0][17]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[7][0][18]\ : STD_LOGIC;
  signal \r_quantized_coeffs_reg_n_0_[7][0][19]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_r_core_state[2]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \FSM_onehot_r_core_state[2]_i_3\ : label is "soft_lutpair80";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_r_core_state_reg[0]\ : label is "STATE_COMPUTATION:010,STATE_OUTPUT_TRANSMISSION:100,STATE_INPUT_COLLECTION:001";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \FSM_onehot_r_core_state_reg[0]\ : label is "FSM_onehot_r_core_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_r_core_state_reg[0]_rep\ : label is "STATE_COMPUTATION:010,STATE_OUTPUT_TRANSMISSION:100,STATE_INPUT_COLLECTION:001";
  attribute ORIG_CELL_NAME of \FSM_onehot_r_core_state_reg[0]_rep\ : label is "FSM_onehot_r_core_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_r_core_state_reg[0]_rep__0\ : label is "STATE_COMPUTATION:010,STATE_OUTPUT_TRANSMISSION:100,STATE_INPUT_COLLECTION:001";
  attribute ORIG_CELL_NAME of \FSM_onehot_r_core_state_reg[0]_rep__0\ : label is "FSM_onehot_r_core_state_reg[0]";
  attribute FSM_ENCODED_STATES of \FSM_onehot_r_core_state_reg[1]\ : label is "STATE_COMPUTATION:010,STATE_OUTPUT_TRANSMISSION:100,STATE_INPUT_COLLECTION:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_r_core_state_reg[2]\ : label is "STATE_COMPUTATION:010,STATE_OUTPUT_TRANSMISSION:100,STATE_INPUT_COLLECTION:001";
  attribute SOFT_HLUTNM of \r_curr_input_col[0]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \r_curr_input_col[1]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \r_curr_input_row[0]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \r_curr_input_row[1]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \r_curr_input_row[2]_i_2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \r_dsp_1_setup[0]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \r_dsp_1_setup[1]_i_1\ : label is "soft_lutpair85";
  attribute ORIG_CELL_NAME of \r_dsp_1_setup_reg[0]\ : label is "r_dsp_1_setup_reg[0]";
  attribute ORIG_CELL_NAME of \r_dsp_1_setup_reg[0]_rep\ : label is "r_dsp_1_setup_reg[0]";
  attribute ORIG_CELL_NAME of \r_dsp_1_setup_reg[0]_rep__0\ : label is "r_dsp_1_setup_reg[0]";
  attribute ORIG_CELL_NAME of \r_dsp_1_setup_reg[0]_rep__1\ : label is "r_dsp_1_setup_reg[0]";
  attribute ORIG_CELL_NAME of \r_dsp_1_setup_reg[1]\ : label is "r_dsp_1_setup_reg[1]";
  attribute ORIG_CELL_NAME of \r_dsp_1_setup_reg[1]_rep\ : label is "r_dsp_1_setup_reg[1]";
  attribute ORIG_CELL_NAME of \r_dsp_1_setup_reg[1]_rep__0\ : label is "r_dsp_1_setup_reg[1]";
  attribute SOFT_HLUTNM of \r_dsp_2_load[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \r_dsp_2_load[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \r_dsp_2_load[2]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \r_dsp_3_process[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \r_dsp_3_process[1]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \r_dsp_3_process[2]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \r_dsp_4_finished[0]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \r_dsp_4_finished[1]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \r_dsp_4_finished[2]_i_1\ : label is "soft_lutpair97";
  attribute RAM_STYLE : string;
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_coeff_reg[7][9]\ : label is "registers";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[0][0]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[0][1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[0][2]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[0][3]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[1][0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[1][1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[1][2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[2][0]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[2][1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[2][2]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[2][3]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[3][0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[3][1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[3][2]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[3][3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[4][0]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[4][1]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[4][2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[5][0]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[6][0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[7][0]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \r_dsp_input_quant[7][1]_i_1\ : label is "soft_lutpair83";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_dsp_input_quant_reg[7][1]\ : label is "registers";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][0][16]_i_3\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][0][16]_i_4\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][1][16]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][2][16]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][3][16]_i_2\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][4][16]_i_2\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][5][16]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \r_input_coeffs[0][6][16]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \r_input_coeffs[2][0][16]_i_2\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \r_input_coeffs[3][0][16]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \r_input_coeffs[4][0][16]_i_2\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \r_input_coeffs[5][0][16]_i_2\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \r_input_coeffs[6][0][16]_i_2\ : label is "soft_lutpair113";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[0][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[1][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[2][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[3][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[4][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[5][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[6][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_input_coeffs_reg[7][7][9]\ : label is "registers";
  attribute SOFT_HLUTNM of \r_next_output_row[2]_i_2\ : label is "soft_lutpair80";
  attribute ORIG_CELL_NAME of \r_next_output_row_reg[0]\ : label is "r_next_output_row_reg[0]";
  attribute ORIG_CELL_NAME of \r_next_output_row_reg[0]_rep\ : label is "r_next_output_row_reg[0]";
  attribute ORIG_CELL_NAME of \r_next_output_row_reg[0]_rep__0\ : label is "r_next_output_row_reg[0]";
  attribute ORIG_CELL_NAME of \r_next_output_row_reg[0]_rep__1\ : label is "r_next_output_row_reg[0]";
  attribute ORIG_CELL_NAME of \r_next_output_row_reg[1]\ : label is "r_next_output_row_reg[1]";
  attribute ORIG_CELL_NAME of \r_next_output_row_reg[1]_rep\ : label is "r_next_output_row_reg[1]";
  attribute ORIG_CELL_NAME of \r_next_output_row_reg[1]_rep__0\ : label is "r_next_output_row_reg[1]";
  attribute ORIG_CELL_NAME of \r_next_output_row_reg[1]_rep__1\ : label is "r_next_output_row_reg[1]";
  attribute ORIG_CELL_NAME of \r_next_output_row_reg[1]_rep__2\ : label is "r_next_output_row_reg[1]";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[0]_i_17\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[0]_i_35\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[10]_i_3\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[11]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[12]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[13]_i_3\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[15]_i_5\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[15]_i_70\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[15]_i_71\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[1]_i_3\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[2]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[3]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[4]_i_3\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[5]_i_3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[6]_i_3\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[7]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[8]_i_3\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \r_o_axis_TDATA[9]_i_3\ : label is "soft_lutpair111";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[0][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[1][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[2][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[3][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[4][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[5][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[6][7][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][0][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][1][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][2][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][3][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][4][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][5][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][6][9]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][0]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][10]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][11]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][12]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][13]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][14]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][15]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][16]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][17]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][18]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][19]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][1]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][2]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][3]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][4]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][5]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][6]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][7]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][8]\ : label is "registers";
  attribute RAM_STYLE of \r_quantized_coeffs_reg[7][7][9]\ : label is "registers";
begin
  \FSM_onehot_r_core_state_reg[0]_rep_0\ <= \^fsm_onehot_r_core_state_reg[0]_rep_0\;
  \FSM_onehot_r_core_state_reg[2]_0\ <= \^fsm_onehot_r_core_state_reg[2]_0\;
  r_o_axis_TLAST_reg_0 <= \^r_o_axis_tlast_reg_0\;
\FSM_onehot_r_core_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCDDCCDDC0DFC0"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[0]_rep_i_3_n_0\,
      I1 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      I2 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I4 => i_axis_TVALID,
      I5 => r_dsp_1_setup,
      O => \FSM_onehot_r_core_state[0]_i_1_n_0\
    );
\FSM_onehot_r_core_state[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCDDCCDDC0DFC0"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[0]_rep_i_3_n_0\,
      I1 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      I2 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I4 => i_axis_TVALID,
      I5 => r_dsp_1_setup,
      O => \FSM_onehot_r_core_state[0]_rep_i_1_n_0\
    );
\FSM_onehot_r_core_state[0]_rep_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_aresetn,
      O => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\FSM_onehot_r_core_state[0]_rep_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDCCDDCCDDC0DFC0"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[0]_rep_i_3_n_0\,
      I1 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      I2 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I3 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I4 => i_axis_TVALID,
      I5 => r_dsp_1_setup,
      O => \FSM_onehot_r_core_state[0]_rep_i_2_n_0\
    );
\FSM_onehot_r_core_state[0]_rep_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[2]\,
      I1 => \r_curr_input_row_reg_n_0_[0]\,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_curr_input_col_reg_n_0_[2]\,
      I4 => \r_curr_input_col_reg_n_0_[0]\,
      I5 => \r_curr_input_col_reg_n_0_[1]\,
      O => \FSM_onehot_r_core_state[0]_rep_i_3_n_0\
    );
\FSM_onehot_r_core_state[0]_rep_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I1 => \^r_o_axis_tlast_reg_0\,
      I2 => i_axis_TREADY,
      O => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\
    );
\FSM_onehot_r_core_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BB33BB33AA00A000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[0]_rep_i_3_n_0\,
      I1 => \FSM_onehot_r_core_state[2]_i_2_n_0\,
      I2 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I3 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I4 => i_axis_TVALID,
      I5 => r_dsp_1_setup,
      O => \FSM_onehot_r_core_state[1]_i_1_n_0\
    );
\FSM_onehot_r_core_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA30"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[2]_i_2_n_0\,
      I1 => r_core_state15_out,
      I2 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I3 => r_dsp_1_setup,
      O => \FSM_onehot_r_core_state[2]_i_1_n_0\
    );
\FSM_onehot_r_core_state[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_4_finished(1),
      I1 => r_dsp_4_finished(0),
      I2 => r_dsp_4_finished(2),
      O => \FSM_onehot_r_core_state[2]_i_2_n_0\
    );
\FSM_onehot_r_core_state[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => i_axis_TREADY,
      I1 => \^r_o_axis_tlast_reg_0\,
      O => r_core_state15_out
    );
\FSM_onehot_r_core_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_r_core_state[0]_i_1_n_0\,
      Q => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      S => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\FSM_onehot_r_core_state_reg[0]_rep\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_r_core_state[0]_rep_i_2_n_0\,
      Q => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      S => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\FSM_onehot_r_core_state_reg[0]_rep__0\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_r_core_state[0]_rep_i_1_n_0\,
      Q => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      S => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\FSM_onehot_r_core_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_r_core_state[1]_i_1_n_0\,
      Q => r_dsp_1_setup,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\FSM_onehot_r_core_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_r_core_state[2]_i_1_n_0\,
      Q => \^fsm_onehot_r_core_state_reg[2]_0\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
dsp_mul_0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul
     port map (
      D(19) => dsp_mul_0_n_0,
      D(18) => dsp_mul_0_n_1,
      D(17) => dsp_mul_0_n_2,
      D(16) => dsp_mul_0_n_3,
      D(15) => dsp_mul_0_n_4,
      D(14) => dsp_mul_0_n_5,
      D(13) => dsp_mul_0_n_6,
      D(12) => dsp_mul_0_n_7,
      D(11) => dsp_mul_0_n_8,
      D(10) => dsp_mul_0_n_9,
      D(9) => dsp_mul_0_n_10,
      D(8) => dsp_mul_0_n_11,
      D(7) => dsp_mul_0_n_12,
      D(6) => dsp_mul_0_n_13,
      D(5) => dsp_mul_0_n_14,
      D(4) => dsp_mul_0_n_15,
      D(3) => dsp_mul_0_n_16,
      D(2) => dsp_mul_0_n_17,
      D(1) => dsp_mul_0_n_18,
      D(0) => dsp_mul_0_n_19,
      Q(16) => \r_dsp_input_coeff_reg_n_0_[0][16]\,
      Q(15) => \r_dsp_input_coeff_reg_n_0_[0][15]\,
      Q(14) => \r_dsp_input_coeff_reg_n_0_[0][14]\,
      Q(13) => \r_dsp_input_coeff_reg_n_0_[0][13]\,
      Q(12) => \r_dsp_input_coeff_reg_n_0_[0][12]\,
      Q(11) => \r_dsp_input_coeff_reg_n_0_[0][11]\,
      Q(10) => \r_dsp_input_coeff_reg_n_0_[0][10]\,
      Q(9) => \r_dsp_input_coeff_reg_n_0_[0][9]\,
      Q(8) => \r_dsp_input_coeff_reg_n_0_[0][8]\,
      Q(7) => \r_dsp_input_coeff_reg_n_0_[0][7]\,
      Q(6) => \r_dsp_input_coeff_reg_n_0_[0][6]\,
      Q(5) => \r_dsp_input_coeff_reg_n_0_[0][5]\,
      Q(4) => \r_dsp_input_coeff_reg_n_0_[0][4]\,
      Q(3) => \r_dsp_input_coeff_reg_n_0_[0][3]\,
      Q(2) => \r_dsp_input_coeff_reg_n_0_[0][2]\,
      Q(1) => \r_dsp_input_coeff_reg_n_0_[0][1]\,
      Q(0) => \r_dsp_input_coeff_reg_n_0_[0][0]\,
      RSTB => RSTB,
      i_clk => i_clk,
      i_mul_b(3) => \r_dsp_input_quant_reg_n_0_[0][3]\,
      i_mul_b(2) => \r_dsp_input_quant_reg_n_0_[0][2]\,
      i_mul_b(1) => \r_dsp_input_quant_reg_n_0_[0][1]\,
      i_mul_b(0) => \r_dsp_input_quant_reg_n_0_[0][0]\,
      r_dsp_1_setup => r_dsp_1_setup
    );
dsp_mul_1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_0
     port map (
      B(3) => \r_dsp_input_quant_reg_n_0_[0][3]\,
      B(2) => \r_dsp_input_quant_reg_n_0_[1][2]\,
      B(1) => \r_dsp_input_quant_reg_n_0_[1][1]\,
      B(0) => \r_dsp_input_quant_reg_n_0_[1][0]\,
      D(19) => dsp_mul_1_n_0,
      D(18) => dsp_mul_1_n_1,
      D(17) => dsp_mul_1_n_2,
      D(16) => dsp_mul_1_n_3,
      D(15) => dsp_mul_1_n_4,
      D(14) => dsp_mul_1_n_5,
      D(13) => dsp_mul_1_n_6,
      D(12) => dsp_mul_1_n_7,
      D(11) => dsp_mul_1_n_8,
      D(10) => dsp_mul_1_n_9,
      D(9) => dsp_mul_1_n_10,
      D(8) => dsp_mul_1_n_11,
      D(7) => dsp_mul_1_n_12,
      D(6) => dsp_mul_1_n_13,
      D(5) => dsp_mul_1_n_14,
      D(4) => dsp_mul_1_n_15,
      D(3) => dsp_mul_1_n_16,
      D(2) => dsp_mul_1_n_17,
      D(1) => dsp_mul_1_n_18,
      D(0) => dsp_mul_1_n_19,
      Q(16) => \r_dsp_input_coeff_reg_n_0_[1][16]\,
      Q(15) => \r_dsp_input_coeff_reg_n_0_[1][15]\,
      Q(14) => \r_dsp_input_coeff_reg_n_0_[1][14]\,
      Q(13) => \r_dsp_input_coeff_reg_n_0_[1][13]\,
      Q(12) => \r_dsp_input_coeff_reg_n_0_[1][12]\,
      Q(11) => \r_dsp_input_coeff_reg_n_0_[1][11]\,
      Q(10) => \r_dsp_input_coeff_reg_n_0_[1][10]\,
      Q(9) => \r_dsp_input_coeff_reg_n_0_[1][9]\,
      Q(8) => \r_dsp_input_coeff_reg_n_0_[1][8]\,
      Q(7) => \r_dsp_input_coeff_reg_n_0_[1][7]\,
      Q(6) => \r_dsp_input_coeff_reg_n_0_[1][6]\,
      Q(5) => \r_dsp_input_coeff_reg_n_0_[1][5]\,
      Q(4) => \r_dsp_input_coeff_reg_n_0_[1][4]\,
      Q(3) => \r_dsp_input_coeff_reg_n_0_[1][3]\,
      Q(2) => \r_dsp_input_coeff_reg_n_0_[1][2]\,
      Q(1) => \r_dsp_input_coeff_reg_n_0_[1][1]\,
      Q(0) => \r_dsp_input_coeff_reg_n_0_[1][0]\,
      RSTB => RSTB,
      i_clk => i_clk,
      r_dsp_1_setup => r_dsp_1_setup
    );
dsp_mul_2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_1
     port map (
      B(3) => \r_dsp_input_quant_reg_n_0_[2][3]\,
      B(2) => \r_dsp_input_quant_reg_n_0_[2][2]\,
      B(1) => \r_dsp_input_quant_reg_n_0_[2][1]\,
      B(0) => \r_dsp_input_quant_reg_n_0_[2][0]\,
      D(19) => dsp_mul_2_n_0,
      D(18) => dsp_mul_2_n_1,
      D(17) => dsp_mul_2_n_2,
      D(16) => dsp_mul_2_n_3,
      D(15) => dsp_mul_2_n_4,
      D(14) => dsp_mul_2_n_5,
      D(13) => dsp_mul_2_n_6,
      D(12) => dsp_mul_2_n_7,
      D(11) => dsp_mul_2_n_8,
      D(10) => dsp_mul_2_n_9,
      D(9) => dsp_mul_2_n_10,
      D(8) => dsp_mul_2_n_11,
      D(7) => dsp_mul_2_n_12,
      D(6) => dsp_mul_2_n_13,
      D(5) => dsp_mul_2_n_14,
      D(4) => dsp_mul_2_n_15,
      D(3) => dsp_mul_2_n_16,
      D(2) => dsp_mul_2_n_17,
      D(1) => dsp_mul_2_n_18,
      D(0) => dsp_mul_2_n_19,
      Q(16) => \r_dsp_input_coeff_reg_n_0_[2][16]\,
      Q(15) => \r_dsp_input_coeff_reg_n_0_[2][15]\,
      Q(14) => \r_dsp_input_coeff_reg_n_0_[2][14]\,
      Q(13) => \r_dsp_input_coeff_reg_n_0_[2][13]\,
      Q(12) => \r_dsp_input_coeff_reg_n_0_[2][12]\,
      Q(11) => \r_dsp_input_coeff_reg_n_0_[2][11]\,
      Q(10) => \r_dsp_input_coeff_reg_n_0_[2][10]\,
      Q(9) => \r_dsp_input_coeff_reg_n_0_[2][9]\,
      Q(8) => \r_dsp_input_coeff_reg_n_0_[2][8]\,
      Q(7) => \r_dsp_input_coeff_reg_n_0_[2][7]\,
      Q(6) => \r_dsp_input_coeff_reg_n_0_[2][6]\,
      Q(5) => \r_dsp_input_coeff_reg_n_0_[2][5]\,
      Q(4) => \r_dsp_input_coeff_reg_n_0_[2][4]\,
      Q(3) => \r_dsp_input_coeff_reg_n_0_[2][3]\,
      Q(2) => \r_dsp_input_coeff_reg_n_0_[2][2]\,
      Q(1) => \r_dsp_input_coeff_reg_n_0_[2][1]\,
      Q(0) => \r_dsp_input_coeff_reg_n_0_[2][0]\,
      RSTB => RSTB,
      i_clk => i_clk,
      r_dsp_1_setup => r_dsp_1_setup
    );
dsp_mul_3: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_2
     port map (
      D(19) => dsp_mul_3_n_0,
      D(18) => dsp_mul_3_n_1,
      D(17) => dsp_mul_3_n_2,
      D(16) => dsp_mul_3_n_3,
      D(15) => dsp_mul_3_n_4,
      D(14) => dsp_mul_3_n_5,
      D(13) => dsp_mul_3_n_6,
      D(12) => dsp_mul_3_n_7,
      D(11) => dsp_mul_3_n_8,
      D(10) => dsp_mul_3_n_9,
      D(9) => dsp_mul_3_n_10,
      D(8) => dsp_mul_3_n_11,
      D(7) => dsp_mul_3_n_12,
      D(6) => dsp_mul_3_n_13,
      D(5) => dsp_mul_3_n_14,
      D(4) => dsp_mul_3_n_15,
      D(3) => dsp_mul_3_n_16,
      D(2) => dsp_mul_3_n_17,
      D(1) => dsp_mul_3_n_18,
      D(0) => dsp_mul_3_n_19,
      Q(3) => \r_dsp_input_quant_reg_n_0_[3][3]\,
      Q(2) => \r_dsp_input_quant_reg_n_0_[3][2]\,
      Q(1) => \r_dsp_input_quant_reg_n_0_[3][1]\,
      Q(0) => \r_dsp_input_quant_reg_n_0_[3][0]\,
      RSTB => RSTB,
      i_clk => i_clk,
      r_dsp_1_setup => r_dsp_1_setup,
      r_mul_reg_reg_0(16) => \r_dsp_input_coeff_reg_n_0_[3][16]\,
      r_mul_reg_reg_0(15) => \r_dsp_input_coeff_reg_n_0_[3][15]\,
      r_mul_reg_reg_0(14) => \r_dsp_input_coeff_reg_n_0_[3][14]\,
      r_mul_reg_reg_0(13) => \r_dsp_input_coeff_reg_n_0_[3][13]\,
      r_mul_reg_reg_0(12) => \r_dsp_input_coeff_reg_n_0_[3][12]\,
      r_mul_reg_reg_0(11) => \r_dsp_input_coeff_reg_n_0_[3][11]\,
      r_mul_reg_reg_0(10) => \r_dsp_input_coeff_reg_n_0_[3][10]\,
      r_mul_reg_reg_0(9) => \r_dsp_input_coeff_reg_n_0_[3][9]\,
      r_mul_reg_reg_0(8) => \r_dsp_input_coeff_reg_n_0_[3][8]\,
      r_mul_reg_reg_0(7) => \r_dsp_input_coeff_reg_n_0_[3][7]\,
      r_mul_reg_reg_0(6) => \r_dsp_input_coeff_reg_n_0_[3][6]\,
      r_mul_reg_reg_0(5) => \r_dsp_input_coeff_reg_n_0_[3][5]\,
      r_mul_reg_reg_0(4) => \r_dsp_input_coeff_reg_n_0_[3][4]\,
      r_mul_reg_reg_0(3) => \r_dsp_input_coeff_reg_n_0_[3][3]\,
      r_mul_reg_reg_0(2) => \r_dsp_input_coeff_reg_n_0_[3][2]\,
      r_mul_reg_reg_0(1) => \r_dsp_input_coeff_reg_n_0_[3][1]\,
      r_mul_reg_reg_0(0) => \r_dsp_input_coeff_reg_n_0_[3][0]\
    );
dsp_mul_4: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_3
     port map (
      D(19) => dsp_mul_4_n_0,
      D(18) => dsp_mul_4_n_1,
      D(17) => dsp_mul_4_n_2,
      D(16) => dsp_mul_4_n_3,
      D(15) => dsp_mul_4_n_4,
      D(14) => dsp_mul_4_n_5,
      D(13) => dsp_mul_4_n_6,
      D(12) => dsp_mul_4_n_7,
      D(11) => dsp_mul_4_n_8,
      D(10) => dsp_mul_4_n_9,
      D(9) => dsp_mul_4_n_10,
      D(8) => dsp_mul_4_n_11,
      D(7) => dsp_mul_4_n_12,
      D(6) => dsp_mul_4_n_13,
      D(5) => dsp_mul_4_n_14,
      D(4) => dsp_mul_4_n_15,
      D(3) => dsp_mul_4_n_16,
      D(2) => dsp_mul_4_n_17,
      D(1) => dsp_mul_4_n_18,
      D(0) => dsp_mul_4_n_19,
      Q(2) => \r_dsp_input_quant_reg_n_0_[4][2]\,
      Q(1) => \r_dsp_input_quant_reg_n_0_[4][1]\,
      Q(0) => \r_dsp_input_quant_reg_n_0_[4][0]\,
      RSTB => RSTB,
      i_clk => i_clk,
      r_dsp_1_setup => r_dsp_1_setup,
      r_mul_reg_reg_0(16) => \r_dsp_input_coeff_reg_n_0_[4][16]\,
      r_mul_reg_reg_0(15) => \r_dsp_input_coeff_reg_n_0_[4][15]\,
      r_mul_reg_reg_0(14) => \r_dsp_input_coeff_reg_n_0_[4][14]\,
      r_mul_reg_reg_0(13) => \r_dsp_input_coeff_reg_n_0_[4][13]\,
      r_mul_reg_reg_0(12) => \r_dsp_input_coeff_reg_n_0_[4][12]\,
      r_mul_reg_reg_0(11) => \r_dsp_input_coeff_reg_n_0_[4][11]\,
      r_mul_reg_reg_0(10) => \r_dsp_input_coeff_reg_n_0_[4][10]\,
      r_mul_reg_reg_0(9) => \r_dsp_input_coeff_reg_n_0_[4][9]\,
      r_mul_reg_reg_0(8) => \r_dsp_input_coeff_reg_n_0_[4][8]\,
      r_mul_reg_reg_0(7) => \r_dsp_input_coeff_reg_n_0_[4][7]\,
      r_mul_reg_reg_0(6) => \r_dsp_input_coeff_reg_n_0_[4][6]\,
      r_mul_reg_reg_0(5) => \r_dsp_input_coeff_reg_n_0_[4][5]\,
      r_mul_reg_reg_0(4) => \r_dsp_input_coeff_reg_n_0_[4][4]\,
      r_mul_reg_reg_0(3) => \r_dsp_input_coeff_reg_n_0_[4][3]\,
      r_mul_reg_reg_0(2) => \r_dsp_input_coeff_reg_n_0_[4][2]\,
      r_mul_reg_reg_0(1) => \r_dsp_input_coeff_reg_n_0_[4][1]\,
      r_mul_reg_reg_0(0) => \r_dsp_input_coeff_reg_n_0_[4][0]\
    );
dsp_mul_5: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_4
     port map (
      B(1) => \r_dsp_input_quant_reg_n_0_[2][3]\,
      B(0) => \r_dsp_input_quant_reg_n_0_[5][0]\,
      D(19) => dsp_mul_5_n_0,
      D(18) => dsp_mul_5_n_1,
      D(17) => dsp_mul_5_n_2,
      D(16) => dsp_mul_5_n_3,
      D(15) => dsp_mul_5_n_4,
      D(14) => dsp_mul_5_n_5,
      D(13) => dsp_mul_5_n_6,
      D(12) => dsp_mul_5_n_7,
      D(11) => dsp_mul_5_n_8,
      D(10) => dsp_mul_5_n_9,
      D(9) => dsp_mul_5_n_10,
      D(8) => dsp_mul_5_n_11,
      D(7) => dsp_mul_5_n_12,
      D(6) => dsp_mul_5_n_13,
      D(5) => dsp_mul_5_n_14,
      D(4) => dsp_mul_5_n_15,
      D(3) => dsp_mul_5_n_16,
      D(2) => dsp_mul_5_n_17,
      D(1) => dsp_mul_5_n_18,
      D(0) => dsp_mul_5_n_19,
      Q(16) => \r_dsp_input_coeff_reg_n_0_[5][16]\,
      Q(15) => \r_dsp_input_coeff_reg_n_0_[5][15]\,
      Q(14) => \r_dsp_input_coeff_reg_n_0_[5][14]\,
      Q(13) => \r_dsp_input_coeff_reg_n_0_[5][13]\,
      Q(12) => \r_dsp_input_coeff_reg_n_0_[5][12]\,
      Q(11) => \r_dsp_input_coeff_reg_n_0_[5][11]\,
      Q(10) => \r_dsp_input_coeff_reg_n_0_[5][10]\,
      Q(9) => \r_dsp_input_coeff_reg_n_0_[5][9]\,
      Q(8) => \r_dsp_input_coeff_reg_n_0_[5][8]\,
      Q(7) => \r_dsp_input_coeff_reg_n_0_[5][7]\,
      Q(6) => \r_dsp_input_coeff_reg_n_0_[5][6]\,
      Q(5) => \r_dsp_input_coeff_reg_n_0_[5][5]\,
      Q(4) => \r_dsp_input_coeff_reg_n_0_[5][4]\,
      Q(3) => \r_dsp_input_coeff_reg_n_0_[5][3]\,
      Q(2) => \r_dsp_input_coeff_reg_n_0_[5][2]\,
      Q(1) => \r_dsp_input_coeff_reg_n_0_[5][1]\,
      Q(0) => \r_dsp_input_coeff_reg_n_0_[5][0]\,
      RSTB => RSTB,
      i_clk => i_clk,
      r_dsp_1_setup => r_dsp_1_setup
    );
dsp_mul_6: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_5
     port map (
      B(1) => \r_dsp_input_quant_reg_n_0_[0][3]\,
      B(0) => \r_dsp_input_quant_reg_n_0_[6][0]\,
      D(19) => dsp_mul_6_n_0,
      D(18) => dsp_mul_6_n_1,
      D(17) => dsp_mul_6_n_2,
      D(16) => dsp_mul_6_n_3,
      D(15) => dsp_mul_6_n_4,
      D(14) => dsp_mul_6_n_5,
      D(13) => dsp_mul_6_n_6,
      D(12) => dsp_mul_6_n_7,
      D(11) => dsp_mul_6_n_8,
      D(10) => dsp_mul_6_n_9,
      D(9) => dsp_mul_6_n_10,
      D(8) => dsp_mul_6_n_11,
      D(7) => dsp_mul_6_n_12,
      D(6) => dsp_mul_6_n_13,
      D(5) => dsp_mul_6_n_14,
      D(4) => dsp_mul_6_n_15,
      D(3) => dsp_mul_6_n_16,
      D(2) => dsp_mul_6_n_17,
      D(1) => dsp_mul_6_n_18,
      D(0) => dsp_mul_6_n_19,
      Q(16) => \r_dsp_input_coeff_reg_n_0_[6][16]\,
      Q(15) => \r_dsp_input_coeff_reg_n_0_[6][15]\,
      Q(14) => \r_dsp_input_coeff_reg_n_0_[6][14]\,
      Q(13) => \r_dsp_input_coeff_reg_n_0_[6][13]\,
      Q(12) => \r_dsp_input_coeff_reg_n_0_[6][12]\,
      Q(11) => \r_dsp_input_coeff_reg_n_0_[6][11]\,
      Q(10) => \r_dsp_input_coeff_reg_n_0_[6][10]\,
      Q(9) => \r_dsp_input_coeff_reg_n_0_[6][9]\,
      Q(8) => \r_dsp_input_coeff_reg_n_0_[6][8]\,
      Q(7) => \r_dsp_input_coeff_reg_n_0_[6][7]\,
      Q(6) => \r_dsp_input_coeff_reg_n_0_[6][6]\,
      Q(5) => \r_dsp_input_coeff_reg_n_0_[6][5]\,
      Q(4) => \r_dsp_input_coeff_reg_n_0_[6][4]\,
      Q(3) => \r_dsp_input_coeff_reg_n_0_[6][3]\,
      Q(2) => \r_dsp_input_coeff_reg_n_0_[6][2]\,
      Q(1) => \r_dsp_input_coeff_reg_n_0_[6][1]\,
      Q(0) => \r_dsp_input_coeff_reg_n_0_[6][0]\,
      RSTB => RSTB,
      i_clk => i_clk,
      r_dsp_1_setup => r_dsp_1_setup
    );
dsp_mul_7: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_dsp_mul_6
     port map (
      D(19) => dsp_mul_7_n_0,
      D(18) => dsp_mul_7_n_1,
      D(17) => dsp_mul_7_n_2,
      D(16) => dsp_mul_7_n_3,
      D(15) => dsp_mul_7_n_4,
      D(14) => dsp_mul_7_n_5,
      D(13) => dsp_mul_7_n_6,
      D(12) => dsp_mul_7_n_7,
      D(11) => dsp_mul_7_n_8,
      D(10) => dsp_mul_7_n_9,
      D(9) => dsp_mul_7_n_10,
      D(8) => dsp_mul_7_n_11,
      D(7) => dsp_mul_7_n_12,
      D(6) => dsp_mul_7_n_13,
      D(5) => dsp_mul_7_n_14,
      D(4) => dsp_mul_7_n_15,
      D(3) => dsp_mul_7_n_16,
      D(2) => dsp_mul_7_n_17,
      D(1) => dsp_mul_7_n_18,
      D(0) => dsp_mul_7_n_19,
      Q(1) => \r_dsp_input_quant_reg_n_0_[7][1]\,
      Q(0) => \r_dsp_input_quant_reg_n_0_[7][0]\,
      RSTB => RSTB,
      i_clk => i_clk,
      r_dsp_1_setup => r_dsp_1_setup,
      r_mul_reg_reg_0(16) => \r_dsp_input_coeff_reg_n_0_[7][16]\,
      r_mul_reg_reg_0(15) => \r_dsp_input_coeff_reg_n_0_[7][15]\,
      r_mul_reg_reg_0(14) => \r_dsp_input_coeff_reg_n_0_[7][14]\,
      r_mul_reg_reg_0(13) => \r_dsp_input_coeff_reg_n_0_[7][13]\,
      r_mul_reg_reg_0(12) => \r_dsp_input_coeff_reg_n_0_[7][12]\,
      r_mul_reg_reg_0(11) => \r_dsp_input_coeff_reg_n_0_[7][11]\,
      r_mul_reg_reg_0(10) => \r_dsp_input_coeff_reg_n_0_[7][10]\,
      r_mul_reg_reg_0(9) => \r_dsp_input_coeff_reg_n_0_[7][9]\,
      r_mul_reg_reg_0(8) => \r_dsp_input_coeff_reg_n_0_[7][8]\,
      r_mul_reg_reg_0(7) => \r_dsp_input_coeff_reg_n_0_[7][7]\,
      r_mul_reg_reg_0(6) => \r_dsp_input_coeff_reg_n_0_[7][6]\,
      r_mul_reg_reg_0(5) => \r_dsp_input_coeff_reg_n_0_[7][5]\,
      r_mul_reg_reg_0(4) => \r_dsp_input_coeff_reg_n_0_[7][4]\,
      r_mul_reg_reg_0(3) => \r_dsp_input_coeff_reg_n_0_[7][3]\,
      r_mul_reg_reg_0(2) => \r_dsp_input_coeff_reg_n_0_[7][2]\,
      r_mul_reg_reg_0(1) => \r_dsp_input_coeff_reg_n_0_[7][1]\,
      r_mul_reg_reg_0(0) => \r_dsp_input_coeff_reg_n_0_[7][0]\
    );
\r_curr_input_col[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3F40"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[0]_rep_i_3_n_0\,
      I1 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I2 => i_axis_TVALID,
      I3 => \r_curr_input_col_reg_n_0_[0]\,
      O => \r_curr_input_col[0]_i_1_n_0\
    );
\r_curr_input_col[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1FFF2000"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[0]\,
      I1 => \FSM_onehot_r_core_state[0]_rep_i_3_n_0\,
      I2 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I3 => i_axis_TVALID,
      I4 => \r_curr_input_col_reg_n_0_[1]\,
      O => \r_curr_input_col[1]_i_1_n_0\
    );
\r_curr_input_col[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07FFFFFF08000000"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[1]\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \FSM_onehot_r_core_state[0]_rep_i_3_n_0\,
      I3 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I4 => i_axis_TVALID,
      I5 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_curr_input_col[2]_i_1_n_0\
    );
\r_curr_input_col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_col[0]_i_1_n_0\,
      Q => \r_curr_input_col_reg_n_0_[0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_curr_input_col_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_col[1]_i_1_n_0\,
      Q => \r_curr_input_col_reg_n_0_[1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_curr_input_col_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_col[2]_i_1_n_0\,
      Q => \r_curr_input_col_reg_n_0_[2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_curr_input_row[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[0]\,
      I1 => r_core_state1,
      I2 => i_axis_TVALID,
      I3 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      O => \r_curr_input_row[0]_i_1_n_0\
    );
\r_curr_input_row[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[1]\,
      I1 => \r_curr_input_row_reg_n_0_[0]\,
      I2 => r_core_state1,
      I3 => i_axis_TVALID,
      I4 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      O => \r_curr_input_row[1]_i_1_n_0\
    );
\r_curr_input_row[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"78F0F0F0F0F0F0F0"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[1]\,
      I1 => \r_curr_input_row_reg_n_0_[0]\,
      I2 => \r_curr_input_row_reg_n_0_[2]\,
      I3 => r_core_state1,
      I4 => i_axis_TVALID,
      I5 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      O => \r_curr_input_row[2]_i_1_n_0\
    );
\r_curr_input_row[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[1]\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      O => r_core_state1
    );
\r_curr_input_row_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_row[0]_i_1_n_0\,
      Q => \r_curr_input_row_reg_n_0_[0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_curr_input_row_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_row[1]_i_1_n_0\,
      Q => \r_curr_input_row_reg_n_0_[1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_curr_input_row_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_curr_input_row[2]_i_1_n_0\,
      Q => \r_curr_input_row_reg_n_0_[2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_1_setup[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => r_dsp_4_finished(1),
      I1 => r_dsp_4_finished(0),
      I2 => r_dsp_4_finished(2),
      I3 => \r_dsp_1_setup_reg[0]_rep__1_n_0\,
      O => \r_dsp_1_setup[0]_i_1_n_0\
    );
\r_dsp_1_setup[0]_rep_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => r_dsp_4_finished(1),
      I1 => r_dsp_4_finished(0),
      I2 => r_dsp_4_finished(2),
      I3 => \r_dsp_1_setup_reg[0]_rep__1_n_0\,
      O => \r_dsp_1_setup[0]_rep_i_1_n_0\
    );
\r_dsp_1_setup[0]_rep_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => r_dsp_4_finished(1),
      I1 => r_dsp_4_finished(0),
      I2 => r_dsp_4_finished(2),
      I3 => \r_dsp_1_setup_reg[0]_rep__1_n_0\,
      O => \r_dsp_1_setup[0]_rep_i_1__0_n_0\
    );
\r_dsp_1_setup[0]_rep_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80FF"
    )
        port map (
      I0 => r_dsp_4_finished(1),
      I1 => r_dsp_4_finished(0),
      I2 => r_dsp_4_finished(2),
      I3 => \r_dsp_1_setup_reg[0]_rep__1_n_0\,
      O => \r_dsp_1_setup[0]_rep_i_1__1_n_0\
    );
\r_dsp_1_setup[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06666666"
    )
        port map (
      I0 => \r_dsp_1_setup_reg_n_0_[1]\,
      I1 => \r_dsp_1_setup_reg[0]_rep__1_n_0\,
      I2 => r_dsp_4_finished(2),
      I3 => r_dsp_4_finished(0),
      I4 => r_dsp_4_finished(1),
      O => \r_dsp_1_setup[1]_i_1_n_0\
    );
\r_dsp_1_setup[1]_rep_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06666666"
    )
        port map (
      I0 => \r_dsp_1_setup_reg_n_0_[1]\,
      I1 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I2 => r_dsp_4_finished(2),
      I3 => r_dsp_4_finished(0),
      I4 => r_dsp_4_finished(1),
      O => \r_dsp_1_setup[1]_rep_i_1_n_0\
    );
\r_dsp_1_setup[1]_rep_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06666666"
    )
        port map (
      I0 => \r_dsp_1_setup_reg_n_0_[1]\,
      I1 => \r_dsp_1_setup_reg_n_0_[0]\,
      I2 => r_dsp_4_finished(2),
      I3 => r_dsp_4_finished(0),
      I4 => r_dsp_4_finished(1),
      O => \r_dsp_1_setup[1]_rep_i_1__0_n_0\
    );
\r_dsp_1_setup[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A6A6A6A6A6A6A"
    )
        port map (
      I0 => \r_dsp_1_setup_reg_n_0_[2]\,
      I1 => \r_dsp_1_setup_reg_n_0_[1]\,
      I2 => \r_dsp_1_setup_reg[0]_rep__1_n_0\,
      I3 => r_dsp_4_finished(2),
      I4 => r_dsp_4_finished(0),
      I5 => r_dsp_4_finished(1),
      O => \r_dsp_1_setup[2]_i_1_n_0\
    );
\r_dsp_1_setup_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => r_dsp_1_setup,
      D => \r_dsp_1_setup[0]_i_1_n_0\,
      Q => \r_dsp_1_setup_reg_n_0_[0]\,
      S => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_1_setup_reg[0]_rep\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => r_dsp_1_setup,
      D => \r_dsp_1_setup[0]_rep_i_1_n_0\,
      Q => \r_dsp_1_setup_reg[0]_rep_n_0\,
      S => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_1_setup_reg[0]_rep__0\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => r_dsp_1_setup,
      D => \r_dsp_1_setup[0]_rep_i_1__0_n_0\,
      Q => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      S => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_1_setup_reg[0]_rep__1\: unisim.vcomponents.FDSE
     port map (
      C => i_clk,
      CE => r_dsp_1_setup,
      D => \r_dsp_1_setup[0]_rep_i_1__1_n_0\,
      Q => \r_dsp_1_setup_reg[0]_rep__1_n_0\,
      S => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_1_setup_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_1_setup,
      D => \r_dsp_1_setup[1]_i_1_n_0\,
      Q => \r_dsp_1_setup_reg_n_0_[1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_1_setup_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_1_setup,
      D => \r_dsp_1_setup[1]_rep_i_1_n_0\,
      Q => \r_dsp_1_setup_reg[1]_rep_n_0\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_1_setup_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_1_setup,
      D => \r_dsp_1_setup[1]_rep_i_1__0_n_0\,
      Q => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_1_setup_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_1_setup,
      D => \r_dsp_1_setup[2]_i_1_n_0\,
      Q => \r_dsp_1_setup_reg_n_0_[2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_2_load[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \r_dsp_1_setup_reg[0]_rep__1_n_0\,
      I1 => r_dsp_4_finished(2),
      I2 => r_dsp_4_finished(0),
      I3 => r_dsp_4_finished(1),
      O => p_1_in(0)
    );
\r_dsp_2_load[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \r_dsp_1_setup_reg_n_0_[1]\,
      I1 => r_dsp_4_finished(2),
      I2 => r_dsp_4_finished(0),
      I3 => r_dsp_4_finished(1),
      O => p_1_in(1)
    );
\r_dsp_2_load[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \r_dsp_1_setup_reg_n_0_[2]\,
      I1 => r_dsp_4_finished(2),
      I2 => r_dsp_4_finished(0),
      I3 => r_dsp_4_finished(1),
      O => p_1_in(2)
    );
\r_dsp_2_load_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_1_setup,
      D => p_1_in(0),
      Q => r_dsp_2_load(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_2_load_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_1_setup,
      D => p_1_in(1),
      Q => r_dsp_2_load(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_2_load_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_1_setup,
      D => p_1_in(2),
      Q => r_dsp_2_load(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_3_process[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_2_load(0),
      I1 => r_dsp_4_finished(2),
      I2 => r_dsp_4_finished(0),
      I3 => r_dsp_4_finished(1),
      O => \r_dsp_3_process[0]_i_1_n_0\
    );
\r_dsp_3_process[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_2_load(1),
      I1 => r_dsp_4_finished(2),
      I2 => r_dsp_4_finished(0),
      I3 => r_dsp_4_finished(1),
      O => \r_dsp_3_process[1]_i_1_n_0\
    );
\r_dsp_3_process[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_2_load(2),
      I1 => r_dsp_4_finished(2),
      I2 => r_dsp_4_finished(0),
      I3 => r_dsp_4_finished(1),
      O => \r_dsp_3_process[2]_i_1_n_0\
    );
\r_dsp_3_process_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_1_setup,
      D => \r_dsp_3_process[0]_i_1_n_0\,
      Q => r_dsp_3_process(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_3_process_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_1_setup,
      D => \r_dsp_3_process[1]_i_1_n_0\,
      Q => r_dsp_3_process(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_3_process_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_1_setup,
      D => \r_dsp_3_process[2]_i_1_n_0\,
      Q => r_dsp_3_process(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_4_finished[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_3_process(0),
      I1 => r_dsp_4_finished(2),
      I2 => r_dsp_4_finished(0),
      I3 => r_dsp_4_finished(1),
      O => \r_dsp_4_finished[0]_i_1_n_0\
    );
\r_dsp_4_finished[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_3_process(1),
      I1 => r_dsp_4_finished(2),
      I2 => r_dsp_4_finished(0),
      I3 => r_dsp_4_finished(1),
      O => \r_dsp_4_finished[1]_i_1_n_0\
    );
\r_dsp_4_finished[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => r_dsp_3_process(2),
      I1 => r_dsp_4_finished(2),
      I2 => r_dsp_4_finished(0),
      I3 => r_dsp_4_finished(1),
      O => \r_dsp_4_finished[2]_i_1_n_0\
    );
\r_dsp_4_finished_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_1_setup,
      D => \r_dsp_4_finished[0]_i_1_n_0\,
      Q => r_dsp_4_finished(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_4_finished_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_1_setup,
      D => \r_dsp_4_finished[1]_i_1_n_0\,
      Q => r_dsp_4_finished(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_4_finished_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => r_dsp_1_setup,
      D => \r_dsp_4_finished[2]_i_1_n_0\,
      Q => r_dsp_4_finished(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff[0][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][0]_64\(0),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[0][0]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[0][0]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[0][0]_i_1_n_0\
    );
\r_dsp_input_coeff[0][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][0][0]\,
      I1 => \r_input_coeffs_reg[6][0]_70\(0),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][0]_69\(0),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][0]_68\(0),
      O => \r_dsp_input_coeff[0][0]_i_2_n_0\
    );
\r_dsp_input_coeff[0][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][0]_67\(0),
      I1 => \r_input_coeffs_reg[2][0]_66\(0),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][0]_65\(0),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][0]_64\(0),
      O => \r_dsp_input_coeff[0][0]_i_3_n_0\
    );
\r_dsp_input_coeff[0][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][0]_64\(10),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[0][10]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[0][10]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[0][10]_i_1_n_0\
    );
\r_dsp_input_coeff[0][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][0][10]\,
      I1 => \r_input_coeffs_reg[6][0]_70\(10),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][0]_69\(10),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][0]_68\(10),
      O => \r_dsp_input_coeff[0][10]_i_2_n_0\
    );
\r_dsp_input_coeff[0][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][0]_67\(10),
      I1 => \r_input_coeffs_reg[2][0]_66\(10),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][0]_65\(10),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][0]_64\(10),
      O => \r_dsp_input_coeff[0][10]_i_3_n_0\
    );
\r_dsp_input_coeff[0][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][0]_64\(11),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[0][11]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[0][11]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[0][11]_i_1_n_0\
    );
\r_dsp_input_coeff[0][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][0][11]\,
      I1 => \r_input_coeffs_reg[6][0]_70\(11),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][0]_69\(11),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][0]_68\(11),
      O => \r_dsp_input_coeff[0][11]_i_2_n_0\
    );
\r_dsp_input_coeff[0][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][0]_67\(11),
      I1 => \r_input_coeffs_reg[2][0]_66\(11),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][0]_65\(11),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][0]_64\(11),
      O => \r_dsp_input_coeff[0][11]_i_3_n_0\
    );
\r_dsp_input_coeff[0][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][0]_64\(12),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[0][12]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[0][12]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[0][12]_i_1_n_0\
    );
\r_dsp_input_coeff[0][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][0][12]\,
      I1 => \r_input_coeffs_reg[6][0]_70\(12),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][0]_69\(12),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][0]_68\(12),
      O => \r_dsp_input_coeff[0][12]_i_2_n_0\
    );
\r_dsp_input_coeff[0][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][0]_67\(12),
      I1 => \r_input_coeffs_reg[2][0]_66\(12),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][0]_65\(12),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][0]_64\(12),
      O => \r_dsp_input_coeff[0][12]_i_3_n_0\
    );
\r_dsp_input_coeff[0][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][0]_64\(13),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[0][13]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[0][13]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[0][13]_i_1_n_0\
    );
\r_dsp_input_coeff[0][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][0][13]\,
      I1 => \r_input_coeffs_reg[6][0]_70\(13),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][0]_69\(13),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][0]_68\(13),
      O => \r_dsp_input_coeff[0][13]_i_2_n_0\
    );
\r_dsp_input_coeff[0][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][0]_67\(13),
      I1 => \r_input_coeffs_reg[2][0]_66\(13),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][0]_65\(13),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][0]_64\(13),
      O => \r_dsp_input_coeff[0][13]_i_3_n_0\
    );
\r_dsp_input_coeff[0][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][0]_64\(14),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[0][14]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[0][14]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[0][14]_i_1_n_0\
    );
\r_dsp_input_coeff[0][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][0][14]\,
      I1 => \r_input_coeffs_reg[6][0]_70\(14),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][0]_69\(14),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][0]_68\(14),
      O => \r_dsp_input_coeff[0][14]_i_2_n_0\
    );
\r_dsp_input_coeff[0][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][0]_67\(14),
      I1 => \r_input_coeffs_reg[2][0]_66\(14),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][0]_65\(14),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][0]_64\(14),
      O => \r_dsp_input_coeff[0][14]_i_3_n_0\
    );
\r_dsp_input_coeff[0][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][0]_64\(15),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[0][15]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[0][15]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[0][15]_i_1_n_0\
    );
\r_dsp_input_coeff[0][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][0][15]\,
      I1 => \r_input_coeffs_reg[6][0]_70\(15),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][0]_69\(15),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][0]_68\(15),
      O => \r_dsp_input_coeff[0][15]_i_2_n_0\
    );
\r_dsp_input_coeff[0][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][0]_67\(15),
      I1 => \r_input_coeffs_reg[2][0]_66\(15),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][0]_65\(15),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][0]_64\(15),
      O => \r_dsp_input_coeff[0][15]_i_3_n_0\
    );
\r_dsp_input_coeff[0][16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => i_axis_TVALID,
      I3 => \FSM_onehot_r_core_state[0]_rep_i_3_n_0\,
      O => \r_dsp_input_coeff[0][16]_i_1_n_0\
    );
\r_dsp_input_coeff[0][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][0]_64\(16),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[0][16]_i_3_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[0][16]_i_4_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[0][16]_i_2_n_0\
    );
\r_dsp_input_coeff[0][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][0][16]\,
      I1 => \r_input_coeffs_reg[6][0]_70\(16),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][0]_69\(16),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][0]_68\(16),
      O => \r_dsp_input_coeff[0][16]_i_3_n_0\
    );
\r_dsp_input_coeff[0][16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][0]_67\(16),
      I1 => \r_input_coeffs_reg[2][0]_66\(16),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][0]_65\(16),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][0]_64\(16),
      O => \r_dsp_input_coeff[0][16]_i_4_n_0\
    );
\r_dsp_input_coeff[0][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][0]_64\(1),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[0][1]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[0][1]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[0][1]_i_1_n_0\
    );
\r_dsp_input_coeff[0][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][0][1]\,
      I1 => \r_input_coeffs_reg[6][0]_70\(1),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][0]_69\(1),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][0]_68\(1),
      O => \r_dsp_input_coeff[0][1]_i_2_n_0\
    );
\r_dsp_input_coeff[0][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][0]_67\(1),
      I1 => \r_input_coeffs_reg[2][0]_66\(1),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][0]_65\(1),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][0]_64\(1),
      O => \r_dsp_input_coeff[0][1]_i_3_n_0\
    );
\r_dsp_input_coeff[0][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][0]_64\(2),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[0][2]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[0][2]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[0][2]_i_1_n_0\
    );
\r_dsp_input_coeff[0][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][0][2]\,
      I1 => \r_input_coeffs_reg[6][0]_70\(2),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][0]_69\(2),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][0]_68\(2),
      O => \r_dsp_input_coeff[0][2]_i_2_n_0\
    );
\r_dsp_input_coeff[0][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][0]_67\(2),
      I1 => \r_input_coeffs_reg[2][0]_66\(2),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][0]_65\(2),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][0]_64\(2),
      O => \r_dsp_input_coeff[0][2]_i_3_n_0\
    );
\r_dsp_input_coeff[0][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][0]_64\(3),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[0][3]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[0][3]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[0][3]_i_1_n_0\
    );
\r_dsp_input_coeff[0][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][0][3]\,
      I1 => \r_input_coeffs_reg[6][0]_70\(3),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][0]_69\(3),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][0]_68\(3),
      O => \r_dsp_input_coeff[0][3]_i_2_n_0\
    );
\r_dsp_input_coeff[0][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][0]_67\(3),
      I1 => \r_input_coeffs_reg[2][0]_66\(3),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][0]_65\(3),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][0]_64\(3),
      O => \r_dsp_input_coeff[0][3]_i_3_n_0\
    );
\r_dsp_input_coeff[0][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][0]_64\(4),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[0][4]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[0][4]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[0][4]_i_1_n_0\
    );
\r_dsp_input_coeff[0][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][0][4]\,
      I1 => \r_input_coeffs_reg[6][0]_70\(4),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][0]_69\(4),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][0]_68\(4),
      O => \r_dsp_input_coeff[0][4]_i_2_n_0\
    );
\r_dsp_input_coeff[0][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][0]_67\(4),
      I1 => \r_input_coeffs_reg[2][0]_66\(4),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][0]_65\(4),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][0]_64\(4),
      O => \r_dsp_input_coeff[0][4]_i_3_n_0\
    );
\r_dsp_input_coeff[0][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][0]_64\(5),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[0][5]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[0][5]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[0][5]_i_1_n_0\
    );
\r_dsp_input_coeff[0][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][0][5]\,
      I1 => \r_input_coeffs_reg[6][0]_70\(5),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][0]_69\(5),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][0]_68\(5),
      O => \r_dsp_input_coeff[0][5]_i_2_n_0\
    );
\r_dsp_input_coeff[0][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][0]_67\(5),
      I1 => \r_input_coeffs_reg[2][0]_66\(5),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][0]_65\(5),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][0]_64\(5),
      O => \r_dsp_input_coeff[0][5]_i_3_n_0\
    );
\r_dsp_input_coeff[0][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][0]_64\(6),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[0][6]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[0][6]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[0][6]_i_1_n_0\
    );
\r_dsp_input_coeff[0][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][0][6]\,
      I1 => \r_input_coeffs_reg[6][0]_70\(6),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][0]_69\(6),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][0]_68\(6),
      O => \r_dsp_input_coeff[0][6]_i_2_n_0\
    );
\r_dsp_input_coeff[0][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][0]_67\(6),
      I1 => \r_input_coeffs_reg[2][0]_66\(6),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][0]_65\(6),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][0]_64\(6),
      O => \r_dsp_input_coeff[0][6]_i_3_n_0\
    );
\r_dsp_input_coeff[0][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][0]_64\(7),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[0][7]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[0][7]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[0][7]_i_1_n_0\
    );
\r_dsp_input_coeff[0][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][0][7]\,
      I1 => \r_input_coeffs_reg[6][0]_70\(7),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][0]_69\(7),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][0]_68\(7),
      O => \r_dsp_input_coeff[0][7]_i_2_n_0\
    );
\r_dsp_input_coeff[0][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][0]_67\(7),
      I1 => \r_input_coeffs_reg[2][0]_66\(7),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][0]_65\(7),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][0]_64\(7),
      O => \r_dsp_input_coeff[0][7]_i_3_n_0\
    );
\r_dsp_input_coeff[0][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][0]_64\(8),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[0][8]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[0][8]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[0][8]_i_1_n_0\
    );
\r_dsp_input_coeff[0][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][0][8]\,
      I1 => \r_input_coeffs_reg[6][0]_70\(8),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][0]_69\(8),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][0]_68\(8),
      O => \r_dsp_input_coeff[0][8]_i_2_n_0\
    );
\r_dsp_input_coeff[0][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][0]_67\(8),
      I1 => \r_input_coeffs_reg[2][0]_66\(8),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][0]_65\(8),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][0]_64\(8),
      O => \r_dsp_input_coeff[0][8]_i_3_n_0\
    );
\r_dsp_input_coeff[0][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][0]_64\(9),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[0][9]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[0][9]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[0][9]_i_1_n_0\
    );
\r_dsp_input_coeff[0][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][0][9]\,
      I1 => \r_input_coeffs_reg[6][0]_70\(9),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][0]_69\(9),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][0]_68\(9),
      O => \r_dsp_input_coeff[0][9]_i_2_n_0\
    );
\r_dsp_input_coeff[0][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][0]_67\(9),
      I1 => \r_input_coeffs_reg[2][0]_66\(9),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][0]_65\(9),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][0]_64\(9),
      O => \r_dsp_input_coeff[0][9]_i_3_n_0\
    );
\r_dsp_input_coeff[1][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][1]_71\(0),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[1][0]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[1][0]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[1][0]_i_1_n_0\
    );
\r_dsp_input_coeff[1][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][1][0]\,
      I1 => \r_input_coeffs_reg[6][1]_77\(0),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][1]_76\(0),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][1]_75\(0),
      O => \r_dsp_input_coeff[1][0]_i_2_n_0\
    );
\r_dsp_input_coeff[1][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][1]_74\(0),
      I1 => \r_input_coeffs_reg[2][1]_73\(0),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][1]_72\(0),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][1]_71\(0),
      O => \r_dsp_input_coeff[1][0]_i_3_n_0\
    );
\r_dsp_input_coeff[1][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][1]_71\(10),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[1][10]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[1][10]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[1][10]_i_1_n_0\
    );
\r_dsp_input_coeff[1][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][1][10]\,
      I1 => \r_input_coeffs_reg[6][1]_77\(10),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][1]_76\(10),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][1]_75\(10),
      O => \r_dsp_input_coeff[1][10]_i_2_n_0\
    );
\r_dsp_input_coeff[1][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][1]_74\(10),
      I1 => \r_input_coeffs_reg[2][1]_73\(10),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][1]_72\(10),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][1]_71\(10),
      O => \r_dsp_input_coeff[1][10]_i_3_n_0\
    );
\r_dsp_input_coeff[1][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][1]_71\(11),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[1][11]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[1][11]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[1][11]_i_1_n_0\
    );
\r_dsp_input_coeff[1][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][1][11]\,
      I1 => \r_input_coeffs_reg[6][1]_77\(11),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][1]_76\(11),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][1]_75\(11),
      O => \r_dsp_input_coeff[1][11]_i_2_n_0\
    );
\r_dsp_input_coeff[1][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][1]_74\(11),
      I1 => \r_input_coeffs_reg[2][1]_73\(11),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][1]_72\(11),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][1]_71\(11),
      O => \r_dsp_input_coeff[1][11]_i_3_n_0\
    );
\r_dsp_input_coeff[1][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][1]_71\(12),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[1][12]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[1][12]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[1][12]_i_1_n_0\
    );
\r_dsp_input_coeff[1][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][1][12]\,
      I1 => \r_input_coeffs_reg[6][1]_77\(12),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][1]_76\(12),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][1]_75\(12),
      O => \r_dsp_input_coeff[1][12]_i_2_n_0\
    );
\r_dsp_input_coeff[1][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][1]_74\(12),
      I1 => \r_input_coeffs_reg[2][1]_73\(12),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][1]_72\(12),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][1]_71\(12),
      O => \r_dsp_input_coeff[1][12]_i_3_n_0\
    );
\r_dsp_input_coeff[1][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][1]_71\(13),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[1][13]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[1][13]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[1][13]_i_1_n_0\
    );
\r_dsp_input_coeff[1][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][1][13]\,
      I1 => \r_input_coeffs_reg[6][1]_77\(13),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][1]_76\(13),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][1]_75\(13),
      O => \r_dsp_input_coeff[1][13]_i_2_n_0\
    );
\r_dsp_input_coeff[1][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][1]_74\(13),
      I1 => \r_input_coeffs_reg[2][1]_73\(13),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][1]_72\(13),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][1]_71\(13),
      O => \r_dsp_input_coeff[1][13]_i_3_n_0\
    );
\r_dsp_input_coeff[1][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][1]_71\(14),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[1][14]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[1][14]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[1][14]_i_1_n_0\
    );
\r_dsp_input_coeff[1][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][1][14]\,
      I1 => \r_input_coeffs_reg[6][1]_77\(14),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][1]_76\(14),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][1]_75\(14),
      O => \r_dsp_input_coeff[1][14]_i_2_n_0\
    );
\r_dsp_input_coeff[1][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][1]_74\(14),
      I1 => \r_input_coeffs_reg[2][1]_73\(14),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][1]_72\(14),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][1]_71\(14),
      O => \r_dsp_input_coeff[1][14]_i_3_n_0\
    );
\r_dsp_input_coeff[1][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][1]_71\(15),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[1][15]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[1][15]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[1][15]_i_1_n_0\
    );
\r_dsp_input_coeff[1][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][1][15]\,
      I1 => \r_input_coeffs_reg[6][1]_77\(15),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][1]_76\(15),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][1]_75\(15),
      O => \r_dsp_input_coeff[1][15]_i_2_n_0\
    );
\r_dsp_input_coeff[1][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][1]_74\(15),
      I1 => \r_input_coeffs_reg[2][1]_73\(15),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][1]_72\(15),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][1]_71\(15),
      O => \r_dsp_input_coeff[1][15]_i_3_n_0\
    );
\r_dsp_input_coeff[1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][1]_71\(16),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[1][16]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[1][16]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[1][16]_i_1_n_0\
    );
\r_dsp_input_coeff[1][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][1][16]\,
      I1 => \r_input_coeffs_reg[6][1]_77\(16),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][1]_76\(16),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][1]_75\(16),
      O => \r_dsp_input_coeff[1][16]_i_2_n_0\
    );
\r_dsp_input_coeff[1][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][1]_74\(16),
      I1 => \r_input_coeffs_reg[2][1]_73\(16),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][1]_72\(16),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][1]_71\(16),
      O => \r_dsp_input_coeff[1][16]_i_3_n_0\
    );
\r_dsp_input_coeff[1][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][1]_71\(1),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[1][1]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[1][1]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[1][1]_i_1_n_0\
    );
\r_dsp_input_coeff[1][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][1][1]\,
      I1 => \r_input_coeffs_reg[6][1]_77\(1),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][1]_76\(1),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][1]_75\(1),
      O => \r_dsp_input_coeff[1][1]_i_2_n_0\
    );
\r_dsp_input_coeff[1][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][1]_74\(1),
      I1 => \r_input_coeffs_reg[2][1]_73\(1),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][1]_72\(1),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][1]_71\(1),
      O => \r_dsp_input_coeff[1][1]_i_3_n_0\
    );
\r_dsp_input_coeff[1][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][1]_71\(2),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[1][2]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[1][2]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[1][2]_i_1_n_0\
    );
\r_dsp_input_coeff[1][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][1][2]\,
      I1 => \r_input_coeffs_reg[6][1]_77\(2),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][1]_76\(2),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][1]_75\(2),
      O => \r_dsp_input_coeff[1][2]_i_2_n_0\
    );
\r_dsp_input_coeff[1][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][1]_74\(2),
      I1 => \r_input_coeffs_reg[2][1]_73\(2),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][1]_72\(2),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][1]_71\(2),
      O => \r_dsp_input_coeff[1][2]_i_3_n_0\
    );
\r_dsp_input_coeff[1][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][1]_71\(3),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[1][3]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[1][3]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[1][3]_i_1_n_0\
    );
\r_dsp_input_coeff[1][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][1][3]\,
      I1 => \r_input_coeffs_reg[6][1]_77\(3),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][1]_76\(3),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][1]_75\(3),
      O => \r_dsp_input_coeff[1][3]_i_2_n_0\
    );
\r_dsp_input_coeff[1][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][1]_74\(3),
      I1 => \r_input_coeffs_reg[2][1]_73\(3),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][1]_72\(3),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][1]_71\(3),
      O => \r_dsp_input_coeff[1][3]_i_3_n_0\
    );
\r_dsp_input_coeff[1][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][1]_71\(4),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[1][4]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[1][4]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[1][4]_i_1_n_0\
    );
\r_dsp_input_coeff[1][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][1][4]\,
      I1 => \r_input_coeffs_reg[6][1]_77\(4),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][1]_76\(4),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][1]_75\(4),
      O => \r_dsp_input_coeff[1][4]_i_2_n_0\
    );
\r_dsp_input_coeff[1][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][1]_74\(4),
      I1 => \r_input_coeffs_reg[2][1]_73\(4),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][1]_72\(4),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][1]_71\(4),
      O => \r_dsp_input_coeff[1][4]_i_3_n_0\
    );
\r_dsp_input_coeff[1][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][1]_71\(5),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[1][5]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[1][5]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[1][5]_i_1_n_0\
    );
\r_dsp_input_coeff[1][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][1][5]\,
      I1 => \r_input_coeffs_reg[6][1]_77\(5),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][1]_76\(5),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][1]_75\(5),
      O => \r_dsp_input_coeff[1][5]_i_2_n_0\
    );
\r_dsp_input_coeff[1][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][1]_74\(5),
      I1 => \r_input_coeffs_reg[2][1]_73\(5),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][1]_72\(5),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][1]_71\(5),
      O => \r_dsp_input_coeff[1][5]_i_3_n_0\
    );
\r_dsp_input_coeff[1][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][1]_71\(6),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[1][6]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[1][6]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[1][6]_i_1_n_0\
    );
\r_dsp_input_coeff[1][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][1][6]\,
      I1 => \r_input_coeffs_reg[6][1]_77\(6),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][1]_76\(6),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][1]_75\(6),
      O => \r_dsp_input_coeff[1][6]_i_2_n_0\
    );
\r_dsp_input_coeff[1][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][1]_74\(6),
      I1 => \r_input_coeffs_reg[2][1]_73\(6),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][1]_72\(6),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][1]_71\(6),
      O => \r_dsp_input_coeff[1][6]_i_3_n_0\
    );
\r_dsp_input_coeff[1][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][1]_71\(7),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[1][7]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[1][7]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[1][7]_i_1_n_0\
    );
\r_dsp_input_coeff[1][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][1][7]\,
      I1 => \r_input_coeffs_reg[6][1]_77\(7),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][1]_76\(7),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][1]_75\(7),
      O => \r_dsp_input_coeff[1][7]_i_2_n_0\
    );
\r_dsp_input_coeff[1][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][1]_74\(7),
      I1 => \r_input_coeffs_reg[2][1]_73\(7),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][1]_72\(7),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][1]_71\(7),
      O => \r_dsp_input_coeff[1][7]_i_3_n_0\
    );
\r_dsp_input_coeff[1][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][1]_71\(8),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[1][8]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[1][8]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[1][8]_i_1_n_0\
    );
\r_dsp_input_coeff[1][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][1][8]\,
      I1 => \r_input_coeffs_reg[6][1]_77\(8),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][1]_76\(8),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][1]_75\(8),
      O => \r_dsp_input_coeff[1][8]_i_2_n_0\
    );
\r_dsp_input_coeff[1][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][1]_74\(8),
      I1 => \r_input_coeffs_reg[2][1]_73\(8),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][1]_72\(8),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][1]_71\(8),
      O => \r_dsp_input_coeff[1][8]_i_3_n_0\
    );
\r_dsp_input_coeff[1][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][1]_71\(9),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[1][9]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[1][9]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[1][9]_i_1_n_0\
    );
\r_dsp_input_coeff[1][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][1][9]\,
      I1 => \r_input_coeffs_reg[6][1]_77\(9),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[5][1]_76\(9),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[4][1]_75\(9),
      O => \r_dsp_input_coeff[1][9]_i_2_n_0\
    );
\r_dsp_input_coeff[1][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][1]_74\(9),
      I1 => \r_input_coeffs_reg[2][1]_73\(9),
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_input_coeffs_reg[1][1]_72\(9),
      I4 => \r_dsp_1_setup_reg_n_0_[0]\,
      I5 => \r_input_coeffs_reg[0][1]_71\(9),
      O => \r_dsp_input_coeff[1][9]_i_3_n_0\
    );
\r_dsp_input_coeff[2][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][2]_78\(0),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[2][0]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[2][0]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[2][0]_i_1_n_0\
    );
\r_dsp_input_coeff[2][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][2][0]\,
      I1 => \r_input_coeffs_reg[6][2]_84\(0),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][2]_83\(0),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][2]_82\(0),
      O => \r_dsp_input_coeff[2][0]_i_2_n_0\
    );
\r_dsp_input_coeff[2][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][2]_81\(0),
      I1 => \r_input_coeffs_reg[2][2]_80\(0),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][2]_79\(0),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][2]_78\(0),
      O => \r_dsp_input_coeff[2][0]_i_3_n_0\
    );
\r_dsp_input_coeff[2][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][2]_78\(10),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[2][10]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[2][10]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[2][10]_i_1_n_0\
    );
\r_dsp_input_coeff[2][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][2][10]\,
      I1 => \r_input_coeffs_reg[6][2]_84\(10),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][2]_83\(10),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][2]_82\(10),
      O => \r_dsp_input_coeff[2][10]_i_2_n_0\
    );
\r_dsp_input_coeff[2][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][2]_81\(10),
      I1 => \r_input_coeffs_reg[2][2]_80\(10),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][2]_79\(10),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][2]_78\(10),
      O => \r_dsp_input_coeff[2][10]_i_3_n_0\
    );
\r_dsp_input_coeff[2][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][2]_78\(11),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[2][11]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[2][11]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[2][11]_i_1_n_0\
    );
\r_dsp_input_coeff[2][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][2][11]\,
      I1 => \r_input_coeffs_reg[6][2]_84\(11),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][2]_83\(11),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][2]_82\(11),
      O => \r_dsp_input_coeff[2][11]_i_2_n_0\
    );
\r_dsp_input_coeff[2][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][2]_81\(11),
      I1 => \r_input_coeffs_reg[2][2]_80\(11),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][2]_79\(11),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][2]_78\(11),
      O => \r_dsp_input_coeff[2][11]_i_3_n_0\
    );
\r_dsp_input_coeff[2][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][2]_78\(12),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[2][12]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[2][12]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[2][12]_i_1_n_0\
    );
\r_dsp_input_coeff[2][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][2][12]\,
      I1 => \r_input_coeffs_reg[6][2]_84\(12),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][2]_83\(12),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][2]_82\(12),
      O => \r_dsp_input_coeff[2][12]_i_2_n_0\
    );
\r_dsp_input_coeff[2][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][2]_81\(12),
      I1 => \r_input_coeffs_reg[2][2]_80\(12),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][2]_79\(12),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][2]_78\(12),
      O => \r_dsp_input_coeff[2][12]_i_3_n_0\
    );
\r_dsp_input_coeff[2][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][2]_78\(13),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[2][13]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[2][13]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[2][13]_i_1_n_0\
    );
\r_dsp_input_coeff[2][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][2][13]\,
      I1 => \r_input_coeffs_reg[6][2]_84\(13),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][2]_83\(13),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][2]_82\(13),
      O => \r_dsp_input_coeff[2][13]_i_2_n_0\
    );
\r_dsp_input_coeff[2][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][2]_81\(13),
      I1 => \r_input_coeffs_reg[2][2]_80\(13),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][2]_79\(13),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][2]_78\(13),
      O => \r_dsp_input_coeff[2][13]_i_3_n_0\
    );
\r_dsp_input_coeff[2][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][2]_78\(14),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[2][14]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[2][14]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[2][14]_i_1_n_0\
    );
\r_dsp_input_coeff[2][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][2][14]\,
      I1 => \r_input_coeffs_reg[6][2]_84\(14),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][2]_83\(14),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][2]_82\(14),
      O => \r_dsp_input_coeff[2][14]_i_2_n_0\
    );
\r_dsp_input_coeff[2][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][2]_81\(14),
      I1 => \r_input_coeffs_reg[2][2]_80\(14),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][2]_79\(14),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][2]_78\(14),
      O => \r_dsp_input_coeff[2][14]_i_3_n_0\
    );
\r_dsp_input_coeff[2][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][2]_78\(15),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[2][15]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[2][15]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[2][15]_i_1_n_0\
    );
\r_dsp_input_coeff[2][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][2][15]\,
      I1 => \r_input_coeffs_reg[6][2]_84\(15),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][2]_83\(15),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][2]_82\(15),
      O => \r_dsp_input_coeff[2][15]_i_2_n_0\
    );
\r_dsp_input_coeff[2][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][2]_81\(15),
      I1 => \r_input_coeffs_reg[2][2]_80\(15),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][2]_79\(15),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][2]_78\(15),
      O => \r_dsp_input_coeff[2][15]_i_3_n_0\
    );
\r_dsp_input_coeff[2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][2]_78\(16),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[2][16]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[2][16]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[2][16]_i_1_n_0\
    );
\r_dsp_input_coeff[2][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][2][16]\,
      I1 => \r_input_coeffs_reg[6][2]_84\(16),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][2]_83\(16),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][2]_82\(16),
      O => \r_dsp_input_coeff[2][16]_i_2_n_0\
    );
\r_dsp_input_coeff[2][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][2]_81\(16),
      I1 => \r_input_coeffs_reg[2][2]_80\(16),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][2]_79\(16),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][2]_78\(16),
      O => \r_dsp_input_coeff[2][16]_i_3_n_0\
    );
\r_dsp_input_coeff[2][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][2]_78\(1),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[2][1]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[2][1]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[2][1]_i_1_n_0\
    );
\r_dsp_input_coeff[2][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][2][1]\,
      I1 => \r_input_coeffs_reg[6][2]_84\(1),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][2]_83\(1),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][2]_82\(1),
      O => \r_dsp_input_coeff[2][1]_i_2_n_0\
    );
\r_dsp_input_coeff[2][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][2]_81\(1),
      I1 => \r_input_coeffs_reg[2][2]_80\(1),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][2]_79\(1),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][2]_78\(1),
      O => \r_dsp_input_coeff[2][1]_i_3_n_0\
    );
\r_dsp_input_coeff[2][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][2]_78\(2),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[2][2]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[2][2]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[2][2]_i_1_n_0\
    );
\r_dsp_input_coeff[2][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][2][2]\,
      I1 => \r_input_coeffs_reg[6][2]_84\(2),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][2]_83\(2),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][2]_82\(2),
      O => \r_dsp_input_coeff[2][2]_i_2_n_0\
    );
\r_dsp_input_coeff[2][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][2]_81\(2),
      I1 => \r_input_coeffs_reg[2][2]_80\(2),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][2]_79\(2),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][2]_78\(2),
      O => \r_dsp_input_coeff[2][2]_i_3_n_0\
    );
\r_dsp_input_coeff[2][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][2]_78\(3),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[2][3]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[2][3]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[2][3]_i_1_n_0\
    );
\r_dsp_input_coeff[2][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][2][3]\,
      I1 => \r_input_coeffs_reg[6][2]_84\(3),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][2]_83\(3),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][2]_82\(3),
      O => \r_dsp_input_coeff[2][3]_i_2_n_0\
    );
\r_dsp_input_coeff[2][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][2]_81\(3),
      I1 => \r_input_coeffs_reg[2][2]_80\(3),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][2]_79\(3),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][2]_78\(3),
      O => \r_dsp_input_coeff[2][3]_i_3_n_0\
    );
\r_dsp_input_coeff[2][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][2]_78\(4),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[2][4]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[2][4]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[2][4]_i_1_n_0\
    );
\r_dsp_input_coeff[2][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][2][4]\,
      I1 => \r_input_coeffs_reg[6][2]_84\(4),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][2]_83\(4),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][2]_82\(4),
      O => \r_dsp_input_coeff[2][4]_i_2_n_0\
    );
\r_dsp_input_coeff[2][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][2]_81\(4),
      I1 => \r_input_coeffs_reg[2][2]_80\(4),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][2]_79\(4),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][2]_78\(4),
      O => \r_dsp_input_coeff[2][4]_i_3_n_0\
    );
\r_dsp_input_coeff[2][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][2]_78\(5),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[2][5]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[2][5]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[2][5]_i_1_n_0\
    );
\r_dsp_input_coeff[2][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][2][5]\,
      I1 => \r_input_coeffs_reg[6][2]_84\(5),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][2]_83\(5),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][2]_82\(5),
      O => \r_dsp_input_coeff[2][5]_i_2_n_0\
    );
\r_dsp_input_coeff[2][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][2]_81\(5),
      I1 => \r_input_coeffs_reg[2][2]_80\(5),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][2]_79\(5),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][2]_78\(5),
      O => \r_dsp_input_coeff[2][5]_i_3_n_0\
    );
\r_dsp_input_coeff[2][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][2]_78\(6),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[2][6]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[2][6]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[2][6]_i_1_n_0\
    );
\r_dsp_input_coeff[2][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][2][6]\,
      I1 => \r_input_coeffs_reg[6][2]_84\(6),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][2]_83\(6),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][2]_82\(6),
      O => \r_dsp_input_coeff[2][6]_i_2_n_0\
    );
\r_dsp_input_coeff[2][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][2]_81\(6),
      I1 => \r_input_coeffs_reg[2][2]_80\(6),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][2]_79\(6),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][2]_78\(6),
      O => \r_dsp_input_coeff[2][6]_i_3_n_0\
    );
\r_dsp_input_coeff[2][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][2]_78\(7),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[2][7]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[2][7]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[2][7]_i_1_n_0\
    );
\r_dsp_input_coeff[2][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][2][7]\,
      I1 => \r_input_coeffs_reg[6][2]_84\(7),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][2]_83\(7),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][2]_82\(7),
      O => \r_dsp_input_coeff[2][7]_i_2_n_0\
    );
\r_dsp_input_coeff[2][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][2]_81\(7),
      I1 => \r_input_coeffs_reg[2][2]_80\(7),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][2]_79\(7),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][2]_78\(7),
      O => \r_dsp_input_coeff[2][7]_i_3_n_0\
    );
\r_dsp_input_coeff[2][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][2]_78\(8),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[2][8]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[2][8]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[2][8]_i_1_n_0\
    );
\r_dsp_input_coeff[2][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][2][8]\,
      I1 => \r_input_coeffs_reg[6][2]_84\(8),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][2]_83\(8),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][2]_82\(8),
      O => \r_dsp_input_coeff[2][8]_i_2_n_0\
    );
\r_dsp_input_coeff[2][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][2]_81\(8),
      I1 => \r_input_coeffs_reg[2][2]_80\(8),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][2]_79\(8),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][2]_78\(8),
      O => \r_dsp_input_coeff[2][8]_i_3_n_0\
    );
\r_dsp_input_coeff[2][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][2]_78\(9),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[2][9]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[2][9]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[2][9]_i_1_n_0\
    );
\r_dsp_input_coeff[2][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][2][9]\,
      I1 => \r_input_coeffs_reg[6][2]_84\(9),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][2]_83\(9),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][2]_82\(9),
      O => \r_dsp_input_coeff[2][9]_i_2_n_0\
    );
\r_dsp_input_coeff[2][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][2]_81\(9),
      I1 => \r_input_coeffs_reg[2][2]_80\(9),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][2]_79\(9),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][2]_78\(9),
      O => \r_dsp_input_coeff[2][9]_i_3_n_0\
    );
\r_dsp_input_coeff[3][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][3]_85\(0),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[3][0]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[3][0]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[3][0]_i_1_n_0\
    );
\r_dsp_input_coeff[3][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][3][0]\,
      I1 => \r_input_coeffs_reg[6][3]_91\(0),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][3]_90\(0),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][3]_89\(0),
      O => \r_dsp_input_coeff[3][0]_i_2_n_0\
    );
\r_dsp_input_coeff[3][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][3]_88\(0),
      I1 => \r_input_coeffs_reg[2][3]_87\(0),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][3]_86\(0),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][3]_85\(0),
      O => \r_dsp_input_coeff[3][0]_i_3_n_0\
    );
\r_dsp_input_coeff[3][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][3]_85\(10),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[3][10]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[3][10]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[3][10]_i_1_n_0\
    );
\r_dsp_input_coeff[3][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][3][10]\,
      I1 => \r_input_coeffs_reg[6][3]_91\(10),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][3]_90\(10),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][3]_89\(10),
      O => \r_dsp_input_coeff[3][10]_i_2_n_0\
    );
\r_dsp_input_coeff[3][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][3]_88\(10),
      I1 => \r_input_coeffs_reg[2][3]_87\(10),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][3]_86\(10),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][3]_85\(10),
      O => \r_dsp_input_coeff[3][10]_i_3_n_0\
    );
\r_dsp_input_coeff[3][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][3]_85\(11),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[3][11]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[3][11]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[3][11]_i_1_n_0\
    );
\r_dsp_input_coeff[3][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][3][11]\,
      I1 => \r_input_coeffs_reg[6][3]_91\(11),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][3]_90\(11),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][3]_89\(11),
      O => \r_dsp_input_coeff[3][11]_i_2_n_0\
    );
\r_dsp_input_coeff[3][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][3]_88\(11),
      I1 => \r_input_coeffs_reg[2][3]_87\(11),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][3]_86\(11),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][3]_85\(11),
      O => \r_dsp_input_coeff[3][11]_i_3_n_0\
    );
\r_dsp_input_coeff[3][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][3]_85\(12),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[3][12]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[3][12]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[3][12]_i_1_n_0\
    );
\r_dsp_input_coeff[3][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][3][12]\,
      I1 => \r_input_coeffs_reg[6][3]_91\(12),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][3]_90\(12),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][3]_89\(12),
      O => \r_dsp_input_coeff[3][12]_i_2_n_0\
    );
\r_dsp_input_coeff[3][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][3]_88\(12),
      I1 => \r_input_coeffs_reg[2][3]_87\(12),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][3]_86\(12),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][3]_85\(12),
      O => \r_dsp_input_coeff[3][12]_i_3_n_0\
    );
\r_dsp_input_coeff[3][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][3]_85\(13),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[3][13]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[3][13]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[3][13]_i_1_n_0\
    );
\r_dsp_input_coeff[3][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][3][13]\,
      I1 => \r_input_coeffs_reg[6][3]_91\(13),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][3]_90\(13),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][3]_89\(13),
      O => \r_dsp_input_coeff[3][13]_i_2_n_0\
    );
\r_dsp_input_coeff[3][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][3]_88\(13),
      I1 => \r_input_coeffs_reg[2][3]_87\(13),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][3]_86\(13),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][3]_85\(13),
      O => \r_dsp_input_coeff[3][13]_i_3_n_0\
    );
\r_dsp_input_coeff[3][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][3]_85\(14),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[3][14]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[3][14]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[3][14]_i_1_n_0\
    );
\r_dsp_input_coeff[3][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][3][14]\,
      I1 => \r_input_coeffs_reg[6][3]_91\(14),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][3]_90\(14),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][3]_89\(14),
      O => \r_dsp_input_coeff[3][14]_i_2_n_0\
    );
\r_dsp_input_coeff[3][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][3]_88\(14),
      I1 => \r_input_coeffs_reg[2][3]_87\(14),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][3]_86\(14),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][3]_85\(14),
      O => \r_dsp_input_coeff[3][14]_i_3_n_0\
    );
\r_dsp_input_coeff[3][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][3]_85\(15),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[3][15]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[3][15]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[3][15]_i_1_n_0\
    );
\r_dsp_input_coeff[3][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][3][15]\,
      I1 => \r_input_coeffs_reg[6][3]_91\(15),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][3]_90\(15),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][3]_89\(15),
      O => \r_dsp_input_coeff[3][15]_i_2_n_0\
    );
\r_dsp_input_coeff[3][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][3]_88\(15),
      I1 => \r_input_coeffs_reg[2][3]_87\(15),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][3]_86\(15),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][3]_85\(15),
      O => \r_dsp_input_coeff[3][15]_i_3_n_0\
    );
\r_dsp_input_coeff[3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][3]_85\(16),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[3][16]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[3][16]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[3][16]_i_1_n_0\
    );
\r_dsp_input_coeff[3][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][3][16]\,
      I1 => \r_input_coeffs_reg[6][3]_91\(16),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][3]_90\(16),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][3]_89\(16),
      O => \r_dsp_input_coeff[3][16]_i_2_n_0\
    );
\r_dsp_input_coeff[3][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][3]_88\(16),
      I1 => \r_input_coeffs_reg[2][3]_87\(16),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][3]_86\(16),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][3]_85\(16),
      O => \r_dsp_input_coeff[3][16]_i_3_n_0\
    );
\r_dsp_input_coeff[3][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][3]_85\(1),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[3][1]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[3][1]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[3][1]_i_1_n_0\
    );
\r_dsp_input_coeff[3][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][3][1]\,
      I1 => \r_input_coeffs_reg[6][3]_91\(1),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][3]_90\(1),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][3]_89\(1),
      O => \r_dsp_input_coeff[3][1]_i_2_n_0\
    );
\r_dsp_input_coeff[3][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][3]_88\(1),
      I1 => \r_input_coeffs_reg[2][3]_87\(1),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][3]_86\(1),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][3]_85\(1),
      O => \r_dsp_input_coeff[3][1]_i_3_n_0\
    );
\r_dsp_input_coeff[3][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][3]_85\(2),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[3][2]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[3][2]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[3][2]_i_1_n_0\
    );
\r_dsp_input_coeff[3][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][3][2]\,
      I1 => \r_input_coeffs_reg[6][3]_91\(2),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][3]_90\(2),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][3]_89\(2),
      O => \r_dsp_input_coeff[3][2]_i_2_n_0\
    );
\r_dsp_input_coeff[3][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][3]_88\(2),
      I1 => \r_input_coeffs_reg[2][3]_87\(2),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][3]_86\(2),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][3]_85\(2),
      O => \r_dsp_input_coeff[3][2]_i_3_n_0\
    );
\r_dsp_input_coeff[3][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][3]_85\(3),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[3][3]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[3][3]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[3][3]_i_1_n_0\
    );
\r_dsp_input_coeff[3][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][3][3]\,
      I1 => \r_input_coeffs_reg[6][3]_91\(3),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][3]_90\(3),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][3]_89\(3),
      O => \r_dsp_input_coeff[3][3]_i_2_n_0\
    );
\r_dsp_input_coeff[3][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][3]_88\(3),
      I1 => \r_input_coeffs_reg[2][3]_87\(3),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][3]_86\(3),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][3]_85\(3),
      O => \r_dsp_input_coeff[3][3]_i_3_n_0\
    );
\r_dsp_input_coeff[3][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][3]_85\(4),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[3][4]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[3][4]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[3][4]_i_1_n_0\
    );
\r_dsp_input_coeff[3][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][3][4]\,
      I1 => \r_input_coeffs_reg[6][3]_91\(4),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][3]_90\(4),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][3]_89\(4),
      O => \r_dsp_input_coeff[3][4]_i_2_n_0\
    );
\r_dsp_input_coeff[3][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][3]_88\(4),
      I1 => \r_input_coeffs_reg[2][3]_87\(4),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][3]_86\(4),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][3]_85\(4),
      O => \r_dsp_input_coeff[3][4]_i_3_n_0\
    );
\r_dsp_input_coeff[3][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][3]_85\(5),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[3][5]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[3][5]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[3][5]_i_1_n_0\
    );
\r_dsp_input_coeff[3][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][3][5]\,
      I1 => \r_input_coeffs_reg[6][3]_91\(5),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][3]_90\(5),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][3]_89\(5),
      O => \r_dsp_input_coeff[3][5]_i_2_n_0\
    );
\r_dsp_input_coeff[3][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][3]_88\(5),
      I1 => \r_input_coeffs_reg[2][3]_87\(5),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][3]_86\(5),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][3]_85\(5),
      O => \r_dsp_input_coeff[3][5]_i_3_n_0\
    );
\r_dsp_input_coeff[3][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][3]_85\(6),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[3][6]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[3][6]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[3][6]_i_1_n_0\
    );
\r_dsp_input_coeff[3][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][3][6]\,
      I1 => \r_input_coeffs_reg[6][3]_91\(6),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][3]_90\(6),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][3]_89\(6),
      O => \r_dsp_input_coeff[3][6]_i_2_n_0\
    );
\r_dsp_input_coeff[3][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][3]_88\(6),
      I1 => \r_input_coeffs_reg[2][3]_87\(6),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][3]_86\(6),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][3]_85\(6),
      O => \r_dsp_input_coeff[3][6]_i_3_n_0\
    );
\r_dsp_input_coeff[3][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][3]_85\(7),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[3][7]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[3][7]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[3][7]_i_1_n_0\
    );
\r_dsp_input_coeff[3][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][3][7]\,
      I1 => \r_input_coeffs_reg[6][3]_91\(7),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][3]_90\(7),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][3]_89\(7),
      O => \r_dsp_input_coeff[3][7]_i_2_n_0\
    );
\r_dsp_input_coeff[3][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][3]_88\(7),
      I1 => \r_input_coeffs_reg[2][3]_87\(7),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][3]_86\(7),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][3]_85\(7),
      O => \r_dsp_input_coeff[3][7]_i_3_n_0\
    );
\r_dsp_input_coeff[3][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][3]_85\(8),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[3][8]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[3][8]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[3][8]_i_1_n_0\
    );
\r_dsp_input_coeff[3][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][3][8]\,
      I1 => \r_input_coeffs_reg[6][3]_91\(8),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][3]_90\(8),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][3]_89\(8),
      O => \r_dsp_input_coeff[3][8]_i_2_n_0\
    );
\r_dsp_input_coeff[3][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][3]_88\(8),
      I1 => \r_input_coeffs_reg[2][3]_87\(8),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][3]_86\(8),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][3]_85\(8),
      O => \r_dsp_input_coeff[3][8]_i_3_n_0\
    );
\r_dsp_input_coeff[3][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][3]_85\(9),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[3][9]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[3][9]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[3][9]_i_1_n_0\
    );
\r_dsp_input_coeff[3][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][3][9]\,
      I1 => \r_input_coeffs_reg[6][3]_91\(9),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][3]_90\(9),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][3]_89\(9),
      O => \r_dsp_input_coeff[3][9]_i_2_n_0\
    );
\r_dsp_input_coeff[3][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][3]_88\(9),
      I1 => \r_input_coeffs_reg[2][3]_87\(9),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][3]_86\(9),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][3]_85\(9),
      O => \r_dsp_input_coeff[3][9]_i_3_n_0\
    );
\r_dsp_input_coeff[4][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][4]_92\(0),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[4][0]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[4][0]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[4][0]_i_1_n_0\
    );
\r_dsp_input_coeff[4][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][4][0]\,
      I1 => \r_input_coeffs_reg[6][4]_98\(0),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][4]_97\(0),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][4]_96\(0),
      O => \r_dsp_input_coeff[4][0]_i_2_n_0\
    );
\r_dsp_input_coeff[4][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][4]_95\(0),
      I1 => \r_input_coeffs_reg[2][4]_94\(0),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][4]_93\(0),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][4]_92\(0),
      O => \r_dsp_input_coeff[4][0]_i_3_n_0\
    );
\r_dsp_input_coeff[4][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][4]_92\(10),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[4][10]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[4][10]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[4][10]_i_1_n_0\
    );
\r_dsp_input_coeff[4][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][4][10]\,
      I1 => \r_input_coeffs_reg[6][4]_98\(10),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][4]_97\(10),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][4]_96\(10),
      O => \r_dsp_input_coeff[4][10]_i_2_n_0\
    );
\r_dsp_input_coeff[4][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][4]_95\(10),
      I1 => \r_input_coeffs_reg[2][4]_94\(10),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][4]_93\(10),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][4]_92\(10),
      O => \r_dsp_input_coeff[4][10]_i_3_n_0\
    );
\r_dsp_input_coeff[4][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][4]_92\(11),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[4][11]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[4][11]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[4][11]_i_1_n_0\
    );
\r_dsp_input_coeff[4][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][4][11]\,
      I1 => \r_input_coeffs_reg[6][4]_98\(11),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][4]_97\(11),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][4]_96\(11),
      O => \r_dsp_input_coeff[4][11]_i_2_n_0\
    );
\r_dsp_input_coeff[4][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][4]_95\(11),
      I1 => \r_input_coeffs_reg[2][4]_94\(11),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][4]_93\(11),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][4]_92\(11),
      O => \r_dsp_input_coeff[4][11]_i_3_n_0\
    );
\r_dsp_input_coeff[4][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][4]_92\(12),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[4][12]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[4][12]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[4][12]_i_1_n_0\
    );
\r_dsp_input_coeff[4][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][4][12]\,
      I1 => \r_input_coeffs_reg[6][4]_98\(12),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][4]_97\(12),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][4]_96\(12),
      O => \r_dsp_input_coeff[4][12]_i_2_n_0\
    );
\r_dsp_input_coeff[4][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][4]_95\(12),
      I1 => \r_input_coeffs_reg[2][4]_94\(12),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][4]_93\(12),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][4]_92\(12),
      O => \r_dsp_input_coeff[4][12]_i_3_n_0\
    );
\r_dsp_input_coeff[4][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][4]_92\(13),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[4][13]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[4][13]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[4][13]_i_1_n_0\
    );
\r_dsp_input_coeff[4][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][4][13]\,
      I1 => \r_input_coeffs_reg[6][4]_98\(13),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][4]_97\(13),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][4]_96\(13),
      O => \r_dsp_input_coeff[4][13]_i_2_n_0\
    );
\r_dsp_input_coeff[4][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][4]_95\(13),
      I1 => \r_input_coeffs_reg[2][4]_94\(13),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][4]_93\(13),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][4]_92\(13),
      O => \r_dsp_input_coeff[4][13]_i_3_n_0\
    );
\r_dsp_input_coeff[4][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][4]_92\(14),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[4][14]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[4][14]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[4][14]_i_1_n_0\
    );
\r_dsp_input_coeff[4][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][4][14]\,
      I1 => \r_input_coeffs_reg[6][4]_98\(14),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][4]_97\(14),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][4]_96\(14),
      O => \r_dsp_input_coeff[4][14]_i_2_n_0\
    );
\r_dsp_input_coeff[4][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][4]_95\(14),
      I1 => \r_input_coeffs_reg[2][4]_94\(14),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][4]_93\(14),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][4]_92\(14),
      O => \r_dsp_input_coeff[4][14]_i_3_n_0\
    );
\r_dsp_input_coeff[4][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][4]_92\(15),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[4][15]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[4][15]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[4][15]_i_1_n_0\
    );
\r_dsp_input_coeff[4][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][4][15]\,
      I1 => \r_input_coeffs_reg[6][4]_98\(15),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][4]_97\(15),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][4]_96\(15),
      O => \r_dsp_input_coeff[4][15]_i_2_n_0\
    );
\r_dsp_input_coeff[4][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][4]_95\(15),
      I1 => \r_input_coeffs_reg[2][4]_94\(15),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][4]_93\(15),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][4]_92\(15),
      O => \r_dsp_input_coeff[4][15]_i_3_n_0\
    );
\r_dsp_input_coeff[4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][4]_92\(16),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[4][16]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[4][16]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[4][16]_i_1_n_0\
    );
\r_dsp_input_coeff[4][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][4][16]\,
      I1 => \r_input_coeffs_reg[6][4]_98\(16),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][4]_97\(16),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][4]_96\(16),
      O => \r_dsp_input_coeff[4][16]_i_2_n_0\
    );
\r_dsp_input_coeff[4][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][4]_95\(16),
      I1 => \r_input_coeffs_reg[2][4]_94\(16),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][4]_93\(16),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][4]_92\(16),
      O => \r_dsp_input_coeff[4][16]_i_3_n_0\
    );
\r_dsp_input_coeff[4][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][4]_92\(1),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[4][1]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[4][1]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[4][1]_i_1_n_0\
    );
\r_dsp_input_coeff[4][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][4][1]\,
      I1 => \r_input_coeffs_reg[6][4]_98\(1),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][4]_97\(1),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][4]_96\(1),
      O => \r_dsp_input_coeff[4][1]_i_2_n_0\
    );
\r_dsp_input_coeff[4][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][4]_95\(1),
      I1 => \r_input_coeffs_reg[2][4]_94\(1),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][4]_93\(1),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][4]_92\(1),
      O => \r_dsp_input_coeff[4][1]_i_3_n_0\
    );
\r_dsp_input_coeff[4][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][4]_92\(2),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[4][2]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[4][2]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[4][2]_i_1_n_0\
    );
\r_dsp_input_coeff[4][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][4][2]\,
      I1 => \r_input_coeffs_reg[6][4]_98\(2),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][4]_97\(2),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][4]_96\(2),
      O => \r_dsp_input_coeff[4][2]_i_2_n_0\
    );
\r_dsp_input_coeff[4][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][4]_95\(2),
      I1 => \r_input_coeffs_reg[2][4]_94\(2),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][4]_93\(2),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][4]_92\(2),
      O => \r_dsp_input_coeff[4][2]_i_3_n_0\
    );
\r_dsp_input_coeff[4][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][4]_92\(3),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[4][3]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[4][3]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[4][3]_i_1_n_0\
    );
\r_dsp_input_coeff[4][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][4][3]\,
      I1 => \r_input_coeffs_reg[6][4]_98\(3),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][4]_97\(3),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][4]_96\(3),
      O => \r_dsp_input_coeff[4][3]_i_2_n_0\
    );
\r_dsp_input_coeff[4][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][4]_95\(3),
      I1 => \r_input_coeffs_reg[2][4]_94\(3),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][4]_93\(3),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][4]_92\(3),
      O => \r_dsp_input_coeff[4][3]_i_3_n_0\
    );
\r_dsp_input_coeff[4][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][4]_92\(4),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[4][4]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[4][4]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[4][4]_i_1_n_0\
    );
\r_dsp_input_coeff[4][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][4][4]\,
      I1 => \r_input_coeffs_reg[6][4]_98\(4),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][4]_97\(4),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][4]_96\(4),
      O => \r_dsp_input_coeff[4][4]_i_2_n_0\
    );
\r_dsp_input_coeff[4][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][4]_95\(4),
      I1 => \r_input_coeffs_reg[2][4]_94\(4),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][4]_93\(4),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][4]_92\(4),
      O => \r_dsp_input_coeff[4][4]_i_3_n_0\
    );
\r_dsp_input_coeff[4][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][4]_92\(5),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[4][5]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[4][5]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[4][5]_i_1_n_0\
    );
\r_dsp_input_coeff[4][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][4][5]\,
      I1 => \r_input_coeffs_reg[6][4]_98\(5),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][4]_97\(5),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][4]_96\(5),
      O => \r_dsp_input_coeff[4][5]_i_2_n_0\
    );
\r_dsp_input_coeff[4][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][4]_95\(5),
      I1 => \r_input_coeffs_reg[2][4]_94\(5),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][4]_93\(5),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][4]_92\(5),
      O => \r_dsp_input_coeff[4][5]_i_3_n_0\
    );
\r_dsp_input_coeff[4][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][4]_92\(6),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[4][6]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[4][6]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[4][6]_i_1_n_0\
    );
\r_dsp_input_coeff[4][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][4][6]\,
      I1 => \r_input_coeffs_reg[6][4]_98\(6),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][4]_97\(6),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][4]_96\(6),
      O => \r_dsp_input_coeff[4][6]_i_2_n_0\
    );
\r_dsp_input_coeff[4][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][4]_95\(6),
      I1 => \r_input_coeffs_reg[2][4]_94\(6),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][4]_93\(6),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][4]_92\(6),
      O => \r_dsp_input_coeff[4][6]_i_3_n_0\
    );
\r_dsp_input_coeff[4][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][4]_92\(7),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[4][7]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[4][7]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[4][7]_i_1_n_0\
    );
\r_dsp_input_coeff[4][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][4][7]\,
      I1 => \r_input_coeffs_reg[6][4]_98\(7),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][4]_97\(7),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][4]_96\(7),
      O => \r_dsp_input_coeff[4][7]_i_2_n_0\
    );
\r_dsp_input_coeff[4][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][4]_95\(7),
      I1 => \r_input_coeffs_reg[2][4]_94\(7),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][4]_93\(7),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][4]_92\(7),
      O => \r_dsp_input_coeff[4][7]_i_3_n_0\
    );
\r_dsp_input_coeff[4][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][4]_92\(8),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[4][8]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[4][8]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[4][8]_i_1_n_0\
    );
\r_dsp_input_coeff[4][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][4][8]\,
      I1 => \r_input_coeffs_reg[6][4]_98\(8),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][4]_97\(8),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][4]_96\(8),
      O => \r_dsp_input_coeff[4][8]_i_2_n_0\
    );
\r_dsp_input_coeff[4][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][4]_95\(8),
      I1 => \r_input_coeffs_reg[2][4]_94\(8),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][4]_93\(8),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][4]_92\(8),
      O => \r_dsp_input_coeff[4][8]_i_3_n_0\
    );
\r_dsp_input_coeff[4][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][4]_92\(9),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[4][9]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[4][9]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[4][9]_i_1_n_0\
    );
\r_dsp_input_coeff[4][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][4][9]\,
      I1 => \r_input_coeffs_reg[6][4]_98\(9),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][4]_97\(9),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][4]_96\(9),
      O => \r_dsp_input_coeff[4][9]_i_2_n_0\
    );
\r_dsp_input_coeff[4][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][4]_95\(9),
      I1 => \r_input_coeffs_reg[2][4]_94\(9),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][4]_93\(9),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][4]_92\(9),
      O => \r_dsp_input_coeff[4][9]_i_3_n_0\
    );
\r_dsp_input_coeff[5][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][5]_99\(0),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[5][0]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[5][0]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[5][0]_i_1_n_0\
    );
\r_dsp_input_coeff[5][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][5][0]\,
      I1 => \r_input_coeffs_reg[6][5]_105\(0),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][5]_104\(0),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][5]_103\(0),
      O => \r_dsp_input_coeff[5][0]_i_2_n_0\
    );
\r_dsp_input_coeff[5][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][5]_102\(0),
      I1 => \r_input_coeffs_reg[2][5]_101\(0),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][5]_100\(0),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][5]_99\(0),
      O => \r_dsp_input_coeff[5][0]_i_3_n_0\
    );
\r_dsp_input_coeff[5][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][5]_99\(10),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[5][10]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[5][10]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[5][10]_i_1_n_0\
    );
\r_dsp_input_coeff[5][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][5][10]\,
      I1 => \r_input_coeffs_reg[6][5]_105\(10),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][5]_104\(10),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][5]_103\(10),
      O => \r_dsp_input_coeff[5][10]_i_2_n_0\
    );
\r_dsp_input_coeff[5][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][5]_102\(10),
      I1 => \r_input_coeffs_reg[2][5]_101\(10),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][5]_100\(10),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][5]_99\(10),
      O => \r_dsp_input_coeff[5][10]_i_3_n_0\
    );
\r_dsp_input_coeff[5][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][5]_99\(11),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[5][11]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[5][11]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[5][11]_i_1_n_0\
    );
\r_dsp_input_coeff[5][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][5][11]\,
      I1 => \r_input_coeffs_reg[6][5]_105\(11),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][5]_104\(11),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][5]_103\(11),
      O => \r_dsp_input_coeff[5][11]_i_2_n_0\
    );
\r_dsp_input_coeff[5][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][5]_102\(11),
      I1 => \r_input_coeffs_reg[2][5]_101\(11),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][5]_100\(11),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][5]_99\(11),
      O => \r_dsp_input_coeff[5][11]_i_3_n_0\
    );
\r_dsp_input_coeff[5][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][5]_99\(12),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[5][12]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[5][12]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[5][12]_i_1_n_0\
    );
\r_dsp_input_coeff[5][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][5][12]\,
      I1 => \r_input_coeffs_reg[6][5]_105\(12),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][5]_104\(12),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][5]_103\(12),
      O => \r_dsp_input_coeff[5][12]_i_2_n_0\
    );
\r_dsp_input_coeff[5][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][5]_102\(12),
      I1 => \r_input_coeffs_reg[2][5]_101\(12),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][5]_100\(12),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][5]_99\(12),
      O => \r_dsp_input_coeff[5][12]_i_3_n_0\
    );
\r_dsp_input_coeff[5][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][5]_99\(13),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[5][13]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[5][13]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[5][13]_i_1_n_0\
    );
\r_dsp_input_coeff[5][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][5][13]\,
      I1 => \r_input_coeffs_reg[6][5]_105\(13),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][5]_104\(13),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][5]_103\(13),
      O => \r_dsp_input_coeff[5][13]_i_2_n_0\
    );
\r_dsp_input_coeff[5][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][5]_102\(13),
      I1 => \r_input_coeffs_reg[2][5]_101\(13),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][5]_100\(13),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][5]_99\(13),
      O => \r_dsp_input_coeff[5][13]_i_3_n_0\
    );
\r_dsp_input_coeff[5][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][5]_99\(14),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[5][14]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[5][14]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[5][14]_i_1_n_0\
    );
\r_dsp_input_coeff[5][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][5][14]\,
      I1 => \r_input_coeffs_reg[6][5]_105\(14),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][5]_104\(14),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][5]_103\(14),
      O => \r_dsp_input_coeff[5][14]_i_2_n_0\
    );
\r_dsp_input_coeff[5][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][5]_102\(14),
      I1 => \r_input_coeffs_reg[2][5]_101\(14),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][5]_100\(14),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][5]_99\(14),
      O => \r_dsp_input_coeff[5][14]_i_3_n_0\
    );
\r_dsp_input_coeff[5][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][5]_99\(15),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[5][15]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[5][15]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[5][15]_i_1_n_0\
    );
\r_dsp_input_coeff[5][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][5][15]\,
      I1 => \r_input_coeffs_reg[6][5]_105\(15),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][5]_104\(15),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][5]_103\(15),
      O => \r_dsp_input_coeff[5][15]_i_2_n_0\
    );
\r_dsp_input_coeff[5][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][5]_102\(15),
      I1 => \r_input_coeffs_reg[2][5]_101\(15),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][5]_100\(15),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][5]_99\(15),
      O => \r_dsp_input_coeff[5][15]_i_3_n_0\
    );
\r_dsp_input_coeff[5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][5]_99\(16),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[5][16]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[5][16]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[5][16]_i_1_n_0\
    );
\r_dsp_input_coeff[5][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][5][16]\,
      I1 => \r_input_coeffs_reg[6][5]_105\(16),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][5]_104\(16),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][5]_103\(16),
      O => \r_dsp_input_coeff[5][16]_i_2_n_0\
    );
\r_dsp_input_coeff[5][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][5]_102\(16),
      I1 => \r_input_coeffs_reg[2][5]_101\(16),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][5]_100\(16),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][5]_99\(16),
      O => \r_dsp_input_coeff[5][16]_i_3_n_0\
    );
\r_dsp_input_coeff[5][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][5]_99\(1),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[5][1]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[5][1]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[5][1]_i_1_n_0\
    );
\r_dsp_input_coeff[5][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][5][1]\,
      I1 => \r_input_coeffs_reg[6][5]_105\(1),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][5]_104\(1),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][5]_103\(1),
      O => \r_dsp_input_coeff[5][1]_i_2_n_0\
    );
\r_dsp_input_coeff[5][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][5]_102\(1),
      I1 => \r_input_coeffs_reg[2][5]_101\(1),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][5]_100\(1),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][5]_99\(1),
      O => \r_dsp_input_coeff[5][1]_i_3_n_0\
    );
\r_dsp_input_coeff[5][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][5]_99\(2),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[5][2]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[5][2]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[5][2]_i_1_n_0\
    );
\r_dsp_input_coeff[5][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][5][2]\,
      I1 => \r_input_coeffs_reg[6][5]_105\(2),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][5]_104\(2),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][5]_103\(2),
      O => \r_dsp_input_coeff[5][2]_i_2_n_0\
    );
\r_dsp_input_coeff[5][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][5]_102\(2),
      I1 => \r_input_coeffs_reg[2][5]_101\(2),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][5]_100\(2),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][5]_99\(2),
      O => \r_dsp_input_coeff[5][2]_i_3_n_0\
    );
\r_dsp_input_coeff[5][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][5]_99\(3),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[5][3]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[5][3]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[5][3]_i_1_n_0\
    );
\r_dsp_input_coeff[5][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][5][3]\,
      I1 => \r_input_coeffs_reg[6][5]_105\(3),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][5]_104\(3),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][5]_103\(3),
      O => \r_dsp_input_coeff[5][3]_i_2_n_0\
    );
\r_dsp_input_coeff[5][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][5]_102\(3),
      I1 => \r_input_coeffs_reg[2][5]_101\(3),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][5]_100\(3),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][5]_99\(3),
      O => \r_dsp_input_coeff[5][3]_i_3_n_0\
    );
\r_dsp_input_coeff[5][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][5]_99\(4),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[5][4]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[5][4]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[5][4]_i_1_n_0\
    );
\r_dsp_input_coeff[5][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][5][4]\,
      I1 => \r_input_coeffs_reg[6][5]_105\(4),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][5]_104\(4),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][5]_103\(4),
      O => \r_dsp_input_coeff[5][4]_i_2_n_0\
    );
\r_dsp_input_coeff[5][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][5]_102\(4),
      I1 => \r_input_coeffs_reg[2][5]_101\(4),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][5]_100\(4),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][5]_99\(4),
      O => \r_dsp_input_coeff[5][4]_i_3_n_0\
    );
\r_dsp_input_coeff[5][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][5]_99\(5),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[5][5]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[5][5]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[5][5]_i_1_n_0\
    );
\r_dsp_input_coeff[5][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][5][5]\,
      I1 => \r_input_coeffs_reg[6][5]_105\(5),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][5]_104\(5),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][5]_103\(5),
      O => \r_dsp_input_coeff[5][5]_i_2_n_0\
    );
\r_dsp_input_coeff[5][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][5]_102\(5),
      I1 => \r_input_coeffs_reg[2][5]_101\(5),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][5]_100\(5),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][5]_99\(5),
      O => \r_dsp_input_coeff[5][5]_i_3_n_0\
    );
\r_dsp_input_coeff[5][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][5]_99\(6),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[5][6]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[5][6]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[5][6]_i_1_n_0\
    );
\r_dsp_input_coeff[5][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][5][6]\,
      I1 => \r_input_coeffs_reg[6][5]_105\(6),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][5]_104\(6),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][5]_103\(6),
      O => \r_dsp_input_coeff[5][6]_i_2_n_0\
    );
\r_dsp_input_coeff[5][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][5]_102\(6),
      I1 => \r_input_coeffs_reg[2][5]_101\(6),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][5]_100\(6),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][5]_99\(6),
      O => \r_dsp_input_coeff[5][6]_i_3_n_0\
    );
\r_dsp_input_coeff[5][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][5]_99\(7),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[5][7]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[5][7]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[5][7]_i_1_n_0\
    );
\r_dsp_input_coeff[5][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][5][7]\,
      I1 => \r_input_coeffs_reg[6][5]_105\(7),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][5]_104\(7),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][5]_103\(7),
      O => \r_dsp_input_coeff[5][7]_i_2_n_0\
    );
\r_dsp_input_coeff[5][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][5]_102\(7),
      I1 => \r_input_coeffs_reg[2][5]_101\(7),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][5]_100\(7),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][5]_99\(7),
      O => \r_dsp_input_coeff[5][7]_i_3_n_0\
    );
\r_dsp_input_coeff[5][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][5]_99\(8),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[5][8]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[5][8]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[5][8]_i_1_n_0\
    );
\r_dsp_input_coeff[5][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][5][8]\,
      I1 => \r_input_coeffs_reg[6][5]_105\(8),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][5]_104\(8),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][5]_103\(8),
      O => \r_dsp_input_coeff[5][8]_i_2_n_0\
    );
\r_dsp_input_coeff[5][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][5]_102\(8),
      I1 => \r_input_coeffs_reg[2][5]_101\(8),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][5]_100\(8),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][5]_99\(8),
      O => \r_dsp_input_coeff[5][8]_i_3_n_0\
    );
\r_dsp_input_coeff[5][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][5]_99\(9),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[5][9]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[5][9]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[5][9]_i_1_n_0\
    );
\r_dsp_input_coeff[5][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][5][9]\,
      I1 => \r_input_coeffs_reg[6][5]_105\(9),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[5][5]_104\(9),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[4][5]_103\(9),
      O => \r_dsp_input_coeff[5][9]_i_2_n_0\
    );
\r_dsp_input_coeff[5][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][5]_102\(9),
      I1 => \r_input_coeffs_reg[2][5]_101\(9),
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_input_coeffs_reg[1][5]_100\(9),
      I4 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I5 => \r_input_coeffs_reg[0][5]_99\(9),
      O => \r_dsp_input_coeff[5][9]_i_3_n_0\
    );
\r_dsp_input_coeff[6][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][6]_106\(0),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[6][0]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[6][0]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[6][0]_i_1_n_0\
    );
\r_dsp_input_coeff[6][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][6][0]\,
      I1 => \r_input_coeffs_reg[6][6]_112\(0),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][6]_111\(0),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][6]_110\(0),
      O => \r_dsp_input_coeff[6][0]_i_2_n_0\
    );
\r_dsp_input_coeff[6][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][6]_109\(0),
      I1 => \r_input_coeffs_reg[2][6]_108\(0),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][6]_107\(0),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][6]_106\(0),
      O => \r_dsp_input_coeff[6][0]_i_3_n_0\
    );
\r_dsp_input_coeff[6][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][6]_106\(10),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[6][10]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[6][10]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[6][10]_i_1_n_0\
    );
\r_dsp_input_coeff[6][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][6][10]\,
      I1 => \r_input_coeffs_reg[6][6]_112\(10),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][6]_111\(10),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][6]_110\(10),
      O => \r_dsp_input_coeff[6][10]_i_2_n_0\
    );
\r_dsp_input_coeff[6][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][6]_109\(10),
      I1 => \r_input_coeffs_reg[2][6]_108\(10),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][6]_107\(10),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][6]_106\(10),
      O => \r_dsp_input_coeff[6][10]_i_3_n_0\
    );
\r_dsp_input_coeff[6][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][6]_106\(11),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[6][11]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[6][11]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[6][11]_i_1_n_0\
    );
\r_dsp_input_coeff[6][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][6][11]\,
      I1 => \r_input_coeffs_reg[6][6]_112\(11),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][6]_111\(11),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][6]_110\(11),
      O => \r_dsp_input_coeff[6][11]_i_2_n_0\
    );
\r_dsp_input_coeff[6][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][6]_109\(11),
      I1 => \r_input_coeffs_reg[2][6]_108\(11),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][6]_107\(11),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][6]_106\(11),
      O => \r_dsp_input_coeff[6][11]_i_3_n_0\
    );
\r_dsp_input_coeff[6][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][6]_106\(12),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[6][12]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[6][12]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[6][12]_i_1_n_0\
    );
\r_dsp_input_coeff[6][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][6][12]\,
      I1 => \r_input_coeffs_reg[6][6]_112\(12),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][6]_111\(12),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][6]_110\(12),
      O => \r_dsp_input_coeff[6][12]_i_2_n_0\
    );
\r_dsp_input_coeff[6][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][6]_109\(12),
      I1 => \r_input_coeffs_reg[2][6]_108\(12),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][6]_107\(12),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][6]_106\(12),
      O => \r_dsp_input_coeff[6][12]_i_3_n_0\
    );
\r_dsp_input_coeff[6][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][6]_106\(13),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[6][13]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[6][13]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[6][13]_i_1_n_0\
    );
\r_dsp_input_coeff[6][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][6][13]\,
      I1 => \r_input_coeffs_reg[6][6]_112\(13),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][6]_111\(13),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][6]_110\(13),
      O => \r_dsp_input_coeff[6][13]_i_2_n_0\
    );
\r_dsp_input_coeff[6][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][6]_109\(13),
      I1 => \r_input_coeffs_reg[2][6]_108\(13),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][6]_107\(13),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][6]_106\(13),
      O => \r_dsp_input_coeff[6][13]_i_3_n_0\
    );
\r_dsp_input_coeff[6][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][6]_106\(14),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[6][14]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[6][14]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[6][14]_i_1_n_0\
    );
\r_dsp_input_coeff[6][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][6][14]\,
      I1 => \r_input_coeffs_reg[6][6]_112\(14),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][6]_111\(14),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][6]_110\(14),
      O => \r_dsp_input_coeff[6][14]_i_2_n_0\
    );
\r_dsp_input_coeff[6][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][6]_109\(14),
      I1 => \r_input_coeffs_reg[2][6]_108\(14),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][6]_107\(14),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][6]_106\(14),
      O => \r_dsp_input_coeff[6][14]_i_3_n_0\
    );
\r_dsp_input_coeff[6][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][6]_106\(15),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[6][15]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[6][15]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[6][15]_i_1_n_0\
    );
\r_dsp_input_coeff[6][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][6][15]\,
      I1 => \r_input_coeffs_reg[6][6]_112\(15),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][6]_111\(15),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][6]_110\(15),
      O => \r_dsp_input_coeff[6][15]_i_2_n_0\
    );
\r_dsp_input_coeff[6][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][6]_109\(15),
      I1 => \r_input_coeffs_reg[2][6]_108\(15),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][6]_107\(15),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][6]_106\(15),
      O => \r_dsp_input_coeff[6][15]_i_3_n_0\
    );
\r_dsp_input_coeff[6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][6]_106\(16),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[6][16]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[6][16]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[6][16]_i_1_n_0\
    );
\r_dsp_input_coeff[6][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][6][16]\,
      I1 => \r_input_coeffs_reg[6][6]_112\(16),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][6]_111\(16),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][6]_110\(16),
      O => \r_dsp_input_coeff[6][16]_i_2_n_0\
    );
\r_dsp_input_coeff[6][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][6]_109\(16),
      I1 => \r_input_coeffs_reg[2][6]_108\(16),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][6]_107\(16),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][6]_106\(16),
      O => \r_dsp_input_coeff[6][16]_i_3_n_0\
    );
\r_dsp_input_coeff[6][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][6]_106\(1),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[6][1]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[6][1]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[6][1]_i_1_n_0\
    );
\r_dsp_input_coeff[6][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][6][1]\,
      I1 => \r_input_coeffs_reg[6][6]_112\(1),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][6]_111\(1),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][6]_110\(1),
      O => \r_dsp_input_coeff[6][1]_i_2_n_0\
    );
\r_dsp_input_coeff[6][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][6]_109\(1),
      I1 => \r_input_coeffs_reg[2][6]_108\(1),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][6]_107\(1),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][6]_106\(1),
      O => \r_dsp_input_coeff[6][1]_i_3_n_0\
    );
\r_dsp_input_coeff[6][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][6]_106\(2),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[6][2]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[6][2]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[6][2]_i_1_n_0\
    );
\r_dsp_input_coeff[6][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][6][2]\,
      I1 => \r_input_coeffs_reg[6][6]_112\(2),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][6]_111\(2),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][6]_110\(2),
      O => \r_dsp_input_coeff[6][2]_i_2_n_0\
    );
\r_dsp_input_coeff[6][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][6]_109\(2),
      I1 => \r_input_coeffs_reg[2][6]_108\(2),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][6]_107\(2),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][6]_106\(2),
      O => \r_dsp_input_coeff[6][2]_i_3_n_0\
    );
\r_dsp_input_coeff[6][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][6]_106\(3),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[6][3]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[6][3]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[6][3]_i_1_n_0\
    );
\r_dsp_input_coeff[6][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][6][3]\,
      I1 => \r_input_coeffs_reg[6][6]_112\(3),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][6]_111\(3),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][6]_110\(3),
      O => \r_dsp_input_coeff[6][3]_i_2_n_0\
    );
\r_dsp_input_coeff[6][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][6]_109\(3),
      I1 => \r_input_coeffs_reg[2][6]_108\(3),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][6]_107\(3),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][6]_106\(3),
      O => \r_dsp_input_coeff[6][3]_i_3_n_0\
    );
\r_dsp_input_coeff[6][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][6]_106\(4),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[6][4]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[6][4]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[6][4]_i_1_n_0\
    );
\r_dsp_input_coeff[6][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][6][4]\,
      I1 => \r_input_coeffs_reg[6][6]_112\(4),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][6]_111\(4),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][6]_110\(4),
      O => \r_dsp_input_coeff[6][4]_i_2_n_0\
    );
\r_dsp_input_coeff[6][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][6]_109\(4),
      I1 => \r_input_coeffs_reg[2][6]_108\(4),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][6]_107\(4),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][6]_106\(4),
      O => \r_dsp_input_coeff[6][4]_i_3_n_0\
    );
\r_dsp_input_coeff[6][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][6]_106\(5),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[6][5]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[6][5]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[6][5]_i_1_n_0\
    );
\r_dsp_input_coeff[6][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][6][5]\,
      I1 => \r_input_coeffs_reg[6][6]_112\(5),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][6]_111\(5),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][6]_110\(5),
      O => \r_dsp_input_coeff[6][5]_i_2_n_0\
    );
\r_dsp_input_coeff[6][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][6]_109\(5),
      I1 => \r_input_coeffs_reg[2][6]_108\(5),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][6]_107\(5),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][6]_106\(5),
      O => \r_dsp_input_coeff[6][5]_i_3_n_0\
    );
\r_dsp_input_coeff[6][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][6]_106\(6),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[6][6]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[6][6]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[6][6]_i_1_n_0\
    );
\r_dsp_input_coeff[6][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][6][6]\,
      I1 => \r_input_coeffs_reg[6][6]_112\(6),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][6]_111\(6),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][6]_110\(6),
      O => \r_dsp_input_coeff[6][6]_i_2_n_0\
    );
\r_dsp_input_coeff[6][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][6]_109\(6),
      I1 => \r_input_coeffs_reg[2][6]_108\(6),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][6]_107\(6),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][6]_106\(6),
      O => \r_dsp_input_coeff[6][6]_i_3_n_0\
    );
\r_dsp_input_coeff[6][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][6]_106\(7),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[6][7]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[6][7]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[6][7]_i_1_n_0\
    );
\r_dsp_input_coeff[6][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][6][7]\,
      I1 => \r_input_coeffs_reg[6][6]_112\(7),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][6]_111\(7),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][6]_110\(7),
      O => \r_dsp_input_coeff[6][7]_i_2_n_0\
    );
\r_dsp_input_coeff[6][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][6]_109\(7),
      I1 => \r_input_coeffs_reg[2][6]_108\(7),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][6]_107\(7),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][6]_106\(7),
      O => \r_dsp_input_coeff[6][7]_i_3_n_0\
    );
\r_dsp_input_coeff[6][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][6]_106\(8),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[6][8]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[6][8]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[6][8]_i_1_n_0\
    );
\r_dsp_input_coeff[6][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][6][8]\,
      I1 => \r_input_coeffs_reg[6][6]_112\(8),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][6]_111\(8),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][6]_110\(8),
      O => \r_dsp_input_coeff[6][8]_i_2_n_0\
    );
\r_dsp_input_coeff[6][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][6]_109\(8),
      I1 => \r_input_coeffs_reg[2][6]_108\(8),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][6]_107\(8),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][6]_106\(8),
      O => \r_dsp_input_coeff[6][8]_i_3_n_0\
    );
\r_dsp_input_coeff[6][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][6]_106\(9),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[6][9]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[6][9]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[6][9]_i_1_n_0\
    );
\r_dsp_input_coeff[6][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][6][9]\,
      I1 => \r_input_coeffs_reg[6][6]_112\(9),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][6]_111\(9),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][6]_110\(9),
      O => \r_dsp_input_coeff[6][9]_i_2_n_0\
    );
\r_dsp_input_coeff[6][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][6]_109\(9),
      I1 => \r_input_coeffs_reg[2][6]_108\(9),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][6]_107\(9),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][6]_106\(9),
      O => \r_dsp_input_coeff[6][9]_i_3_n_0\
    );
\r_dsp_input_coeff[7][0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][7]_113\(0),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[7][0]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[7][0]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[7][0]_i_1_n_0\
    );
\r_dsp_input_coeff[7][0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][7][0]\,
      I1 => \r_input_coeffs_reg[6][7]_119\(0),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][7]_118\(0),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][7]_117\(0),
      O => \r_dsp_input_coeff[7][0]_i_2_n_0\
    );
\r_dsp_input_coeff[7][0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][7]_116\(0),
      I1 => \r_input_coeffs_reg[2][7]_115\(0),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][7]_114\(0),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][7]_113\(0),
      O => \r_dsp_input_coeff[7][0]_i_3_n_0\
    );
\r_dsp_input_coeff[7][10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][7]_113\(10),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[7][10]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[7][10]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[7][10]_i_1_n_0\
    );
\r_dsp_input_coeff[7][10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][7][10]\,
      I1 => \r_input_coeffs_reg[6][7]_119\(10),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][7]_118\(10),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][7]_117\(10),
      O => \r_dsp_input_coeff[7][10]_i_2_n_0\
    );
\r_dsp_input_coeff[7][10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][7]_116\(10),
      I1 => \r_input_coeffs_reg[2][7]_115\(10),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][7]_114\(10),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][7]_113\(10),
      O => \r_dsp_input_coeff[7][10]_i_3_n_0\
    );
\r_dsp_input_coeff[7][11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][7]_113\(11),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[7][11]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[7][11]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[7][11]_i_1_n_0\
    );
\r_dsp_input_coeff[7][11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][7][11]\,
      I1 => \r_input_coeffs_reg[6][7]_119\(11),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][7]_118\(11),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][7]_117\(11),
      O => \r_dsp_input_coeff[7][11]_i_2_n_0\
    );
\r_dsp_input_coeff[7][11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][7]_116\(11),
      I1 => \r_input_coeffs_reg[2][7]_115\(11),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][7]_114\(11),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][7]_113\(11),
      O => \r_dsp_input_coeff[7][11]_i_3_n_0\
    );
\r_dsp_input_coeff[7][12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][7]_113\(12),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[7][12]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[7][12]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[7][12]_i_1_n_0\
    );
\r_dsp_input_coeff[7][12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][7][12]\,
      I1 => \r_input_coeffs_reg[6][7]_119\(12),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][7]_118\(12),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][7]_117\(12),
      O => \r_dsp_input_coeff[7][12]_i_2_n_0\
    );
\r_dsp_input_coeff[7][12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][7]_116\(12),
      I1 => \r_input_coeffs_reg[2][7]_115\(12),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][7]_114\(12),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][7]_113\(12),
      O => \r_dsp_input_coeff[7][12]_i_3_n_0\
    );
\r_dsp_input_coeff[7][13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][7]_113\(13),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[7][13]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[7][13]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[7][13]_i_1_n_0\
    );
\r_dsp_input_coeff[7][13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][7][13]\,
      I1 => \r_input_coeffs_reg[6][7]_119\(13),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][7]_118\(13),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][7]_117\(13),
      O => \r_dsp_input_coeff[7][13]_i_2_n_0\
    );
\r_dsp_input_coeff[7][13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][7]_116\(13),
      I1 => \r_input_coeffs_reg[2][7]_115\(13),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][7]_114\(13),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][7]_113\(13),
      O => \r_dsp_input_coeff[7][13]_i_3_n_0\
    );
\r_dsp_input_coeff[7][14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][7]_113\(14),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[7][14]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[7][14]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[7][14]_i_1_n_0\
    );
\r_dsp_input_coeff[7][14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][7][14]\,
      I1 => \r_input_coeffs_reg[6][7]_119\(14),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][7]_118\(14),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][7]_117\(14),
      O => \r_dsp_input_coeff[7][14]_i_2_n_0\
    );
\r_dsp_input_coeff[7][14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][7]_116\(14),
      I1 => \r_input_coeffs_reg[2][7]_115\(14),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][7]_114\(14),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][7]_113\(14),
      O => \r_dsp_input_coeff[7][14]_i_3_n_0\
    );
\r_dsp_input_coeff[7][15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][7]_113\(15),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[7][15]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[7][15]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[7][15]_i_1_n_0\
    );
\r_dsp_input_coeff[7][15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][7][15]\,
      I1 => \r_input_coeffs_reg[6][7]_119\(15),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][7]_118\(15),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][7]_117\(15),
      O => \r_dsp_input_coeff[7][15]_i_2_n_0\
    );
\r_dsp_input_coeff[7][15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][7]_116\(15),
      I1 => \r_input_coeffs_reg[2][7]_115\(15),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][7]_114\(15),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][7]_113\(15),
      O => \r_dsp_input_coeff[7][15]_i_3_n_0\
    );
\r_dsp_input_coeff[7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][7]_113\(16),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[7][16]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[7][16]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[7][16]_i_1_n_0\
    );
\r_dsp_input_coeff[7][16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][7][16]\,
      I1 => \r_input_coeffs_reg[6][7]_119\(16),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][7]_118\(16),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][7]_117\(16),
      O => \r_dsp_input_coeff[7][16]_i_2_n_0\
    );
\r_dsp_input_coeff[7][16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][7]_116\(16),
      I1 => \r_input_coeffs_reg[2][7]_115\(16),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][7]_114\(16),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][7]_113\(16),
      O => \r_dsp_input_coeff[7][16]_i_3_n_0\
    );
\r_dsp_input_coeff[7][1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][7]_113\(1),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[7][1]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[7][1]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[7][1]_i_1_n_0\
    );
\r_dsp_input_coeff[7][1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][7][1]\,
      I1 => \r_input_coeffs_reg[6][7]_119\(1),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][7]_118\(1),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][7]_117\(1),
      O => \r_dsp_input_coeff[7][1]_i_2_n_0\
    );
\r_dsp_input_coeff[7][1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][7]_116\(1),
      I1 => \r_input_coeffs_reg[2][7]_115\(1),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][7]_114\(1),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][7]_113\(1),
      O => \r_dsp_input_coeff[7][1]_i_3_n_0\
    );
\r_dsp_input_coeff[7][2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][7]_113\(2),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[7][2]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[7][2]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[7][2]_i_1_n_0\
    );
\r_dsp_input_coeff[7][2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][7][2]\,
      I1 => \r_input_coeffs_reg[6][7]_119\(2),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][7]_118\(2),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][7]_117\(2),
      O => \r_dsp_input_coeff[7][2]_i_2_n_0\
    );
\r_dsp_input_coeff[7][2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][7]_116\(2),
      I1 => \r_input_coeffs_reg[2][7]_115\(2),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][7]_114\(2),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][7]_113\(2),
      O => \r_dsp_input_coeff[7][2]_i_3_n_0\
    );
\r_dsp_input_coeff[7][3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][7]_113\(3),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[7][3]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[7][3]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[7][3]_i_1_n_0\
    );
\r_dsp_input_coeff[7][3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][7][3]\,
      I1 => \r_input_coeffs_reg[6][7]_119\(3),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][7]_118\(3),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][7]_117\(3),
      O => \r_dsp_input_coeff[7][3]_i_2_n_0\
    );
\r_dsp_input_coeff[7][3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][7]_116\(3),
      I1 => \r_input_coeffs_reg[2][7]_115\(3),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][7]_114\(3),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][7]_113\(3),
      O => \r_dsp_input_coeff[7][3]_i_3_n_0\
    );
\r_dsp_input_coeff[7][4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][7]_113\(4),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[7][4]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[7][4]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[7][4]_i_1_n_0\
    );
\r_dsp_input_coeff[7][4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][7][4]\,
      I1 => \r_input_coeffs_reg[6][7]_119\(4),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][7]_118\(4),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][7]_117\(4),
      O => \r_dsp_input_coeff[7][4]_i_2_n_0\
    );
\r_dsp_input_coeff[7][4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][7]_116\(4),
      I1 => \r_input_coeffs_reg[2][7]_115\(4),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][7]_114\(4),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][7]_113\(4),
      O => \r_dsp_input_coeff[7][4]_i_3_n_0\
    );
\r_dsp_input_coeff[7][5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][7]_113\(5),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[7][5]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[7][5]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[7][5]_i_1_n_0\
    );
\r_dsp_input_coeff[7][5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][7][5]\,
      I1 => \r_input_coeffs_reg[6][7]_119\(5),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][7]_118\(5),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][7]_117\(5),
      O => \r_dsp_input_coeff[7][5]_i_2_n_0\
    );
\r_dsp_input_coeff[7][5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][7]_116\(5),
      I1 => \r_input_coeffs_reg[2][7]_115\(5),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][7]_114\(5),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][7]_113\(5),
      O => \r_dsp_input_coeff[7][5]_i_3_n_0\
    );
\r_dsp_input_coeff[7][6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][7]_113\(6),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[7][6]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[7][6]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[7][6]_i_1_n_0\
    );
\r_dsp_input_coeff[7][6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][7][6]\,
      I1 => \r_input_coeffs_reg[6][7]_119\(6),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][7]_118\(6),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][7]_117\(6),
      O => \r_dsp_input_coeff[7][6]_i_2_n_0\
    );
\r_dsp_input_coeff[7][6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][7]_116\(6),
      I1 => \r_input_coeffs_reg[2][7]_115\(6),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][7]_114\(6),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][7]_113\(6),
      O => \r_dsp_input_coeff[7][6]_i_3_n_0\
    );
\r_dsp_input_coeff[7][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][7]_113\(7),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[7][7]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[7][7]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[7][7]_i_1_n_0\
    );
\r_dsp_input_coeff[7][7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][7][7]\,
      I1 => \r_input_coeffs_reg[6][7]_119\(7),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][7]_118\(7),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][7]_117\(7),
      O => \r_dsp_input_coeff[7][7]_i_2_n_0\
    );
\r_dsp_input_coeff[7][7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][7]_116\(7),
      I1 => \r_input_coeffs_reg[2][7]_115\(7),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][7]_114\(7),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][7]_113\(7),
      O => \r_dsp_input_coeff[7][7]_i_3_n_0\
    );
\r_dsp_input_coeff[7][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][7]_113\(8),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[7][8]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[7][8]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[7][8]_i_1_n_0\
    );
\r_dsp_input_coeff[7][8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][7][8]\,
      I1 => \r_input_coeffs_reg[6][7]_119\(8),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][7]_118\(8),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][7]_117\(8),
      O => \r_dsp_input_coeff[7][8]_i_2_n_0\
    );
\r_dsp_input_coeff[7][8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][7]_116\(8),
      I1 => \r_input_coeffs_reg[2][7]_115\(8),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][7]_114\(8),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][7]_113\(8),
      O => \r_dsp_input_coeff[7][8]_i_3_n_0\
    );
\r_dsp_input_coeff[7][9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8FFF88888888888"
    )
        port map (
      I0 => \r_input_coeffs_reg[0][7]_113\(9),
      I1 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_input_coeff[7][9]_i_2_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => \r_dsp_input_coeff[7][9]_i_3_n_0\,
      I5 => r_dsp_1_setup,
      O => \r_dsp_input_coeff[7][9]_i_1_n_0\
    );
\r_dsp_input_coeff[7][9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg_n_0_[7][7][9]\,
      I1 => \r_input_coeffs_reg[6][7]_119\(9),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[5][7]_118\(9),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[4][7]_117\(9),
      O => \r_dsp_input_coeff[7][9]_i_2_n_0\
    );
\r_dsp_input_coeff[7][9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_input_coeffs_reg[3][7]_116\(9),
      I1 => \r_input_coeffs_reg[2][7]_115\(9),
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[1][7]_114\(9),
      I4 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I5 => \r_input_coeffs_reg[0][7]_113\(9),
      O => \r_dsp_input_coeff[7][9]_i_3_n_0\
    );
\r_dsp_input_coeff_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[0][0]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[0][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[0][10]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[0][10]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[0][11]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[0][11]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[0][12]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[0][12]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[0][13]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[0][13]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[0][14]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[0][14]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[0][15]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[0][15]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[0][16]_i_2_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[0][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[0][1]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[0][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[0][2]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[0][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[0][3]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[0][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[0][4]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[0][4]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[0][5]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[0][5]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[0][6]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[0][6]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[0][7]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[0][7]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[0][8]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[0][8]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[0][9]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[0][9]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[1][0]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[1][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[1][10]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[1][10]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[1][11]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[1][11]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[1][12]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[1][12]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[1][13]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[1][13]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[1][14]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[1][14]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[1][15]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[1][15]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[1][16]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[1][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[1][1]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[1][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[1][2]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[1][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[1][3]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[1][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[1][4]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[1][4]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[1][5]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[1][5]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[1][6]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[1][6]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[1][7]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[1][7]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[1][8]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[1][8]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[1][9]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[1][9]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[2][0]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[2][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[2][10]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[2][10]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[2][11]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[2][11]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[2][12]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[2][12]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[2][13]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[2][13]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[2][14]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[2][14]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[2][15]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[2][15]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[2][16]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[2][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[2][1]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[2][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[2][2]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[2][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[2][3]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[2][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[2][4]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[2][4]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[2][5]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[2][5]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[2][6]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[2][6]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[2][7]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[2][7]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[2][8]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[2][8]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[2][9]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[2][9]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[3][0]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[3][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[3][10]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[3][10]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[3][11]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[3][11]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[3][12]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[3][12]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[3][13]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[3][13]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[3][14]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[3][14]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[3][15]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[3][15]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[3][16]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[3][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[3][1]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[3][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[3][2]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[3][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[3][3]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[3][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[3][4]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[3][4]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[3][5]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[3][5]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[3][6]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[3][6]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[3][7]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[3][7]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[3][8]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[3][8]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[3][9]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[3][9]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[4][0]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[4][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[4][10]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[4][10]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[4][11]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[4][11]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[4][12]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[4][12]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[4][13]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[4][13]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[4][14]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[4][14]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[4][15]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[4][15]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[4][16]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[4][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[4][1]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[4][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[4][2]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[4][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[4][3]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[4][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[4][4]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[4][4]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[4][5]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[4][5]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[4][6]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[4][6]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[4][7]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[4][7]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[4][8]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[4][8]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[4][9]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[4][9]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[5][0]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[5][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[5][10]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[5][10]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[5][11]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[5][11]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[5][12]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[5][12]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[5][13]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[5][13]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[5][14]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[5][14]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[5][15]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[5][15]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[5][16]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[5][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[5][1]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[5][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[5][2]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[5][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[5][3]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[5][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[5][4]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[5][4]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[5][5]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[5][5]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[5][6]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[5][6]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[5][7]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[5][7]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[5][8]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[5][8]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[5][9]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[5][9]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[6][0]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[6][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[6][10]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[6][10]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[6][11]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[6][11]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[6][12]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[6][12]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[6][13]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[6][13]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[6][14]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[6][14]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[6][15]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[6][15]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[6][16]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[6][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[6][1]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[6][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[6][2]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[6][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[6][3]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[6][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[6][4]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[6][4]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[6][5]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[6][5]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[6][6]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[6][6]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[6][7]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[6][7]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[6][8]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[6][8]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[6][9]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[6][9]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[7][0]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[7][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[7][10]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[7][10]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[7][11]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[7][11]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[7][12]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[7][12]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[7][13]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[7][13]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[7][14]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[7][14]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[7][15]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[7][15]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[7][16]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[7][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[7][1]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[7][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[7][2]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[7][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[7][3]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[7][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[7][4]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[7][4]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[7][5]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[7][5]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[7][6]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[7][6]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[7][7]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[7][7]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[7][8]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[7][8]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_coeff_reg[7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_coeff[7][9]_i_1_n_0\,
      Q => \r_dsp_input_coeff_reg_n_0_[7][9]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant[0][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AA8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_dsp_1_setup_reg_n_0_[0]\,
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      O => \r_dsp_input_quant[0][0]_i_1_n_0\
    );
\r_dsp_input_quant[0][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A028"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_dsp_1_setup_reg_n_0_[0]\,
      I2 => \r_dsp_1_setup_reg_n_0_[2]\,
      I3 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      O => \r_dsp_input_quant[0][1]_i_1_n_0\
    );
\r_dsp_input_quant[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I2 => \r_dsp_1_setup_reg_n_0_[2]\,
      O => \r_dsp_input_quant[0][2]_i_1_n_0\
    );
\r_dsp_input_quant[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_dsp_1_setup_reg_n_0_[2]\,
      I2 => r_dsp_1_setup,
      O => \r_dsp_input_quant[0][3]_i_1_n_0\
    );
\r_dsp_input_quant[1][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8008"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_dsp_1_setup_reg_n_0_[0]\,
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      O => \r_dsp_input_quant[1][0]_i_1_n_0\
    );
\r_dsp_input_quant[1][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A8"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_dsp_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[0]\,
      O => \r_dsp_input_quant[1][1]_i_1_n_0\
    );
\r_dsp_input_quant[1][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFBAAAA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_dsp_1_setup_reg_n_0_[0]\,
      I2 => \r_dsp_1_setup_reg_n_0_[2]\,
      I3 => \r_dsp_1_setup_reg[1]_rep__0_n_0\,
      I4 => r_dsp_1_setup,
      O => \r_dsp_input_quant[1][2]_i_1_n_0\
    );
\r_dsp_input_quant[2][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EABFAAAA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_dsp_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I3 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I4 => r_dsp_1_setup,
      O => \r_dsp_input_quant[2][0]_i_1_n_0\
    );
\r_dsp_input_quant[2][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"28A0"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I2 => \r_dsp_1_setup_reg_n_0_[2]\,
      I3 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      O => \r_dsp_input_quant[2][1]_i_1_n_0\
    );
\r_dsp_input_quant[2][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BAABAAAA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_dsp_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I4 => r_dsp_1_setup,
      O => \r_dsp_input_quant[2][2]_i_1_n_0\
    );
\r_dsp_input_quant[2][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABFAAAA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => r_dsp_1_setup,
      O => \r_dsp_input_quant[2][3]_i_1_n_0\
    );
\r_dsp_input_quant[3][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A028"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      O => \r_dsp_input_quant[3][0]_i_1_n_0\
    );
\r_dsp_input_quant[3][1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_dsp_1_setup_reg_n_0_[1]\,
      I2 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      O => \r_dsp_input_quant[3][1]_i_1_n_0\
    );
\r_dsp_input_quant[3][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2220"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_dsp_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      O => \r_dsp_input_quant[3][2]_i_1_n_0\
    );
\r_dsp_input_quant[3][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_dsp_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[1]\,
      I4 => r_dsp_1_setup,
      O => \r_dsp_input_quant[3][3]_i_1_n_0\
    );
\r_dsp_input_quant[4][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_dsp_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => r_dsp_1_setup,
      O => \r_dsp_input_quant[4][0]_i_1_n_0\
    );
\r_dsp_input_quant[4][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_dsp_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      O => \r_dsp_input_quant[4][1]_i_1_n_0\
    );
\r_dsp_input_quant[4][2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABAA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_dsp_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => r_dsp_1_setup,
      O => \r_dsp_input_quant[4][2]_i_1_n_0\
    );
\r_dsp_input_quant[5][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEFAAAA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_dsp_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_1_setup_reg[1]_rep_n_0\,
      I3 => \r_dsp_1_setup_reg[0]_rep_n_0\,
      I4 => r_dsp_1_setup,
      O => \r_dsp_input_quant[5][0]_i_1_n_0\
    );
\r_dsp_input_quant[6][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFABAAAA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I2 => \r_dsp_1_setup_reg_n_0_[1]\,
      I3 => \r_dsp_1_setup_reg_n_0_[2]\,
      I4 => r_dsp_1_setup,
      O => \r_dsp_input_quant[6][0]_i_1_n_0\
    );
\r_dsp_input_quant[7][0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_dsp_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[1]\,
      O => \r_dsp_input_quant[7][0]_i_1_n_0\
    );
\r_dsp_input_quant[7][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFAAAA"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg[0]_rep__0_n_0\,
      I1 => \r_dsp_1_setup_reg_n_0_[2]\,
      I2 => \r_dsp_1_setup_reg[0]_rep__0_n_0\,
      I3 => \r_dsp_1_setup_reg_n_0_[1]\,
      I4 => r_dsp_1_setup,
      O => \r_dsp_input_quant[7][1]_i_1_n_0\
    );
\r_dsp_input_quant_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[0][0]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[0][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[0][1]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[0][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[0][2]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[0][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[0][3]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[0][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[1][0]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[1][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[1][1]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[1][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[1][2]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[1][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[2][0]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[2][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[2][1]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[2][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[2][2]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[2][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[2][3]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[2][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[3][0]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[3][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[3][1]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[3][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[3][2]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[3][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[3][3]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[3][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[4][0]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[4][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[4][1]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[4][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[4][2]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[4][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[5][0]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[5][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[6][0]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[6][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[7][0]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[7][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_dsp_input_quant_reg[7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_dsp_input_coeff[0][16]_i_1_n_0\,
      D => \r_dsp_input_quant[7][1]_i_1_n_0\,
      Q => \r_dsp_input_quant_reg_n_0_[7][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs[0][0][0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TDATA(0),
      O => \r_input_coeffs[0][0][0]_i_1_n_0\
    );
\r_input_coeffs[0][0][10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TDATA(10),
      O => \r_input_coeffs[0][0][10]_i_1_n_0\
    );
\r_input_coeffs[0][0][11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TDATA(11),
      O => \r_input_coeffs[0][0][11]_i_1_n_0\
    );
\r_input_coeffs[0][0][12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TDATA(12),
      O => \r_input_coeffs[0][0][12]_i_1_n_0\
    );
\r_input_coeffs[0][0][13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TDATA(13),
      O => \r_input_coeffs[0][0][13]_i_1_n_0\
    );
\r_input_coeffs[0][0][14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TDATA(14),
      O => \r_input_coeffs[0][0][14]_i_1_n_0\
    );
\r_input_coeffs[0][0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TDATA(15),
      O => \r_input_coeffs[0][0][15]_i_1_n_0\
    );
\r_input_coeffs[0][0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs_reg[7][0]__0\,
      I4 => \r_input_coeffs[0][0][16]_i_4_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[0][0][16]_i_1_n_0\
    );
\r_input_coeffs[0][0][16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TDATA(16),
      O => \r_input_coeffs[0][0][16]_i_2_n_0\
    );
\r_input_coeffs[0][0][16]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[2]\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[1]\,
      O => \r_input_coeffs_reg[7][0]__0\
    );
\r_input_coeffs[0][0][16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[1]\,
      I1 => \r_curr_input_row_reg_n_0_[2]\,
      O => \r_input_coeffs[0][0][16]_i_4_n_0\
    );
\r_input_coeffs[0][0][1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TDATA(1),
      O => \r_input_coeffs[0][0][1]_i_1_n_0\
    );
\r_input_coeffs[0][0][2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TDATA(2),
      O => \r_input_coeffs[0][0][2]_i_1_n_0\
    );
\r_input_coeffs[0][0][3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TDATA(3),
      O => \r_input_coeffs[0][0][3]_i_1_n_0\
    );
\r_input_coeffs[0][0][4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TDATA(4),
      O => \r_input_coeffs[0][0][4]_i_1_n_0\
    );
\r_input_coeffs[0][0][5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TDATA(5),
      O => \r_input_coeffs[0][0][5]_i_1_n_0\
    );
\r_input_coeffs[0][0][6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TDATA(6),
      O => \r_input_coeffs[0][0][6]_i_1_n_0\
    );
\r_input_coeffs[0][0][7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TDATA(7),
      O => \r_input_coeffs[0][0][7]_i_1_n_0\
    );
\r_input_coeffs[0][0][8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TDATA(8),
      O => \r_input_coeffs[0][0][8]_i_1_n_0\
    );
\r_input_coeffs[0][0][9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TDATA(9),
      O => \r_input_coeffs[0][0][9]_i_1_n_0\
    );
\r_input_coeffs[0][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs_reg[7][1]__0\,
      I4 => \r_input_coeffs[0][0][16]_i_4_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[0][1][16]_i_1_n_0\
    );
\r_input_coeffs[0][1][16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[2]\,
      I1 => \r_curr_input_col_reg_n_0_[0]\,
      I2 => \r_curr_input_col_reg_n_0_[1]\,
      O => \r_input_coeffs_reg[7][1]__0\
    );
\r_input_coeffs[0][2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs_reg[7][2]__0\,
      I4 => \r_input_coeffs[0][0][16]_i_4_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[0][2][16]_i_1_n_0\
    );
\r_input_coeffs[0][2][16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[0]\,
      I1 => \r_curr_input_col_reg_n_0_[1]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_coeffs_reg[7][2]__0\
    );
\r_input_coeffs[0][3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs[0][3][16]_i_2_n_0\,
      I4 => \r_input_coeffs[0][0][16]_i_4_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[0][3][16]_i_1_n_0\
    );
\r_input_coeffs[0][3][16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[0]\,
      I1 => \r_curr_input_col_reg_n_0_[1]\,
      I2 => \r_curr_input_col_reg_n_0_[2]\,
      O => \r_input_coeffs[0][3][16]_i_2_n_0\
    );
\r_input_coeffs[0][4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs_reg[7][4]__0\,
      I4 => \r_input_coeffs[0][0][16]_i_4_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[0][4][16]_i_1_n_0\
    );
\r_input_coeffs[0][4][16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[0]\,
      I1 => \r_curr_input_col_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[1]\,
      O => \r_input_coeffs_reg[7][4]__0\
    );
\r_input_coeffs[0][5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs[0][5][16]_i_2_n_0\,
      I4 => \r_input_coeffs[0][0][16]_i_4_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[0][5][16]_i_1_n_0\
    );
\r_input_coeffs[0][5][16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[0]\,
      I1 => \r_curr_input_col_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[1]\,
      O => \r_input_coeffs[0][5][16]_i_2_n_0\
    );
\r_input_coeffs[0][6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs_reg[7][6]__0\,
      I4 => \r_input_coeffs[0][0][16]_i_4_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[0][6][16]_i_1_n_0\
    );
\r_input_coeffs[0][6][16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \r_curr_input_col_reg_n_0_[1]\,
      I1 => \r_curr_input_col_reg_n_0_[2]\,
      I2 => \r_curr_input_col_reg_n_0_[0]\,
      O => \r_input_coeffs_reg[7][6]__0\
    );
\r_input_coeffs[0][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => r_core_state1,
      I4 => \r_input_coeffs[0][0][16]_i_4_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[0][7][16]_i_1_n_0\
    );
\r_input_coeffs[1][0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs_reg[7][0]__0\,
      I4 => \r_input_coeffs[0][0][16]_i_4_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[1][0][16]_i_1_n_0\
    );
\r_input_coeffs[1][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs_reg[7][1]__0\,
      I4 => \r_input_coeffs[0][0][16]_i_4_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[1][1][16]_i_1_n_0\
    );
\r_input_coeffs[1][2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs_reg[7][2]__0\,
      I4 => \r_input_coeffs[0][0][16]_i_4_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[1][2][16]_i_1_n_0\
    );
\r_input_coeffs[1][3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs[0][3][16]_i_2_n_0\,
      I4 => \r_input_coeffs[0][0][16]_i_4_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[1][3][16]_i_1_n_0\
    );
\r_input_coeffs[1][4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs_reg[7][4]__0\,
      I4 => \r_input_coeffs[0][0][16]_i_4_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[1][4][16]_i_1_n_0\
    );
\r_input_coeffs[1][5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs[0][5][16]_i_2_n_0\,
      I4 => \r_input_coeffs[0][0][16]_i_4_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[1][5][16]_i_1_n_0\
    );
\r_input_coeffs[1][6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs_reg[7][6]__0\,
      I4 => \r_input_coeffs[0][0][16]_i_4_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[1][6][16]_i_1_n_0\
    );
\r_input_coeffs[1][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => r_core_state1,
      I4 => \r_input_coeffs[0][0][16]_i_4_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[1][7][16]_i_1_n_0\
    );
\r_input_coeffs[2][0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[7][0]__0\,
      I4 => \r_input_coeffs[2][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[2][0][16]_i_1_n_0\
    );
\r_input_coeffs[2][0][16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[0]\,
      I1 => \r_curr_input_row_reg_n_0_[2]\,
      O => \r_input_coeffs[2][0][16]_i_2_n_0\
    );
\r_input_coeffs[2][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[7][1]__0\,
      I4 => \r_input_coeffs[2][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[2][1][16]_i_1_n_0\
    );
\r_input_coeffs[2][2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[7][2]__0\,
      I4 => \r_input_coeffs[2][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[2][2][16]_i_1_n_0\
    );
\r_input_coeffs[2][3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_input_coeffs[0][3][16]_i_2_n_0\,
      I4 => \r_input_coeffs[2][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[2][3][16]_i_1_n_0\
    );
\r_input_coeffs[2][4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[7][4]__0\,
      I4 => \r_input_coeffs[2][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[2][4][16]_i_1_n_0\
    );
\r_input_coeffs[2][5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_input_coeffs[0][5][16]_i_2_n_0\,
      I4 => \r_input_coeffs[2][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[2][5][16]_i_1_n_0\
    );
\r_input_coeffs[2][6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[7][6]__0\,
      I4 => \r_input_coeffs[2][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[2][6][16]_i_1_n_0\
    );
\r_input_coeffs[2][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => r_core_state1,
      I4 => \r_input_coeffs[2][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[2][7][16]_i_1_n_0\
    );
\r_input_coeffs[3][0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs[3][0][16]_i_2_n_0\,
      I3 => \r_input_coeffs_reg[7][0]__0\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[3][0][16]_i_1_n_0\
    );
\r_input_coeffs[3][0][16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[1]\,
      I1 => \r_curr_input_row_reg_n_0_[0]\,
      O => \r_input_coeffs[3][0][16]_i_2_n_0\
    );
\r_input_coeffs[3][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs[3][0][16]_i_2_n_0\,
      I3 => \r_input_coeffs_reg[7][1]__0\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[3][1][16]_i_1_n_0\
    );
\r_input_coeffs[3][2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs[3][0][16]_i_2_n_0\,
      I3 => \r_input_coeffs_reg[7][2]__0\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[3][2][16]_i_1_n_0\
    );
\r_input_coeffs[3][3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs[3][0][16]_i_2_n_0\,
      I3 => \r_input_coeffs[0][3][16]_i_2_n_0\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[3][3][16]_i_1_n_0\
    );
\r_input_coeffs[3][4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs[3][0][16]_i_2_n_0\,
      I3 => \r_input_coeffs_reg[7][4]__0\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[3][4][16]_i_1_n_0\
    );
\r_input_coeffs[3][5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs[3][0][16]_i_2_n_0\,
      I3 => \r_input_coeffs[0][5][16]_i_2_n_0\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[3][5][16]_i_1_n_0\
    );
\r_input_coeffs[3][6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs[3][0][16]_i_2_n_0\,
      I3 => \r_input_coeffs_reg[7][6]__0\,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[3][6][16]_i_1_n_0\
    );
\r_input_coeffs[3][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00008000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs[3][0][16]_i_2_n_0\,
      I3 => r_core_state1,
      I4 => \r_curr_input_row_reg_n_0_[2]\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[3][7][16]_i_1_n_0\
    );
\r_input_coeffs[4][0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs_reg[7][0]__0\,
      I3 => \r_curr_input_row_reg_n_0_[2]\,
      I4 => \r_input_coeffs[4][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[4][0][16]_i_1_n_0\
    );
\r_input_coeffs[4][0][16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[0]\,
      I1 => \r_curr_input_row_reg_n_0_[1]\,
      O => \r_input_coeffs[4][0][16]_i_2_n_0\
    );
\r_input_coeffs[4][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs_reg[7][1]__0\,
      I3 => \r_curr_input_row_reg_n_0_[2]\,
      I4 => \r_input_coeffs[4][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[4][1][16]_i_1_n_0\
    );
\r_input_coeffs[4][2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs_reg[7][2]__0\,
      I3 => \r_curr_input_row_reg_n_0_[2]\,
      I4 => \r_input_coeffs[4][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[4][2][16]_i_1_n_0\
    );
\r_input_coeffs[4][3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs[0][3][16]_i_2_n_0\,
      I3 => \r_curr_input_row_reg_n_0_[2]\,
      I4 => \r_input_coeffs[4][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[4][3][16]_i_1_n_0\
    );
\r_input_coeffs[4][4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs_reg[7][4]__0\,
      I3 => \r_curr_input_row_reg_n_0_[2]\,
      I4 => \r_input_coeffs[4][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[4][4][16]_i_1_n_0\
    );
\r_input_coeffs[4][5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs[0][5][16]_i_2_n_0\,
      I3 => \r_curr_input_row_reg_n_0_[2]\,
      I4 => \r_input_coeffs[4][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[4][5][16]_i_1_n_0\
    );
\r_input_coeffs[4][6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs_reg[7][6]__0\,
      I3 => \r_curr_input_row_reg_n_0_[2]\,
      I4 => \r_input_coeffs[4][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[4][6][16]_i_1_n_0\
    );
\r_input_coeffs[4][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => r_core_state1,
      I3 => \r_curr_input_row_reg_n_0_[2]\,
      I4 => \r_input_coeffs[4][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[4][7][16]_i_1_n_0\
    );
\r_input_coeffs[5][0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs_reg[7][0]__0\,
      I4 => \r_input_coeffs[5][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[5][0][16]_i_1_n_0\
    );
\r_input_coeffs[5][0][16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[2]\,
      I1 => \r_curr_input_row_reg_n_0_[1]\,
      O => \r_input_coeffs[5][0][16]_i_2_n_0\
    );
\r_input_coeffs[5][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs_reg[7][1]__0\,
      I4 => \r_input_coeffs[5][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[5][1][16]_i_1_n_0\
    );
\r_input_coeffs[5][2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs_reg[7][2]__0\,
      I4 => \r_input_coeffs[5][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[5][2][16]_i_1_n_0\
    );
\r_input_coeffs[5][3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs[0][3][16]_i_2_n_0\,
      I4 => \r_input_coeffs[5][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[5][3][16]_i_1_n_0\
    );
\r_input_coeffs[5][4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs_reg[7][4]__0\,
      I4 => \r_input_coeffs[5][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[5][4][16]_i_1_n_0\
    );
\r_input_coeffs[5][5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs[0][5][16]_i_2_n_0\,
      I4 => \r_input_coeffs[5][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[5][5][16]_i_1_n_0\
    );
\r_input_coeffs[5][6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => \r_input_coeffs_reg[7][6]__0\,
      I4 => \r_input_coeffs[5][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[5][6][16]_i_1_n_0\
    );
\r_input_coeffs[5][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[0]\,
      I3 => r_core_state1,
      I4 => \r_input_coeffs[5][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[5][7][16]_i_1_n_0\
    );
\r_input_coeffs[6][0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[7][0]__0\,
      I4 => \r_input_coeffs[6][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[6][0][16]_i_1_n_0\
    );
\r_input_coeffs[6][0][16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \r_curr_input_row_reg_n_0_[2]\,
      I1 => \r_curr_input_row_reg_n_0_[0]\,
      O => \r_input_coeffs[6][0][16]_i_2_n_0\
    );
\r_input_coeffs[6][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[7][1]__0\,
      I4 => \r_input_coeffs[6][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[6][1][16]_i_1_n_0\
    );
\r_input_coeffs[6][2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[7][2]__0\,
      I4 => \r_input_coeffs[6][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[6][2][16]_i_1_n_0\
    );
\r_input_coeffs[6][3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_input_coeffs[0][3][16]_i_2_n_0\,
      I4 => \r_input_coeffs[6][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[6][3][16]_i_1_n_0\
    );
\r_input_coeffs[6][4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[7][4]__0\,
      I4 => \r_input_coeffs[6][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[6][4][16]_i_1_n_0\
    );
\r_input_coeffs[6][5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_input_coeffs[0][5][16]_i_2_n_0\,
      I4 => \r_input_coeffs[6][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[6][5][16]_i_1_n_0\
    );
\r_input_coeffs[6][6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => \r_input_coeffs_reg[7][6]__0\,
      I4 => \r_input_coeffs[6][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[6][6][16]_i_1_n_0\
    );
\r_input_coeffs[6][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_curr_input_row_reg_n_0_[1]\,
      I3 => r_core_state1,
      I4 => \r_input_coeffs[6][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[6][7][16]_i_1_n_0\
    );
\r_input_coeffs[7][0][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs_reg[7][0]__0\,
      I3 => \r_curr_input_row_reg_n_0_[2]\,
      I4 => \r_input_coeffs[3][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[7][0][16]_i_1_n_0\
    );
\r_input_coeffs[7][1][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs_reg[7][1]__0\,
      I3 => \r_curr_input_row_reg_n_0_[2]\,
      I4 => \r_input_coeffs[3][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[7][1][16]_i_1_n_0\
    );
\r_input_coeffs[7][2][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs_reg[7][2]__0\,
      I3 => \r_curr_input_row_reg_n_0_[2]\,
      I4 => \r_input_coeffs[3][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[7][2][16]_i_1_n_0\
    );
\r_input_coeffs[7][3][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs[0][3][16]_i_2_n_0\,
      I3 => \r_curr_input_row_reg_n_0_[2]\,
      I4 => \r_input_coeffs[3][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[7][3][16]_i_1_n_0\
    );
\r_input_coeffs[7][4][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs_reg[7][4]__0\,
      I3 => \r_curr_input_row_reg_n_0_[2]\,
      I4 => \r_input_coeffs[3][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[7][4][16]_i_1_n_0\
    );
\r_input_coeffs[7][5][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs[0][5][16]_i_2_n_0\,
      I3 => \r_curr_input_row_reg_n_0_[2]\,
      I4 => \r_input_coeffs[3][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[7][5][16]_i_1_n_0\
    );
\r_input_coeffs[7][6][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => \r_input_coeffs_reg[7][6]__0\,
      I3 => \r_curr_input_row_reg_n_0_[2]\,
      I4 => \r_input_coeffs[3][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[7][6][16]_i_1_n_0\
    );
\r_input_coeffs[7][7][16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \FSM_onehot_r_core_state_reg_n_0_[0]\,
      I1 => i_axis_TVALID,
      I2 => r_core_state1,
      I3 => \r_curr_input_row_reg_n_0_[2]\,
      I4 => \r_input_coeffs[3][0][16]_i_2_n_0\,
      I5 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_input_coeffs[7][7][16]_i_1_n_0\
    );
\r_input_coeffs_reg[0][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][0]_64\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][0]_64\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][0]_64\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][0]_64\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][0]_64\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][0]_64\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][0]_64\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[0][0]_64\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][0]_64\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][0]_64\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][0]_64\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][0]_64\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][0]_64\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][0]_64\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][0]_64\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][0]_64\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][0]_64\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][1]_71\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][1]_71\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][1]_71\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][1]_71\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][1]_71\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][1]_71\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][1]_71\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[0][1]_71\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][1]_71\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][1]_71\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][1]_71\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][1]_71\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][1]_71\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][1]_71\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][1]_71\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][1]_71\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][1]_71\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_78\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_78\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_78\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_78\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_78\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_78\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_78\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[0][2]_78\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_78\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_78\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_78\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_78\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_78\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_78\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_78\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_78\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][2]_78\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_85\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_85\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_85\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_85\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_85\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_85\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_85\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[0][3]_85\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_85\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_85\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_85\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_85\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_85\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_85\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_85\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_85\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][3]_85\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_92\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_92\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_92\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_92\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_92\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_92\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_92\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[0][4]_92\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_92\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_92\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_92\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_92\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_92\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_92\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_92\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_92\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][4]_92\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_99\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_99\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_99\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_99\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_99\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_99\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_99\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[0][5]_99\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_99\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_99\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_99\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_99\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_99\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_99\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_99\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_99\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][5]_99\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_106\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_106\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_106\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_106\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_106\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_106\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_106\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[0][6]_106\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_106\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_106\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_106\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_106\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_106\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_106\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_106\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_106\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][6]_106\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][7]_113\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][7]_113\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][7]_113\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][7]_113\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][7]_113\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][7]_113\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][7]_113\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[0][7]_113\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][7]_113\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][7]_113\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][7]_113\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][7]_113\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][7]_113\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][7]_113\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][7]_113\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][7]_113\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[0][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[0][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[0][7]_113\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][0]_65\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][0]_65\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][0]_65\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][0]_65\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][0]_65\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][0]_65\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][0]_65\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[1][0]_65\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][0]_65\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][0]_65\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][0]_65\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][0]_65\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][0]_65\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][0]_65\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][0]_65\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][0]_65\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][0]_65\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_72\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_72\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_72\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_72\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_72\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_72\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_72\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[1][1]_72\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_72\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_72\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_72\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_72\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_72\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_72\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_72\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_72\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][1]_72\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_79\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_79\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_79\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_79\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_79\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_79\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_79\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[1][2]_79\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_79\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_79\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_79\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_79\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_79\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_79\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_79\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_79\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][2]_79\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_86\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_86\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_86\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_86\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_86\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_86\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_86\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[1][3]_86\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_86\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_86\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_86\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_86\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_86\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_86\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_86\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_86\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][3]_86\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_93\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_93\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_93\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_93\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_93\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_93\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_93\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[1][4]_93\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_93\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_93\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_93\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_93\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_93\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_93\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_93\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_93\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][4]_93\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_100\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_100\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_100\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_100\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_100\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_100\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_100\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[1][5]_100\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_100\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_100\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_100\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_100\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_100\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_100\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_100\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_100\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][5]_100\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_107\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_107\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_107\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_107\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_107\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_107\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_107\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[1][6]_107\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_107\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_107\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_107\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_107\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_107\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_107\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_107\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_107\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][6]_107\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][7]_114\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][7]_114\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][7]_114\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][7]_114\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][7]_114\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][7]_114\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][7]_114\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[1][7]_114\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][7]_114\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][7]_114\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][7]_114\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][7]_114\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][7]_114\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][7]_114\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][7]_114\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][7]_114\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[1][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[1][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[1][7]_114\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][0]_66\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][0]_66\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][0]_66\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][0]_66\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][0]_66\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][0]_66\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][0]_66\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[2][0]_66\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][0]_66\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][0]_66\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][0]_66\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][0]_66\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][0]_66\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][0]_66\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][0]_66\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][0]_66\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][0]_66\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_73\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_73\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_73\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_73\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_73\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_73\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_73\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[2][1]_73\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_73\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_73\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_73\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_73\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_73\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_73\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_73\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_73\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][1]_73\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_80\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_80\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_80\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_80\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_80\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_80\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_80\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[2][2]_80\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_80\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_80\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_80\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_80\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_80\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_80\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_80\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_80\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][2]_80\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_87\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_87\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_87\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_87\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_87\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_87\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_87\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[2][3]_87\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_87\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_87\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_87\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_87\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_87\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_87\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_87\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_87\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][3]_87\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_94\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_94\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_94\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_94\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_94\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_94\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_94\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[2][4]_94\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_94\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_94\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_94\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_94\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_94\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_94\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_94\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_94\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][4]_94\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_101\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_101\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_101\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_101\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_101\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_101\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_101\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[2][5]_101\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_101\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_101\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_101\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_101\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_101\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_101\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_101\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_101\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][5]_101\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_108\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_108\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_108\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_108\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_108\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_108\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_108\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[2][6]_108\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_108\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_108\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_108\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_108\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_108\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_108\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_108\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_108\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][6]_108\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][7]_115\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][7]_115\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][7]_115\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][7]_115\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][7]_115\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][7]_115\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][7]_115\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[2][7]_115\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][7]_115\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][7]_115\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][7]_115\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][7]_115\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][7]_115\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][7]_115\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][7]_115\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][7]_115\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[2][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[2][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[2][7]_115\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][0]_67\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][0]_67\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][0]_67\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][0]_67\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][0]_67\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][0]_67\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][0]_67\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[3][0]_67\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][0]_67\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][0]_67\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][0]_67\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][0]_67\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][0]_67\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][0]_67\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][0]_67\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][0]_67\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][0]_67\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_74\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_74\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_74\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_74\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_74\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_74\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_74\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[3][1]_74\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_74\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_74\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_74\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_74\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_74\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_74\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_74\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_74\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][1]_74\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_81\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_81\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_81\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_81\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_81\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_81\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_81\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[3][2]_81\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_81\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_81\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_81\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_81\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_81\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_81\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_81\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_81\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][2]_81\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_88\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_88\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_88\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_88\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_88\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_88\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_88\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[3][3]_88\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_88\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_88\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_88\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_88\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_88\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_88\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_88\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_88\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][3]_88\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_95\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_95\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_95\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_95\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_95\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_95\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_95\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[3][4]_95\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_95\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_95\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_95\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_95\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_95\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_95\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_95\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_95\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][4]_95\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_102\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_102\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_102\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_102\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_102\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_102\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_102\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[3][5]_102\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_102\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_102\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_102\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_102\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_102\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_102\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_102\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_102\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][5]_102\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_109\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_109\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_109\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_109\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_109\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_109\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_109\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[3][6]_109\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_109\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_109\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_109\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_109\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_109\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_109\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_109\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_109\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][6]_109\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][7]_116\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][7]_116\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][7]_116\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][7]_116\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][7]_116\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][7]_116\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][7]_116\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[3][7]_116\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][7]_116\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][7]_116\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][7]_116\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][7]_116\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][7]_116\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][7]_116\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][7]_116\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][7]_116\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[3][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[3][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[3][7]_116\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][0]_68\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][0]_68\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][0]_68\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][0]_68\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][0]_68\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][0]_68\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][0]_68\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[4][0]_68\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][0]_68\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][0]_68\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][0]_68\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][0]_68\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][0]_68\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][0]_68\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][0]_68\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][0]_68\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][0]_68\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_75\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_75\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_75\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_75\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_75\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_75\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_75\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[4][1]_75\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_75\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_75\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_75\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_75\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_75\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_75\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_75\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_75\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][1]_75\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_82\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_82\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_82\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_82\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_82\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_82\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_82\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[4][2]_82\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_82\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_82\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_82\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_82\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_82\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_82\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_82\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_82\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][2]_82\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_89\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_89\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_89\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_89\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_89\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_89\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_89\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[4][3]_89\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_89\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_89\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_89\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_89\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_89\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_89\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_89\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_89\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][3]_89\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_96\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_96\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_96\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_96\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_96\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_96\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_96\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[4][4]_96\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_96\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_96\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_96\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_96\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_96\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_96\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_96\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_96\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][4]_96\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_103\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_103\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_103\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_103\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_103\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_103\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_103\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[4][5]_103\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_103\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_103\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_103\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_103\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_103\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_103\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_103\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_103\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][5]_103\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_110\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_110\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_110\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_110\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_110\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_110\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_110\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[4][6]_110\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_110\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_110\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_110\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_110\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_110\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_110\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_110\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_110\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][6]_110\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][7]_117\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][7]_117\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][7]_117\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][7]_117\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][7]_117\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][7]_117\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][7]_117\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[4][7]_117\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][7]_117\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][7]_117\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][7]_117\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][7]_117\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][7]_117\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][7]_117\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][7]_117\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][7]_117\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[4][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[4][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[4][7]_117\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][0]_69\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][0]_69\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][0]_69\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][0]_69\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][0]_69\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][0]_69\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][0]_69\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[5][0]_69\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][0]_69\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][0]_69\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][0]_69\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][0]_69\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][0]_69\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][0]_69\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][0]_69\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][0]_69\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][0]_69\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_76\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_76\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_76\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_76\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_76\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_76\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_76\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[5][1]_76\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_76\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_76\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_76\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_76\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_76\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_76\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_76\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_76\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][1]_76\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_83\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_83\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_83\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_83\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_83\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_83\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_83\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[5][2]_83\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_83\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_83\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_83\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_83\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_83\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_83\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_83\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_83\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][2]_83\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_90\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_90\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_90\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_90\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_90\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_90\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_90\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[5][3]_90\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_90\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_90\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_90\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_90\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_90\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_90\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_90\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_90\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][3]_90\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_97\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_97\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_97\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_97\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_97\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_97\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_97\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[5][4]_97\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_97\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_97\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_97\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_97\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_97\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_97\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_97\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_97\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][4]_97\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_104\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_104\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_104\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_104\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_104\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_104\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_104\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[5][5]_104\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_104\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_104\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_104\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_104\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_104\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_104\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_104\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_104\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][5]_104\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_111\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_111\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_111\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_111\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_111\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_111\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_111\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[5][6]_111\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_111\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_111\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_111\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_111\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_111\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_111\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_111\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_111\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][6]_111\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][7]_118\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][7]_118\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][7]_118\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][7]_118\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][7]_118\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][7]_118\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][7]_118\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[5][7]_118\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][7]_118\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][7]_118\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][7]_118\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][7]_118\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][7]_118\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][7]_118\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][7]_118\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][7]_118\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[5][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[5][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[5][7]_118\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][0]_70\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][0]_70\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][0]_70\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][0]_70\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][0]_70\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][0]_70\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][0]_70\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[6][0]_70\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][0]_70\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][0]_70\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][0]_70\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][0]_70\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][0]_70\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][0]_70\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][0]_70\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][0]_70\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][0]_70\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_77\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_77\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_77\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_77\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_77\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_77\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_77\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[6][1]_77\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_77\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_77\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_77\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_77\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_77\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_77\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_77\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_77\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][1]_77\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_84\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_84\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_84\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_84\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_84\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_84\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_84\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[6][2]_84\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_84\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_84\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_84\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_84\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_84\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_84\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_84\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_84\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][2]_84\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_91\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_91\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_91\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_91\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_91\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_91\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_91\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[6][3]_91\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_91\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_91\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_91\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_91\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_91\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_91\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_91\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_91\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][3]_91\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_98\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_98\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_98\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_98\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_98\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_98\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_98\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[6][4]_98\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_98\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_98\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_98\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_98\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_98\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_98\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_98\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_98\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][4]_98\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_105\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_105\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_105\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_105\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_105\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_105\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_105\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[6][5]_105\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_105\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_105\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_105\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_105\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_105\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_105\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_105\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_105\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][5]_105\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_112\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_112\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_112\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_112\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_112\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_112\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_112\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[6][6]_112\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_112\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_112\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_112\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_112\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_112\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_112\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_112\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_112\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][6]_112\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][7]_119\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][7]_119\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][7]_119\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][7]_119\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][7]_119\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][7]_119\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][7]_119\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg[6][7]_119\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][7]_119\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][7]_119\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][7]_119\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][7]_119\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][7]_119\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][7]_119\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][7]_119\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][7]_119\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[6][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[6][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg[6][7]_119\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][10]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][11]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][12]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][13]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][14]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][15]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][4]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][5]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][6]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][7]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][8]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][0][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][0][9]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][10]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][11]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][12]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][13]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][14]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][15]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][4]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][5]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][6]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][7]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][8]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][1][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][1][9]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][10]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][11]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][12]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][13]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][14]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][15]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][4]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][5]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][6]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][7]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][8]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][2][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][2][9]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][10]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][11]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][12]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][13]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][14]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][15]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][4]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][5]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][6]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][7]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][8]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][3][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][3][9]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][10]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][11]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][12]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][13]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][14]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][15]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][4]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][5]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][6]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][7]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][8]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][4][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][4][9]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][10]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][11]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][12]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][13]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][14]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][15]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][4]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][5]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][6]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][7]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][8]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][5][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][5][9]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][10]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][11]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][12]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][13]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][14]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][15]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][4]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][5]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][6]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][7]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][8]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][6][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][6][9]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][0]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][7][0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][10]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][7][10]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][11]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][7][11]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][12]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][7][12]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][13]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][7][13]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][14]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][7][14]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][15]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][7][15]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][16]_i_2_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][7][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][1]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][7][1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][2]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][7][2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][3]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][7][3]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][4]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][7][4]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][5]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][7][5]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][6]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][7][6]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][7]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][7][7]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][8]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][7][8]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_input_coeffs_reg[7][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_input_coeffs[7][7][16]_i_1_n_0\,
      D => \r_input_coeffs[0][0][9]_i_1_n_0\,
      Q => \r_input_coeffs_reg_n_0_[7][7][9]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_next_output_col[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_o_axis_TLAST0__2\,
      I2 => \r_next_output_col_reg_n_0_[0]\,
      I3 => r_o_axis_TLAST1,
      I4 => r_core_state15_out,
      I5 => \^fsm_onehot_r_core_state_reg[2]_0\,
      O => r_next_output_col(0)
    );
\r_next_output_col[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \r_next_output_col_reg_n_0_[1]\,
      I1 => \r_next_output_col_reg_n_0_[0]\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      O => r_o_axis_TLAST1
    );
\r_next_output_col[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000220"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I1 => r_core_state15_out,
      I2 => \r_next_output_col_reg_n_0_[1]\,
      I3 => \r_next_output_col_reg_n_0_[0]\,
      I4 => \r_o_axis_TLAST0__2\,
      O => r_next_output_col(1)
    );
\r_next_output_col[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002222000"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I1 => r_core_state15_out,
      I2 => \r_next_output_col_reg_n_0_[1]\,
      I3 => \r_next_output_col_reg_n_0_[0]\,
      I4 => \r_next_output_col_reg_n_0_[2]\,
      I5 => \r_o_axis_TLAST0__2\,
      O => r_next_output_col(2)
    );
\r_next_output_col_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => r_next_output_col(0),
      Q => \r_next_output_col_reg_n_0_[0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_next_output_col_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => r_next_output_col(1),
      Q => \r_next_output_col_reg_n_0_[1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_next_output_col_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => r_next_output_col(2),
      Q => \r_next_output_col_reg_n_0_[2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_next_output_row[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777F00000080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I1 => i_axis_TREADY,
      I2 => r_o_axis_TLAST1,
      I3 => \r_o_axis_TLAST0__2\,
      I4 => \^r_o_axis_tlast_reg_0\,
      I5 => \r_next_output_row_reg_n_0_[0]\,
      O => \r_next_output_row[0]_i_1_n_0\
    );
\r_next_output_row[0]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777F00000080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I1 => i_axis_TREADY,
      I2 => r_o_axis_TLAST1,
      I3 => \r_o_axis_TLAST0__2\,
      I4 => \^r_o_axis_tlast_reg_0\,
      I5 => \r_next_output_row_reg_n_0_[0]\,
      O => \r_next_output_row[0]_rep_i_1_n_0\
    );
\r_next_output_row[0]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777F00000080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I1 => i_axis_TREADY,
      I2 => r_o_axis_TLAST1,
      I3 => \r_o_axis_TLAST0__2\,
      I4 => \^r_o_axis_tlast_reg_0\,
      I5 => \r_next_output_row_reg_n_0_[0]\,
      O => \r_next_output_row[0]_rep_i_1__0_n_0\
    );
\r_next_output_row[0]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777777F00000080"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I1 => i_axis_TREADY,
      I2 => r_o_axis_TLAST1,
      I3 => \r_o_axis_TLAST0__2\,
      I4 => \^r_o_axis_tlast_reg_0\,
      I5 => \r_next_output_row_reg_n_0_[0]\,
      O => \r_next_output_row[0]_rep_i_1__1_n_0\
    );
\r_next_output_row[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111FFFF04440000"
    )
        port map (
      I0 => \r_o_axis_TLAST0__2\,
      I1 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I2 => \^r_o_axis_tlast_reg_0\,
      I3 => i_axis_TREADY,
      I4 => r_next_output_row,
      I5 => \r_next_output_row_reg_n_0_[1]\,
      O => \r_next_output_row[1]_i_1_n_0\
    );
\r_next_output_row[1]_rep_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111FFFF04440000"
    )
        port map (
      I0 => \r_o_axis_TLAST0__2\,
      I1 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I2 => \^r_o_axis_tlast_reg_0\,
      I3 => i_axis_TREADY,
      I4 => r_next_output_row,
      I5 => \r_next_output_row_reg_n_0_[1]\,
      O => \r_next_output_row[1]_rep_i_1_n_0\
    );
\r_next_output_row[1]_rep_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111FFFF04440000"
    )
        port map (
      I0 => \r_o_axis_TLAST0__2\,
      I1 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I2 => \^r_o_axis_tlast_reg_0\,
      I3 => i_axis_TREADY,
      I4 => r_next_output_row,
      I5 => \r_next_output_row_reg_n_0_[1]\,
      O => \r_next_output_row[1]_rep_i_1__0_n_0\
    );
\r_next_output_row[1]_rep_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111FFFF04440000"
    )
        port map (
      I0 => \r_o_axis_TLAST0__2\,
      I1 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I2 => \^r_o_axis_tlast_reg_0\,
      I3 => i_axis_TREADY,
      I4 => r_next_output_row,
      I5 => \r_next_output_row_reg_n_0_[1]\,
      O => \r_next_output_row[1]_rep_i_1__1_n_0\
    );
\r_next_output_row[1]_rep_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111FFFF04440000"
    )
        port map (
      I0 => \r_o_axis_TLAST0__2\,
      I1 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I2 => \^r_o_axis_tlast_reg_0\,
      I3 => i_axis_TREADY,
      I4 => r_next_output_row,
      I5 => \r_next_output_row_reg_n_0_[1]\,
      O => \r_next_output_row[1]_rep_i_1__2_n_0\
    );
\r_next_output_row[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0015FFFF00400000"
    )
        port map (
      I0 => \r_o_axis_TLAST0__2\,
      I1 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => r_core_state15_out,
      I4 => r_next_output_row,
      I5 => \r_next_output_row_reg_n_0_[2]\,
      O => \r_next_output_row[2]_i_1_n_0\
    );
\r_next_output_row[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I1 => i_axis_TREADY,
      I2 => r_o_axis_TLAST1,
      I3 => \r_o_axis_TLAST0__2\,
      I4 => \^r_o_axis_tlast_reg_0\,
      O => r_next_output_row
    );
\r_next_output_row_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_row[0]_i_1_n_0\,
      Q => \r_next_output_row_reg_n_0_[0]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_next_output_row_reg[0]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_row[0]_rep_i_1_n_0\,
      Q => \r_next_output_row_reg[0]_rep_n_0\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_next_output_row_reg[0]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_row[0]_rep_i_1__0_n_0\,
      Q => \r_next_output_row_reg[0]_rep__0_n_0\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_next_output_row_reg[0]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_row[0]_rep_i_1__1_n_0\,
      Q => \r_next_output_row_reg[0]_rep__1_n_0\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_next_output_row_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_row[1]_i_1_n_0\,
      Q => \r_next_output_row_reg_n_0_[1]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_next_output_row_reg[1]_rep\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_row[1]_rep_i_1_n_0\,
      Q => \r_next_output_row_reg[1]_rep_n_0\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_next_output_row_reg[1]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_row[1]_rep_i_1__0_n_0\,
      Q => \r_next_output_row_reg[1]_rep__0_n_0\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_next_output_row_reg[1]_rep__1\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_row[1]_rep_i_1__1_n_0\,
      Q => \r_next_output_row_reg[1]_rep__1_n_0\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_next_output_row_reg[1]_rep__2\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_row[1]_rep_i_1__2_n_0\,
      Q => \r_next_output_row_reg[1]_rep__2_n_0\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_next_output_row_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \r_next_output_row[2]_i_1_n_0\,
      Q => \r_next_output_row_reg_n_0_[2]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_o_axis_TDATA[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I2 => r_core_state15_out,
      I3 => \r_o_axis_TDATA[0]_i_2_n_0\,
      I4 => \r_o_axis_TDATA[15]_i_4_n_0\,
      I5 => \r_o_axis_TDATA[0]_i_3_n_0\,
      O => \r_o_axis_TDATA[0]_i_1_n_0\
    );
\r_o_axis_TDATA[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => data0(11),
      I1 => data0(12),
      I2 => data0(9),
      I3 => data0(10),
      O => \r_o_axis_TDATA[0]_i_17_n_0\
    );
\r_o_axis_TDATA[0]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => data0(6),
      I1 => data0(5),
      I2 => data0(8),
      I3 => data0(7),
      I4 => \r_o_axis_TDATA[0]_i_35_n_0\,
      O => \r_o_axis_TDATA[0]_i_18_n_0\
    );
\r_o_axis_TDATA[0]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(0),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(0),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(0),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(0),
      O => \r_o_axis_TDATA[0]_i_19_n_0\
    );
\r_o_axis_TDATA[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[0]_i_4_n_0\,
      I1 => \r_o_axis_TDATA_reg[0]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[0]_i_6_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[0]_i_7_n_0\,
      O => \r_o_axis_TDATA[0]_i_2_n_0\
    );
\r_o_axis_TDATA[0]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(0),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(0),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(0),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(0),
      O => \r_o_axis_TDATA[0]_i_20_n_0\
    );
\r_o_axis_TDATA[0]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(0),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(0),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(0),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(0),
      O => \r_o_axis_TDATA[0]_i_21_n_0\
    );
\r_o_axis_TDATA[0]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(0),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(0),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(0),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(0),
      O => \r_o_axis_TDATA[0]_i_22_n_0\
    );
\r_o_axis_TDATA[0]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(0),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(0),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(0),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(0),
      O => \r_o_axis_TDATA[0]_i_23_n_0\
    );
\r_o_axis_TDATA[0]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(0),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(0),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(0),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(0),
      O => \r_o_axis_TDATA[0]_i_24_n_0\
    );
\r_o_axis_TDATA[0]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(0),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(0),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(0),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(0),
      O => \r_o_axis_TDATA[0]_i_25_n_0\
    );
\r_o_axis_TDATA[0]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(0),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(0),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(0),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(0),
      O => \r_o_axis_TDATA[0]_i_26_n_0\
    );
\r_o_axis_TDATA[0]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(0),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(0),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(0),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(0),
      O => \r_o_axis_TDATA[0]_i_27_n_0\
    );
\r_o_axis_TDATA[0]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(0),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(0),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(0),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(0),
      O => \r_o_axis_TDATA[0]_i_28_n_0\
    );
\r_o_axis_TDATA[0]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(0),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(0),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(0),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(0),
      O => \r_o_axis_TDATA[0]_i_29_n_0\
    );
\r_o_axis_TDATA[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAA00000000"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_o_axis_TDATA[0]_i_8_n_0\,
      I2 => \r_quantized_coeffs_reg_n_0_[0][0][17]\,
      I3 => \r_quantized_coeffs_reg_n_0_[0][0][18]\,
      I4 => \r_quantized_coeffs_reg_n_0_[0][0][19]\,
      I5 => data0(0),
      O => \r_o_axis_TDATA[0]_i_3_n_0\
    );
\r_o_axis_TDATA[0]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(0),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(0),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(0),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(0),
      O => \r_o_axis_TDATA[0]_i_30_n_0\
    );
\r_o_axis_TDATA[0]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(0),
      I1 => data2(0),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => data1(0),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => data0(0),
      O => \r_o_axis_TDATA[0]_i_31_n_0\
    );
\r_o_axis_TDATA[0]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(0),
      I1 => data6(0),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => data5(0),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => data4(0),
      O => \r_o_axis_TDATA[0]_i_32_n_0\
    );
\r_o_axis_TDATA[0]_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(0),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(0),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(0),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(0),
      O => \r_o_axis_TDATA[0]_i_33_n_0\
    );
\r_o_axis_TDATA[0]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(0),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(0),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(0),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(0),
      O => \r_o_axis_TDATA[0]_i_34_n_0\
    );
\r_o_axis_TDATA[0]_i_35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => data0(3),
      I1 => data0(4),
      I2 => data0(1),
      I3 => data0(2),
      O => \r_o_axis_TDATA[0]_i_35_n_0\
    );
\r_o_axis_TDATA[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => \r_o_axis_TDATA[0]_i_17_n_0\,
      I1 => data0(15),
      I2 => \r_quantized_coeffs_reg_n_0_[0][0][16]\,
      I3 => data0(13),
      I4 => data0(14),
      I5 => \r_o_axis_TDATA[0]_i_18_n_0\,
      O => \r_o_axis_TDATA[0]_i_8_n_0\
    );
\r_o_axis_TDATA[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I2 => r_core_state15_out,
      I3 => \r_o_axis_TDATA[10]_i_2_n_0\,
      I4 => \r_o_axis_TDATA[15]_i_4_n_0\,
      I5 => \r_o_axis_TDATA[10]_i_3_n_0\,
      O => \r_o_axis_TDATA[10]_i_1_n_0\
    );
\r_o_axis_TDATA[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(10),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(10),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(10),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(10),
      O => \r_o_axis_TDATA[10]_i_16_n_0\
    );
\r_o_axis_TDATA[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(10),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(10),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(10),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(10),
      O => \r_o_axis_TDATA[10]_i_17_n_0\
    );
\r_o_axis_TDATA[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(10),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(10),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(10),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(10),
      O => \r_o_axis_TDATA[10]_i_18_n_0\
    );
\r_o_axis_TDATA[10]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(10),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(10),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(10),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(10),
      O => \r_o_axis_TDATA[10]_i_19_n_0\
    );
\r_o_axis_TDATA[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[10]_i_4_n_0\,
      I1 => \r_o_axis_TDATA_reg[10]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[10]_i_6_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[10]_i_7_n_0\,
      O => \r_o_axis_TDATA[10]_i_2_n_0\
    );
\r_o_axis_TDATA[10]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(10),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(10),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(10),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(10),
      O => \r_o_axis_TDATA[10]_i_20_n_0\
    );
\r_o_axis_TDATA[10]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(10),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(10),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(10),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(10),
      O => \r_o_axis_TDATA[10]_i_21_n_0\
    );
\r_o_axis_TDATA[10]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(10),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(10),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(10),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(10),
      O => \r_o_axis_TDATA[10]_i_22_n_0\
    );
\r_o_axis_TDATA[10]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(10),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(10),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(10),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(10),
      O => \r_o_axis_TDATA[10]_i_23_n_0\
    );
\r_o_axis_TDATA[10]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(10),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(10),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(10),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(10),
      O => \r_o_axis_TDATA[10]_i_24_n_0\
    );
\r_o_axis_TDATA[10]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(10),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(10),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(10),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(10),
      O => \r_o_axis_TDATA[10]_i_25_n_0\
    );
\r_o_axis_TDATA[10]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(10),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(10),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(10),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(10),
      O => \r_o_axis_TDATA[10]_i_26_n_0\
    );
\r_o_axis_TDATA[10]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(10),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(10),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(10),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(10),
      O => \r_o_axis_TDATA[10]_i_27_n_0\
    );
\r_o_axis_TDATA[10]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(10),
      I1 => data2(10),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => data1(10),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => data0(10),
      O => \r_o_axis_TDATA[10]_i_28_n_0\
    );
\r_o_axis_TDATA[10]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(10),
      I1 => data6(10),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => data5(10),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => data4(10),
      O => \r_o_axis_TDATA[10]_i_29_n_0\
    );
\r_o_axis_TDATA[10]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_o_axis_TDATA[15]_i_16_n_0\,
      I2 => data0(10),
      O => \r_o_axis_TDATA[10]_i_3_n_0\
    );
\r_o_axis_TDATA[10]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(10),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(10),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(10),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(10),
      O => \r_o_axis_TDATA[10]_i_30_n_0\
    );
\r_o_axis_TDATA[10]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(10),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(10),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(10),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(10),
      O => \r_o_axis_TDATA[10]_i_31_n_0\
    );
\r_o_axis_TDATA[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I2 => r_core_state15_out,
      I3 => \r_o_axis_TDATA[11]_i_2_n_0\,
      I4 => \r_o_axis_TDATA[15]_i_4_n_0\,
      I5 => \r_o_axis_TDATA[11]_i_3_n_0\,
      O => \r_o_axis_TDATA[11]_i_1_n_0\
    );
\r_o_axis_TDATA[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(11),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(11),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(11),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(11),
      O => \r_o_axis_TDATA[11]_i_16_n_0\
    );
\r_o_axis_TDATA[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(11),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(11),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(11),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(11),
      O => \r_o_axis_TDATA[11]_i_17_n_0\
    );
\r_o_axis_TDATA[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(11),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(11),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(11),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(11),
      O => \r_o_axis_TDATA[11]_i_18_n_0\
    );
\r_o_axis_TDATA[11]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(11),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(11),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(11),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(11),
      O => \r_o_axis_TDATA[11]_i_19_n_0\
    );
\r_o_axis_TDATA[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[11]_i_4_n_0\,
      I1 => \r_o_axis_TDATA_reg[11]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[11]_i_6_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[11]_i_7_n_0\,
      O => \r_o_axis_TDATA[11]_i_2_n_0\
    );
\r_o_axis_TDATA[11]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(11),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(11),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(11),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(11),
      O => \r_o_axis_TDATA[11]_i_20_n_0\
    );
\r_o_axis_TDATA[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(11),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(11),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(11),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(11),
      O => \r_o_axis_TDATA[11]_i_21_n_0\
    );
\r_o_axis_TDATA[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(11),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(11),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(11),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(11),
      O => \r_o_axis_TDATA[11]_i_22_n_0\
    );
\r_o_axis_TDATA[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(11),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(11),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(11),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(11),
      O => \r_o_axis_TDATA[11]_i_23_n_0\
    );
\r_o_axis_TDATA[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(11),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(11),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(11),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(11),
      O => \r_o_axis_TDATA[11]_i_24_n_0\
    );
\r_o_axis_TDATA[11]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(11),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(11),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(11),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(11),
      O => \r_o_axis_TDATA[11]_i_25_n_0\
    );
\r_o_axis_TDATA[11]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(11),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(11),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(11),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(11),
      O => \r_o_axis_TDATA[11]_i_26_n_0\
    );
\r_o_axis_TDATA[11]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(11),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(11),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(11),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(11),
      O => \r_o_axis_TDATA[11]_i_27_n_0\
    );
\r_o_axis_TDATA[11]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(11),
      I1 => data2(11),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => data1(11),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => data0(11),
      O => \r_o_axis_TDATA[11]_i_28_n_0\
    );
\r_o_axis_TDATA[11]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(11),
      I1 => data6(11),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => data5(11),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => data4(11),
      O => \r_o_axis_TDATA[11]_i_29_n_0\
    );
\r_o_axis_TDATA[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_o_axis_TDATA[15]_i_16_n_0\,
      I2 => data0(11),
      O => \r_o_axis_TDATA[11]_i_3_n_0\
    );
\r_o_axis_TDATA[11]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(11),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(11),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(11),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(11),
      O => \r_o_axis_TDATA[11]_i_30_n_0\
    );
\r_o_axis_TDATA[11]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(11),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(11),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(11),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(11),
      O => \r_o_axis_TDATA[11]_i_31_n_0\
    );
\r_o_axis_TDATA[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I2 => r_core_state15_out,
      I3 => \r_o_axis_TDATA[12]_i_2_n_0\,
      I4 => \r_o_axis_TDATA[15]_i_4_n_0\,
      I5 => \r_o_axis_TDATA[12]_i_3_n_0\,
      O => \r_o_axis_TDATA[12]_i_1_n_0\
    );
\r_o_axis_TDATA[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(12),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(12),
      O => \r_o_axis_TDATA[12]_i_16_n_0\
    );
\r_o_axis_TDATA[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(12),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(12),
      O => \r_o_axis_TDATA[12]_i_17_n_0\
    );
\r_o_axis_TDATA[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(12),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(12),
      O => \r_o_axis_TDATA[12]_i_18_n_0\
    );
\r_o_axis_TDATA[12]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(12),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(12),
      O => \r_o_axis_TDATA[12]_i_19_n_0\
    );
\r_o_axis_TDATA[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[12]_i_4_n_0\,
      I1 => \r_o_axis_TDATA_reg[12]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[12]_i_6_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[12]_i_7_n_0\,
      O => \r_o_axis_TDATA[12]_i_2_n_0\
    );
\r_o_axis_TDATA[12]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(12),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(12),
      O => \r_o_axis_TDATA[12]_i_20_n_0\
    );
\r_o_axis_TDATA[12]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(12),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(12),
      O => \r_o_axis_TDATA[12]_i_21_n_0\
    );
\r_o_axis_TDATA[12]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(12),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(12),
      O => \r_o_axis_TDATA[12]_i_22_n_0\
    );
\r_o_axis_TDATA[12]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(12),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(12),
      O => \r_o_axis_TDATA[12]_i_23_n_0\
    );
\r_o_axis_TDATA[12]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(12),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(12),
      O => \r_o_axis_TDATA[12]_i_24_n_0\
    );
\r_o_axis_TDATA[12]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(12),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(12),
      O => \r_o_axis_TDATA[12]_i_25_n_0\
    );
\r_o_axis_TDATA[12]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(12),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(12),
      O => \r_o_axis_TDATA[12]_i_26_n_0\
    );
\r_o_axis_TDATA[12]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(12),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(12),
      O => \r_o_axis_TDATA[12]_i_27_n_0\
    );
\r_o_axis_TDATA[12]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(12),
      I1 => data2(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => data1(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => data0(12),
      O => \r_o_axis_TDATA[12]_i_28_n_0\
    );
\r_o_axis_TDATA[12]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(12),
      I1 => data6(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => data5(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => data4(12),
      O => \r_o_axis_TDATA[12]_i_29_n_0\
    );
\r_o_axis_TDATA[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_o_axis_TDATA[15]_i_16_n_0\,
      I2 => data0(12),
      O => \r_o_axis_TDATA[12]_i_3_n_0\
    );
\r_o_axis_TDATA[12]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(12),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(12),
      O => \r_o_axis_TDATA[12]_i_30_n_0\
    );
\r_o_axis_TDATA[12]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(12),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(12),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(12),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(12),
      O => \r_o_axis_TDATA[12]_i_31_n_0\
    );
\r_o_axis_TDATA[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I2 => r_core_state15_out,
      I3 => \r_o_axis_TDATA[13]_i_2_n_0\,
      I4 => \r_o_axis_TDATA[15]_i_4_n_0\,
      I5 => \r_o_axis_TDATA[13]_i_3_n_0\,
      O => \r_o_axis_TDATA[13]_i_1_n_0\
    );
\r_o_axis_TDATA[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(13),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(13),
      O => \r_o_axis_TDATA[13]_i_16_n_0\
    );
\r_o_axis_TDATA[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(13),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(13),
      O => \r_o_axis_TDATA[13]_i_17_n_0\
    );
\r_o_axis_TDATA[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(13),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(13),
      O => \r_o_axis_TDATA[13]_i_18_n_0\
    );
\r_o_axis_TDATA[13]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(13),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(13),
      O => \r_o_axis_TDATA[13]_i_19_n_0\
    );
\r_o_axis_TDATA[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[13]_i_4_n_0\,
      I1 => \r_o_axis_TDATA_reg[13]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[13]_i_6_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[13]_i_7_n_0\,
      O => \r_o_axis_TDATA[13]_i_2_n_0\
    );
\r_o_axis_TDATA[13]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(13),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(13),
      O => \r_o_axis_TDATA[13]_i_20_n_0\
    );
\r_o_axis_TDATA[13]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(13),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(13),
      O => \r_o_axis_TDATA[13]_i_21_n_0\
    );
\r_o_axis_TDATA[13]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(13),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(13),
      O => \r_o_axis_TDATA[13]_i_22_n_0\
    );
\r_o_axis_TDATA[13]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(13),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(13),
      O => \r_o_axis_TDATA[13]_i_23_n_0\
    );
\r_o_axis_TDATA[13]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(13),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(13),
      O => \r_o_axis_TDATA[13]_i_24_n_0\
    );
\r_o_axis_TDATA[13]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(13),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(13),
      O => \r_o_axis_TDATA[13]_i_25_n_0\
    );
\r_o_axis_TDATA[13]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(13),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(13),
      O => \r_o_axis_TDATA[13]_i_26_n_0\
    );
\r_o_axis_TDATA[13]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(13),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(13),
      O => \r_o_axis_TDATA[13]_i_27_n_0\
    );
\r_o_axis_TDATA[13]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(13),
      I1 => data2(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => data1(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => data0(13),
      O => \r_o_axis_TDATA[13]_i_28_n_0\
    );
\r_o_axis_TDATA[13]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(13),
      I1 => data6(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => data5(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => data4(13),
      O => \r_o_axis_TDATA[13]_i_29_n_0\
    );
\r_o_axis_TDATA[13]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_o_axis_TDATA[15]_i_16_n_0\,
      I2 => data0(13),
      O => \r_o_axis_TDATA[13]_i_3_n_0\
    );
\r_o_axis_TDATA[13]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(13),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(13),
      O => \r_o_axis_TDATA[13]_i_30_n_0\
    );
\r_o_axis_TDATA[13]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(13),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(13),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(13),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(13),
      O => \r_o_axis_TDATA[13]_i_31_n_0\
    );
\r_o_axis_TDATA[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I2 => r_core_state15_out,
      I3 => \r_o_axis_TDATA[14]_i_2_n_0\,
      I4 => \r_o_axis_TDATA[15]_i_4_n_0\,
      I5 => \r_o_axis_TDATA[14]_i_3_n_0\,
      O => \r_o_axis_TDATA[14]_i_1_n_0\
    );
\r_o_axis_TDATA[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(14),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(14),
      O => \r_o_axis_TDATA[14]_i_16_n_0\
    );
\r_o_axis_TDATA[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(14),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(14),
      O => \r_o_axis_TDATA[14]_i_17_n_0\
    );
\r_o_axis_TDATA[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(14),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(14),
      O => \r_o_axis_TDATA[14]_i_18_n_0\
    );
\r_o_axis_TDATA[14]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(14),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(14),
      O => \r_o_axis_TDATA[14]_i_19_n_0\
    );
\r_o_axis_TDATA[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[14]_i_4_n_0\,
      I1 => \r_o_axis_TDATA_reg[14]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[14]_i_6_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[14]_i_7_n_0\,
      O => \r_o_axis_TDATA[14]_i_2_n_0\
    );
\r_o_axis_TDATA[14]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(14),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(14),
      O => \r_o_axis_TDATA[14]_i_20_n_0\
    );
\r_o_axis_TDATA[14]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(14),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(14),
      O => \r_o_axis_TDATA[14]_i_21_n_0\
    );
\r_o_axis_TDATA[14]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(14),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(14),
      O => \r_o_axis_TDATA[14]_i_22_n_0\
    );
\r_o_axis_TDATA[14]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(14),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(14),
      O => \r_o_axis_TDATA[14]_i_23_n_0\
    );
\r_o_axis_TDATA[14]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(14),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(14),
      O => \r_o_axis_TDATA[14]_i_24_n_0\
    );
\r_o_axis_TDATA[14]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(14),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(14),
      O => \r_o_axis_TDATA[14]_i_25_n_0\
    );
\r_o_axis_TDATA[14]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(14),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(14),
      O => \r_o_axis_TDATA[14]_i_26_n_0\
    );
\r_o_axis_TDATA[14]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(14),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(14),
      O => \r_o_axis_TDATA[14]_i_27_n_0\
    );
\r_o_axis_TDATA[14]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(14),
      I1 => data2(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => data1(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => data0(14),
      O => \r_o_axis_TDATA[14]_i_28_n_0\
    );
\r_o_axis_TDATA[14]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(14),
      I1 => data6(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => data5(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => data4(14),
      O => \r_o_axis_TDATA[14]_i_29_n_0\
    );
\r_o_axis_TDATA[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_o_axis_TDATA[15]_i_16_n_0\,
      I2 => data0(14),
      O => \r_o_axis_TDATA[14]_i_3_n_0\
    );
\r_o_axis_TDATA[14]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(14),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(14),
      O => \r_o_axis_TDATA[14]_i_30_n_0\
    );
\r_o_axis_TDATA[14]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(14),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(14),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(14),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(14),
      O => \r_o_axis_TDATA[14]_i_31_n_0\
    );
\r_o_axis_TDATA[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \FSM_onehot_r_core_state[2]_i_2_n_0\,
      I1 => r_dsp_1_setup,
      I2 => i_axis_TREADY,
      I3 => \^fsm_onehot_r_core_state_reg[2]_0\,
      O => \r_o_axis_TDATA[15]_i_1_n_0\
    );
\r_o_axis_TDATA[15]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \r_o_axis_TDATA[10]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[11]_i_2_n_0\,
      I2 => \r_o_axis_TDATA[8]_i_2_n_0\,
      I3 => \r_o_axis_TDATA[9]_i_2_n_0\,
      O => \r_o_axis_TDATA[15]_i_10_n_0\
    );
\r_o_axis_TDATA[15]_i_100\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(19),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(19),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(19),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(19),
      O => \r_o_axis_TDATA[15]_i_100_n_0\
    );
\r_o_axis_TDATA[15]_i_101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(19),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(19),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(19),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(19),
      O => \r_o_axis_TDATA[15]_i_101_n_0\
    );
\r_o_axis_TDATA[15]_i_102\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(19),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(19),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(19),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(19),
      O => \r_o_axis_TDATA[15]_i_102_n_0\
    );
\r_o_axis_TDATA[15]_i_103\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(19),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(19),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(19),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(19),
      O => \r_o_axis_TDATA[15]_i_103_n_0\
    );
\r_o_axis_TDATA[15]_i_104\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(19),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(19),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(19),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(19),
      O => \r_o_axis_TDATA[15]_i_104_n_0\
    );
\r_o_axis_TDATA[15]_i_105\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(19),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(19),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(19),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(19),
      O => \r_o_axis_TDATA[15]_i_105_n_0\
    );
\r_o_axis_TDATA[15]_i_106\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(19),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(19),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(19),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(19),
      O => \r_o_axis_TDATA[15]_i_106_n_0\
    );
\r_o_axis_TDATA[15]_i_107\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(19),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(19),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(19),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(19),
      O => \r_o_axis_TDATA[15]_i_107_n_0\
    );
\r_o_axis_TDATA[15]_i_108\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg_n_0_[3][0][19]\,
      I1 => \r_quantized_coeffs_reg_n_0_[2][0][19]\,
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg_n_0_[1][0][19]\,
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg_n_0_[0][0][19]\,
      O => \r_o_axis_TDATA[15]_i_108_n_0\
    );
\r_o_axis_TDATA[15]_i_109\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg_n_0_[7][0][19]\,
      I1 => \r_quantized_coeffs_reg_n_0_[6][0][19]\,
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg_n_0_[5][0][19]\,
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg_n_0_[4][0][19]\,
      O => \r_o_axis_TDATA[15]_i_109_n_0\
    );
\r_o_axis_TDATA[15]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \r_o_axis_TDATA[14]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_3_n_0\,
      I2 => \r_o_axis_TDATA[12]_i_2_n_0\,
      I3 => \r_o_axis_TDATA[13]_i_2_n_0\,
      O => \r_o_axis_TDATA[15]_i_11_n_0\
    );
\r_o_axis_TDATA[15]_i_110\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(19),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(19),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(19),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(19),
      O => \r_o_axis_TDATA[15]_i_110_n_0\
    );
\r_o_axis_TDATA[15]_i_111\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(19),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(19),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(19),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(19),
      O => \r_o_axis_TDATA[15]_i_111_n_0\
    );
\r_o_axis_TDATA[15]_i_112\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(18),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(18),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(18),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(18),
      O => \r_o_axis_TDATA[15]_i_112_n_0\
    );
\r_o_axis_TDATA[15]_i_113\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(18),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(18),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(18),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(18),
      O => \r_o_axis_TDATA[15]_i_113_n_0\
    );
\r_o_axis_TDATA[15]_i_114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(18),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(18),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(18),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(18),
      O => \r_o_axis_TDATA[15]_i_114_n_0\
    );
\r_o_axis_TDATA[15]_i_115\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(18),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(18),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(18),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(18),
      O => \r_o_axis_TDATA[15]_i_115_n_0\
    );
\r_o_axis_TDATA[15]_i_116\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(18),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(18),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(18),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(18),
      O => \r_o_axis_TDATA[15]_i_116_n_0\
    );
\r_o_axis_TDATA[15]_i_117\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(18),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(18),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(18),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(18),
      O => \r_o_axis_TDATA[15]_i_117_n_0\
    );
\r_o_axis_TDATA[15]_i_118\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(18),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(18),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(18),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(18),
      O => \r_o_axis_TDATA[15]_i_118_n_0\
    );
\r_o_axis_TDATA[15]_i_119\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(18),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(18),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(18),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(18),
      O => \r_o_axis_TDATA[15]_i_119_n_0\
    );
\r_o_axis_TDATA[15]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \r_o_axis_TDATA[2]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[3]_i_2_n_0\,
      I2 => \r_o_axis_TDATA[0]_i_2_n_0\,
      I3 => \r_o_axis_TDATA[1]_i_2_n_0\,
      O => \r_o_axis_TDATA[15]_i_12_n_0\
    );
\r_o_axis_TDATA[15]_i_120\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(18),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(18),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(18),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(18),
      O => \r_o_axis_TDATA[15]_i_120_n_0\
    );
\r_o_axis_TDATA[15]_i_121\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(18),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(18),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(18),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(18),
      O => \r_o_axis_TDATA[15]_i_121_n_0\
    );
\r_o_axis_TDATA[15]_i_122\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(18),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(18),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(18),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(18),
      O => \r_o_axis_TDATA[15]_i_122_n_0\
    );
\r_o_axis_TDATA[15]_i_123\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(18),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(18),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(18),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(18),
      O => \r_o_axis_TDATA[15]_i_123_n_0\
    );
\r_o_axis_TDATA[15]_i_124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg_n_0_[3][0][18]\,
      I1 => \r_quantized_coeffs_reg_n_0_[2][0][18]\,
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg_n_0_[1][0][18]\,
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg_n_0_[0][0][18]\,
      O => \r_o_axis_TDATA[15]_i_124_n_0\
    );
\r_o_axis_TDATA[15]_i_125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg_n_0_[7][0][18]\,
      I1 => \r_quantized_coeffs_reg_n_0_[6][0][18]\,
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg_n_0_[5][0][18]\,
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg_n_0_[4][0][18]\,
      O => \r_o_axis_TDATA[15]_i_125_n_0\
    );
\r_o_axis_TDATA[15]_i_126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(18),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(18),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(18),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(18),
      O => \r_o_axis_TDATA[15]_i_126_n_0\
    );
\r_o_axis_TDATA[15]_i_127\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(18),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(18),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(18),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(18),
      O => \r_o_axis_TDATA[15]_i_127_n_0\
    );
\r_o_axis_TDATA[15]_i_128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(16),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(16),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(16),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(16),
      O => \r_o_axis_TDATA[15]_i_128_n_0\
    );
\r_o_axis_TDATA[15]_i_129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(16),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(16),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(16),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(16),
      O => \r_o_axis_TDATA[15]_i_129_n_0\
    );
\r_o_axis_TDATA[15]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \r_o_axis_TDATA[6]_i_2_n_0\,
      I1 => \r_o_axis_TDATA[7]_i_2_n_0\,
      I2 => \r_o_axis_TDATA[4]_i_2_n_0\,
      I3 => \r_o_axis_TDATA[5]_i_2_n_0\,
      O => \r_o_axis_TDATA[15]_i_13_n_0\
    );
\r_o_axis_TDATA[15]_i_130\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(16),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(16),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(16),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(16),
      O => \r_o_axis_TDATA[15]_i_130_n_0\
    );
\r_o_axis_TDATA[15]_i_131\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(16),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(16),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(16),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(16),
      O => \r_o_axis_TDATA[15]_i_131_n_0\
    );
\r_o_axis_TDATA[15]_i_132\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(16),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(16),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(16),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(16),
      O => \r_o_axis_TDATA[15]_i_132_n_0\
    );
\r_o_axis_TDATA[15]_i_133\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(16),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(16),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(16),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(16),
      O => \r_o_axis_TDATA[15]_i_133_n_0\
    );
\r_o_axis_TDATA[15]_i_134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(16),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(16),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(16),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(16),
      O => \r_o_axis_TDATA[15]_i_134_n_0\
    );
\r_o_axis_TDATA[15]_i_135\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(16),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(16),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(16),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(16),
      O => \r_o_axis_TDATA[15]_i_135_n_0\
    );
\r_o_axis_TDATA[15]_i_136\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(16),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(16),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(16),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(16),
      O => \r_o_axis_TDATA[15]_i_136_n_0\
    );
\r_o_axis_TDATA[15]_i_137\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(16),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(16),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(16),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(16),
      O => \r_o_axis_TDATA[15]_i_137_n_0\
    );
\r_o_axis_TDATA[15]_i_138\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(16),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(16),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(16),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(16),
      O => \r_o_axis_TDATA[15]_i_138_n_0\
    );
\r_o_axis_TDATA[15]_i_139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(16),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(16),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(16),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(16),
      O => \r_o_axis_TDATA[15]_i_139_n_0\
    );
\r_o_axis_TDATA[15]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \r_o_axis_TDATA[15]_i_25_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_26_n_0\,
      I2 => \r_o_axis_TDATA[15]_i_27_n_0\,
      I3 => \r_o_axis_TDATA[15]_i_15_n_0\,
      O => \r_o_axis_TDATA[15]_i_14_n_0\
    );
\r_o_axis_TDATA[15]_i_140\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg_n_0_[3][0][16]\,
      I1 => \r_quantized_coeffs_reg_n_0_[2][0][16]\,
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg_n_0_[1][0][16]\,
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg_n_0_[0][0][16]\,
      O => \r_o_axis_TDATA[15]_i_140_n_0\
    );
\r_o_axis_TDATA[15]_i_141\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg_n_0_[7][0][16]\,
      I1 => \r_quantized_coeffs_reg_n_0_[6][0][16]\,
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg_n_0_[5][0][16]\,
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg_n_0_[4][0][16]\,
      O => \r_o_axis_TDATA[15]_i_141_n_0\
    );
\r_o_axis_TDATA[15]_i_142\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(16),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(16),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(16),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(16),
      O => \r_o_axis_TDATA[15]_i_142_n_0\
    );
\r_o_axis_TDATA[15]_i_143\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(16),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(16),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(16),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(16),
      O => \r_o_axis_TDATA[15]_i_143_n_0\
    );
\r_o_axis_TDATA[15]_i_144\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(17),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(17),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(17),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(17),
      O => \r_o_axis_TDATA[15]_i_144_n_0\
    );
\r_o_axis_TDATA[15]_i_145\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(17),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(17),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(17),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(17),
      O => \r_o_axis_TDATA[15]_i_145_n_0\
    );
\r_o_axis_TDATA[15]_i_146\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(17),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(17),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(17),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(17),
      O => \r_o_axis_TDATA[15]_i_146_n_0\
    );
\r_o_axis_TDATA[15]_i_147\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(17),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(17),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(17),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(17),
      O => \r_o_axis_TDATA[15]_i_147_n_0\
    );
\r_o_axis_TDATA[15]_i_148\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(17),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(17),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(17),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(17),
      O => \r_o_axis_TDATA[15]_i_148_n_0\
    );
\r_o_axis_TDATA[15]_i_149\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(17),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(17),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(17),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(17),
      O => \r_o_axis_TDATA[15]_i_149_n_0\
    );
\r_o_axis_TDATA[15]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_28_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_29_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[15]_i_30_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[15]_i_31_n_0\,
      O => \r_o_axis_TDATA[15]_i_15_n_0\
    );
\r_o_axis_TDATA[15]_i_150\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(17),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(17),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(17),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(17),
      O => \r_o_axis_TDATA[15]_i_150_n_0\
    );
\r_o_axis_TDATA[15]_i_151\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(17),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(17),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(17),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(17),
      O => \r_o_axis_TDATA[15]_i_151_n_0\
    );
\r_o_axis_TDATA[15]_i_152\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(17),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(17),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(17),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(17),
      O => \r_o_axis_TDATA[15]_i_152_n_0\
    );
\r_o_axis_TDATA[15]_i_153\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(17),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(17),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(17),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(17),
      O => \r_o_axis_TDATA[15]_i_153_n_0\
    );
\r_o_axis_TDATA[15]_i_154\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(17),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(17),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(17),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(17),
      O => \r_o_axis_TDATA[15]_i_154_n_0\
    );
\r_o_axis_TDATA[15]_i_155\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(17),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(17),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(17),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(17),
      O => \r_o_axis_TDATA[15]_i_155_n_0\
    );
\r_o_axis_TDATA[15]_i_156\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg_n_0_[3][0][17]\,
      I1 => \r_quantized_coeffs_reg_n_0_[2][0][17]\,
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg_n_0_[1][0][17]\,
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg_n_0_[0][0][17]\,
      O => \r_o_axis_TDATA[15]_i_156_n_0\
    );
\r_o_axis_TDATA[15]_i_157\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg_n_0_[7][0][17]\,
      I1 => \r_quantized_coeffs_reg_n_0_[6][0][17]\,
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg_n_0_[5][0][17]\,
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg_n_0_[4][0][17]\,
      O => \r_o_axis_TDATA[15]_i_157_n_0\
    );
\r_o_axis_TDATA[15]_i_158\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(17),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(17),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(17),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(17),
      O => \r_o_axis_TDATA[15]_i_158_n_0\
    );
\r_o_axis_TDATA[15]_i_159\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(17),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(17),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(17),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(17),
      O => \r_o_axis_TDATA[15]_i_159_n_0\
    );
\r_o_axis_TDATA[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \r_o_axis_TDATA[15]_i_32_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_33_n_0\,
      I2 => \r_quantized_coeffs_reg_n_0_[0][0][18]\,
      I3 => \r_quantized_coeffs_reg_n_0_[0][0][16]\,
      I4 => \r_quantized_coeffs_reg_n_0_[0][0][17]\,
      I5 => \r_quantized_coeffs_reg_n_0_[0][0][19]\,
      O => \r_o_axis_TDATA[15]_i_16_n_0\
    );
\r_o_axis_TDATA[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I2 => r_core_state15_out,
      I3 => \r_o_axis_TDATA[15]_i_3_n_0\,
      I4 => \r_o_axis_TDATA[15]_i_4_n_0\,
      I5 => \r_o_axis_TDATA[15]_i_5_n_0\,
      O => \r_o_axis_TDATA[15]_i_2_n_0\
    );
\r_o_axis_TDATA[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_50_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_51_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[15]_i_52_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[15]_i_53_n_0\,
      O => \r_o_axis_TDATA[15]_i_25_n_0\
    );
\r_o_axis_TDATA[15]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_54_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_55_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[15]_i_56_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[15]_i_57_n_0\,
      O => \r_o_axis_TDATA[15]_i_26_n_0\
    );
\r_o_axis_TDATA[15]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_58_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_59_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[15]_i_60_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[15]_i_61_n_0\,
      O => \r_o_axis_TDATA[15]_i_27_n_0\
    );
\r_o_axis_TDATA[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_6_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_7_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[15]_i_8_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[15]_i_9_n_0\,
      O => \r_o_axis_TDATA[15]_i_3_n_0\
    );
\r_o_axis_TDATA[15]_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => data0(13),
      I1 => data0(12),
      I2 => data0(15),
      I3 => data0(14),
      I4 => \r_o_axis_TDATA[15]_i_70_n_0\,
      O => \r_o_axis_TDATA[15]_i_32_n_0\
    );
\r_o_axis_TDATA[15]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => data0(5),
      I1 => data0(4),
      I2 => data0(7),
      I3 => data0(6),
      I4 => \r_o_axis_TDATA[15]_i_71_n_0\,
      O => \r_o_axis_TDATA[15]_i_33_n_0\
    );
\r_o_axis_TDATA[15]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(15),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(15),
      O => \r_o_axis_TDATA[15]_i_34_n_0\
    );
\r_o_axis_TDATA[15]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(15),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(15),
      O => \r_o_axis_TDATA[15]_i_35_n_0\
    );
\r_o_axis_TDATA[15]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(15),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(15),
      O => \r_o_axis_TDATA[15]_i_36_n_0\
    );
\r_o_axis_TDATA[15]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(15),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(15),
      O => \r_o_axis_TDATA[15]_i_37_n_0\
    );
\r_o_axis_TDATA[15]_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(15),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(15),
      O => \r_o_axis_TDATA[15]_i_38_n_0\
    );
\r_o_axis_TDATA[15]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(15),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(15),
      O => \r_o_axis_TDATA[15]_i_39_n_0\
    );
\r_o_axis_TDATA[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => \r_o_axis_TDATA[15]_i_10_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_11_n_0\,
      I2 => \r_o_axis_TDATA[15]_i_12_n_0\,
      I3 => \r_o_axis_TDATA[15]_i_13_n_0\,
      I4 => \r_o_axis_TDATA[15]_i_14_n_0\,
      I5 => \r_o_axis_TDATA[15]_i_15_n_0\,
      O => \r_o_axis_TDATA[15]_i_4_n_0\
    );
\r_o_axis_TDATA[15]_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(15),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(15),
      O => \r_o_axis_TDATA[15]_i_40_n_0\
    );
\r_o_axis_TDATA[15]_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(15),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(15),
      O => \r_o_axis_TDATA[15]_i_41_n_0\
    );
\r_o_axis_TDATA[15]_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(15),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(15),
      O => \r_o_axis_TDATA[15]_i_42_n_0\
    );
\r_o_axis_TDATA[15]_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(15),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(15),
      O => \r_o_axis_TDATA[15]_i_43_n_0\
    );
\r_o_axis_TDATA[15]_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(15),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(15),
      O => \r_o_axis_TDATA[15]_i_44_n_0\
    );
\r_o_axis_TDATA[15]_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(15),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(15),
      O => \r_o_axis_TDATA[15]_i_45_n_0\
    );
\r_o_axis_TDATA[15]_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(15),
      I1 => data2(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => data1(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => data0(15),
      O => \r_o_axis_TDATA[15]_i_46_n_0\
    );
\r_o_axis_TDATA[15]_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(15),
      I1 => data6(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => data5(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => data4(15),
      O => \r_o_axis_TDATA[15]_i_47_n_0\
    );
\r_o_axis_TDATA[15]_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(15),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(15),
      O => \r_o_axis_TDATA[15]_i_48_n_0\
    );
\r_o_axis_TDATA[15]_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(15),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(15),
      I2 => \r_next_output_row_reg[1]_rep_n_0\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(15),
      I4 => \r_next_output_row_reg[0]_rep_n_0\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(15),
      O => \r_o_axis_TDATA[15]_i_49_n_0\
    );
\r_o_axis_TDATA[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_o_axis_TDATA[15]_i_16_n_0\,
      I2 => data0(15),
      O => \r_o_axis_TDATA[15]_i_5_n_0\
    );
\r_o_axis_TDATA[15]_i_70\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => data0(10),
      I1 => data0(11),
      I2 => data0(8),
      I3 => data0(9),
      O => \r_o_axis_TDATA[15]_i_70_n_0\
    );
\r_o_axis_TDATA[15]_i_71\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => data0(2),
      I1 => data0(3),
      I2 => data0(0),
      I3 => data0(1),
      O => \r_o_axis_TDATA[15]_i_71_n_0\
    );
\r_o_axis_TDATA[15]_i_96\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(19),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(19),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(19),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(19),
      O => \r_o_axis_TDATA[15]_i_96_n_0\
    );
\r_o_axis_TDATA[15]_i_97\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(19),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(19),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(19),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(19),
      O => \r_o_axis_TDATA[15]_i_97_n_0\
    );
\r_o_axis_TDATA[15]_i_98\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(19),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(19),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(19),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(19),
      O => \r_o_axis_TDATA[15]_i_98_n_0\
    );
\r_o_axis_TDATA[15]_i_99\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(19),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(19),
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(19),
      I4 => \r_next_output_row_reg_n_0_[0]\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(19),
      O => \r_o_axis_TDATA[15]_i_99_n_0\
    );
\r_o_axis_TDATA[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I2 => r_core_state15_out,
      I3 => \r_o_axis_TDATA[1]_i_2_n_0\,
      I4 => \r_o_axis_TDATA[15]_i_4_n_0\,
      I5 => \r_o_axis_TDATA[1]_i_3_n_0\,
      O => \r_o_axis_TDATA[1]_i_1_n_0\
    );
\r_o_axis_TDATA[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(1),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(1),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(1),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(1),
      O => \r_o_axis_TDATA[1]_i_16_n_0\
    );
\r_o_axis_TDATA[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(1),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(1),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(1),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(1),
      O => \r_o_axis_TDATA[1]_i_17_n_0\
    );
\r_o_axis_TDATA[1]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(1),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(1),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(1),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(1),
      O => \r_o_axis_TDATA[1]_i_18_n_0\
    );
\r_o_axis_TDATA[1]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(1),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(1),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(1),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(1),
      O => \r_o_axis_TDATA[1]_i_19_n_0\
    );
\r_o_axis_TDATA[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[1]_i_4_n_0\,
      I1 => \r_o_axis_TDATA_reg[1]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[1]_i_6_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[1]_i_7_n_0\,
      O => \r_o_axis_TDATA[1]_i_2_n_0\
    );
\r_o_axis_TDATA[1]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(1),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(1),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(1),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(1),
      O => \r_o_axis_TDATA[1]_i_20_n_0\
    );
\r_o_axis_TDATA[1]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(1),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(1),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(1),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(1),
      O => \r_o_axis_TDATA[1]_i_21_n_0\
    );
\r_o_axis_TDATA[1]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(1),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(1),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(1),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(1),
      O => \r_o_axis_TDATA[1]_i_22_n_0\
    );
\r_o_axis_TDATA[1]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(1),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(1),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(1),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(1),
      O => \r_o_axis_TDATA[1]_i_23_n_0\
    );
\r_o_axis_TDATA[1]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(1),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(1),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(1),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(1),
      O => \r_o_axis_TDATA[1]_i_24_n_0\
    );
\r_o_axis_TDATA[1]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(1),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(1),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(1),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(1),
      O => \r_o_axis_TDATA[1]_i_25_n_0\
    );
\r_o_axis_TDATA[1]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(1),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(1),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(1),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(1),
      O => \r_o_axis_TDATA[1]_i_26_n_0\
    );
\r_o_axis_TDATA[1]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(1),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(1),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(1),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(1),
      O => \r_o_axis_TDATA[1]_i_27_n_0\
    );
\r_o_axis_TDATA[1]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(1),
      I1 => data2(1),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => data1(1),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => data0(1),
      O => \r_o_axis_TDATA[1]_i_28_n_0\
    );
\r_o_axis_TDATA[1]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(1),
      I1 => data6(1),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => data5(1),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => data4(1),
      O => \r_o_axis_TDATA[1]_i_29_n_0\
    );
\r_o_axis_TDATA[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_o_axis_TDATA[15]_i_16_n_0\,
      I2 => data0(1),
      O => \r_o_axis_TDATA[1]_i_3_n_0\
    );
\r_o_axis_TDATA[1]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(1),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(1),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(1),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(1),
      O => \r_o_axis_TDATA[1]_i_30_n_0\
    );
\r_o_axis_TDATA[1]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(1),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(1),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(1),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(1),
      O => \r_o_axis_TDATA[1]_i_31_n_0\
    );
\r_o_axis_TDATA[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I2 => r_core_state15_out,
      I3 => \r_o_axis_TDATA[2]_i_2_n_0\,
      I4 => \r_o_axis_TDATA[15]_i_4_n_0\,
      I5 => \r_o_axis_TDATA[2]_i_3_n_0\,
      O => \r_o_axis_TDATA[2]_i_1_n_0\
    );
\r_o_axis_TDATA[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(2),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(2),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(2),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(2),
      O => \r_o_axis_TDATA[2]_i_16_n_0\
    );
\r_o_axis_TDATA[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(2),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(2),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(2),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(2),
      O => \r_o_axis_TDATA[2]_i_17_n_0\
    );
\r_o_axis_TDATA[2]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(2),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(2),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(2),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(2),
      O => \r_o_axis_TDATA[2]_i_18_n_0\
    );
\r_o_axis_TDATA[2]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(2),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(2),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(2),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(2),
      O => \r_o_axis_TDATA[2]_i_19_n_0\
    );
\r_o_axis_TDATA[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[2]_i_4_n_0\,
      I1 => \r_o_axis_TDATA_reg[2]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[2]_i_6_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[2]_i_7_n_0\,
      O => \r_o_axis_TDATA[2]_i_2_n_0\
    );
\r_o_axis_TDATA[2]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(2),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(2),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(2),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(2),
      O => \r_o_axis_TDATA[2]_i_20_n_0\
    );
\r_o_axis_TDATA[2]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(2),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(2),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(2),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(2),
      O => \r_o_axis_TDATA[2]_i_21_n_0\
    );
\r_o_axis_TDATA[2]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(2),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(2),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(2),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(2),
      O => \r_o_axis_TDATA[2]_i_22_n_0\
    );
\r_o_axis_TDATA[2]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(2),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(2),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(2),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(2),
      O => \r_o_axis_TDATA[2]_i_23_n_0\
    );
\r_o_axis_TDATA[2]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(2),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(2),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(2),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(2),
      O => \r_o_axis_TDATA[2]_i_24_n_0\
    );
\r_o_axis_TDATA[2]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(2),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(2),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(2),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(2),
      O => \r_o_axis_TDATA[2]_i_25_n_0\
    );
\r_o_axis_TDATA[2]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(2),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(2),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(2),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(2),
      O => \r_o_axis_TDATA[2]_i_26_n_0\
    );
\r_o_axis_TDATA[2]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(2),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(2),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(2),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(2),
      O => \r_o_axis_TDATA[2]_i_27_n_0\
    );
\r_o_axis_TDATA[2]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(2),
      I1 => data2(2),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => data1(2),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => data0(2),
      O => \r_o_axis_TDATA[2]_i_28_n_0\
    );
\r_o_axis_TDATA[2]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(2),
      I1 => data6(2),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => data5(2),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => data4(2),
      O => \r_o_axis_TDATA[2]_i_29_n_0\
    );
\r_o_axis_TDATA[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_o_axis_TDATA[15]_i_16_n_0\,
      I2 => data0(2),
      O => \r_o_axis_TDATA[2]_i_3_n_0\
    );
\r_o_axis_TDATA[2]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(2),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(2),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(2),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(2),
      O => \r_o_axis_TDATA[2]_i_30_n_0\
    );
\r_o_axis_TDATA[2]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(2),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(2),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(2),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(2),
      O => \r_o_axis_TDATA[2]_i_31_n_0\
    );
\r_o_axis_TDATA[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I2 => r_core_state15_out,
      I3 => \r_o_axis_TDATA[3]_i_2_n_0\,
      I4 => \r_o_axis_TDATA[15]_i_4_n_0\,
      I5 => \r_o_axis_TDATA[3]_i_3_n_0\,
      O => \r_o_axis_TDATA[3]_i_1_n_0\
    );
\r_o_axis_TDATA[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(3),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(3),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(3),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(3),
      O => \r_o_axis_TDATA[3]_i_16_n_0\
    );
\r_o_axis_TDATA[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(3),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(3),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(3),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(3),
      O => \r_o_axis_TDATA[3]_i_17_n_0\
    );
\r_o_axis_TDATA[3]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(3),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(3),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(3),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(3),
      O => \r_o_axis_TDATA[3]_i_18_n_0\
    );
\r_o_axis_TDATA[3]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(3),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(3),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(3),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(3),
      O => \r_o_axis_TDATA[3]_i_19_n_0\
    );
\r_o_axis_TDATA[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[3]_i_4_n_0\,
      I1 => \r_o_axis_TDATA_reg[3]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[3]_i_6_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[3]_i_7_n_0\,
      O => \r_o_axis_TDATA[3]_i_2_n_0\
    );
\r_o_axis_TDATA[3]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(3),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(3),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(3),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(3),
      O => \r_o_axis_TDATA[3]_i_20_n_0\
    );
\r_o_axis_TDATA[3]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(3),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(3),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(3),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(3),
      O => \r_o_axis_TDATA[3]_i_21_n_0\
    );
\r_o_axis_TDATA[3]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(3),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(3),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(3),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(3),
      O => \r_o_axis_TDATA[3]_i_22_n_0\
    );
\r_o_axis_TDATA[3]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(3),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(3),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(3),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(3),
      O => \r_o_axis_TDATA[3]_i_23_n_0\
    );
\r_o_axis_TDATA[3]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(3),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(3),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(3),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(3),
      O => \r_o_axis_TDATA[3]_i_24_n_0\
    );
\r_o_axis_TDATA[3]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(3),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(3),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(3),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(3),
      O => \r_o_axis_TDATA[3]_i_25_n_0\
    );
\r_o_axis_TDATA[3]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(3),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(3),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(3),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(3),
      O => \r_o_axis_TDATA[3]_i_26_n_0\
    );
\r_o_axis_TDATA[3]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(3),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(3),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(3),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(3),
      O => \r_o_axis_TDATA[3]_i_27_n_0\
    );
\r_o_axis_TDATA[3]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(3),
      I1 => data2(3),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => data1(3),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => data0(3),
      O => \r_o_axis_TDATA[3]_i_28_n_0\
    );
\r_o_axis_TDATA[3]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(3),
      I1 => data6(3),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => data5(3),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => data4(3),
      O => \r_o_axis_TDATA[3]_i_29_n_0\
    );
\r_o_axis_TDATA[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_o_axis_TDATA[15]_i_16_n_0\,
      I2 => data0(3),
      O => \r_o_axis_TDATA[3]_i_3_n_0\
    );
\r_o_axis_TDATA[3]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(3),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(3),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(3),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(3),
      O => \r_o_axis_TDATA[3]_i_30_n_0\
    );
\r_o_axis_TDATA[3]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(3),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(3),
      I2 => \r_next_output_row_reg[1]_rep__2_n_0\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(3),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(3),
      O => \r_o_axis_TDATA[3]_i_31_n_0\
    );
\r_o_axis_TDATA[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I2 => r_core_state15_out,
      I3 => \r_o_axis_TDATA[4]_i_2_n_0\,
      I4 => \r_o_axis_TDATA[15]_i_4_n_0\,
      I5 => \r_o_axis_TDATA[4]_i_3_n_0\,
      O => \r_o_axis_TDATA[4]_i_1_n_0\
    );
\r_o_axis_TDATA[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(4),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(4),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(4),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(4),
      O => \r_o_axis_TDATA[4]_i_16_n_0\
    );
\r_o_axis_TDATA[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(4),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(4),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(4),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(4),
      O => \r_o_axis_TDATA[4]_i_17_n_0\
    );
\r_o_axis_TDATA[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(4),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(4),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(4),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(4),
      O => \r_o_axis_TDATA[4]_i_18_n_0\
    );
\r_o_axis_TDATA[4]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(4),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(4),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(4),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(4),
      O => \r_o_axis_TDATA[4]_i_19_n_0\
    );
\r_o_axis_TDATA[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[4]_i_4_n_0\,
      I1 => \r_o_axis_TDATA_reg[4]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[4]_i_6_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[4]_i_7_n_0\,
      O => \r_o_axis_TDATA[4]_i_2_n_0\
    );
\r_o_axis_TDATA[4]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(4),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(4),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(4),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(4),
      O => \r_o_axis_TDATA[4]_i_20_n_0\
    );
\r_o_axis_TDATA[4]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(4),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(4),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(4),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(4),
      O => \r_o_axis_TDATA[4]_i_21_n_0\
    );
\r_o_axis_TDATA[4]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(4),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(4),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(4),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(4),
      O => \r_o_axis_TDATA[4]_i_22_n_0\
    );
\r_o_axis_TDATA[4]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(4),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(4),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(4),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(4),
      O => \r_o_axis_TDATA[4]_i_23_n_0\
    );
\r_o_axis_TDATA[4]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(4),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(4),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(4),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(4),
      O => \r_o_axis_TDATA[4]_i_24_n_0\
    );
\r_o_axis_TDATA[4]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(4),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(4),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(4),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(4),
      O => \r_o_axis_TDATA[4]_i_25_n_0\
    );
\r_o_axis_TDATA[4]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(4),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(4),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(4),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(4),
      O => \r_o_axis_TDATA[4]_i_26_n_0\
    );
\r_o_axis_TDATA[4]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(4),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(4),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(4),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(4),
      O => \r_o_axis_TDATA[4]_i_27_n_0\
    );
\r_o_axis_TDATA[4]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(4),
      I1 => data2(4),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => data1(4),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => data0(4),
      O => \r_o_axis_TDATA[4]_i_28_n_0\
    );
\r_o_axis_TDATA[4]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(4),
      I1 => data6(4),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => data5(4),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => data4(4),
      O => \r_o_axis_TDATA[4]_i_29_n_0\
    );
\r_o_axis_TDATA[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_o_axis_TDATA[15]_i_16_n_0\,
      I2 => data0(4),
      O => \r_o_axis_TDATA[4]_i_3_n_0\
    );
\r_o_axis_TDATA[4]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(4),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(4),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(4),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(4),
      O => \r_o_axis_TDATA[4]_i_30_n_0\
    );
\r_o_axis_TDATA[4]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(4),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(4),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(4),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(4),
      O => \r_o_axis_TDATA[4]_i_31_n_0\
    );
\r_o_axis_TDATA[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I2 => r_core_state15_out,
      I3 => \r_o_axis_TDATA[5]_i_2_n_0\,
      I4 => \r_o_axis_TDATA[15]_i_4_n_0\,
      I5 => \r_o_axis_TDATA[5]_i_3_n_0\,
      O => \r_o_axis_TDATA[5]_i_1_n_0\
    );
\r_o_axis_TDATA[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(5),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(5),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(5),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(5),
      O => \r_o_axis_TDATA[5]_i_16_n_0\
    );
\r_o_axis_TDATA[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(5),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(5),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(5),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(5),
      O => \r_o_axis_TDATA[5]_i_17_n_0\
    );
\r_o_axis_TDATA[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(5),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(5),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(5),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(5),
      O => \r_o_axis_TDATA[5]_i_18_n_0\
    );
\r_o_axis_TDATA[5]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(5),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(5),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(5),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(5),
      O => \r_o_axis_TDATA[5]_i_19_n_0\
    );
\r_o_axis_TDATA[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[5]_i_4_n_0\,
      I1 => \r_o_axis_TDATA_reg[5]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[5]_i_6_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[5]_i_7_n_0\,
      O => \r_o_axis_TDATA[5]_i_2_n_0\
    );
\r_o_axis_TDATA[5]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(5),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(5),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(5),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(5),
      O => \r_o_axis_TDATA[5]_i_20_n_0\
    );
\r_o_axis_TDATA[5]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(5),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(5),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(5),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(5),
      O => \r_o_axis_TDATA[5]_i_21_n_0\
    );
\r_o_axis_TDATA[5]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(5),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(5),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(5),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(5),
      O => \r_o_axis_TDATA[5]_i_22_n_0\
    );
\r_o_axis_TDATA[5]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(5),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(5),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(5),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(5),
      O => \r_o_axis_TDATA[5]_i_23_n_0\
    );
\r_o_axis_TDATA[5]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(5),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(5),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(5),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(5),
      O => \r_o_axis_TDATA[5]_i_24_n_0\
    );
\r_o_axis_TDATA[5]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(5),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(5),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(5),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(5),
      O => \r_o_axis_TDATA[5]_i_25_n_0\
    );
\r_o_axis_TDATA[5]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(5),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(5),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(5),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(5),
      O => \r_o_axis_TDATA[5]_i_26_n_0\
    );
\r_o_axis_TDATA[5]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(5),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(5),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(5),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(5),
      O => \r_o_axis_TDATA[5]_i_27_n_0\
    );
\r_o_axis_TDATA[5]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(5),
      I1 => data2(5),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => data1(5),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => data0(5),
      O => \r_o_axis_TDATA[5]_i_28_n_0\
    );
\r_o_axis_TDATA[5]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(5),
      I1 => data6(5),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => data5(5),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => data4(5),
      O => \r_o_axis_TDATA[5]_i_29_n_0\
    );
\r_o_axis_TDATA[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_o_axis_TDATA[15]_i_16_n_0\,
      I2 => data0(5),
      O => \r_o_axis_TDATA[5]_i_3_n_0\
    );
\r_o_axis_TDATA[5]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(5),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(5),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(5),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(5),
      O => \r_o_axis_TDATA[5]_i_30_n_0\
    );
\r_o_axis_TDATA[5]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(5),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(5),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(5),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(5),
      O => \r_o_axis_TDATA[5]_i_31_n_0\
    );
\r_o_axis_TDATA[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I2 => r_core_state15_out,
      I3 => \r_o_axis_TDATA[6]_i_2_n_0\,
      I4 => \r_o_axis_TDATA[15]_i_4_n_0\,
      I5 => \r_o_axis_TDATA[6]_i_3_n_0\,
      O => \r_o_axis_TDATA[6]_i_1_n_0\
    );
\r_o_axis_TDATA[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(6),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(6),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(6),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(6),
      O => \r_o_axis_TDATA[6]_i_16_n_0\
    );
\r_o_axis_TDATA[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(6),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(6),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(6),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(6),
      O => \r_o_axis_TDATA[6]_i_17_n_0\
    );
\r_o_axis_TDATA[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(6),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(6),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(6),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(6),
      O => \r_o_axis_TDATA[6]_i_18_n_0\
    );
\r_o_axis_TDATA[6]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(6),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(6),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(6),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(6),
      O => \r_o_axis_TDATA[6]_i_19_n_0\
    );
\r_o_axis_TDATA[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[6]_i_4_n_0\,
      I1 => \r_o_axis_TDATA_reg[6]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[6]_i_6_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[6]_i_7_n_0\,
      O => \r_o_axis_TDATA[6]_i_2_n_0\
    );
\r_o_axis_TDATA[6]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(6),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(6),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(6),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(6),
      O => \r_o_axis_TDATA[6]_i_20_n_0\
    );
\r_o_axis_TDATA[6]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(6),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(6),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(6),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(6),
      O => \r_o_axis_TDATA[6]_i_21_n_0\
    );
\r_o_axis_TDATA[6]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(6),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(6),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(6),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(6),
      O => \r_o_axis_TDATA[6]_i_22_n_0\
    );
\r_o_axis_TDATA[6]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(6),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(6),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(6),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(6),
      O => \r_o_axis_TDATA[6]_i_23_n_0\
    );
\r_o_axis_TDATA[6]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(6),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(6),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(6),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(6),
      O => \r_o_axis_TDATA[6]_i_24_n_0\
    );
\r_o_axis_TDATA[6]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(6),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(6),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(6),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(6),
      O => \r_o_axis_TDATA[6]_i_25_n_0\
    );
\r_o_axis_TDATA[6]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(6),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(6),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(6),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(6),
      O => \r_o_axis_TDATA[6]_i_26_n_0\
    );
\r_o_axis_TDATA[6]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(6),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(6),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(6),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(6),
      O => \r_o_axis_TDATA[6]_i_27_n_0\
    );
\r_o_axis_TDATA[6]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(6),
      I1 => data2(6),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => data1(6),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => data0(6),
      O => \r_o_axis_TDATA[6]_i_28_n_0\
    );
\r_o_axis_TDATA[6]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(6),
      I1 => data6(6),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => data5(6),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => data4(6),
      O => \r_o_axis_TDATA[6]_i_29_n_0\
    );
\r_o_axis_TDATA[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_o_axis_TDATA[15]_i_16_n_0\,
      I2 => data0(6),
      O => \r_o_axis_TDATA[6]_i_3_n_0\
    );
\r_o_axis_TDATA[6]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(6),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(6),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(6),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(6),
      O => \r_o_axis_TDATA[6]_i_30_n_0\
    );
\r_o_axis_TDATA[6]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(6),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(6),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(6),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(6),
      O => \r_o_axis_TDATA[6]_i_31_n_0\
    );
\r_o_axis_TDATA[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I2 => r_core_state15_out,
      I3 => \r_o_axis_TDATA[7]_i_2_n_0\,
      I4 => \r_o_axis_TDATA[15]_i_4_n_0\,
      I5 => \r_o_axis_TDATA[7]_i_3_n_0\,
      O => \r_o_axis_TDATA[7]_i_1_n_0\
    );
\r_o_axis_TDATA[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(7),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(7),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(7),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(7),
      O => \r_o_axis_TDATA[7]_i_16_n_0\
    );
\r_o_axis_TDATA[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(7),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(7),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(7),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(7),
      O => \r_o_axis_TDATA[7]_i_17_n_0\
    );
\r_o_axis_TDATA[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(7),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(7),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(7),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(7),
      O => \r_o_axis_TDATA[7]_i_18_n_0\
    );
\r_o_axis_TDATA[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(7),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(7),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(7),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(7),
      O => \r_o_axis_TDATA[7]_i_19_n_0\
    );
\r_o_axis_TDATA[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[7]_i_4_n_0\,
      I1 => \r_o_axis_TDATA_reg[7]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[7]_i_6_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[7]_i_7_n_0\,
      O => \r_o_axis_TDATA[7]_i_2_n_0\
    );
\r_o_axis_TDATA[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(7),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(7),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(7),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(7),
      O => \r_o_axis_TDATA[7]_i_20_n_0\
    );
\r_o_axis_TDATA[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(7),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(7),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(7),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(7),
      O => \r_o_axis_TDATA[7]_i_21_n_0\
    );
\r_o_axis_TDATA[7]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(7),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(7),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(7),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(7),
      O => \r_o_axis_TDATA[7]_i_22_n_0\
    );
\r_o_axis_TDATA[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(7),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(7),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(7),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(7),
      O => \r_o_axis_TDATA[7]_i_23_n_0\
    );
\r_o_axis_TDATA[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(7),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(7),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(7),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(7),
      O => \r_o_axis_TDATA[7]_i_24_n_0\
    );
\r_o_axis_TDATA[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(7),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(7),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(7),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(7),
      O => \r_o_axis_TDATA[7]_i_25_n_0\
    );
\r_o_axis_TDATA[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(7),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(7),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(7),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(7),
      O => \r_o_axis_TDATA[7]_i_26_n_0\
    );
\r_o_axis_TDATA[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(7),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(7),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(7),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(7),
      O => \r_o_axis_TDATA[7]_i_27_n_0\
    );
\r_o_axis_TDATA[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(7),
      I1 => data2(7),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => data1(7),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => data0(7),
      O => \r_o_axis_TDATA[7]_i_28_n_0\
    );
\r_o_axis_TDATA[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(7),
      I1 => data6(7),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => data5(7),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => data4(7),
      O => \r_o_axis_TDATA[7]_i_29_n_0\
    );
\r_o_axis_TDATA[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_o_axis_TDATA[15]_i_16_n_0\,
      I2 => data0(7),
      O => \r_o_axis_TDATA[7]_i_3_n_0\
    );
\r_o_axis_TDATA[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(7),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(7),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(7),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(7),
      O => \r_o_axis_TDATA[7]_i_30_n_0\
    );
\r_o_axis_TDATA[7]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(7),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(7),
      I2 => \r_next_output_row_reg[1]_rep__1_n_0\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(7),
      I4 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(7),
      O => \r_o_axis_TDATA[7]_i_31_n_0\
    );
\r_o_axis_TDATA[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I2 => r_core_state15_out,
      I3 => \r_o_axis_TDATA[8]_i_2_n_0\,
      I4 => \r_o_axis_TDATA[15]_i_4_n_0\,
      I5 => \r_o_axis_TDATA[8]_i_3_n_0\,
      O => \r_o_axis_TDATA[8]_i_1_n_0\
    );
\r_o_axis_TDATA[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(8),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(8),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(8),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(8),
      O => \r_o_axis_TDATA[8]_i_16_n_0\
    );
\r_o_axis_TDATA[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(8),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(8),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(8),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(8),
      O => \r_o_axis_TDATA[8]_i_17_n_0\
    );
\r_o_axis_TDATA[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(8),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(8),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(8),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(8),
      O => \r_o_axis_TDATA[8]_i_18_n_0\
    );
\r_o_axis_TDATA[8]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(8),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(8),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(8),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(8),
      O => \r_o_axis_TDATA[8]_i_19_n_0\
    );
\r_o_axis_TDATA[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[8]_i_4_n_0\,
      I1 => \r_o_axis_TDATA_reg[8]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[8]_i_6_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[8]_i_7_n_0\,
      O => \r_o_axis_TDATA[8]_i_2_n_0\
    );
\r_o_axis_TDATA[8]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(8),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(8),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(8),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(8),
      O => \r_o_axis_TDATA[8]_i_20_n_0\
    );
\r_o_axis_TDATA[8]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(8),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(8),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(8),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(8),
      O => \r_o_axis_TDATA[8]_i_21_n_0\
    );
\r_o_axis_TDATA[8]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(8),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(8),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(8),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(8),
      O => \r_o_axis_TDATA[8]_i_22_n_0\
    );
\r_o_axis_TDATA[8]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(8),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(8),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(8),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(8),
      O => \r_o_axis_TDATA[8]_i_23_n_0\
    );
\r_o_axis_TDATA[8]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(8),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(8),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(8),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(8),
      O => \r_o_axis_TDATA[8]_i_24_n_0\
    );
\r_o_axis_TDATA[8]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(8),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(8),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(8),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(8),
      O => \r_o_axis_TDATA[8]_i_25_n_0\
    );
\r_o_axis_TDATA[8]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(8),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(8),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(8),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(8),
      O => \r_o_axis_TDATA[8]_i_26_n_0\
    );
\r_o_axis_TDATA[8]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(8),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(8),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(8),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(8),
      O => \r_o_axis_TDATA[8]_i_27_n_0\
    );
\r_o_axis_TDATA[8]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(8),
      I1 => data2(8),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => data1(8),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => data0(8),
      O => \r_o_axis_TDATA[8]_i_28_n_0\
    );
\r_o_axis_TDATA[8]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(8),
      I1 => data6(8),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => data5(8),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => data4(8),
      O => \r_o_axis_TDATA[8]_i_29_n_0\
    );
\r_o_axis_TDATA[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_o_axis_TDATA[15]_i_16_n_0\,
      I2 => data0(8),
      O => \r_o_axis_TDATA[8]_i_3_n_0\
    );
\r_o_axis_TDATA[8]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(8),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(8),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(8),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(8),
      O => \r_o_axis_TDATA[8]_i_30_n_0\
    );
\r_o_axis_TDATA[8]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(8),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(8),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(8),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(8),
      O => \r_o_axis_TDATA[8]_i_31_n_0\
    );
\r_o_axis_TDATA[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFAEAAAAAA"
    )
        port map (
      I0 => \^fsm_onehot_r_core_state_reg[0]_rep_0\,
      I1 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I2 => r_core_state15_out,
      I3 => \r_o_axis_TDATA[9]_i_2_n_0\,
      I4 => \r_o_axis_TDATA[15]_i_4_n_0\,
      I5 => \r_o_axis_TDATA[9]_i_3_n_0\,
      O => \r_o_axis_TDATA[9]_i_1_n_0\
    );
\r_o_axis_TDATA[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][6]_51\(9),
      I1 => \r_quantized_coeffs_reg[2][6]_50\(9),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][6]_49\(9),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][6]_48\(9),
      O => \r_o_axis_TDATA[9]_i_16_n_0\
    );
\r_o_axis_TDATA[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][6]_55\(9),
      I1 => \r_quantized_coeffs_reg[6][6]_54\(9),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][6]_53\(9),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][6]_52\(9),
      O => \r_o_axis_TDATA[9]_i_17_n_0\
    );
\r_o_axis_TDATA[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][7]_59\(9),
      I1 => \r_quantized_coeffs_reg[2][7]_58\(9),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][7]_57\(9),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][7]_56\(9),
      O => \r_o_axis_TDATA[9]_i_18_n_0\
    );
\r_o_axis_TDATA[9]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][7]_63\(9),
      I1 => \r_quantized_coeffs_reg[6][7]_62\(9),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][7]_61\(9),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][7]_60\(9),
      O => \r_o_axis_TDATA[9]_i_19_n_0\
    );
\r_o_axis_TDATA[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_o_axis_TDATA_reg[9]_i_4_n_0\,
      I1 => \r_o_axis_TDATA_reg[9]_i_5_n_0\,
      I2 => \r_next_output_col_reg_n_0_[2]\,
      I3 => \r_o_axis_TDATA_reg[9]_i_6_n_0\,
      I4 => \r_next_output_col_reg_n_0_[1]\,
      I5 => \r_o_axis_TDATA_reg[9]_i_7_n_0\,
      O => \r_o_axis_TDATA[9]_i_2_n_0\
    );
\r_o_axis_TDATA[9]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][4]_35\(9),
      I1 => \r_quantized_coeffs_reg[2][4]_34\(9),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][4]_33\(9),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][4]_32\(9),
      O => \r_o_axis_TDATA[9]_i_20_n_0\
    );
\r_o_axis_TDATA[9]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][4]_39\(9),
      I1 => \r_quantized_coeffs_reg[6][4]_38\(9),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][4]_37\(9),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][4]_36\(9),
      O => \r_o_axis_TDATA[9]_i_21_n_0\
    );
\r_o_axis_TDATA[9]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][5]_43\(9),
      I1 => \r_quantized_coeffs_reg[2][5]_42\(9),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][5]_41\(9),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][5]_40\(9),
      O => \r_o_axis_TDATA[9]_i_22_n_0\
    );
\r_o_axis_TDATA[9]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][5]_47\(9),
      I1 => \r_quantized_coeffs_reg[6][5]_46\(9),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][5]_45\(9),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][5]_44\(9),
      O => \r_o_axis_TDATA[9]_i_23_n_0\
    );
\r_o_axis_TDATA[9]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][2]_19\(9),
      I1 => \r_quantized_coeffs_reg[2][2]_18\(9),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][2]_17\(9),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][2]_16\(9),
      O => \r_o_axis_TDATA[9]_i_24_n_0\
    );
\r_o_axis_TDATA[9]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][2]_23\(9),
      I1 => \r_quantized_coeffs_reg[6][2]_22\(9),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][2]_21\(9),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][2]_20\(9),
      O => \r_o_axis_TDATA[9]_i_25_n_0\
    );
\r_o_axis_TDATA[9]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][3]_27\(9),
      I1 => \r_quantized_coeffs_reg[2][3]_26\(9),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][3]_25\(9),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][3]_24\(9),
      O => \r_o_axis_TDATA[9]_i_26_n_0\
    );
\r_o_axis_TDATA[9]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][3]_31\(9),
      I1 => \r_quantized_coeffs_reg[6][3]_30\(9),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][3]_29\(9),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][3]_28\(9),
      O => \r_o_axis_TDATA[9]_i_27_n_0\
    );
\r_o_axis_TDATA[9]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(9),
      I1 => data2(9),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => data1(9),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => data0(9),
      O => \r_o_axis_TDATA[9]_i_28_n_0\
    );
\r_o_axis_TDATA[9]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data7(9),
      I1 => data6(9),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => data5(9),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => data4(9),
      O => \r_o_axis_TDATA[9]_i_29_n_0\
    );
\r_o_axis_TDATA[9]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => r_dsp_1_setup,
      I1 => \r_o_axis_TDATA[15]_i_16_n_0\,
      I2 => data0(9),
      O => \r_o_axis_TDATA[9]_i_3_n_0\
    );
\r_o_axis_TDATA[9]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[3][1]_11\(9),
      I1 => \r_quantized_coeffs_reg[2][1]_10\(9),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[1][1]_9\(9),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[0][1]_8\(9),
      O => \r_o_axis_TDATA[9]_i_30_n_0\
    );
\r_o_axis_TDATA[9]_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \r_quantized_coeffs_reg[7][1]_15\(9),
      I1 => \r_quantized_coeffs_reg[6][1]_14\(9),
      I2 => \r_next_output_row_reg[1]_rep__0_n_0\,
      I3 => \r_quantized_coeffs_reg[5][1]_13\(9),
      I4 => \r_next_output_row_reg[0]_rep__1_n_0\,
      I5 => \r_quantized_coeffs_reg[4][1]_12\(9),
      O => \r_o_axis_TDATA[9]_i_31_n_0\
    );
\r_o_axis_TDATA_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => \r_o_axis_TDATA[0]_i_1_n_0\,
      Q => o_axis_TDATA(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_o_axis_TDATA_reg[0]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[0]_i_21_n_0\,
      I1 => \r_o_axis_TDATA[0]_i_22_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_10_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[0]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[0]_i_23_n_0\,
      I1 => \r_o_axis_TDATA[0]_i_24_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_11_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[0]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[0]_i_25_n_0\,
      I1 => \r_o_axis_TDATA[0]_i_26_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_12_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[0]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[0]_i_27_n_0\,
      I1 => \r_o_axis_TDATA[0]_i_28_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_13_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[0]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[0]_i_29_n_0\,
      I1 => \r_o_axis_TDATA[0]_i_30_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_14_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[0]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[0]_i_31_n_0\,
      I1 => \r_o_axis_TDATA[0]_i_32_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_15_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[0]_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[0]_i_33_n_0\,
      I1 => \r_o_axis_TDATA[0]_i_34_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_16_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[0]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[0]_i_9_n_0\,
      I1 => \r_o_axis_TDATA_reg[0]_i_10_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_4_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[0]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[0]_i_11_n_0\,
      I1 => \r_o_axis_TDATA_reg[0]_i_12_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_5_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[0]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[0]_i_13_n_0\,
      I1 => \r_o_axis_TDATA_reg[0]_i_14_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_6_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[0]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[0]_i_15_n_0\,
      I1 => \r_o_axis_TDATA_reg[0]_i_16_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_7_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[0]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[0]_i_19_n_0\,
      I1 => \r_o_axis_TDATA[0]_i_20_n_0\,
      O => \r_o_axis_TDATA_reg[0]_i_9_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => \r_o_axis_TDATA[10]_i_1_n_0\,
      Q => o_axis_TDATA(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_o_axis_TDATA_reg[10]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[10]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[10]_i_21_n_0\,
      O => \r_o_axis_TDATA_reg[10]_i_10_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[10]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[10]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[10]_i_23_n_0\,
      O => \r_o_axis_TDATA_reg[10]_i_11_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[10]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[10]_i_24_n_0\,
      I1 => \r_o_axis_TDATA[10]_i_25_n_0\,
      O => \r_o_axis_TDATA_reg[10]_i_12_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[10]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[10]_i_26_n_0\,
      I1 => \r_o_axis_TDATA[10]_i_27_n_0\,
      O => \r_o_axis_TDATA_reg[10]_i_13_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[10]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[10]_i_28_n_0\,
      I1 => \r_o_axis_TDATA[10]_i_29_n_0\,
      O => \r_o_axis_TDATA_reg[10]_i_14_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[10]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[10]_i_30_n_0\,
      I1 => \r_o_axis_TDATA[10]_i_31_n_0\,
      O => \r_o_axis_TDATA_reg[10]_i_15_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[10]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[10]_i_8_n_0\,
      I1 => \r_o_axis_TDATA_reg[10]_i_9_n_0\,
      O => \r_o_axis_TDATA_reg[10]_i_4_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[10]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[10]_i_10_n_0\,
      I1 => \r_o_axis_TDATA_reg[10]_i_11_n_0\,
      O => \r_o_axis_TDATA_reg[10]_i_5_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[10]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[10]_i_12_n_0\,
      I1 => \r_o_axis_TDATA_reg[10]_i_13_n_0\,
      O => \r_o_axis_TDATA_reg[10]_i_6_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[10]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[10]_i_14_n_0\,
      I1 => \r_o_axis_TDATA_reg[10]_i_15_n_0\,
      O => \r_o_axis_TDATA_reg[10]_i_7_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[10]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[10]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[10]_i_8_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[10]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[10]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[10]_i_19_n_0\,
      O => \r_o_axis_TDATA_reg[10]_i_9_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => \r_o_axis_TDATA[11]_i_1_n_0\,
      Q => o_axis_TDATA(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_o_axis_TDATA_reg[11]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[11]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[11]_i_21_n_0\,
      O => \r_o_axis_TDATA_reg[11]_i_10_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[11]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[11]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[11]_i_23_n_0\,
      O => \r_o_axis_TDATA_reg[11]_i_11_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[11]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[11]_i_24_n_0\,
      I1 => \r_o_axis_TDATA[11]_i_25_n_0\,
      O => \r_o_axis_TDATA_reg[11]_i_12_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[11]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[11]_i_26_n_0\,
      I1 => \r_o_axis_TDATA[11]_i_27_n_0\,
      O => \r_o_axis_TDATA_reg[11]_i_13_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[11]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[11]_i_28_n_0\,
      I1 => \r_o_axis_TDATA[11]_i_29_n_0\,
      O => \r_o_axis_TDATA_reg[11]_i_14_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[11]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[11]_i_30_n_0\,
      I1 => \r_o_axis_TDATA[11]_i_31_n_0\,
      O => \r_o_axis_TDATA_reg[11]_i_15_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[11]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[11]_i_8_n_0\,
      I1 => \r_o_axis_TDATA_reg[11]_i_9_n_0\,
      O => \r_o_axis_TDATA_reg[11]_i_4_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[11]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[11]_i_10_n_0\,
      I1 => \r_o_axis_TDATA_reg[11]_i_11_n_0\,
      O => \r_o_axis_TDATA_reg[11]_i_5_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[11]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[11]_i_12_n_0\,
      I1 => \r_o_axis_TDATA_reg[11]_i_13_n_0\,
      O => \r_o_axis_TDATA_reg[11]_i_6_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[11]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[11]_i_14_n_0\,
      I1 => \r_o_axis_TDATA_reg[11]_i_15_n_0\,
      O => \r_o_axis_TDATA_reg[11]_i_7_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[11]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[11]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[11]_i_8_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[11]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[11]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[11]_i_19_n_0\,
      O => \r_o_axis_TDATA_reg[11]_i_9_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => \r_o_axis_TDATA[12]_i_1_n_0\,
      Q => o_axis_TDATA(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_o_axis_TDATA_reg[12]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[12]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[12]_i_21_n_0\,
      O => \r_o_axis_TDATA_reg[12]_i_10_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[12]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[12]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[12]_i_23_n_0\,
      O => \r_o_axis_TDATA_reg[12]_i_11_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[12]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[12]_i_24_n_0\,
      I1 => \r_o_axis_TDATA[12]_i_25_n_0\,
      O => \r_o_axis_TDATA_reg[12]_i_12_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[12]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[12]_i_26_n_0\,
      I1 => \r_o_axis_TDATA[12]_i_27_n_0\,
      O => \r_o_axis_TDATA_reg[12]_i_13_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[12]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[12]_i_28_n_0\,
      I1 => \r_o_axis_TDATA[12]_i_29_n_0\,
      O => \r_o_axis_TDATA_reg[12]_i_14_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[12]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[12]_i_30_n_0\,
      I1 => \r_o_axis_TDATA[12]_i_31_n_0\,
      O => \r_o_axis_TDATA_reg[12]_i_15_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[12]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[12]_i_8_n_0\,
      I1 => \r_o_axis_TDATA_reg[12]_i_9_n_0\,
      O => \r_o_axis_TDATA_reg[12]_i_4_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[12]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[12]_i_10_n_0\,
      I1 => \r_o_axis_TDATA_reg[12]_i_11_n_0\,
      O => \r_o_axis_TDATA_reg[12]_i_5_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[12]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[12]_i_12_n_0\,
      I1 => \r_o_axis_TDATA_reg[12]_i_13_n_0\,
      O => \r_o_axis_TDATA_reg[12]_i_6_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[12]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[12]_i_14_n_0\,
      I1 => \r_o_axis_TDATA_reg[12]_i_15_n_0\,
      O => \r_o_axis_TDATA_reg[12]_i_7_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[12]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[12]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[12]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[12]_i_8_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[12]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[12]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[12]_i_19_n_0\,
      O => \r_o_axis_TDATA_reg[12]_i_9_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => \r_o_axis_TDATA[13]_i_1_n_0\,
      Q => o_axis_TDATA(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_o_axis_TDATA_reg[13]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[13]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[13]_i_21_n_0\,
      O => \r_o_axis_TDATA_reg[13]_i_10_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[13]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[13]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[13]_i_23_n_0\,
      O => \r_o_axis_TDATA_reg[13]_i_11_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[13]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[13]_i_24_n_0\,
      I1 => \r_o_axis_TDATA[13]_i_25_n_0\,
      O => \r_o_axis_TDATA_reg[13]_i_12_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[13]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[13]_i_26_n_0\,
      I1 => \r_o_axis_TDATA[13]_i_27_n_0\,
      O => \r_o_axis_TDATA_reg[13]_i_13_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[13]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[13]_i_28_n_0\,
      I1 => \r_o_axis_TDATA[13]_i_29_n_0\,
      O => \r_o_axis_TDATA_reg[13]_i_14_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[13]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[13]_i_30_n_0\,
      I1 => \r_o_axis_TDATA[13]_i_31_n_0\,
      O => \r_o_axis_TDATA_reg[13]_i_15_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[13]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[13]_i_8_n_0\,
      I1 => \r_o_axis_TDATA_reg[13]_i_9_n_0\,
      O => \r_o_axis_TDATA_reg[13]_i_4_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[13]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[13]_i_10_n_0\,
      I1 => \r_o_axis_TDATA_reg[13]_i_11_n_0\,
      O => \r_o_axis_TDATA_reg[13]_i_5_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[13]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[13]_i_12_n_0\,
      I1 => \r_o_axis_TDATA_reg[13]_i_13_n_0\,
      O => \r_o_axis_TDATA_reg[13]_i_6_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[13]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[13]_i_14_n_0\,
      I1 => \r_o_axis_TDATA_reg[13]_i_15_n_0\,
      O => \r_o_axis_TDATA_reg[13]_i_7_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[13]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[13]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[13]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[13]_i_8_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[13]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[13]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[13]_i_19_n_0\,
      O => \r_o_axis_TDATA_reg[13]_i_9_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => \r_o_axis_TDATA[14]_i_1_n_0\,
      Q => o_axis_TDATA(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_o_axis_TDATA_reg[14]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[14]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[14]_i_21_n_0\,
      O => \r_o_axis_TDATA_reg[14]_i_10_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[14]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[14]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[14]_i_23_n_0\,
      O => \r_o_axis_TDATA_reg[14]_i_11_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[14]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[14]_i_24_n_0\,
      I1 => \r_o_axis_TDATA[14]_i_25_n_0\,
      O => \r_o_axis_TDATA_reg[14]_i_12_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[14]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[14]_i_26_n_0\,
      I1 => \r_o_axis_TDATA[14]_i_27_n_0\,
      O => \r_o_axis_TDATA_reg[14]_i_13_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[14]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[14]_i_28_n_0\,
      I1 => \r_o_axis_TDATA[14]_i_29_n_0\,
      O => \r_o_axis_TDATA_reg[14]_i_14_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[14]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[14]_i_30_n_0\,
      I1 => \r_o_axis_TDATA[14]_i_31_n_0\,
      O => \r_o_axis_TDATA_reg[14]_i_15_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[14]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[14]_i_8_n_0\,
      I1 => \r_o_axis_TDATA_reg[14]_i_9_n_0\,
      O => \r_o_axis_TDATA_reg[14]_i_4_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[14]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[14]_i_10_n_0\,
      I1 => \r_o_axis_TDATA_reg[14]_i_11_n_0\,
      O => \r_o_axis_TDATA_reg[14]_i_5_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[14]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[14]_i_12_n_0\,
      I1 => \r_o_axis_TDATA_reg[14]_i_13_n_0\,
      O => \r_o_axis_TDATA_reg[14]_i_6_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[14]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[14]_i_14_n_0\,
      I1 => \r_o_axis_TDATA_reg[14]_i_15_n_0\,
      O => \r_o_axis_TDATA_reg[14]_i_7_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[14]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[14]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[14]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[14]_i_8_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[14]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[14]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[14]_i_19_n_0\,
      O => \r_o_axis_TDATA_reg[14]_i_9_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => \r_o_axis_TDATA[15]_i_2_n_0\,
      Q => o_axis_TDATA(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_o_axis_TDATA_reg[15]_i_17\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_34_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_35_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_17_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_18\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_36_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_37_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_18_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_19\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_38_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_39_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_19_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_20\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_40_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_41_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_20_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_21\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_42_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_43_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_21_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_22\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_44_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_45_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_22_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_23\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_46_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_47_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_23_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_24\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_48_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_49_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_24_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_28\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_62_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_63_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_28_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_29\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_64_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_65_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_29_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_30\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_66_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_67_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_30_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_31\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_68_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_69_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_31_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_50\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_72_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_73_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_50_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_51\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_74_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_75_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_51_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_52\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_76_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_77_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_52_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_53\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_78_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_79_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_53_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_54\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_80_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_81_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_54_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_55\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_82_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_83_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_55_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_56\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_84_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_85_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_56_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_57\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_86_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_87_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_57_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_58\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_88_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_89_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_58_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_59\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_90_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_91_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_59_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_17_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_18_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_6_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_60\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_92_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_93_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_60_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_61\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_94_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_95_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_61_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_62\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_96_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_97_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_62_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_63\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_98_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_99_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_63_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_64\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_100_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_101_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_64_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_65\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_102_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_103_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_65_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_66\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_104_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_105_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_66_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_67\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_106_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_107_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_67_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_68\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_108_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_109_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_68_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_69\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_110_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_111_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_69_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_19_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_20_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_7_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_72\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_112_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_113_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_72_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_73\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_114_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_115_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_73_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_74\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_116_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_117_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_74_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_75\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_118_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_119_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_75_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_76\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_120_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_121_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_76_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_77\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_122_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_123_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_77_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_78\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_124_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_125_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_78_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_79\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_126_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_127_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_79_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_8\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_21_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_22_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_8_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_80\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_128_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_129_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_80_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_81\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_130_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_131_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_81_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_82\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_132_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_133_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_82_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_83\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_134_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_135_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_83_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_84\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_136_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_137_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_84_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_85\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_138_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_139_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_85_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_86\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_140_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_141_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_86_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_87\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_142_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_143_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_87_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_88\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_144_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_145_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_88_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_89\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_146_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_147_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_89_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_9\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[15]_i_23_n_0\,
      I1 => \r_o_axis_TDATA_reg[15]_i_24_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_9_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[15]_i_90\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_148_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_149_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_90_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_91\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_150_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_151_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_91_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_92\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_152_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_153_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_92_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_93\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_154_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_155_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_93_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_94\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_156_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_157_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_94_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[15]_i_95\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[15]_i_158_n_0\,
      I1 => \r_o_axis_TDATA[15]_i_159_n_0\,
      O => \r_o_axis_TDATA_reg[15]_i_95_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => \r_o_axis_TDATA[1]_i_1_n_0\,
      Q => o_axis_TDATA(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_o_axis_TDATA_reg[1]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[1]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[1]_i_21_n_0\,
      O => \r_o_axis_TDATA_reg[1]_i_10_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[1]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[1]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[1]_i_23_n_0\,
      O => \r_o_axis_TDATA_reg[1]_i_11_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[1]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[1]_i_24_n_0\,
      I1 => \r_o_axis_TDATA[1]_i_25_n_0\,
      O => \r_o_axis_TDATA_reg[1]_i_12_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[1]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[1]_i_26_n_0\,
      I1 => \r_o_axis_TDATA[1]_i_27_n_0\,
      O => \r_o_axis_TDATA_reg[1]_i_13_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[1]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[1]_i_28_n_0\,
      I1 => \r_o_axis_TDATA[1]_i_29_n_0\,
      O => \r_o_axis_TDATA_reg[1]_i_14_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[1]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[1]_i_30_n_0\,
      I1 => \r_o_axis_TDATA[1]_i_31_n_0\,
      O => \r_o_axis_TDATA_reg[1]_i_15_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[1]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[1]_i_8_n_0\,
      I1 => \r_o_axis_TDATA_reg[1]_i_9_n_0\,
      O => \r_o_axis_TDATA_reg[1]_i_4_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[1]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[1]_i_10_n_0\,
      I1 => \r_o_axis_TDATA_reg[1]_i_11_n_0\,
      O => \r_o_axis_TDATA_reg[1]_i_5_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[1]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[1]_i_12_n_0\,
      I1 => \r_o_axis_TDATA_reg[1]_i_13_n_0\,
      O => \r_o_axis_TDATA_reg[1]_i_6_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[1]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[1]_i_14_n_0\,
      I1 => \r_o_axis_TDATA_reg[1]_i_15_n_0\,
      O => \r_o_axis_TDATA_reg[1]_i_7_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[1]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[1]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[1]_i_8_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[1]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[1]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[1]_i_19_n_0\,
      O => \r_o_axis_TDATA_reg[1]_i_9_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => \r_o_axis_TDATA[2]_i_1_n_0\,
      Q => o_axis_TDATA(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_o_axis_TDATA_reg[2]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[2]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[2]_i_21_n_0\,
      O => \r_o_axis_TDATA_reg[2]_i_10_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[2]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[2]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[2]_i_23_n_0\,
      O => \r_o_axis_TDATA_reg[2]_i_11_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[2]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[2]_i_24_n_0\,
      I1 => \r_o_axis_TDATA[2]_i_25_n_0\,
      O => \r_o_axis_TDATA_reg[2]_i_12_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[2]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[2]_i_26_n_0\,
      I1 => \r_o_axis_TDATA[2]_i_27_n_0\,
      O => \r_o_axis_TDATA_reg[2]_i_13_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[2]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[2]_i_28_n_0\,
      I1 => \r_o_axis_TDATA[2]_i_29_n_0\,
      O => \r_o_axis_TDATA_reg[2]_i_14_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[2]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[2]_i_30_n_0\,
      I1 => \r_o_axis_TDATA[2]_i_31_n_0\,
      O => \r_o_axis_TDATA_reg[2]_i_15_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[2]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[2]_i_8_n_0\,
      I1 => \r_o_axis_TDATA_reg[2]_i_9_n_0\,
      O => \r_o_axis_TDATA_reg[2]_i_4_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[2]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[2]_i_10_n_0\,
      I1 => \r_o_axis_TDATA_reg[2]_i_11_n_0\,
      O => \r_o_axis_TDATA_reg[2]_i_5_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[2]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[2]_i_12_n_0\,
      I1 => \r_o_axis_TDATA_reg[2]_i_13_n_0\,
      O => \r_o_axis_TDATA_reg[2]_i_6_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[2]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[2]_i_14_n_0\,
      I1 => \r_o_axis_TDATA_reg[2]_i_15_n_0\,
      O => \r_o_axis_TDATA_reg[2]_i_7_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[2]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[2]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[2]_i_8_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[2]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[2]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[2]_i_19_n_0\,
      O => \r_o_axis_TDATA_reg[2]_i_9_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => \r_o_axis_TDATA[3]_i_1_n_0\,
      Q => o_axis_TDATA(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_o_axis_TDATA_reg[3]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[3]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[3]_i_21_n_0\,
      O => \r_o_axis_TDATA_reg[3]_i_10_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[3]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[3]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[3]_i_23_n_0\,
      O => \r_o_axis_TDATA_reg[3]_i_11_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[3]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[3]_i_24_n_0\,
      I1 => \r_o_axis_TDATA[3]_i_25_n_0\,
      O => \r_o_axis_TDATA_reg[3]_i_12_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[3]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[3]_i_26_n_0\,
      I1 => \r_o_axis_TDATA[3]_i_27_n_0\,
      O => \r_o_axis_TDATA_reg[3]_i_13_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[3]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[3]_i_28_n_0\,
      I1 => \r_o_axis_TDATA[3]_i_29_n_0\,
      O => \r_o_axis_TDATA_reg[3]_i_14_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[3]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[3]_i_30_n_0\,
      I1 => \r_o_axis_TDATA[3]_i_31_n_0\,
      O => \r_o_axis_TDATA_reg[3]_i_15_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[3]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[3]_i_8_n_0\,
      I1 => \r_o_axis_TDATA_reg[3]_i_9_n_0\,
      O => \r_o_axis_TDATA_reg[3]_i_4_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[3]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[3]_i_10_n_0\,
      I1 => \r_o_axis_TDATA_reg[3]_i_11_n_0\,
      O => \r_o_axis_TDATA_reg[3]_i_5_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[3]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[3]_i_12_n_0\,
      I1 => \r_o_axis_TDATA_reg[3]_i_13_n_0\,
      O => \r_o_axis_TDATA_reg[3]_i_6_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[3]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[3]_i_14_n_0\,
      I1 => \r_o_axis_TDATA_reg[3]_i_15_n_0\,
      O => \r_o_axis_TDATA_reg[3]_i_7_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[3]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[3]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[3]_i_8_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[3]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[3]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[3]_i_19_n_0\,
      O => \r_o_axis_TDATA_reg[3]_i_9_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => \r_o_axis_TDATA[4]_i_1_n_0\,
      Q => o_axis_TDATA(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_o_axis_TDATA_reg[4]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[4]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[4]_i_21_n_0\,
      O => \r_o_axis_TDATA_reg[4]_i_10_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[4]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[4]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[4]_i_23_n_0\,
      O => \r_o_axis_TDATA_reg[4]_i_11_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[4]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[4]_i_24_n_0\,
      I1 => \r_o_axis_TDATA[4]_i_25_n_0\,
      O => \r_o_axis_TDATA_reg[4]_i_12_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[4]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[4]_i_26_n_0\,
      I1 => \r_o_axis_TDATA[4]_i_27_n_0\,
      O => \r_o_axis_TDATA_reg[4]_i_13_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[4]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[4]_i_28_n_0\,
      I1 => \r_o_axis_TDATA[4]_i_29_n_0\,
      O => \r_o_axis_TDATA_reg[4]_i_14_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[4]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[4]_i_30_n_0\,
      I1 => \r_o_axis_TDATA[4]_i_31_n_0\,
      O => \r_o_axis_TDATA_reg[4]_i_15_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[4]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[4]_i_8_n_0\,
      I1 => \r_o_axis_TDATA_reg[4]_i_9_n_0\,
      O => \r_o_axis_TDATA_reg[4]_i_4_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[4]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[4]_i_10_n_0\,
      I1 => \r_o_axis_TDATA_reg[4]_i_11_n_0\,
      O => \r_o_axis_TDATA_reg[4]_i_5_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[4]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[4]_i_12_n_0\,
      I1 => \r_o_axis_TDATA_reg[4]_i_13_n_0\,
      O => \r_o_axis_TDATA_reg[4]_i_6_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[4]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[4]_i_14_n_0\,
      I1 => \r_o_axis_TDATA_reg[4]_i_15_n_0\,
      O => \r_o_axis_TDATA_reg[4]_i_7_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[4]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[4]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[4]_i_8_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[4]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[4]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[4]_i_19_n_0\,
      O => \r_o_axis_TDATA_reg[4]_i_9_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => \r_o_axis_TDATA[5]_i_1_n_0\,
      Q => o_axis_TDATA(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_o_axis_TDATA_reg[5]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[5]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[5]_i_21_n_0\,
      O => \r_o_axis_TDATA_reg[5]_i_10_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[5]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[5]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[5]_i_23_n_0\,
      O => \r_o_axis_TDATA_reg[5]_i_11_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[5]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[5]_i_24_n_0\,
      I1 => \r_o_axis_TDATA[5]_i_25_n_0\,
      O => \r_o_axis_TDATA_reg[5]_i_12_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[5]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[5]_i_26_n_0\,
      I1 => \r_o_axis_TDATA[5]_i_27_n_0\,
      O => \r_o_axis_TDATA_reg[5]_i_13_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[5]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[5]_i_28_n_0\,
      I1 => \r_o_axis_TDATA[5]_i_29_n_0\,
      O => \r_o_axis_TDATA_reg[5]_i_14_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[5]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[5]_i_30_n_0\,
      I1 => \r_o_axis_TDATA[5]_i_31_n_0\,
      O => \r_o_axis_TDATA_reg[5]_i_15_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[5]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[5]_i_8_n_0\,
      I1 => \r_o_axis_TDATA_reg[5]_i_9_n_0\,
      O => \r_o_axis_TDATA_reg[5]_i_4_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[5]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[5]_i_10_n_0\,
      I1 => \r_o_axis_TDATA_reg[5]_i_11_n_0\,
      O => \r_o_axis_TDATA_reg[5]_i_5_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[5]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[5]_i_12_n_0\,
      I1 => \r_o_axis_TDATA_reg[5]_i_13_n_0\,
      O => \r_o_axis_TDATA_reg[5]_i_6_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[5]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[5]_i_14_n_0\,
      I1 => \r_o_axis_TDATA_reg[5]_i_15_n_0\,
      O => \r_o_axis_TDATA_reg[5]_i_7_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[5]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[5]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[5]_i_8_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[5]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[5]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[5]_i_19_n_0\,
      O => \r_o_axis_TDATA_reg[5]_i_9_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => \r_o_axis_TDATA[6]_i_1_n_0\,
      Q => o_axis_TDATA(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_o_axis_TDATA_reg[6]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[6]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[6]_i_21_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_10_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[6]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[6]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[6]_i_23_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_11_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[6]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[6]_i_24_n_0\,
      I1 => \r_o_axis_TDATA[6]_i_25_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_12_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[6]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[6]_i_26_n_0\,
      I1 => \r_o_axis_TDATA[6]_i_27_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_13_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[6]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[6]_i_28_n_0\,
      I1 => \r_o_axis_TDATA[6]_i_29_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_14_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[6]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[6]_i_30_n_0\,
      I1 => \r_o_axis_TDATA[6]_i_31_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_15_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[6]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[6]_i_8_n_0\,
      I1 => \r_o_axis_TDATA_reg[6]_i_9_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_4_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[6]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[6]_i_10_n_0\,
      I1 => \r_o_axis_TDATA_reg[6]_i_11_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_5_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[6]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[6]_i_12_n_0\,
      I1 => \r_o_axis_TDATA_reg[6]_i_13_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_6_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[6]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[6]_i_14_n_0\,
      I1 => \r_o_axis_TDATA_reg[6]_i_15_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_7_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[6]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[6]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_8_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[6]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[6]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[6]_i_19_n_0\,
      O => \r_o_axis_TDATA_reg[6]_i_9_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => \r_o_axis_TDATA[7]_i_1_n_0\,
      Q => o_axis_TDATA(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_o_axis_TDATA_reg[7]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[7]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[7]_i_21_n_0\,
      O => \r_o_axis_TDATA_reg[7]_i_10_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[7]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[7]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[7]_i_23_n_0\,
      O => \r_o_axis_TDATA_reg[7]_i_11_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[7]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[7]_i_24_n_0\,
      I1 => \r_o_axis_TDATA[7]_i_25_n_0\,
      O => \r_o_axis_TDATA_reg[7]_i_12_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[7]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[7]_i_26_n_0\,
      I1 => \r_o_axis_TDATA[7]_i_27_n_0\,
      O => \r_o_axis_TDATA_reg[7]_i_13_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[7]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[7]_i_28_n_0\,
      I1 => \r_o_axis_TDATA[7]_i_29_n_0\,
      O => \r_o_axis_TDATA_reg[7]_i_14_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[7]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[7]_i_30_n_0\,
      I1 => \r_o_axis_TDATA[7]_i_31_n_0\,
      O => \r_o_axis_TDATA_reg[7]_i_15_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[7]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[7]_i_8_n_0\,
      I1 => \r_o_axis_TDATA_reg[7]_i_9_n_0\,
      O => \r_o_axis_TDATA_reg[7]_i_4_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[7]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[7]_i_10_n_0\,
      I1 => \r_o_axis_TDATA_reg[7]_i_11_n_0\,
      O => \r_o_axis_TDATA_reg[7]_i_5_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[7]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[7]_i_12_n_0\,
      I1 => \r_o_axis_TDATA_reg[7]_i_13_n_0\,
      O => \r_o_axis_TDATA_reg[7]_i_6_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[7]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[7]_i_14_n_0\,
      I1 => \r_o_axis_TDATA_reg[7]_i_15_n_0\,
      O => \r_o_axis_TDATA_reg[7]_i_7_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[7]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[7]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[7]_i_8_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[7]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[7]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[7]_i_19_n_0\,
      O => \r_o_axis_TDATA_reg[7]_i_9_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => \r_o_axis_TDATA[8]_i_1_n_0\,
      Q => o_axis_TDATA(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_o_axis_TDATA_reg[8]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[8]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[8]_i_21_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_10_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[8]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[8]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[8]_i_23_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_11_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[8]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[8]_i_24_n_0\,
      I1 => \r_o_axis_TDATA[8]_i_25_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_12_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[8]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[8]_i_26_n_0\,
      I1 => \r_o_axis_TDATA[8]_i_27_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_13_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[8]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[8]_i_28_n_0\,
      I1 => \r_o_axis_TDATA[8]_i_29_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_14_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[8]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[8]_i_30_n_0\,
      I1 => \r_o_axis_TDATA[8]_i_31_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_15_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[8]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[8]_i_8_n_0\,
      I1 => \r_o_axis_TDATA_reg[8]_i_9_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_4_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[8]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[8]_i_10_n_0\,
      I1 => \r_o_axis_TDATA_reg[8]_i_11_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_5_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[8]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[8]_i_12_n_0\,
      I1 => \r_o_axis_TDATA_reg[8]_i_13_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_6_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[8]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[8]_i_14_n_0\,
      I1 => \r_o_axis_TDATA_reg[8]_i_15_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_7_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[8]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[8]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_8_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[8]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[8]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[8]_i_19_n_0\,
      O => \r_o_axis_TDATA_reg[8]_i_9_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_o_axis_TDATA[15]_i_1_n_0\,
      D => \r_o_axis_TDATA[9]_i_1_n_0\,
      Q => o_axis_TDATA(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_o_axis_TDATA_reg[9]_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[9]_i_20_n_0\,
      I1 => \r_o_axis_TDATA[9]_i_21_n_0\,
      O => \r_o_axis_TDATA_reg[9]_i_10_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[9]_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[9]_i_22_n_0\,
      I1 => \r_o_axis_TDATA[9]_i_23_n_0\,
      O => \r_o_axis_TDATA_reg[9]_i_11_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[9]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[9]_i_24_n_0\,
      I1 => \r_o_axis_TDATA[9]_i_25_n_0\,
      O => \r_o_axis_TDATA_reg[9]_i_12_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[9]_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[9]_i_26_n_0\,
      I1 => \r_o_axis_TDATA[9]_i_27_n_0\,
      O => \r_o_axis_TDATA_reg[9]_i_13_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[9]_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[9]_i_28_n_0\,
      I1 => \r_o_axis_TDATA[9]_i_29_n_0\,
      O => \r_o_axis_TDATA_reg[9]_i_14_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[9]_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[9]_i_30_n_0\,
      I1 => \r_o_axis_TDATA[9]_i_31_n_0\,
      O => \r_o_axis_TDATA_reg[9]_i_15_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[9]_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[9]_i_8_n_0\,
      I1 => \r_o_axis_TDATA_reg[9]_i_9_n_0\,
      O => \r_o_axis_TDATA_reg[9]_i_4_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[9]_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[9]_i_10_n_0\,
      I1 => \r_o_axis_TDATA_reg[9]_i_11_n_0\,
      O => \r_o_axis_TDATA_reg[9]_i_5_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[9]_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[9]_i_12_n_0\,
      I1 => \r_o_axis_TDATA_reg[9]_i_13_n_0\,
      O => \r_o_axis_TDATA_reg[9]_i_6_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[9]_i_7\: unisim.vcomponents.MUXF8
     port map (
      I0 => \r_o_axis_TDATA_reg[9]_i_14_n_0\,
      I1 => \r_o_axis_TDATA_reg[9]_i_15_n_0\,
      O => \r_o_axis_TDATA_reg[9]_i_7_n_0\,
      S => \r_next_output_col_reg_n_0_[0]\
    );
\r_o_axis_TDATA_reg[9]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[9]_i_16_n_0\,
      I1 => \r_o_axis_TDATA[9]_i_17_n_0\,
      O => \r_o_axis_TDATA_reg[9]_i_8_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
\r_o_axis_TDATA_reg[9]_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \r_o_axis_TDATA[9]_i_18_n_0\,
      I1 => \r_o_axis_TDATA[9]_i_19_n_0\,
      O => \r_o_axis_TDATA_reg[9]_i_9_n_0\,
      S => \r_next_output_row_reg_n_0_[2]\
    );
r_o_axis_TLAST_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6A2A0000"
    )
        port map (
      I0 => \^r_o_axis_tlast_reg_0\,
      I1 => i_axis_TREADY,
      I2 => \^fsm_onehot_r_core_state_reg[2]_0\,
      I3 => \r_o_axis_TLAST0__2\,
      I4 => i_aresetn,
      O => r_o_axis_TLAST_i_1_n_0
    );
r_o_axis_TLAST_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \r_next_output_row_reg_n_0_[2]\,
      I1 => \r_next_output_row_reg[0]_rep__0_n_0\,
      I2 => \r_next_output_row_reg_n_0_[1]\,
      I3 => \r_next_output_col_reg_n_0_[2]\,
      I4 => \r_next_output_col_reg_n_0_[0]\,
      I5 => \r_next_output_col_reg_n_0_[1]\,
      O => \r_o_axis_TLAST0__2\
    );
r_o_axis_TLAST_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => r_o_axis_TLAST_i_1_n_0,
      Q => \^r_o_axis_tlast_reg_0\,
      R => '0'
    );
\r_quantized_coeffs[0][0][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0100"
    )
        port map (
      I0 => r_dsp_4_finished(1),
      I1 => r_dsp_4_finished(0),
      I2 => r_dsp_4_finished(2),
      I3 => r_dsp_1_setup,
      I4 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_quantized_coeffs[0][0][19]_i_1_n_0\
    );
\r_quantized_coeffs[1][0][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => r_dsp_4_finished(0),
      I1 => r_dsp_4_finished(2),
      I2 => r_dsp_4_finished(1),
      I3 => r_dsp_1_setup,
      I4 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_quantized_coeffs[1][0][19]_i_1_n_0\
    );
\r_quantized_coeffs[2][0][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => r_dsp_4_finished(1),
      I1 => r_dsp_4_finished(0),
      I2 => r_dsp_4_finished(2),
      I3 => r_dsp_1_setup,
      I4 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_quantized_coeffs[2][0][19]_i_1_n_0\
    );
\r_quantized_coeffs[3][0][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => r_dsp_4_finished(2),
      I1 => r_dsp_4_finished(0),
      I2 => r_dsp_4_finished(1),
      I3 => r_dsp_1_setup,
      I4 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_quantized_coeffs[3][0][19]_i_1_n_0\
    );
\r_quantized_coeffs[4][0][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0200"
    )
        port map (
      I0 => r_dsp_4_finished(2),
      I1 => r_dsp_4_finished(0),
      I2 => r_dsp_4_finished(1),
      I3 => r_dsp_1_setup,
      I4 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_quantized_coeffs[4][0][19]_i_1_n_0\
    );
\r_quantized_coeffs[5][0][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0800"
    )
        port map (
      I0 => r_dsp_4_finished(0),
      I1 => r_dsp_4_finished(2),
      I2 => r_dsp_4_finished(1),
      I3 => r_dsp_1_setup,
      I4 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_quantized_coeffs[5][0][19]_i_1_n_0\
    );
\r_quantized_coeffs[6][0][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4000"
    )
        port map (
      I0 => r_dsp_4_finished(0),
      I1 => r_dsp_4_finished(2),
      I2 => r_dsp_4_finished(1),
      I3 => r_dsp_1_setup,
      I4 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_quantized_coeffs[6][0][19]_i_1_n_0\
    );
\r_quantized_coeffs[7][0][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF8000"
    )
        port map (
      I0 => r_dsp_4_finished(1),
      I1 => r_dsp_4_finished(0),
      I2 => r_dsp_4_finished(2),
      I3 => r_dsp_1_setup,
      I4 => \FSM_onehot_r_core_state[0]_rep_i_4_n_0\,
      O => \r_quantized_coeffs[7][0][19]_i_1_n_0\
    );
\r_quantized_coeffs_reg[0][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_19,
      Q => data0(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_9,
      Q => data0(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_8,
      Q => data0(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_7,
      Q => data0(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_6,
      Q => data0(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_5,
      Q => data0(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_4,
      Q => data0(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_3,
      Q => \r_quantized_coeffs_reg_n_0_[0][0][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_2,
      Q => \r_quantized_coeffs_reg_n_0_[0][0][17]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_1,
      Q => \r_quantized_coeffs_reg_n_0_[0][0][18]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_0,
      Q => \r_quantized_coeffs_reg_n_0_[0][0][19]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_18,
      Q => data0(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_17,
      Q => data0(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_16,
      Q => data0(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_15,
      Q => data0(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_14,
      Q => data0(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_13,
      Q => data0(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_12,
      Q => data0(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_11,
      Q => data0(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_10,
      Q => data0(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_19,
      Q => \r_quantized_coeffs_reg[0][1]_8\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_9,
      Q => \r_quantized_coeffs_reg[0][1]_8\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_8,
      Q => \r_quantized_coeffs_reg[0][1]_8\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_7,
      Q => \r_quantized_coeffs_reg[0][1]_8\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_6,
      Q => \r_quantized_coeffs_reg[0][1]_8\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_5,
      Q => \r_quantized_coeffs_reg[0][1]_8\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_4,
      Q => \r_quantized_coeffs_reg[0][1]_8\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_3,
      Q => \r_quantized_coeffs_reg[0][1]_8\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_2,
      Q => \r_quantized_coeffs_reg[0][1]_8\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_1,
      Q => \r_quantized_coeffs_reg[0][1]_8\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_0,
      Q => \r_quantized_coeffs_reg[0][1]_8\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_18,
      Q => \r_quantized_coeffs_reg[0][1]_8\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_17,
      Q => \r_quantized_coeffs_reg[0][1]_8\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_16,
      Q => \r_quantized_coeffs_reg[0][1]_8\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_15,
      Q => \r_quantized_coeffs_reg[0][1]_8\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_14,
      Q => \r_quantized_coeffs_reg[0][1]_8\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_13,
      Q => \r_quantized_coeffs_reg[0][1]_8\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_12,
      Q => \r_quantized_coeffs_reg[0][1]_8\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_11,
      Q => \r_quantized_coeffs_reg[0][1]_8\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_10,
      Q => \r_quantized_coeffs_reg[0][1]_8\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_19,
      Q => \r_quantized_coeffs_reg[0][2]_16\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_9,
      Q => \r_quantized_coeffs_reg[0][2]_16\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_8,
      Q => \r_quantized_coeffs_reg[0][2]_16\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_7,
      Q => \r_quantized_coeffs_reg[0][2]_16\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_6,
      Q => \r_quantized_coeffs_reg[0][2]_16\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_5,
      Q => \r_quantized_coeffs_reg[0][2]_16\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_4,
      Q => \r_quantized_coeffs_reg[0][2]_16\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_3,
      Q => \r_quantized_coeffs_reg[0][2]_16\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_2,
      Q => \r_quantized_coeffs_reg[0][2]_16\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_1,
      Q => \r_quantized_coeffs_reg[0][2]_16\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_0,
      Q => \r_quantized_coeffs_reg[0][2]_16\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_18,
      Q => \r_quantized_coeffs_reg[0][2]_16\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_17,
      Q => \r_quantized_coeffs_reg[0][2]_16\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_16,
      Q => \r_quantized_coeffs_reg[0][2]_16\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_15,
      Q => \r_quantized_coeffs_reg[0][2]_16\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_14,
      Q => \r_quantized_coeffs_reg[0][2]_16\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_13,
      Q => \r_quantized_coeffs_reg[0][2]_16\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_12,
      Q => \r_quantized_coeffs_reg[0][2]_16\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_11,
      Q => \r_quantized_coeffs_reg[0][2]_16\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_10,
      Q => \r_quantized_coeffs_reg[0][2]_16\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_19,
      Q => \r_quantized_coeffs_reg[0][3]_24\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_9,
      Q => \r_quantized_coeffs_reg[0][3]_24\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_8,
      Q => \r_quantized_coeffs_reg[0][3]_24\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_7,
      Q => \r_quantized_coeffs_reg[0][3]_24\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_6,
      Q => \r_quantized_coeffs_reg[0][3]_24\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_5,
      Q => \r_quantized_coeffs_reg[0][3]_24\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_4,
      Q => \r_quantized_coeffs_reg[0][3]_24\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_3,
      Q => \r_quantized_coeffs_reg[0][3]_24\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_2,
      Q => \r_quantized_coeffs_reg[0][3]_24\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_1,
      Q => \r_quantized_coeffs_reg[0][3]_24\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_0,
      Q => \r_quantized_coeffs_reg[0][3]_24\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_18,
      Q => \r_quantized_coeffs_reg[0][3]_24\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_17,
      Q => \r_quantized_coeffs_reg[0][3]_24\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_16,
      Q => \r_quantized_coeffs_reg[0][3]_24\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_15,
      Q => \r_quantized_coeffs_reg[0][3]_24\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_14,
      Q => \r_quantized_coeffs_reg[0][3]_24\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_13,
      Q => \r_quantized_coeffs_reg[0][3]_24\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_12,
      Q => \r_quantized_coeffs_reg[0][3]_24\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_11,
      Q => \r_quantized_coeffs_reg[0][3]_24\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_10,
      Q => \r_quantized_coeffs_reg[0][3]_24\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_19,
      Q => \r_quantized_coeffs_reg[0][4]_32\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_9,
      Q => \r_quantized_coeffs_reg[0][4]_32\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_8,
      Q => \r_quantized_coeffs_reg[0][4]_32\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_7,
      Q => \r_quantized_coeffs_reg[0][4]_32\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_6,
      Q => \r_quantized_coeffs_reg[0][4]_32\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_5,
      Q => \r_quantized_coeffs_reg[0][4]_32\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_4,
      Q => \r_quantized_coeffs_reg[0][4]_32\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_3,
      Q => \r_quantized_coeffs_reg[0][4]_32\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_2,
      Q => \r_quantized_coeffs_reg[0][4]_32\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_1,
      Q => \r_quantized_coeffs_reg[0][4]_32\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_0,
      Q => \r_quantized_coeffs_reg[0][4]_32\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_18,
      Q => \r_quantized_coeffs_reg[0][4]_32\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_17,
      Q => \r_quantized_coeffs_reg[0][4]_32\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_16,
      Q => \r_quantized_coeffs_reg[0][4]_32\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_15,
      Q => \r_quantized_coeffs_reg[0][4]_32\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_14,
      Q => \r_quantized_coeffs_reg[0][4]_32\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_13,
      Q => \r_quantized_coeffs_reg[0][4]_32\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_12,
      Q => \r_quantized_coeffs_reg[0][4]_32\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_11,
      Q => \r_quantized_coeffs_reg[0][4]_32\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_10,
      Q => \r_quantized_coeffs_reg[0][4]_32\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_19,
      Q => \r_quantized_coeffs_reg[0][5]_40\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_9,
      Q => \r_quantized_coeffs_reg[0][5]_40\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_8,
      Q => \r_quantized_coeffs_reg[0][5]_40\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_7,
      Q => \r_quantized_coeffs_reg[0][5]_40\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_6,
      Q => \r_quantized_coeffs_reg[0][5]_40\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_5,
      Q => \r_quantized_coeffs_reg[0][5]_40\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_4,
      Q => \r_quantized_coeffs_reg[0][5]_40\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_3,
      Q => \r_quantized_coeffs_reg[0][5]_40\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_2,
      Q => \r_quantized_coeffs_reg[0][5]_40\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_1,
      Q => \r_quantized_coeffs_reg[0][5]_40\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_0,
      Q => \r_quantized_coeffs_reg[0][5]_40\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_18,
      Q => \r_quantized_coeffs_reg[0][5]_40\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_17,
      Q => \r_quantized_coeffs_reg[0][5]_40\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_16,
      Q => \r_quantized_coeffs_reg[0][5]_40\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_15,
      Q => \r_quantized_coeffs_reg[0][5]_40\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_14,
      Q => \r_quantized_coeffs_reg[0][5]_40\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_13,
      Q => \r_quantized_coeffs_reg[0][5]_40\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_12,
      Q => \r_quantized_coeffs_reg[0][5]_40\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_11,
      Q => \r_quantized_coeffs_reg[0][5]_40\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_10,
      Q => \r_quantized_coeffs_reg[0][5]_40\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_19,
      Q => \r_quantized_coeffs_reg[0][6]_48\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_9,
      Q => \r_quantized_coeffs_reg[0][6]_48\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_8,
      Q => \r_quantized_coeffs_reg[0][6]_48\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_7,
      Q => \r_quantized_coeffs_reg[0][6]_48\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_6,
      Q => \r_quantized_coeffs_reg[0][6]_48\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_5,
      Q => \r_quantized_coeffs_reg[0][6]_48\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_4,
      Q => \r_quantized_coeffs_reg[0][6]_48\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_3,
      Q => \r_quantized_coeffs_reg[0][6]_48\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_2,
      Q => \r_quantized_coeffs_reg[0][6]_48\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_1,
      Q => \r_quantized_coeffs_reg[0][6]_48\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_0,
      Q => \r_quantized_coeffs_reg[0][6]_48\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_18,
      Q => \r_quantized_coeffs_reg[0][6]_48\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_17,
      Q => \r_quantized_coeffs_reg[0][6]_48\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_16,
      Q => \r_quantized_coeffs_reg[0][6]_48\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_15,
      Q => \r_quantized_coeffs_reg[0][6]_48\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_14,
      Q => \r_quantized_coeffs_reg[0][6]_48\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_13,
      Q => \r_quantized_coeffs_reg[0][6]_48\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_12,
      Q => \r_quantized_coeffs_reg[0][6]_48\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_11,
      Q => \r_quantized_coeffs_reg[0][6]_48\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_10,
      Q => \r_quantized_coeffs_reg[0][6]_48\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_19,
      Q => \r_quantized_coeffs_reg[0][7]_56\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_9,
      Q => \r_quantized_coeffs_reg[0][7]_56\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_8,
      Q => \r_quantized_coeffs_reg[0][7]_56\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_7,
      Q => \r_quantized_coeffs_reg[0][7]_56\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_6,
      Q => \r_quantized_coeffs_reg[0][7]_56\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_5,
      Q => \r_quantized_coeffs_reg[0][7]_56\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_4,
      Q => \r_quantized_coeffs_reg[0][7]_56\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_3,
      Q => \r_quantized_coeffs_reg[0][7]_56\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_2,
      Q => \r_quantized_coeffs_reg[0][7]_56\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_1,
      Q => \r_quantized_coeffs_reg[0][7]_56\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_0,
      Q => \r_quantized_coeffs_reg[0][7]_56\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_18,
      Q => \r_quantized_coeffs_reg[0][7]_56\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_17,
      Q => \r_quantized_coeffs_reg[0][7]_56\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_16,
      Q => \r_quantized_coeffs_reg[0][7]_56\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_15,
      Q => \r_quantized_coeffs_reg[0][7]_56\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_14,
      Q => \r_quantized_coeffs_reg[0][7]_56\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_13,
      Q => \r_quantized_coeffs_reg[0][7]_56\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_12,
      Q => \r_quantized_coeffs_reg[0][7]_56\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_11,
      Q => \r_quantized_coeffs_reg[0][7]_56\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[0][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[0][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_10,
      Q => \r_quantized_coeffs_reg[0][7]_56\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_19,
      Q => data1(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_9,
      Q => data1(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_8,
      Q => data1(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_7,
      Q => data1(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_6,
      Q => data1(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_5,
      Q => data1(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_4,
      Q => data1(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_3,
      Q => \r_quantized_coeffs_reg_n_0_[1][0][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_2,
      Q => \r_quantized_coeffs_reg_n_0_[1][0][17]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_1,
      Q => \r_quantized_coeffs_reg_n_0_[1][0][18]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_0,
      Q => \r_quantized_coeffs_reg_n_0_[1][0][19]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_18,
      Q => data1(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_17,
      Q => data1(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_16,
      Q => data1(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_15,
      Q => data1(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_14,
      Q => data1(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_13,
      Q => data1(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_12,
      Q => data1(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_11,
      Q => data1(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_10,
      Q => data1(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_19,
      Q => \r_quantized_coeffs_reg[1][1]_9\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_9,
      Q => \r_quantized_coeffs_reg[1][1]_9\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_8,
      Q => \r_quantized_coeffs_reg[1][1]_9\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_7,
      Q => \r_quantized_coeffs_reg[1][1]_9\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_6,
      Q => \r_quantized_coeffs_reg[1][1]_9\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_5,
      Q => \r_quantized_coeffs_reg[1][1]_9\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_4,
      Q => \r_quantized_coeffs_reg[1][1]_9\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_3,
      Q => \r_quantized_coeffs_reg[1][1]_9\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_2,
      Q => \r_quantized_coeffs_reg[1][1]_9\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_1,
      Q => \r_quantized_coeffs_reg[1][1]_9\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_0,
      Q => \r_quantized_coeffs_reg[1][1]_9\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_18,
      Q => \r_quantized_coeffs_reg[1][1]_9\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_17,
      Q => \r_quantized_coeffs_reg[1][1]_9\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_16,
      Q => \r_quantized_coeffs_reg[1][1]_9\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_15,
      Q => \r_quantized_coeffs_reg[1][1]_9\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_14,
      Q => \r_quantized_coeffs_reg[1][1]_9\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_13,
      Q => \r_quantized_coeffs_reg[1][1]_9\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_12,
      Q => \r_quantized_coeffs_reg[1][1]_9\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_11,
      Q => \r_quantized_coeffs_reg[1][1]_9\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_10,
      Q => \r_quantized_coeffs_reg[1][1]_9\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_19,
      Q => \r_quantized_coeffs_reg[1][2]_17\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_9,
      Q => \r_quantized_coeffs_reg[1][2]_17\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_8,
      Q => \r_quantized_coeffs_reg[1][2]_17\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_7,
      Q => \r_quantized_coeffs_reg[1][2]_17\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_6,
      Q => \r_quantized_coeffs_reg[1][2]_17\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_5,
      Q => \r_quantized_coeffs_reg[1][2]_17\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_4,
      Q => \r_quantized_coeffs_reg[1][2]_17\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_3,
      Q => \r_quantized_coeffs_reg[1][2]_17\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_2,
      Q => \r_quantized_coeffs_reg[1][2]_17\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_1,
      Q => \r_quantized_coeffs_reg[1][2]_17\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_0,
      Q => \r_quantized_coeffs_reg[1][2]_17\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_18,
      Q => \r_quantized_coeffs_reg[1][2]_17\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_17,
      Q => \r_quantized_coeffs_reg[1][2]_17\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_16,
      Q => \r_quantized_coeffs_reg[1][2]_17\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_15,
      Q => \r_quantized_coeffs_reg[1][2]_17\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_14,
      Q => \r_quantized_coeffs_reg[1][2]_17\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_13,
      Q => \r_quantized_coeffs_reg[1][2]_17\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_12,
      Q => \r_quantized_coeffs_reg[1][2]_17\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_11,
      Q => \r_quantized_coeffs_reg[1][2]_17\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_10,
      Q => \r_quantized_coeffs_reg[1][2]_17\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_19,
      Q => \r_quantized_coeffs_reg[1][3]_25\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_9,
      Q => \r_quantized_coeffs_reg[1][3]_25\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_8,
      Q => \r_quantized_coeffs_reg[1][3]_25\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_7,
      Q => \r_quantized_coeffs_reg[1][3]_25\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_6,
      Q => \r_quantized_coeffs_reg[1][3]_25\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_5,
      Q => \r_quantized_coeffs_reg[1][3]_25\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_4,
      Q => \r_quantized_coeffs_reg[1][3]_25\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_3,
      Q => \r_quantized_coeffs_reg[1][3]_25\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_2,
      Q => \r_quantized_coeffs_reg[1][3]_25\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_1,
      Q => \r_quantized_coeffs_reg[1][3]_25\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_0,
      Q => \r_quantized_coeffs_reg[1][3]_25\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_18,
      Q => \r_quantized_coeffs_reg[1][3]_25\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_17,
      Q => \r_quantized_coeffs_reg[1][3]_25\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_16,
      Q => \r_quantized_coeffs_reg[1][3]_25\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_15,
      Q => \r_quantized_coeffs_reg[1][3]_25\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_14,
      Q => \r_quantized_coeffs_reg[1][3]_25\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_13,
      Q => \r_quantized_coeffs_reg[1][3]_25\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_12,
      Q => \r_quantized_coeffs_reg[1][3]_25\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_11,
      Q => \r_quantized_coeffs_reg[1][3]_25\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_10,
      Q => \r_quantized_coeffs_reg[1][3]_25\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_19,
      Q => \r_quantized_coeffs_reg[1][4]_33\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_9,
      Q => \r_quantized_coeffs_reg[1][4]_33\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_8,
      Q => \r_quantized_coeffs_reg[1][4]_33\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_7,
      Q => \r_quantized_coeffs_reg[1][4]_33\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_6,
      Q => \r_quantized_coeffs_reg[1][4]_33\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_5,
      Q => \r_quantized_coeffs_reg[1][4]_33\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_4,
      Q => \r_quantized_coeffs_reg[1][4]_33\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_3,
      Q => \r_quantized_coeffs_reg[1][4]_33\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_2,
      Q => \r_quantized_coeffs_reg[1][4]_33\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_1,
      Q => \r_quantized_coeffs_reg[1][4]_33\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_0,
      Q => \r_quantized_coeffs_reg[1][4]_33\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_18,
      Q => \r_quantized_coeffs_reg[1][4]_33\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_17,
      Q => \r_quantized_coeffs_reg[1][4]_33\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_16,
      Q => \r_quantized_coeffs_reg[1][4]_33\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_15,
      Q => \r_quantized_coeffs_reg[1][4]_33\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_14,
      Q => \r_quantized_coeffs_reg[1][4]_33\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_13,
      Q => \r_quantized_coeffs_reg[1][4]_33\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_12,
      Q => \r_quantized_coeffs_reg[1][4]_33\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_11,
      Q => \r_quantized_coeffs_reg[1][4]_33\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_10,
      Q => \r_quantized_coeffs_reg[1][4]_33\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_19,
      Q => \r_quantized_coeffs_reg[1][5]_41\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_9,
      Q => \r_quantized_coeffs_reg[1][5]_41\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_8,
      Q => \r_quantized_coeffs_reg[1][5]_41\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_7,
      Q => \r_quantized_coeffs_reg[1][5]_41\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_6,
      Q => \r_quantized_coeffs_reg[1][5]_41\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_5,
      Q => \r_quantized_coeffs_reg[1][5]_41\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_4,
      Q => \r_quantized_coeffs_reg[1][5]_41\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_3,
      Q => \r_quantized_coeffs_reg[1][5]_41\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_2,
      Q => \r_quantized_coeffs_reg[1][5]_41\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_1,
      Q => \r_quantized_coeffs_reg[1][5]_41\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_0,
      Q => \r_quantized_coeffs_reg[1][5]_41\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_18,
      Q => \r_quantized_coeffs_reg[1][5]_41\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_17,
      Q => \r_quantized_coeffs_reg[1][5]_41\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_16,
      Q => \r_quantized_coeffs_reg[1][5]_41\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_15,
      Q => \r_quantized_coeffs_reg[1][5]_41\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_14,
      Q => \r_quantized_coeffs_reg[1][5]_41\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_13,
      Q => \r_quantized_coeffs_reg[1][5]_41\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_12,
      Q => \r_quantized_coeffs_reg[1][5]_41\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_11,
      Q => \r_quantized_coeffs_reg[1][5]_41\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_10,
      Q => \r_quantized_coeffs_reg[1][5]_41\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_19,
      Q => \r_quantized_coeffs_reg[1][6]_49\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_9,
      Q => \r_quantized_coeffs_reg[1][6]_49\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_8,
      Q => \r_quantized_coeffs_reg[1][6]_49\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_7,
      Q => \r_quantized_coeffs_reg[1][6]_49\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_6,
      Q => \r_quantized_coeffs_reg[1][6]_49\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_5,
      Q => \r_quantized_coeffs_reg[1][6]_49\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_4,
      Q => \r_quantized_coeffs_reg[1][6]_49\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_3,
      Q => \r_quantized_coeffs_reg[1][6]_49\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_2,
      Q => \r_quantized_coeffs_reg[1][6]_49\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_1,
      Q => \r_quantized_coeffs_reg[1][6]_49\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_0,
      Q => \r_quantized_coeffs_reg[1][6]_49\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_18,
      Q => \r_quantized_coeffs_reg[1][6]_49\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_17,
      Q => \r_quantized_coeffs_reg[1][6]_49\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_16,
      Q => \r_quantized_coeffs_reg[1][6]_49\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_15,
      Q => \r_quantized_coeffs_reg[1][6]_49\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_14,
      Q => \r_quantized_coeffs_reg[1][6]_49\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_13,
      Q => \r_quantized_coeffs_reg[1][6]_49\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_12,
      Q => \r_quantized_coeffs_reg[1][6]_49\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_11,
      Q => \r_quantized_coeffs_reg[1][6]_49\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_10,
      Q => \r_quantized_coeffs_reg[1][6]_49\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_19,
      Q => \r_quantized_coeffs_reg[1][7]_57\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_9,
      Q => \r_quantized_coeffs_reg[1][7]_57\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_8,
      Q => \r_quantized_coeffs_reg[1][7]_57\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_7,
      Q => \r_quantized_coeffs_reg[1][7]_57\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_6,
      Q => \r_quantized_coeffs_reg[1][7]_57\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_5,
      Q => \r_quantized_coeffs_reg[1][7]_57\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_4,
      Q => \r_quantized_coeffs_reg[1][7]_57\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_3,
      Q => \r_quantized_coeffs_reg[1][7]_57\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_2,
      Q => \r_quantized_coeffs_reg[1][7]_57\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_1,
      Q => \r_quantized_coeffs_reg[1][7]_57\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_0,
      Q => \r_quantized_coeffs_reg[1][7]_57\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_18,
      Q => \r_quantized_coeffs_reg[1][7]_57\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_17,
      Q => \r_quantized_coeffs_reg[1][7]_57\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_16,
      Q => \r_quantized_coeffs_reg[1][7]_57\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_15,
      Q => \r_quantized_coeffs_reg[1][7]_57\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_14,
      Q => \r_quantized_coeffs_reg[1][7]_57\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_13,
      Q => \r_quantized_coeffs_reg[1][7]_57\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_12,
      Q => \r_quantized_coeffs_reg[1][7]_57\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_11,
      Q => \r_quantized_coeffs_reg[1][7]_57\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[1][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[1][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_10,
      Q => \r_quantized_coeffs_reg[1][7]_57\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_19,
      Q => data2(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_9,
      Q => data2(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_8,
      Q => data2(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_7,
      Q => data2(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_6,
      Q => data2(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_5,
      Q => data2(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_4,
      Q => data2(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_3,
      Q => \r_quantized_coeffs_reg_n_0_[2][0][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_2,
      Q => \r_quantized_coeffs_reg_n_0_[2][0][17]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_1,
      Q => \r_quantized_coeffs_reg_n_0_[2][0][18]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_0,
      Q => \r_quantized_coeffs_reg_n_0_[2][0][19]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_18,
      Q => data2(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_17,
      Q => data2(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_16,
      Q => data2(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_15,
      Q => data2(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_14,
      Q => data2(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_13,
      Q => data2(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_12,
      Q => data2(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_11,
      Q => data2(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_10,
      Q => data2(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_19,
      Q => \r_quantized_coeffs_reg[2][1]_10\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_9,
      Q => \r_quantized_coeffs_reg[2][1]_10\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_8,
      Q => \r_quantized_coeffs_reg[2][1]_10\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_7,
      Q => \r_quantized_coeffs_reg[2][1]_10\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_6,
      Q => \r_quantized_coeffs_reg[2][1]_10\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_5,
      Q => \r_quantized_coeffs_reg[2][1]_10\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_4,
      Q => \r_quantized_coeffs_reg[2][1]_10\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_3,
      Q => \r_quantized_coeffs_reg[2][1]_10\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_2,
      Q => \r_quantized_coeffs_reg[2][1]_10\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_1,
      Q => \r_quantized_coeffs_reg[2][1]_10\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_0,
      Q => \r_quantized_coeffs_reg[2][1]_10\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_18,
      Q => \r_quantized_coeffs_reg[2][1]_10\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_17,
      Q => \r_quantized_coeffs_reg[2][1]_10\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_16,
      Q => \r_quantized_coeffs_reg[2][1]_10\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_15,
      Q => \r_quantized_coeffs_reg[2][1]_10\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_14,
      Q => \r_quantized_coeffs_reg[2][1]_10\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_13,
      Q => \r_quantized_coeffs_reg[2][1]_10\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_12,
      Q => \r_quantized_coeffs_reg[2][1]_10\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_11,
      Q => \r_quantized_coeffs_reg[2][1]_10\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_10,
      Q => \r_quantized_coeffs_reg[2][1]_10\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_19,
      Q => \r_quantized_coeffs_reg[2][2]_18\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_9,
      Q => \r_quantized_coeffs_reg[2][2]_18\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_8,
      Q => \r_quantized_coeffs_reg[2][2]_18\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_7,
      Q => \r_quantized_coeffs_reg[2][2]_18\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_6,
      Q => \r_quantized_coeffs_reg[2][2]_18\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_5,
      Q => \r_quantized_coeffs_reg[2][2]_18\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_4,
      Q => \r_quantized_coeffs_reg[2][2]_18\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_3,
      Q => \r_quantized_coeffs_reg[2][2]_18\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_2,
      Q => \r_quantized_coeffs_reg[2][2]_18\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_1,
      Q => \r_quantized_coeffs_reg[2][2]_18\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_0,
      Q => \r_quantized_coeffs_reg[2][2]_18\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_18,
      Q => \r_quantized_coeffs_reg[2][2]_18\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_17,
      Q => \r_quantized_coeffs_reg[2][2]_18\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_16,
      Q => \r_quantized_coeffs_reg[2][2]_18\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_15,
      Q => \r_quantized_coeffs_reg[2][2]_18\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_14,
      Q => \r_quantized_coeffs_reg[2][2]_18\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_13,
      Q => \r_quantized_coeffs_reg[2][2]_18\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_12,
      Q => \r_quantized_coeffs_reg[2][2]_18\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_11,
      Q => \r_quantized_coeffs_reg[2][2]_18\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_10,
      Q => \r_quantized_coeffs_reg[2][2]_18\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_19,
      Q => \r_quantized_coeffs_reg[2][3]_26\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_9,
      Q => \r_quantized_coeffs_reg[2][3]_26\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_8,
      Q => \r_quantized_coeffs_reg[2][3]_26\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_7,
      Q => \r_quantized_coeffs_reg[2][3]_26\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_6,
      Q => \r_quantized_coeffs_reg[2][3]_26\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_5,
      Q => \r_quantized_coeffs_reg[2][3]_26\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_4,
      Q => \r_quantized_coeffs_reg[2][3]_26\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_3,
      Q => \r_quantized_coeffs_reg[2][3]_26\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_2,
      Q => \r_quantized_coeffs_reg[2][3]_26\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_1,
      Q => \r_quantized_coeffs_reg[2][3]_26\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_0,
      Q => \r_quantized_coeffs_reg[2][3]_26\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_18,
      Q => \r_quantized_coeffs_reg[2][3]_26\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_17,
      Q => \r_quantized_coeffs_reg[2][3]_26\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_16,
      Q => \r_quantized_coeffs_reg[2][3]_26\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_15,
      Q => \r_quantized_coeffs_reg[2][3]_26\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_14,
      Q => \r_quantized_coeffs_reg[2][3]_26\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_13,
      Q => \r_quantized_coeffs_reg[2][3]_26\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_12,
      Q => \r_quantized_coeffs_reg[2][3]_26\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_11,
      Q => \r_quantized_coeffs_reg[2][3]_26\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_10,
      Q => \r_quantized_coeffs_reg[2][3]_26\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_19,
      Q => \r_quantized_coeffs_reg[2][4]_34\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_9,
      Q => \r_quantized_coeffs_reg[2][4]_34\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_8,
      Q => \r_quantized_coeffs_reg[2][4]_34\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_7,
      Q => \r_quantized_coeffs_reg[2][4]_34\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_6,
      Q => \r_quantized_coeffs_reg[2][4]_34\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_5,
      Q => \r_quantized_coeffs_reg[2][4]_34\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_4,
      Q => \r_quantized_coeffs_reg[2][4]_34\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_3,
      Q => \r_quantized_coeffs_reg[2][4]_34\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_2,
      Q => \r_quantized_coeffs_reg[2][4]_34\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_1,
      Q => \r_quantized_coeffs_reg[2][4]_34\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_0,
      Q => \r_quantized_coeffs_reg[2][4]_34\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_18,
      Q => \r_quantized_coeffs_reg[2][4]_34\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_17,
      Q => \r_quantized_coeffs_reg[2][4]_34\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_16,
      Q => \r_quantized_coeffs_reg[2][4]_34\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_15,
      Q => \r_quantized_coeffs_reg[2][4]_34\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_14,
      Q => \r_quantized_coeffs_reg[2][4]_34\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_13,
      Q => \r_quantized_coeffs_reg[2][4]_34\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_12,
      Q => \r_quantized_coeffs_reg[2][4]_34\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_11,
      Q => \r_quantized_coeffs_reg[2][4]_34\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_10,
      Q => \r_quantized_coeffs_reg[2][4]_34\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_19,
      Q => \r_quantized_coeffs_reg[2][5]_42\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_9,
      Q => \r_quantized_coeffs_reg[2][5]_42\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_8,
      Q => \r_quantized_coeffs_reg[2][5]_42\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_7,
      Q => \r_quantized_coeffs_reg[2][5]_42\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_6,
      Q => \r_quantized_coeffs_reg[2][5]_42\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_5,
      Q => \r_quantized_coeffs_reg[2][5]_42\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_4,
      Q => \r_quantized_coeffs_reg[2][5]_42\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_3,
      Q => \r_quantized_coeffs_reg[2][5]_42\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_2,
      Q => \r_quantized_coeffs_reg[2][5]_42\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_1,
      Q => \r_quantized_coeffs_reg[2][5]_42\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_0,
      Q => \r_quantized_coeffs_reg[2][5]_42\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_18,
      Q => \r_quantized_coeffs_reg[2][5]_42\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_17,
      Q => \r_quantized_coeffs_reg[2][5]_42\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_16,
      Q => \r_quantized_coeffs_reg[2][5]_42\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_15,
      Q => \r_quantized_coeffs_reg[2][5]_42\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_14,
      Q => \r_quantized_coeffs_reg[2][5]_42\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_13,
      Q => \r_quantized_coeffs_reg[2][5]_42\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_12,
      Q => \r_quantized_coeffs_reg[2][5]_42\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_11,
      Q => \r_quantized_coeffs_reg[2][5]_42\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_10,
      Q => \r_quantized_coeffs_reg[2][5]_42\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_19,
      Q => \r_quantized_coeffs_reg[2][6]_50\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_9,
      Q => \r_quantized_coeffs_reg[2][6]_50\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_8,
      Q => \r_quantized_coeffs_reg[2][6]_50\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_7,
      Q => \r_quantized_coeffs_reg[2][6]_50\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_6,
      Q => \r_quantized_coeffs_reg[2][6]_50\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_5,
      Q => \r_quantized_coeffs_reg[2][6]_50\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_4,
      Q => \r_quantized_coeffs_reg[2][6]_50\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_3,
      Q => \r_quantized_coeffs_reg[2][6]_50\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_2,
      Q => \r_quantized_coeffs_reg[2][6]_50\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_1,
      Q => \r_quantized_coeffs_reg[2][6]_50\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_0,
      Q => \r_quantized_coeffs_reg[2][6]_50\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_18,
      Q => \r_quantized_coeffs_reg[2][6]_50\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_17,
      Q => \r_quantized_coeffs_reg[2][6]_50\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_16,
      Q => \r_quantized_coeffs_reg[2][6]_50\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_15,
      Q => \r_quantized_coeffs_reg[2][6]_50\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_14,
      Q => \r_quantized_coeffs_reg[2][6]_50\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_13,
      Q => \r_quantized_coeffs_reg[2][6]_50\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_12,
      Q => \r_quantized_coeffs_reg[2][6]_50\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_11,
      Q => \r_quantized_coeffs_reg[2][6]_50\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_10,
      Q => \r_quantized_coeffs_reg[2][6]_50\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_19,
      Q => \r_quantized_coeffs_reg[2][7]_58\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_9,
      Q => \r_quantized_coeffs_reg[2][7]_58\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_8,
      Q => \r_quantized_coeffs_reg[2][7]_58\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_7,
      Q => \r_quantized_coeffs_reg[2][7]_58\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_6,
      Q => \r_quantized_coeffs_reg[2][7]_58\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_5,
      Q => \r_quantized_coeffs_reg[2][7]_58\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_4,
      Q => \r_quantized_coeffs_reg[2][7]_58\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_3,
      Q => \r_quantized_coeffs_reg[2][7]_58\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_2,
      Q => \r_quantized_coeffs_reg[2][7]_58\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_1,
      Q => \r_quantized_coeffs_reg[2][7]_58\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_0,
      Q => \r_quantized_coeffs_reg[2][7]_58\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_18,
      Q => \r_quantized_coeffs_reg[2][7]_58\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_17,
      Q => \r_quantized_coeffs_reg[2][7]_58\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_16,
      Q => \r_quantized_coeffs_reg[2][7]_58\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_15,
      Q => \r_quantized_coeffs_reg[2][7]_58\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_14,
      Q => \r_quantized_coeffs_reg[2][7]_58\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_13,
      Q => \r_quantized_coeffs_reg[2][7]_58\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_12,
      Q => \r_quantized_coeffs_reg[2][7]_58\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_11,
      Q => \r_quantized_coeffs_reg[2][7]_58\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[2][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[2][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_10,
      Q => \r_quantized_coeffs_reg[2][7]_58\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_19,
      Q => data3(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_9,
      Q => data3(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_8,
      Q => data3(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_7,
      Q => data3(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_6,
      Q => data3(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_5,
      Q => data3(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_4,
      Q => data3(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_3,
      Q => \r_quantized_coeffs_reg_n_0_[3][0][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_2,
      Q => \r_quantized_coeffs_reg_n_0_[3][0][17]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_1,
      Q => \r_quantized_coeffs_reg_n_0_[3][0][18]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_0,
      Q => \r_quantized_coeffs_reg_n_0_[3][0][19]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_18,
      Q => data3(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_17,
      Q => data3(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_16,
      Q => data3(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_15,
      Q => data3(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_14,
      Q => data3(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_13,
      Q => data3(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_12,
      Q => data3(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_11,
      Q => data3(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_10,
      Q => data3(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_19,
      Q => \r_quantized_coeffs_reg[3][1]_11\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_9,
      Q => \r_quantized_coeffs_reg[3][1]_11\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_8,
      Q => \r_quantized_coeffs_reg[3][1]_11\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_7,
      Q => \r_quantized_coeffs_reg[3][1]_11\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_6,
      Q => \r_quantized_coeffs_reg[3][1]_11\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_5,
      Q => \r_quantized_coeffs_reg[3][1]_11\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_4,
      Q => \r_quantized_coeffs_reg[3][1]_11\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_3,
      Q => \r_quantized_coeffs_reg[3][1]_11\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_2,
      Q => \r_quantized_coeffs_reg[3][1]_11\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_1,
      Q => \r_quantized_coeffs_reg[3][1]_11\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_0,
      Q => \r_quantized_coeffs_reg[3][1]_11\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_18,
      Q => \r_quantized_coeffs_reg[3][1]_11\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_17,
      Q => \r_quantized_coeffs_reg[3][1]_11\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_16,
      Q => \r_quantized_coeffs_reg[3][1]_11\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_15,
      Q => \r_quantized_coeffs_reg[3][1]_11\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_14,
      Q => \r_quantized_coeffs_reg[3][1]_11\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_13,
      Q => \r_quantized_coeffs_reg[3][1]_11\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_12,
      Q => \r_quantized_coeffs_reg[3][1]_11\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_11,
      Q => \r_quantized_coeffs_reg[3][1]_11\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_10,
      Q => \r_quantized_coeffs_reg[3][1]_11\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_19,
      Q => \r_quantized_coeffs_reg[3][2]_19\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_9,
      Q => \r_quantized_coeffs_reg[3][2]_19\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_8,
      Q => \r_quantized_coeffs_reg[3][2]_19\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_7,
      Q => \r_quantized_coeffs_reg[3][2]_19\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_6,
      Q => \r_quantized_coeffs_reg[3][2]_19\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_5,
      Q => \r_quantized_coeffs_reg[3][2]_19\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_4,
      Q => \r_quantized_coeffs_reg[3][2]_19\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_3,
      Q => \r_quantized_coeffs_reg[3][2]_19\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_2,
      Q => \r_quantized_coeffs_reg[3][2]_19\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_1,
      Q => \r_quantized_coeffs_reg[3][2]_19\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_0,
      Q => \r_quantized_coeffs_reg[3][2]_19\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_18,
      Q => \r_quantized_coeffs_reg[3][2]_19\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_17,
      Q => \r_quantized_coeffs_reg[3][2]_19\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_16,
      Q => \r_quantized_coeffs_reg[3][2]_19\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_15,
      Q => \r_quantized_coeffs_reg[3][2]_19\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_14,
      Q => \r_quantized_coeffs_reg[3][2]_19\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_13,
      Q => \r_quantized_coeffs_reg[3][2]_19\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_12,
      Q => \r_quantized_coeffs_reg[3][2]_19\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_11,
      Q => \r_quantized_coeffs_reg[3][2]_19\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_10,
      Q => \r_quantized_coeffs_reg[3][2]_19\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_19,
      Q => \r_quantized_coeffs_reg[3][3]_27\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_9,
      Q => \r_quantized_coeffs_reg[3][3]_27\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_8,
      Q => \r_quantized_coeffs_reg[3][3]_27\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_7,
      Q => \r_quantized_coeffs_reg[3][3]_27\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_6,
      Q => \r_quantized_coeffs_reg[3][3]_27\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_5,
      Q => \r_quantized_coeffs_reg[3][3]_27\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_4,
      Q => \r_quantized_coeffs_reg[3][3]_27\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_3,
      Q => \r_quantized_coeffs_reg[3][3]_27\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_2,
      Q => \r_quantized_coeffs_reg[3][3]_27\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_1,
      Q => \r_quantized_coeffs_reg[3][3]_27\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_0,
      Q => \r_quantized_coeffs_reg[3][3]_27\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_18,
      Q => \r_quantized_coeffs_reg[3][3]_27\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_17,
      Q => \r_quantized_coeffs_reg[3][3]_27\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_16,
      Q => \r_quantized_coeffs_reg[3][3]_27\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_15,
      Q => \r_quantized_coeffs_reg[3][3]_27\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_14,
      Q => \r_quantized_coeffs_reg[3][3]_27\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_13,
      Q => \r_quantized_coeffs_reg[3][3]_27\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_12,
      Q => \r_quantized_coeffs_reg[3][3]_27\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_11,
      Q => \r_quantized_coeffs_reg[3][3]_27\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_10,
      Q => \r_quantized_coeffs_reg[3][3]_27\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_19,
      Q => \r_quantized_coeffs_reg[3][4]_35\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_9,
      Q => \r_quantized_coeffs_reg[3][4]_35\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_8,
      Q => \r_quantized_coeffs_reg[3][4]_35\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_7,
      Q => \r_quantized_coeffs_reg[3][4]_35\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_6,
      Q => \r_quantized_coeffs_reg[3][4]_35\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_5,
      Q => \r_quantized_coeffs_reg[3][4]_35\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_4,
      Q => \r_quantized_coeffs_reg[3][4]_35\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_3,
      Q => \r_quantized_coeffs_reg[3][4]_35\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_2,
      Q => \r_quantized_coeffs_reg[3][4]_35\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_1,
      Q => \r_quantized_coeffs_reg[3][4]_35\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_0,
      Q => \r_quantized_coeffs_reg[3][4]_35\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_18,
      Q => \r_quantized_coeffs_reg[3][4]_35\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_17,
      Q => \r_quantized_coeffs_reg[3][4]_35\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_16,
      Q => \r_quantized_coeffs_reg[3][4]_35\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_15,
      Q => \r_quantized_coeffs_reg[3][4]_35\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_14,
      Q => \r_quantized_coeffs_reg[3][4]_35\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_13,
      Q => \r_quantized_coeffs_reg[3][4]_35\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_12,
      Q => \r_quantized_coeffs_reg[3][4]_35\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_11,
      Q => \r_quantized_coeffs_reg[3][4]_35\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_10,
      Q => \r_quantized_coeffs_reg[3][4]_35\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_19,
      Q => \r_quantized_coeffs_reg[3][5]_43\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_9,
      Q => \r_quantized_coeffs_reg[3][5]_43\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_8,
      Q => \r_quantized_coeffs_reg[3][5]_43\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_7,
      Q => \r_quantized_coeffs_reg[3][5]_43\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_6,
      Q => \r_quantized_coeffs_reg[3][5]_43\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_5,
      Q => \r_quantized_coeffs_reg[3][5]_43\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_4,
      Q => \r_quantized_coeffs_reg[3][5]_43\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_3,
      Q => \r_quantized_coeffs_reg[3][5]_43\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_2,
      Q => \r_quantized_coeffs_reg[3][5]_43\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_1,
      Q => \r_quantized_coeffs_reg[3][5]_43\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_0,
      Q => \r_quantized_coeffs_reg[3][5]_43\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_18,
      Q => \r_quantized_coeffs_reg[3][5]_43\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_17,
      Q => \r_quantized_coeffs_reg[3][5]_43\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_16,
      Q => \r_quantized_coeffs_reg[3][5]_43\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_15,
      Q => \r_quantized_coeffs_reg[3][5]_43\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_14,
      Q => \r_quantized_coeffs_reg[3][5]_43\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_13,
      Q => \r_quantized_coeffs_reg[3][5]_43\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_12,
      Q => \r_quantized_coeffs_reg[3][5]_43\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_11,
      Q => \r_quantized_coeffs_reg[3][5]_43\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_10,
      Q => \r_quantized_coeffs_reg[3][5]_43\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_19,
      Q => \r_quantized_coeffs_reg[3][6]_51\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_9,
      Q => \r_quantized_coeffs_reg[3][6]_51\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_8,
      Q => \r_quantized_coeffs_reg[3][6]_51\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_7,
      Q => \r_quantized_coeffs_reg[3][6]_51\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_6,
      Q => \r_quantized_coeffs_reg[3][6]_51\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_5,
      Q => \r_quantized_coeffs_reg[3][6]_51\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_4,
      Q => \r_quantized_coeffs_reg[3][6]_51\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_3,
      Q => \r_quantized_coeffs_reg[3][6]_51\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_2,
      Q => \r_quantized_coeffs_reg[3][6]_51\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_1,
      Q => \r_quantized_coeffs_reg[3][6]_51\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_0,
      Q => \r_quantized_coeffs_reg[3][6]_51\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_18,
      Q => \r_quantized_coeffs_reg[3][6]_51\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_17,
      Q => \r_quantized_coeffs_reg[3][6]_51\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_16,
      Q => \r_quantized_coeffs_reg[3][6]_51\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_15,
      Q => \r_quantized_coeffs_reg[3][6]_51\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_14,
      Q => \r_quantized_coeffs_reg[3][6]_51\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_13,
      Q => \r_quantized_coeffs_reg[3][6]_51\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_12,
      Q => \r_quantized_coeffs_reg[3][6]_51\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_11,
      Q => \r_quantized_coeffs_reg[3][6]_51\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_10,
      Q => \r_quantized_coeffs_reg[3][6]_51\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_19,
      Q => \r_quantized_coeffs_reg[3][7]_59\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_9,
      Q => \r_quantized_coeffs_reg[3][7]_59\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_8,
      Q => \r_quantized_coeffs_reg[3][7]_59\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_7,
      Q => \r_quantized_coeffs_reg[3][7]_59\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_6,
      Q => \r_quantized_coeffs_reg[3][7]_59\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_5,
      Q => \r_quantized_coeffs_reg[3][7]_59\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_4,
      Q => \r_quantized_coeffs_reg[3][7]_59\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_3,
      Q => \r_quantized_coeffs_reg[3][7]_59\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_2,
      Q => \r_quantized_coeffs_reg[3][7]_59\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_1,
      Q => \r_quantized_coeffs_reg[3][7]_59\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_0,
      Q => \r_quantized_coeffs_reg[3][7]_59\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_18,
      Q => \r_quantized_coeffs_reg[3][7]_59\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_17,
      Q => \r_quantized_coeffs_reg[3][7]_59\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_16,
      Q => \r_quantized_coeffs_reg[3][7]_59\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_15,
      Q => \r_quantized_coeffs_reg[3][7]_59\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_14,
      Q => \r_quantized_coeffs_reg[3][7]_59\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_13,
      Q => \r_quantized_coeffs_reg[3][7]_59\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_12,
      Q => \r_quantized_coeffs_reg[3][7]_59\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_11,
      Q => \r_quantized_coeffs_reg[3][7]_59\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[3][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[3][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_10,
      Q => \r_quantized_coeffs_reg[3][7]_59\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_19,
      Q => data4(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_9,
      Q => data4(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_8,
      Q => data4(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_7,
      Q => data4(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_6,
      Q => data4(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_5,
      Q => data4(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_4,
      Q => data4(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_3,
      Q => \r_quantized_coeffs_reg_n_0_[4][0][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_2,
      Q => \r_quantized_coeffs_reg_n_0_[4][0][17]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_1,
      Q => \r_quantized_coeffs_reg_n_0_[4][0][18]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_0,
      Q => \r_quantized_coeffs_reg_n_0_[4][0][19]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_18,
      Q => data4(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_17,
      Q => data4(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_16,
      Q => data4(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_15,
      Q => data4(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_14,
      Q => data4(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_13,
      Q => data4(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_12,
      Q => data4(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_11,
      Q => data4(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_10,
      Q => data4(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_19,
      Q => \r_quantized_coeffs_reg[4][1]_12\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_9,
      Q => \r_quantized_coeffs_reg[4][1]_12\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_8,
      Q => \r_quantized_coeffs_reg[4][1]_12\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_7,
      Q => \r_quantized_coeffs_reg[4][1]_12\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_6,
      Q => \r_quantized_coeffs_reg[4][1]_12\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_5,
      Q => \r_quantized_coeffs_reg[4][1]_12\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_4,
      Q => \r_quantized_coeffs_reg[4][1]_12\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_3,
      Q => \r_quantized_coeffs_reg[4][1]_12\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_2,
      Q => \r_quantized_coeffs_reg[4][1]_12\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_1,
      Q => \r_quantized_coeffs_reg[4][1]_12\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_0,
      Q => \r_quantized_coeffs_reg[4][1]_12\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_18,
      Q => \r_quantized_coeffs_reg[4][1]_12\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_17,
      Q => \r_quantized_coeffs_reg[4][1]_12\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_16,
      Q => \r_quantized_coeffs_reg[4][1]_12\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_15,
      Q => \r_quantized_coeffs_reg[4][1]_12\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_14,
      Q => \r_quantized_coeffs_reg[4][1]_12\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_13,
      Q => \r_quantized_coeffs_reg[4][1]_12\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_12,
      Q => \r_quantized_coeffs_reg[4][1]_12\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_11,
      Q => \r_quantized_coeffs_reg[4][1]_12\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_10,
      Q => \r_quantized_coeffs_reg[4][1]_12\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_19,
      Q => \r_quantized_coeffs_reg[4][2]_20\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_9,
      Q => \r_quantized_coeffs_reg[4][2]_20\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_8,
      Q => \r_quantized_coeffs_reg[4][2]_20\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_7,
      Q => \r_quantized_coeffs_reg[4][2]_20\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_6,
      Q => \r_quantized_coeffs_reg[4][2]_20\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_5,
      Q => \r_quantized_coeffs_reg[4][2]_20\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_4,
      Q => \r_quantized_coeffs_reg[4][2]_20\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_3,
      Q => \r_quantized_coeffs_reg[4][2]_20\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_2,
      Q => \r_quantized_coeffs_reg[4][2]_20\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_1,
      Q => \r_quantized_coeffs_reg[4][2]_20\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_0,
      Q => \r_quantized_coeffs_reg[4][2]_20\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_18,
      Q => \r_quantized_coeffs_reg[4][2]_20\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_17,
      Q => \r_quantized_coeffs_reg[4][2]_20\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_16,
      Q => \r_quantized_coeffs_reg[4][2]_20\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_15,
      Q => \r_quantized_coeffs_reg[4][2]_20\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_14,
      Q => \r_quantized_coeffs_reg[4][2]_20\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_13,
      Q => \r_quantized_coeffs_reg[4][2]_20\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_12,
      Q => \r_quantized_coeffs_reg[4][2]_20\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_11,
      Q => \r_quantized_coeffs_reg[4][2]_20\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_10,
      Q => \r_quantized_coeffs_reg[4][2]_20\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_19,
      Q => \r_quantized_coeffs_reg[4][3]_28\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_9,
      Q => \r_quantized_coeffs_reg[4][3]_28\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_8,
      Q => \r_quantized_coeffs_reg[4][3]_28\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_7,
      Q => \r_quantized_coeffs_reg[4][3]_28\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_6,
      Q => \r_quantized_coeffs_reg[4][3]_28\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_5,
      Q => \r_quantized_coeffs_reg[4][3]_28\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_4,
      Q => \r_quantized_coeffs_reg[4][3]_28\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_3,
      Q => \r_quantized_coeffs_reg[4][3]_28\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_2,
      Q => \r_quantized_coeffs_reg[4][3]_28\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_1,
      Q => \r_quantized_coeffs_reg[4][3]_28\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_0,
      Q => \r_quantized_coeffs_reg[4][3]_28\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_18,
      Q => \r_quantized_coeffs_reg[4][3]_28\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_17,
      Q => \r_quantized_coeffs_reg[4][3]_28\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_16,
      Q => \r_quantized_coeffs_reg[4][3]_28\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_15,
      Q => \r_quantized_coeffs_reg[4][3]_28\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_14,
      Q => \r_quantized_coeffs_reg[4][3]_28\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_13,
      Q => \r_quantized_coeffs_reg[4][3]_28\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_12,
      Q => \r_quantized_coeffs_reg[4][3]_28\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_11,
      Q => \r_quantized_coeffs_reg[4][3]_28\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_10,
      Q => \r_quantized_coeffs_reg[4][3]_28\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_19,
      Q => \r_quantized_coeffs_reg[4][4]_36\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_9,
      Q => \r_quantized_coeffs_reg[4][4]_36\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_8,
      Q => \r_quantized_coeffs_reg[4][4]_36\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_7,
      Q => \r_quantized_coeffs_reg[4][4]_36\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_6,
      Q => \r_quantized_coeffs_reg[4][4]_36\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_5,
      Q => \r_quantized_coeffs_reg[4][4]_36\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_4,
      Q => \r_quantized_coeffs_reg[4][4]_36\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_3,
      Q => \r_quantized_coeffs_reg[4][4]_36\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_2,
      Q => \r_quantized_coeffs_reg[4][4]_36\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_1,
      Q => \r_quantized_coeffs_reg[4][4]_36\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_0,
      Q => \r_quantized_coeffs_reg[4][4]_36\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_18,
      Q => \r_quantized_coeffs_reg[4][4]_36\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_17,
      Q => \r_quantized_coeffs_reg[4][4]_36\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_16,
      Q => \r_quantized_coeffs_reg[4][4]_36\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_15,
      Q => \r_quantized_coeffs_reg[4][4]_36\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_14,
      Q => \r_quantized_coeffs_reg[4][4]_36\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_13,
      Q => \r_quantized_coeffs_reg[4][4]_36\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_12,
      Q => \r_quantized_coeffs_reg[4][4]_36\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_11,
      Q => \r_quantized_coeffs_reg[4][4]_36\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_10,
      Q => \r_quantized_coeffs_reg[4][4]_36\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_19,
      Q => \r_quantized_coeffs_reg[4][5]_44\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_9,
      Q => \r_quantized_coeffs_reg[4][5]_44\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_8,
      Q => \r_quantized_coeffs_reg[4][5]_44\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_7,
      Q => \r_quantized_coeffs_reg[4][5]_44\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_6,
      Q => \r_quantized_coeffs_reg[4][5]_44\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_5,
      Q => \r_quantized_coeffs_reg[4][5]_44\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_4,
      Q => \r_quantized_coeffs_reg[4][5]_44\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_3,
      Q => \r_quantized_coeffs_reg[4][5]_44\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_2,
      Q => \r_quantized_coeffs_reg[4][5]_44\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_1,
      Q => \r_quantized_coeffs_reg[4][5]_44\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_0,
      Q => \r_quantized_coeffs_reg[4][5]_44\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_18,
      Q => \r_quantized_coeffs_reg[4][5]_44\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_17,
      Q => \r_quantized_coeffs_reg[4][5]_44\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_16,
      Q => \r_quantized_coeffs_reg[4][5]_44\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_15,
      Q => \r_quantized_coeffs_reg[4][5]_44\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_14,
      Q => \r_quantized_coeffs_reg[4][5]_44\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_13,
      Q => \r_quantized_coeffs_reg[4][5]_44\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_12,
      Q => \r_quantized_coeffs_reg[4][5]_44\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_11,
      Q => \r_quantized_coeffs_reg[4][5]_44\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_10,
      Q => \r_quantized_coeffs_reg[4][5]_44\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_19,
      Q => \r_quantized_coeffs_reg[4][6]_52\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_9,
      Q => \r_quantized_coeffs_reg[4][6]_52\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_8,
      Q => \r_quantized_coeffs_reg[4][6]_52\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_7,
      Q => \r_quantized_coeffs_reg[4][6]_52\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_6,
      Q => \r_quantized_coeffs_reg[4][6]_52\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_5,
      Q => \r_quantized_coeffs_reg[4][6]_52\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_4,
      Q => \r_quantized_coeffs_reg[4][6]_52\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_3,
      Q => \r_quantized_coeffs_reg[4][6]_52\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_2,
      Q => \r_quantized_coeffs_reg[4][6]_52\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_1,
      Q => \r_quantized_coeffs_reg[4][6]_52\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_0,
      Q => \r_quantized_coeffs_reg[4][6]_52\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_18,
      Q => \r_quantized_coeffs_reg[4][6]_52\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_17,
      Q => \r_quantized_coeffs_reg[4][6]_52\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_16,
      Q => \r_quantized_coeffs_reg[4][6]_52\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_15,
      Q => \r_quantized_coeffs_reg[4][6]_52\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_14,
      Q => \r_quantized_coeffs_reg[4][6]_52\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_13,
      Q => \r_quantized_coeffs_reg[4][6]_52\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_12,
      Q => \r_quantized_coeffs_reg[4][6]_52\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_11,
      Q => \r_quantized_coeffs_reg[4][6]_52\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_10,
      Q => \r_quantized_coeffs_reg[4][6]_52\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_19,
      Q => \r_quantized_coeffs_reg[4][7]_60\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_9,
      Q => \r_quantized_coeffs_reg[4][7]_60\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_8,
      Q => \r_quantized_coeffs_reg[4][7]_60\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_7,
      Q => \r_quantized_coeffs_reg[4][7]_60\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_6,
      Q => \r_quantized_coeffs_reg[4][7]_60\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_5,
      Q => \r_quantized_coeffs_reg[4][7]_60\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_4,
      Q => \r_quantized_coeffs_reg[4][7]_60\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_3,
      Q => \r_quantized_coeffs_reg[4][7]_60\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_2,
      Q => \r_quantized_coeffs_reg[4][7]_60\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_1,
      Q => \r_quantized_coeffs_reg[4][7]_60\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_0,
      Q => \r_quantized_coeffs_reg[4][7]_60\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_18,
      Q => \r_quantized_coeffs_reg[4][7]_60\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_17,
      Q => \r_quantized_coeffs_reg[4][7]_60\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_16,
      Q => \r_quantized_coeffs_reg[4][7]_60\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_15,
      Q => \r_quantized_coeffs_reg[4][7]_60\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_14,
      Q => \r_quantized_coeffs_reg[4][7]_60\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_13,
      Q => \r_quantized_coeffs_reg[4][7]_60\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_12,
      Q => \r_quantized_coeffs_reg[4][7]_60\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_11,
      Q => \r_quantized_coeffs_reg[4][7]_60\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[4][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[4][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_10,
      Q => \r_quantized_coeffs_reg[4][7]_60\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_19,
      Q => data5(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_9,
      Q => data5(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_8,
      Q => data5(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_7,
      Q => data5(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_6,
      Q => data5(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_5,
      Q => data5(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_4,
      Q => data5(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_3,
      Q => \r_quantized_coeffs_reg_n_0_[5][0][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_2,
      Q => \r_quantized_coeffs_reg_n_0_[5][0][17]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_1,
      Q => \r_quantized_coeffs_reg_n_0_[5][0][18]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_0,
      Q => \r_quantized_coeffs_reg_n_0_[5][0][19]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_18,
      Q => data5(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_17,
      Q => data5(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_16,
      Q => data5(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_15,
      Q => data5(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_14,
      Q => data5(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_13,
      Q => data5(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_12,
      Q => data5(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_11,
      Q => data5(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_10,
      Q => data5(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_19,
      Q => \r_quantized_coeffs_reg[5][1]_13\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_9,
      Q => \r_quantized_coeffs_reg[5][1]_13\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_8,
      Q => \r_quantized_coeffs_reg[5][1]_13\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_7,
      Q => \r_quantized_coeffs_reg[5][1]_13\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_6,
      Q => \r_quantized_coeffs_reg[5][1]_13\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_5,
      Q => \r_quantized_coeffs_reg[5][1]_13\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_4,
      Q => \r_quantized_coeffs_reg[5][1]_13\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_3,
      Q => \r_quantized_coeffs_reg[5][1]_13\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_2,
      Q => \r_quantized_coeffs_reg[5][1]_13\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_1,
      Q => \r_quantized_coeffs_reg[5][1]_13\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_0,
      Q => \r_quantized_coeffs_reg[5][1]_13\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_18,
      Q => \r_quantized_coeffs_reg[5][1]_13\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_17,
      Q => \r_quantized_coeffs_reg[5][1]_13\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_16,
      Q => \r_quantized_coeffs_reg[5][1]_13\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_15,
      Q => \r_quantized_coeffs_reg[5][1]_13\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_14,
      Q => \r_quantized_coeffs_reg[5][1]_13\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_13,
      Q => \r_quantized_coeffs_reg[5][1]_13\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_12,
      Q => \r_quantized_coeffs_reg[5][1]_13\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_11,
      Q => \r_quantized_coeffs_reg[5][1]_13\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_10,
      Q => \r_quantized_coeffs_reg[5][1]_13\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_19,
      Q => \r_quantized_coeffs_reg[5][2]_21\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_9,
      Q => \r_quantized_coeffs_reg[5][2]_21\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_8,
      Q => \r_quantized_coeffs_reg[5][2]_21\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_7,
      Q => \r_quantized_coeffs_reg[5][2]_21\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_6,
      Q => \r_quantized_coeffs_reg[5][2]_21\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_5,
      Q => \r_quantized_coeffs_reg[5][2]_21\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_4,
      Q => \r_quantized_coeffs_reg[5][2]_21\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_3,
      Q => \r_quantized_coeffs_reg[5][2]_21\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_2,
      Q => \r_quantized_coeffs_reg[5][2]_21\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_1,
      Q => \r_quantized_coeffs_reg[5][2]_21\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_0,
      Q => \r_quantized_coeffs_reg[5][2]_21\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_18,
      Q => \r_quantized_coeffs_reg[5][2]_21\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_17,
      Q => \r_quantized_coeffs_reg[5][2]_21\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_16,
      Q => \r_quantized_coeffs_reg[5][2]_21\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_15,
      Q => \r_quantized_coeffs_reg[5][2]_21\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_14,
      Q => \r_quantized_coeffs_reg[5][2]_21\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_13,
      Q => \r_quantized_coeffs_reg[5][2]_21\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_12,
      Q => \r_quantized_coeffs_reg[5][2]_21\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_11,
      Q => \r_quantized_coeffs_reg[5][2]_21\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_10,
      Q => \r_quantized_coeffs_reg[5][2]_21\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_19,
      Q => \r_quantized_coeffs_reg[5][3]_29\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_9,
      Q => \r_quantized_coeffs_reg[5][3]_29\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_8,
      Q => \r_quantized_coeffs_reg[5][3]_29\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_7,
      Q => \r_quantized_coeffs_reg[5][3]_29\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_6,
      Q => \r_quantized_coeffs_reg[5][3]_29\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_5,
      Q => \r_quantized_coeffs_reg[5][3]_29\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_4,
      Q => \r_quantized_coeffs_reg[5][3]_29\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_3,
      Q => \r_quantized_coeffs_reg[5][3]_29\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_2,
      Q => \r_quantized_coeffs_reg[5][3]_29\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_1,
      Q => \r_quantized_coeffs_reg[5][3]_29\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_0,
      Q => \r_quantized_coeffs_reg[5][3]_29\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_18,
      Q => \r_quantized_coeffs_reg[5][3]_29\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_17,
      Q => \r_quantized_coeffs_reg[5][3]_29\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_16,
      Q => \r_quantized_coeffs_reg[5][3]_29\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_15,
      Q => \r_quantized_coeffs_reg[5][3]_29\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_14,
      Q => \r_quantized_coeffs_reg[5][3]_29\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_13,
      Q => \r_quantized_coeffs_reg[5][3]_29\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_12,
      Q => \r_quantized_coeffs_reg[5][3]_29\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_11,
      Q => \r_quantized_coeffs_reg[5][3]_29\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_10,
      Q => \r_quantized_coeffs_reg[5][3]_29\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_19,
      Q => \r_quantized_coeffs_reg[5][4]_37\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_9,
      Q => \r_quantized_coeffs_reg[5][4]_37\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_8,
      Q => \r_quantized_coeffs_reg[5][4]_37\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_7,
      Q => \r_quantized_coeffs_reg[5][4]_37\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_6,
      Q => \r_quantized_coeffs_reg[5][4]_37\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_5,
      Q => \r_quantized_coeffs_reg[5][4]_37\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_4,
      Q => \r_quantized_coeffs_reg[5][4]_37\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_3,
      Q => \r_quantized_coeffs_reg[5][4]_37\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_2,
      Q => \r_quantized_coeffs_reg[5][4]_37\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_1,
      Q => \r_quantized_coeffs_reg[5][4]_37\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_0,
      Q => \r_quantized_coeffs_reg[5][4]_37\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_18,
      Q => \r_quantized_coeffs_reg[5][4]_37\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_17,
      Q => \r_quantized_coeffs_reg[5][4]_37\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_16,
      Q => \r_quantized_coeffs_reg[5][4]_37\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_15,
      Q => \r_quantized_coeffs_reg[5][4]_37\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_14,
      Q => \r_quantized_coeffs_reg[5][4]_37\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_13,
      Q => \r_quantized_coeffs_reg[5][4]_37\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_12,
      Q => \r_quantized_coeffs_reg[5][4]_37\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_11,
      Q => \r_quantized_coeffs_reg[5][4]_37\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_10,
      Q => \r_quantized_coeffs_reg[5][4]_37\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_19,
      Q => \r_quantized_coeffs_reg[5][5]_45\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_9,
      Q => \r_quantized_coeffs_reg[5][5]_45\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_8,
      Q => \r_quantized_coeffs_reg[5][5]_45\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_7,
      Q => \r_quantized_coeffs_reg[5][5]_45\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_6,
      Q => \r_quantized_coeffs_reg[5][5]_45\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_5,
      Q => \r_quantized_coeffs_reg[5][5]_45\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_4,
      Q => \r_quantized_coeffs_reg[5][5]_45\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_3,
      Q => \r_quantized_coeffs_reg[5][5]_45\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_2,
      Q => \r_quantized_coeffs_reg[5][5]_45\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_1,
      Q => \r_quantized_coeffs_reg[5][5]_45\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_0,
      Q => \r_quantized_coeffs_reg[5][5]_45\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_18,
      Q => \r_quantized_coeffs_reg[5][5]_45\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_17,
      Q => \r_quantized_coeffs_reg[5][5]_45\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_16,
      Q => \r_quantized_coeffs_reg[5][5]_45\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_15,
      Q => \r_quantized_coeffs_reg[5][5]_45\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_14,
      Q => \r_quantized_coeffs_reg[5][5]_45\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_13,
      Q => \r_quantized_coeffs_reg[5][5]_45\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_12,
      Q => \r_quantized_coeffs_reg[5][5]_45\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_11,
      Q => \r_quantized_coeffs_reg[5][5]_45\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_10,
      Q => \r_quantized_coeffs_reg[5][5]_45\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_19,
      Q => \r_quantized_coeffs_reg[5][6]_53\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_9,
      Q => \r_quantized_coeffs_reg[5][6]_53\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_8,
      Q => \r_quantized_coeffs_reg[5][6]_53\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_7,
      Q => \r_quantized_coeffs_reg[5][6]_53\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_6,
      Q => \r_quantized_coeffs_reg[5][6]_53\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_5,
      Q => \r_quantized_coeffs_reg[5][6]_53\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_4,
      Q => \r_quantized_coeffs_reg[5][6]_53\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_3,
      Q => \r_quantized_coeffs_reg[5][6]_53\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_2,
      Q => \r_quantized_coeffs_reg[5][6]_53\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_1,
      Q => \r_quantized_coeffs_reg[5][6]_53\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_0,
      Q => \r_quantized_coeffs_reg[5][6]_53\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_18,
      Q => \r_quantized_coeffs_reg[5][6]_53\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_17,
      Q => \r_quantized_coeffs_reg[5][6]_53\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_16,
      Q => \r_quantized_coeffs_reg[5][6]_53\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_15,
      Q => \r_quantized_coeffs_reg[5][6]_53\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_14,
      Q => \r_quantized_coeffs_reg[5][6]_53\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_13,
      Q => \r_quantized_coeffs_reg[5][6]_53\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_12,
      Q => \r_quantized_coeffs_reg[5][6]_53\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_11,
      Q => \r_quantized_coeffs_reg[5][6]_53\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_10,
      Q => \r_quantized_coeffs_reg[5][6]_53\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_19,
      Q => \r_quantized_coeffs_reg[5][7]_61\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_9,
      Q => \r_quantized_coeffs_reg[5][7]_61\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_8,
      Q => \r_quantized_coeffs_reg[5][7]_61\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_7,
      Q => \r_quantized_coeffs_reg[5][7]_61\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_6,
      Q => \r_quantized_coeffs_reg[5][7]_61\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_5,
      Q => \r_quantized_coeffs_reg[5][7]_61\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_4,
      Q => \r_quantized_coeffs_reg[5][7]_61\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_3,
      Q => \r_quantized_coeffs_reg[5][7]_61\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_2,
      Q => \r_quantized_coeffs_reg[5][7]_61\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_1,
      Q => \r_quantized_coeffs_reg[5][7]_61\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_0,
      Q => \r_quantized_coeffs_reg[5][7]_61\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_18,
      Q => \r_quantized_coeffs_reg[5][7]_61\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_17,
      Q => \r_quantized_coeffs_reg[5][7]_61\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_16,
      Q => \r_quantized_coeffs_reg[5][7]_61\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_15,
      Q => \r_quantized_coeffs_reg[5][7]_61\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_14,
      Q => \r_quantized_coeffs_reg[5][7]_61\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_13,
      Q => \r_quantized_coeffs_reg[5][7]_61\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_12,
      Q => \r_quantized_coeffs_reg[5][7]_61\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_11,
      Q => \r_quantized_coeffs_reg[5][7]_61\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[5][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[5][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_10,
      Q => \r_quantized_coeffs_reg[5][7]_61\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_19,
      Q => data6(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_9,
      Q => data6(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_8,
      Q => data6(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_7,
      Q => data6(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_6,
      Q => data6(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_5,
      Q => data6(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_4,
      Q => data6(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_3,
      Q => \r_quantized_coeffs_reg_n_0_[6][0][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_2,
      Q => \r_quantized_coeffs_reg_n_0_[6][0][17]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_1,
      Q => \r_quantized_coeffs_reg_n_0_[6][0][18]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_0,
      Q => \r_quantized_coeffs_reg_n_0_[6][0][19]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_18,
      Q => data6(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_17,
      Q => data6(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_16,
      Q => data6(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_15,
      Q => data6(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_14,
      Q => data6(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_13,
      Q => data6(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_12,
      Q => data6(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_11,
      Q => data6(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_10,
      Q => data6(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_19,
      Q => \r_quantized_coeffs_reg[6][1]_14\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_9,
      Q => \r_quantized_coeffs_reg[6][1]_14\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_8,
      Q => \r_quantized_coeffs_reg[6][1]_14\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_7,
      Q => \r_quantized_coeffs_reg[6][1]_14\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_6,
      Q => \r_quantized_coeffs_reg[6][1]_14\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_5,
      Q => \r_quantized_coeffs_reg[6][1]_14\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_4,
      Q => \r_quantized_coeffs_reg[6][1]_14\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_3,
      Q => \r_quantized_coeffs_reg[6][1]_14\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_2,
      Q => \r_quantized_coeffs_reg[6][1]_14\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_1,
      Q => \r_quantized_coeffs_reg[6][1]_14\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_0,
      Q => \r_quantized_coeffs_reg[6][1]_14\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_18,
      Q => \r_quantized_coeffs_reg[6][1]_14\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_17,
      Q => \r_quantized_coeffs_reg[6][1]_14\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_16,
      Q => \r_quantized_coeffs_reg[6][1]_14\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_15,
      Q => \r_quantized_coeffs_reg[6][1]_14\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_14,
      Q => \r_quantized_coeffs_reg[6][1]_14\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_13,
      Q => \r_quantized_coeffs_reg[6][1]_14\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_12,
      Q => \r_quantized_coeffs_reg[6][1]_14\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_11,
      Q => \r_quantized_coeffs_reg[6][1]_14\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_10,
      Q => \r_quantized_coeffs_reg[6][1]_14\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_19,
      Q => \r_quantized_coeffs_reg[6][2]_22\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_9,
      Q => \r_quantized_coeffs_reg[6][2]_22\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_8,
      Q => \r_quantized_coeffs_reg[6][2]_22\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_7,
      Q => \r_quantized_coeffs_reg[6][2]_22\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_6,
      Q => \r_quantized_coeffs_reg[6][2]_22\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_5,
      Q => \r_quantized_coeffs_reg[6][2]_22\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_4,
      Q => \r_quantized_coeffs_reg[6][2]_22\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_3,
      Q => \r_quantized_coeffs_reg[6][2]_22\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_2,
      Q => \r_quantized_coeffs_reg[6][2]_22\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_1,
      Q => \r_quantized_coeffs_reg[6][2]_22\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_0,
      Q => \r_quantized_coeffs_reg[6][2]_22\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_18,
      Q => \r_quantized_coeffs_reg[6][2]_22\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_17,
      Q => \r_quantized_coeffs_reg[6][2]_22\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_16,
      Q => \r_quantized_coeffs_reg[6][2]_22\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_15,
      Q => \r_quantized_coeffs_reg[6][2]_22\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_14,
      Q => \r_quantized_coeffs_reg[6][2]_22\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_13,
      Q => \r_quantized_coeffs_reg[6][2]_22\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_12,
      Q => \r_quantized_coeffs_reg[6][2]_22\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_11,
      Q => \r_quantized_coeffs_reg[6][2]_22\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_10,
      Q => \r_quantized_coeffs_reg[6][2]_22\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_19,
      Q => \r_quantized_coeffs_reg[6][3]_30\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_9,
      Q => \r_quantized_coeffs_reg[6][3]_30\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_8,
      Q => \r_quantized_coeffs_reg[6][3]_30\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_7,
      Q => \r_quantized_coeffs_reg[6][3]_30\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_6,
      Q => \r_quantized_coeffs_reg[6][3]_30\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_5,
      Q => \r_quantized_coeffs_reg[6][3]_30\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_4,
      Q => \r_quantized_coeffs_reg[6][3]_30\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_3,
      Q => \r_quantized_coeffs_reg[6][3]_30\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_2,
      Q => \r_quantized_coeffs_reg[6][3]_30\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_1,
      Q => \r_quantized_coeffs_reg[6][3]_30\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_0,
      Q => \r_quantized_coeffs_reg[6][3]_30\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_18,
      Q => \r_quantized_coeffs_reg[6][3]_30\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_17,
      Q => \r_quantized_coeffs_reg[6][3]_30\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_16,
      Q => \r_quantized_coeffs_reg[6][3]_30\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_15,
      Q => \r_quantized_coeffs_reg[6][3]_30\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_14,
      Q => \r_quantized_coeffs_reg[6][3]_30\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_13,
      Q => \r_quantized_coeffs_reg[6][3]_30\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_12,
      Q => \r_quantized_coeffs_reg[6][3]_30\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_11,
      Q => \r_quantized_coeffs_reg[6][3]_30\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_10,
      Q => \r_quantized_coeffs_reg[6][3]_30\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_19,
      Q => \r_quantized_coeffs_reg[6][4]_38\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_9,
      Q => \r_quantized_coeffs_reg[6][4]_38\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_8,
      Q => \r_quantized_coeffs_reg[6][4]_38\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_7,
      Q => \r_quantized_coeffs_reg[6][4]_38\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_6,
      Q => \r_quantized_coeffs_reg[6][4]_38\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_5,
      Q => \r_quantized_coeffs_reg[6][4]_38\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_4,
      Q => \r_quantized_coeffs_reg[6][4]_38\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_3,
      Q => \r_quantized_coeffs_reg[6][4]_38\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_2,
      Q => \r_quantized_coeffs_reg[6][4]_38\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_1,
      Q => \r_quantized_coeffs_reg[6][4]_38\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_0,
      Q => \r_quantized_coeffs_reg[6][4]_38\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_18,
      Q => \r_quantized_coeffs_reg[6][4]_38\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_17,
      Q => \r_quantized_coeffs_reg[6][4]_38\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_16,
      Q => \r_quantized_coeffs_reg[6][4]_38\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_15,
      Q => \r_quantized_coeffs_reg[6][4]_38\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_14,
      Q => \r_quantized_coeffs_reg[6][4]_38\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_13,
      Q => \r_quantized_coeffs_reg[6][4]_38\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_12,
      Q => \r_quantized_coeffs_reg[6][4]_38\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_11,
      Q => \r_quantized_coeffs_reg[6][4]_38\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_10,
      Q => \r_quantized_coeffs_reg[6][4]_38\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_19,
      Q => \r_quantized_coeffs_reg[6][5]_46\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_9,
      Q => \r_quantized_coeffs_reg[6][5]_46\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_8,
      Q => \r_quantized_coeffs_reg[6][5]_46\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_7,
      Q => \r_quantized_coeffs_reg[6][5]_46\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_6,
      Q => \r_quantized_coeffs_reg[6][5]_46\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_5,
      Q => \r_quantized_coeffs_reg[6][5]_46\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_4,
      Q => \r_quantized_coeffs_reg[6][5]_46\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_3,
      Q => \r_quantized_coeffs_reg[6][5]_46\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_2,
      Q => \r_quantized_coeffs_reg[6][5]_46\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_1,
      Q => \r_quantized_coeffs_reg[6][5]_46\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_0,
      Q => \r_quantized_coeffs_reg[6][5]_46\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_18,
      Q => \r_quantized_coeffs_reg[6][5]_46\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_17,
      Q => \r_quantized_coeffs_reg[6][5]_46\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_16,
      Q => \r_quantized_coeffs_reg[6][5]_46\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_15,
      Q => \r_quantized_coeffs_reg[6][5]_46\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_14,
      Q => \r_quantized_coeffs_reg[6][5]_46\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_13,
      Q => \r_quantized_coeffs_reg[6][5]_46\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_12,
      Q => \r_quantized_coeffs_reg[6][5]_46\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_11,
      Q => \r_quantized_coeffs_reg[6][5]_46\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_10,
      Q => \r_quantized_coeffs_reg[6][5]_46\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_19,
      Q => \r_quantized_coeffs_reg[6][6]_54\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_9,
      Q => \r_quantized_coeffs_reg[6][6]_54\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_8,
      Q => \r_quantized_coeffs_reg[6][6]_54\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_7,
      Q => \r_quantized_coeffs_reg[6][6]_54\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_6,
      Q => \r_quantized_coeffs_reg[6][6]_54\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_5,
      Q => \r_quantized_coeffs_reg[6][6]_54\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_4,
      Q => \r_quantized_coeffs_reg[6][6]_54\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_3,
      Q => \r_quantized_coeffs_reg[6][6]_54\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_2,
      Q => \r_quantized_coeffs_reg[6][6]_54\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_1,
      Q => \r_quantized_coeffs_reg[6][6]_54\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_0,
      Q => \r_quantized_coeffs_reg[6][6]_54\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_18,
      Q => \r_quantized_coeffs_reg[6][6]_54\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_17,
      Q => \r_quantized_coeffs_reg[6][6]_54\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_16,
      Q => \r_quantized_coeffs_reg[6][6]_54\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_15,
      Q => \r_quantized_coeffs_reg[6][6]_54\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_14,
      Q => \r_quantized_coeffs_reg[6][6]_54\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_13,
      Q => \r_quantized_coeffs_reg[6][6]_54\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_12,
      Q => \r_quantized_coeffs_reg[6][6]_54\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_11,
      Q => \r_quantized_coeffs_reg[6][6]_54\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_10,
      Q => \r_quantized_coeffs_reg[6][6]_54\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_19,
      Q => \r_quantized_coeffs_reg[6][7]_62\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_9,
      Q => \r_quantized_coeffs_reg[6][7]_62\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_8,
      Q => \r_quantized_coeffs_reg[6][7]_62\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_7,
      Q => \r_quantized_coeffs_reg[6][7]_62\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_6,
      Q => \r_quantized_coeffs_reg[6][7]_62\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_5,
      Q => \r_quantized_coeffs_reg[6][7]_62\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_4,
      Q => \r_quantized_coeffs_reg[6][7]_62\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_3,
      Q => \r_quantized_coeffs_reg[6][7]_62\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_2,
      Q => \r_quantized_coeffs_reg[6][7]_62\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_1,
      Q => \r_quantized_coeffs_reg[6][7]_62\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_0,
      Q => \r_quantized_coeffs_reg[6][7]_62\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_18,
      Q => \r_quantized_coeffs_reg[6][7]_62\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_17,
      Q => \r_quantized_coeffs_reg[6][7]_62\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_16,
      Q => \r_quantized_coeffs_reg[6][7]_62\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_15,
      Q => \r_quantized_coeffs_reg[6][7]_62\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_14,
      Q => \r_quantized_coeffs_reg[6][7]_62\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_13,
      Q => \r_quantized_coeffs_reg[6][7]_62\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_12,
      Q => \r_quantized_coeffs_reg[6][7]_62\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_11,
      Q => \r_quantized_coeffs_reg[6][7]_62\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[6][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[6][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_10,
      Q => \r_quantized_coeffs_reg[6][7]_62\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_19,
      Q => data7(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_9,
      Q => data7(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_8,
      Q => data7(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_7,
      Q => data7(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_6,
      Q => data7(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_5,
      Q => data7(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_4,
      Q => data7(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_3,
      Q => \r_quantized_coeffs_reg_n_0_[7][0][16]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_2,
      Q => \r_quantized_coeffs_reg_n_0_[7][0][17]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_1,
      Q => \r_quantized_coeffs_reg_n_0_[7][0][18]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_0,
      Q => \r_quantized_coeffs_reg_n_0_[7][0][19]\,
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_18,
      Q => data7(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_17,
      Q => data7(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_16,
      Q => data7(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_15,
      Q => data7(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_14,
      Q => data7(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_13,
      Q => data7(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_12,
      Q => data7(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_11,
      Q => data7(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][0][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_0_n_10,
      Q => data7(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_19,
      Q => \r_quantized_coeffs_reg[7][1]_15\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_9,
      Q => \r_quantized_coeffs_reg[7][1]_15\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_8,
      Q => \r_quantized_coeffs_reg[7][1]_15\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_7,
      Q => \r_quantized_coeffs_reg[7][1]_15\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_6,
      Q => \r_quantized_coeffs_reg[7][1]_15\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_5,
      Q => \r_quantized_coeffs_reg[7][1]_15\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_4,
      Q => \r_quantized_coeffs_reg[7][1]_15\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_3,
      Q => \r_quantized_coeffs_reg[7][1]_15\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_2,
      Q => \r_quantized_coeffs_reg[7][1]_15\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_1,
      Q => \r_quantized_coeffs_reg[7][1]_15\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_0,
      Q => \r_quantized_coeffs_reg[7][1]_15\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_18,
      Q => \r_quantized_coeffs_reg[7][1]_15\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_17,
      Q => \r_quantized_coeffs_reg[7][1]_15\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_16,
      Q => \r_quantized_coeffs_reg[7][1]_15\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_15,
      Q => \r_quantized_coeffs_reg[7][1]_15\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_14,
      Q => \r_quantized_coeffs_reg[7][1]_15\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_13,
      Q => \r_quantized_coeffs_reg[7][1]_15\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_12,
      Q => \r_quantized_coeffs_reg[7][1]_15\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_11,
      Q => \r_quantized_coeffs_reg[7][1]_15\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][1][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_1_n_10,
      Q => \r_quantized_coeffs_reg[7][1]_15\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_19,
      Q => \r_quantized_coeffs_reg[7][2]_23\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_9,
      Q => \r_quantized_coeffs_reg[7][2]_23\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_8,
      Q => \r_quantized_coeffs_reg[7][2]_23\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_7,
      Q => \r_quantized_coeffs_reg[7][2]_23\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_6,
      Q => \r_quantized_coeffs_reg[7][2]_23\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_5,
      Q => \r_quantized_coeffs_reg[7][2]_23\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_4,
      Q => \r_quantized_coeffs_reg[7][2]_23\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_3,
      Q => \r_quantized_coeffs_reg[7][2]_23\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_2,
      Q => \r_quantized_coeffs_reg[7][2]_23\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_1,
      Q => \r_quantized_coeffs_reg[7][2]_23\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_0,
      Q => \r_quantized_coeffs_reg[7][2]_23\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_18,
      Q => \r_quantized_coeffs_reg[7][2]_23\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_17,
      Q => \r_quantized_coeffs_reg[7][2]_23\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_16,
      Q => \r_quantized_coeffs_reg[7][2]_23\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_15,
      Q => \r_quantized_coeffs_reg[7][2]_23\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_14,
      Q => \r_quantized_coeffs_reg[7][2]_23\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_13,
      Q => \r_quantized_coeffs_reg[7][2]_23\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_12,
      Q => \r_quantized_coeffs_reg[7][2]_23\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_11,
      Q => \r_quantized_coeffs_reg[7][2]_23\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][2][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_2_n_10,
      Q => \r_quantized_coeffs_reg[7][2]_23\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_19,
      Q => \r_quantized_coeffs_reg[7][3]_31\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_9,
      Q => \r_quantized_coeffs_reg[7][3]_31\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_8,
      Q => \r_quantized_coeffs_reg[7][3]_31\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_7,
      Q => \r_quantized_coeffs_reg[7][3]_31\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_6,
      Q => \r_quantized_coeffs_reg[7][3]_31\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_5,
      Q => \r_quantized_coeffs_reg[7][3]_31\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_4,
      Q => \r_quantized_coeffs_reg[7][3]_31\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_3,
      Q => \r_quantized_coeffs_reg[7][3]_31\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_2,
      Q => \r_quantized_coeffs_reg[7][3]_31\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_1,
      Q => \r_quantized_coeffs_reg[7][3]_31\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_0,
      Q => \r_quantized_coeffs_reg[7][3]_31\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_18,
      Q => \r_quantized_coeffs_reg[7][3]_31\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_17,
      Q => \r_quantized_coeffs_reg[7][3]_31\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_16,
      Q => \r_quantized_coeffs_reg[7][3]_31\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_15,
      Q => \r_quantized_coeffs_reg[7][3]_31\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_14,
      Q => \r_quantized_coeffs_reg[7][3]_31\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_13,
      Q => \r_quantized_coeffs_reg[7][3]_31\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_12,
      Q => \r_quantized_coeffs_reg[7][3]_31\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_11,
      Q => \r_quantized_coeffs_reg[7][3]_31\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][3][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_3_n_10,
      Q => \r_quantized_coeffs_reg[7][3]_31\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_19,
      Q => \r_quantized_coeffs_reg[7][4]_39\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_9,
      Q => \r_quantized_coeffs_reg[7][4]_39\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_8,
      Q => \r_quantized_coeffs_reg[7][4]_39\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_7,
      Q => \r_quantized_coeffs_reg[7][4]_39\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_6,
      Q => \r_quantized_coeffs_reg[7][4]_39\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_5,
      Q => \r_quantized_coeffs_reg[7][4]_39\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_4,
      Q => \r_quantized_coeffs_reg[7][4]_39\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_3,
      Q => \r_quantized_coeffs_reg[7][4]_39\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_2,
      Q => \r_quantized_coeffs_reg[7][4]_39\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_1,
      Q => \r_quantized_coeffs_reg[7][4]_39\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_0,
      Q => \r_quantized_coeffs_reg[7][4]_39\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_18,
      Q => \r_quantized_coeffs_reg[7][4]_39\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_17,
      Q => \r_quantized_coeffs_reg[7][4]_39\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_16,
      Q => \r_quantized_coeffs_reg[7][4]_39\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_15,
      Q => \r_quantized_coeffs_reg[7][4]_39\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_14,
      Q => \r_quantized_coeffs_reg[7][4]_39\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_13,
      Q => \r_quantized_coeffs_reg[7][4]_39\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_12,
      Q => \r_quantized_coeffs_reg[7][4]_39\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_11,
      Q => \r_quantized_coeffs_reg[7][4]_39\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][4][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_4_n_10,
      Q => \r_quantized_coeffs_reg[7][4]_39\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_19,
      Q => \r_quantized_coeffs_reg[7][5]_47\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_9,
      Q => \r_quantized_coeffs_reg[7][5]_47\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_8,
      Q => \r_quantized_coeffs_reg[7][5]_47\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_7,
      Q => \r_quantized_coeffs_reg[7][5]_47\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_6,
      Q => \r_quantized_coeffs_reg[7][5]_47\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_5,
      Q => \r_quantized_coeffs_reg[7][5]_47\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_4,
      Q => \r_quantized_coeffs_reg[7][5]_47\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_3,
      Q => \r_quantized_coeffs_reg[7][5]_47\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_2,
      Q => \r_quantized_coeffs_reg[7][5]_47\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_1,
      Q => \r_quantized_coeffs_reg[7][5]_47\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_0,
      Q => \r_quantized_coeffs_reg[7][5]_47\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_18,
      Q => \r_quantized_coeffs_reg[7][5]_47\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_17,
      Q => \r_quantized_coeffs_reg[7][5]_47\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_16,
      Q => \r_quantized_coeffs_reg[7][5]_47\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_15,
      Q => \r_quantized_coeffs_reg[7][5]_47\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_14,
      Q => \r_quantized_coeffs_reg[7][5]_47\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_13,
      Q => \r_quantized_coeffs_reg[7][5]_47\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_12,
      Q => \r_quantized_coeffs_reg[7][5]_47\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_11,
      Q => \r_quantized_coeffs_reg[7][5]_47\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][5][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_5_n_10,
      Q => \r_quantized_coeffs_reg[7][5]_47\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_19,
      Q => \r_quantized_coeffs_reg[7][6]_55\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_9,
      Q => \r_quantized_coeffs_reg[7][6]_55\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_8,
      Q => \r_quantized_coeffs_reg[7][6]_55\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_7,
      Q => \r_quantized_coeffs_reg[7][6]_55\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_6,
      Q => \r_quantized_coeffs_reg[7][6]_55\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_5,
      Q => \r_quantized_coeffs_reg[7][6]_55\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_4,
      Q => \r_quantized_coeffs_reg[7][6]_55\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_3,
      Q => \r_quantized_coeffs_reg[7][6]_55\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_2,
      Q => \r_quantized_coeffs_reg[7][6]_55\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_1,
      Q => \r_quantized_coeffs_reg[7][6]_55\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_0,
      Q => \r_quantized_coeffs_reg[7][6]_55\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_18,
      Q => \r_quantized_coeffs_reg[7][6]_55\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_17,
      Q => \r_quantized_coeffs_reg[7][6]_55\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_16,
      Q => \r_quantized_coeffs_reg[7][6]_55\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_15,
      Q => \r_quantized_coeffs_reg[7][6]_55\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_14,
      Q => \r_quantized_coeffs_reg[7][6]_55\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_13,
      Q => \r_quantized_coeffs_reg[7][6]_55\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_12,
      Q => \r_quantized_coeffs_reg[7][6]_55\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_11,
      Q => \r_quantized_coeffs_reg[7][6]_55\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][6][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_6_n_10,
      Q => \r_quantized_coeffs_reg[7][6]_55\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_19,
      Q => \r_quantized_coeffs_reg[7][7]_63\(0),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_9,
      Q => \r_quantized_coeffs_reg[7][7]_63\(10),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_8,
      Q => \r_quantized_coeffs_reg[7][7]_63\(11),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_7,
      Q => \r_quantized_coeffs_reg[7][7]_63\(12),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_6,
      Q => \r_quantized_coeffs_reg[7][7]_63\(13),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_5,
      Q => \r_quantized_coeffs_reg[7][7]_63\(14),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_4,
      Q => \r_quantized_coeffs_reg[7][7]_63\(15),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_3,
      Q => \r_quantized_coeffs_reg[7][7]_63\(16),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_2,
      Q => \r_quantized_coeffs_reg[7][7]_63\(17),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_1,
      Q => \r_quantized_coeffs_reg[7][7]_63\(18),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_0,
      Q => \r_quantized_coeffs_reg[7][7]_63\(19),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_18,
      Q => \r_quantized_coeffs_reg[7][7]_63\(1),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_17,
      Q => \r_quantized_coeffs_reg[7][7]_63\(2),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_16,
      Q => \r_quantized_coeffs_reg[7][7]_63\(3),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_15,
      Q => \r_quantized_coeffs_reg[7][7]_63\(4),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_14,
      Q => \r_quantized_coeffs_reg[7][7]_63\(5),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_13,
      Q => \r_quantized_coeffs_reg[7][7]_63\(6),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_12,
      Q => \r_quantized_coeffs_reg[7][7]_63\(7),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_11,
      Q => \r_quantized_coeffs_reg[7][7]_63\(8),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
\r_quantized_coeffs_reg[7][7][9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \r_quantized_coeffs[7][0][19]_i_1_n_0\,
      D => dsp_mul_7_n_10,
      Q => \r_quantized_coeffs_reg[7][7]_63\(9),
      R => \FSM_onehot_r_core_state[0]_rep_i_1__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    i_clk : in STD_LOGIC;
    i_aresetn : in STD_LOGIC;
    i_axis_TVALID : in STD_LOGIC;
    o_axis_TREADY : out STD_LOGIC;
    i_axis_TDATA : in STD_LOGIC_VECTOR ( 23 downto 0 );
    i_axis_TLAST : in STD_LOGIC;
    o_axis_TVALID : out STD_LOGIC;
    i_axis_TREADY : in STD_LOGIC;
    o_axis_TDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    o_axis_TLAST : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "design_1_quantizer_0_0,quantizer,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "quantizer,Vivado 2018.3";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of i_aresetn : signal is "xilinx.com:signal:reset:1.0 i_aresetn RST";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of i_aresetn : signal is "XIL_INTERFACENAME i_aresetn, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of i_axis_TLAST : signal is "xilinx.com:interface:axis:1.0 i_axis TLAST";
  attribute X_INTERFACE_PARAMETER of i_axis_TLAST : signal is "XIL_INTERFACENAME i_axis, TDATA_NUM_BYTES 3, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of i_axis_TREADY : signal is "xilinx.com:interface:axis:1.0 o_axis TREADY";
  attribute X_INTERFACE_INFO of i_axis_TVALID : signal is "xilinx.com:interface:axis:1.0 i_axis TVALID";
  attribute X_INTERFACE_INFO of i_clk : signal is "xilinx.com:signal:clock:1.0 i_clk CLK";
  attribute X_INTERFACE_PARAMETER of i_clk : signal is "XIL_INTERFACENAME i_clk, ASSOCIATED_RESET i_aresetn, ASSOCIATED_BUSIF i_axis:o_axis, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of o_axis_TLAST : signal is "xilinx.com:interface:axis:1.0 o_axis TLAST";
  attribute X_INTERFACE_PARAMETER of o_axis_TLAST : signal is "XIL_INTERFACENAME o_axis, TDATA_NUM_BYTES 2, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 0, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 50000000, PHASE 0.0, CLK_DOMAIN /clk_wiz_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of o_axis_TREADY : signal is "xilinx.com:interface:axis:1.0 i_axis TREADY";
  attribute X_INTERFACE_INFO of o_axis_TVALID : signal is "xilinx.com:interface:axis:1.0 o_axis TVALID";
  attribute X_INTERFACE_INFO of i_axis_TDATA : signal is "xilinx.com:interface:axis:1.0 i_axis TDATA";
  attribute X_INTERFACE_INFO of o_axis_TDATA : signal is "xilinx.com:interface:axis:1.0 o_axis TDATA";
begin
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_quantizer
     port map (
      \FSM_onehot_r_core_state_reg[0]_rep_0\ => o_axis_TREADY,
      \FSM_onehot_r_core_state_reg[2]_0\ => o_axis_TVALID,
      i_aresetn => i_aresetn,
      i_axis_TDATA(16 downto 0) => i_axis_TDATA(16 downto 0),
      i_axis_TREADY => i_axis_TREADY,
      i_axis_TVALID => i_axis_TVALID,
      i_clk => i_clk,
      o_axis_TDATA(15 downto 0) => o_axis_TDATA(15 downto 0),
      r_o_axis_TLAST_reg_0 => o_axis_TLAST
    );
end STRUCTURE;
