--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml final.twx final.ncd -o final.twr final.pcf -ucf LCD.ucf -ucf
GenIO.ucf -ucf 1-Wire.ucf

Design file:              final.ncd
Physical constraint file: final.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5634 paths analyzed, 830 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  17.522ns.
--------------------------------------------------------------------------------

Paths for end point XLXI_8/Byte_0 (SLICE_X26Y28.G3), 193 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.239ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_23/Data_out_4 (FF)
  Destination:          XLXI_8/Byte_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.757ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.027 - 0.031)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_23/Data_out_4 to XLXI_8/Byte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.YQ      Tcko                  0.511   XLXI_1/XLXI_23/Data_out<5>
                                                       XLXI_1/XLXI_23/Data_out_4
    SLICE_X22Y39.G2      net (fanout=6)        1.402   XLXI_1/XLXI_23/Data_out<4>
    SLICE_X22Y39.Y       Tilo                  0.660   XLXI_3/VALUE<5>_bdd0
                                                       XLXI_3/VALUE<5>2_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.020   XLXI_3/VALUE<5>2_SW0/O
    SLICE_X22Y39.X       Tilo                  0.660   XLXI_3/VALUE<5>_bdd0
                                                       XLXI_3/VALUE<5>2
    SLICE_X22Y37.G2      net (fanout=1)        0.346   XLXI_3/VALUE<5>_bdd0
    SLICE_X22Y37.Y       Tilo                  0.660   XLXI_4/D<0>_bdd0
                                                       XLXI_3/VALUE<5>1
    SLICE_X23Y35.G1      net (fanout=18)       1.181   XLXN_16<5>
    SLICE_X23Y35.Y       Tilo                  0.612   XLXI_8/Byte_mux0004<5>353
                                                       XLXI_4/D<0>41
    SLICE_X22Y35.F1      net (fanout=2)        0.120   XLXI_4/D<0>_bdd1
    SLICE_X22Y35.X       Tif5x                 1.000   XLXN_22<0>
                                                       XLXI_4/D<0>_G
                                                       XLXI_4/D<0>
    SLICE_X26Y28.G3      net (fanout=2)        0.809   XLXN_22<0>
    SLICE_X26Y28.CLK     Tgck                  0.776   XLXI_8/Byte<0>
                                                       XLXI_8/Byte_mux0004<7>811
                                                       XLXI_8/Byte_0
    -------------------------------------------------  ---------------------------
    Total                                      8.757ns (4.879ns logic, 3.878ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.313ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_23/Data_out_4 (FF)
  Destination:          XLXI_8/Byte_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.683ns (Levels of Logic = 6)
  Clock Path Skew:      -0.004ns (0.027 - 0.031)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_23/Data_out_4 to XLXI_8/Byte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.YQ      Tcko                  0.511   XLXI_1/XLXI_23/Data_out<5>
                                                       XLXI_1/XLXI_23/Data_out_4
    SLICE_X22Y39.G2      net (fanout=6)        1.402   XLXI_1/XLXI_23/Data_out<4>
    SLICE_X22Y39.Y       Tilo                  0.660   XLXI_3/VALUE<5>_bdd0
                                                       XLXI_3/VALUE<5>2_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.020   XLXI_3/VALUE<5>2_SW0/O
    SLICE_X22Y39.X       Tilo                  0.660   XLXI_3/VALUE<5>_bdd0
                                                       XLXI_3/VALUE<5>2
    SLICE_X22Y37.G2      net (fanout=1)        0.346   XLXI_3/VALUE<5>_bdd0
    SLICE_X22Y37.Y       Tilo                  0.660   XLXI_4/D<0>_bdd0
                                                       XLXI_3/VALUE<5>1
    SLICE_X22Y34.G4      net (fanout=18)       1.086   XLXN_16<5>
    SLICE_X22Y34.Y       Tilo                  0.660   XLXI_8/Byte_mux0004<5>254
                                                       XLXI_4/D<0>71
    SLICE_X22Y35.G4      net (fanout=2)        0.093   XLXI_4/D<0>_bdd2
    SLICE_X22Y35.X       Tif5x                 1.000   XLXN_22<0>
                                                       XLXI_4/D<0>_F
                                                       XLXI_4/D<0>
    SLICE_X26Y28.G3      net (fanout=2)        0.809   XLXN_22<0>
    SLICE_X26Y28.CLK     Tgck                  0.776   XLXI_8/Byte<0>
                                                       XLXI_8/Byte_mux0004<7>811
                                                       XLXI_8/Byte_0
    -------------------------------------------------  ---------------------------
    Total                                      8.683ns (4.927ns logic, 3.756ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_23/Data_out_1 (FF)
  Destination:          XLXI_8/Byte_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.074ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.027 - 0.032)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_23/Data_out_1 to XLXI_8/Byte_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y45.XQ      Tcko                  0.514   XLXI_1/XLXI_23/Data_out<1>
                                                       XLXI_1/XLXI_23/Data_out_1
    SLICE_X22Y39.F1      net (fanout=9)        1.396   XLXI_1/XLXI_23/Data_out<1>
    SLICE_X22Y39.X       Tilo                  0.660   XLXI_3/VALUE<5>_bdd0
                                                       XLXI_3/VALUE<5>2
    SLICE_X22Y37.G2      net (fanout=1)        0.346   XLXI_3/VALUE<5>_bdd0
    SLICE_X22Y37.Y       Tilo                  0.660   XLXI_4/D<0>_bdd0
                                                       XLXI_3/VALUE<5>1
    SLICE_X23Y35.G1      net (fanout=18)       1.181   XLXN_16<5>
    SLICE_X23Y35.Y       Tilo                  0.612   XLXI_8/Byte_mux0004<5>353
                                                       XLXI_4/D<0>41
    SLICE_X22Y35.F1      net (fanout=2)        0.120   XLXI_4/D<0>_bdd1
    SLICE_X22Y35.X       Tif5x                 1.000   XLXN_22<0>
                                                       XLXI_4/D<0>_G
                                                       XLXI_4/D<0>
    SLICE_X26Y28.G3      net (fanout=2)        0.809   XLXN_22<0>
    SLICE_X26Y28.CLK     Tgck                  0.776   XLXI_8/Byte<0>
                                                       XLXI_8/Byte_mux0004<7>811
                                                       XLXI_8/Byte_0
    -------------------------------------------------  ---------------------------
    Total                                      8.074ns (4.222ns logic, 3.852ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/Byte_4 (SLICE_X24Y33.SR), 64 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_23/Data_out_4 (FF)
  Destination:          XLXI_8/Byte_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.641ns (Levels of Logic = 5)
  Clock Path Skew:      -0.005ns (0.026 - 0.031)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_23/Data_out_4 to XLXI_8/Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.YQ      Tcko                  0.511   XLXI_1/XLXI_23/Data_out<5>
                                                       XLXI_1/XLXI_23/Data_out_4
    SLICE_X22Y39.G2      net (fanout=6)        1.402   XLXI_1/XLXI_23/Data_out<4>
    SLICE_X22Y39.Y       Tilo                  0.660   XLXI_3/VALUE<5>_bdd0
                                                       XLXI_3/VALUE<5>2_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.020   XLXI_3/VALUE<5>2_SW0/O
    SLICE_X22Y39.X       Tilo                  0.660   XLXI_3/VALUE<5>_bdd0
                                                       XLXI_3/VALUE<5>2
    SLICE_X22Y37.G2      net (fanout=1)        0.346   XLXI_3/VALUE<5>_bdd0
    SLICE_X22Y37.Y       Tilo                  0.660   XLXI_4/D<0>_bdd0
                                                       XLXI_3/VALUE<5>1
    SLICE_X25Y32.F4      net (fanout=18)       0.953   XLXN_16<5>
    SLICE_X25Y32.X       Tilo                  0.612   XLXN_23<0>
                                                       XLXI_4/jds_7_mux0000
    SLICE_X26Y33.F2      net (fanout=2)        0.381   XLXN_23<0>
    SLICE_X26Y33.X       Tilo                  0.660   XLXI_8/Byte_mux0004<3>14
                                                       XLXI_8/Byte_mux0004<3>14
    SLICE_X24Y33.SR      net (fanout=1)        0.982   XLXI_8/Byte_mux0004<3>14
    SLICE_X24Y33.CLK     Tsrck                 0.794   XLXI_8/Byte<4>
                                                       XLXI_8/Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      8.641ns (4.557ns logic, 4.084ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.502ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_23/Data_out_4 (FF)
  Destination:          XLXI_8/Byte_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.493ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.026 - 0.031)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_23/Data_out_4 to XLXI_8/Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.YQ      Tcko                  0.511   XLXI_1/XLXI_23/Data_out<5>
                                                       XLXI_1/XLXI_23/Data_out_4
    SLICE_X23Y38.G3      net (fanout=6)        1.354   XLXI_1/XLXI_23/Data_out<4>
    SLICE_X23Y38.X       Tif5x                 0.890   XLXI_3/VALUE<4>_bdd0
                                                       XLXI_3/VALUE<4>22
                                                       XLXI_3/VALUE<4>2_f5
    SLICE_X22Y36.G4      net (fanout=2)        0.344   XLXI_3/VALUE<4>_bdd0
    SLICE_X22Y36.Y       Tilo                  0.660   XLXI_4/D<0>_bdd3
                                                       XLXI_3/VALUE<4>1
    SLICE_X25Y32.F1      net (fanout=17)       1.305   XLXN_16<4>
    SLICE_X25Y32.X       Tilo                  0.612   XLXN_23<0>
                                                       XLXI_4/jds_7_mux0000
    SLICE_X26Y33.F2      net (fanout=2)        0.381   XLXN_23<0>
    SLICE_X26Y33.X       Tilo                  0.660   XLXI_8/Byte_mux0004<3>14
                                                       XLXI_8/Byte_mux0004<3>14
    SLICE_X24Y33.SR      net (fanout=1)        0.982   XLXI_8/Byte_mux0004<3>14
    SLICE_X24Y33.CLK     Tsrck                 0.794   XLXI_8/Byte<4>
                                                       XLXI_8/Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      8.493ns (4.127ns logic, 4.366ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_23/Data_out_4 (FF)
  Destination:          XLXI_8/Byte_4 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.464ns (Levels of Logic = 4)
  Clock Path Skew:      -0.005ns (0.026 - 0.031)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_23/Data_out_4 to XLXI_8/Byte_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.YQ      Tcko                  0.511   XLXI_1/XLXI_23/Data_out<5>
                                                       XLXI_1/XLXI_23/Data_out_4
    SLICE_X23Y38.F3      net (fanout=6)        1.325   XLXI_1/XLXI_23/Data_out<4>
    SLICE_X23Y38.X       Tif5x                 0.890   XLXI_3/VALUE<4>_bdd0
                                                       XLXI_3/VALUE<4>21
                                                       XLXI_3/VALUE<4>2_f5
    SLICE_X22Y36.G4      net (fanout=2)        0.344   XLXI_3/VALUE<4>_bdd0
    SLICE_X22Y36.Y       Tilo                  0.660   XLXI_4/D<0>_bdd3
                                                       XLXI_3/VALUE<4>1
    SLICE_X25Y32.F1      net (fanout=17)       1.305   XLXN_16<4>
    SLICE_X25Y32.X       Tilo                  0.612   XLXN_23<0>
                                                       XLXI_4/jds_7_mux0000
    SLICE_X26Y33.F2      net (fanout=2)        0.381   XLXN_23<0>
    SLICE_X26Y33.X       Tilo                  0.660   XLXI_8/Byte_mux0004<3>14
                                                       XLXI_8/Byte_mux0004<3>14
    SLICE_X24Y33.SR      net (fanout=1)        0.982   XLXI_8/Byte_mux0004<3>14
    SLICE_X24Y33.CLK     Tsrck                 0.794   XLXI_8/Byte<4>
                                                       XLXI_8/Byte_4
    -------------------------------------------------  ---------------------------
    Total                                      8.464ns (4.127ns logic, 4.337ns route)
                                                       (48.8% logic, 51.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_8/Byte_1 (SLICE_X27Y31.G4), 193 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_23/Data_out_4 (FF)
  Destination:          XLXI_8/Byte_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.539ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.029 - 0.031)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_23/Data_out_4 to XLXI_8/Byte_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.YQ      Tcko                  0.511   XLXI_1/XLXI_23/Data_out<5>
                                                       XLXI_1/XLXI_23/Data_out_4
    SLICE_X22Y39.G2      net (fanout=6)        1.402   XLXI_1/XLXI_23/Data_out<4>
    SLICE_X22Y39.Y       Tilo                  0.660   XLXI_3/VALUE<5>_bdd0
                                                       XLXI_3/VALUE<5>2_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.020   XLXI_3/VALUE<5>2_SW0/O
    SLICE_X22Y39.X       Tilo                  0.660   XLXI_3/VALUE<5>_bdd0
                                                       XLXI_3/VALUE<5>2
    SLICE_X22Y37.G2      net (fanout=1)        0.346   XLXI_3/VALUE<5>_bdd0
    SLICE_X22Y37.Y       Tilo                  0.660   XLXI_4/D<0>_bdd0
                                                       XLXI_3/VALUE<5>1
    SLICE_X22Y34.G4      net (fanout=18)       1.086   XLXN_16<5>
    SLICE_X22Y34.Y       Tilo                  0.660   XLXI_8/Byte_mux0004<5>254
                                                       XLXI_4/D<0>71
    SLICE_X23Y34.F1      net (fanout=2)        0.153   XLXI_4/D<0>_bdd2
    SLICE_X23Y34.X       Tif5x                 0.890   XLXI_8/Byte_mux0004<6>54
                                                       XLXI_8/Byte_mux0004<6>54_G
                                                       XLXI_8/Byte_mux0004<6>54
    SLICE_X27Y31.G4      net (fanout=1)        0.763   XLXI_8/Byte_mux0004<6>54
    SLICE_X27Y31.CLK     Tgck                  0.728   XLXI_8/Byte<1>
                                                       XLXI_8/Byte_mux0004<6>791
                                                       XLXI_8/Byte_1
    -------------------------------------------------  ---------------------------
    Total                                      8.539ns (4.769ns logic, 3.770ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_23/Data_out_4 (FF)
  Destination:          XLXI_8/Byte_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.472ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.029 - 0.031)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_23/Data_out_4 to XLXI_8/Byte_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.YQ      Tcko                  0.511   XLXI_1/XLXI_23/Data_out<5>
                                                       XLXI_1/XLXI_23/Data_out_4
    SLICE_X22Y39.G2      net (fanout=6)        1.402   XLXI_1/XLXI_23/Data_out<4>
    SLICE_X22Y39.Y       Tilo                  0.660   XLXI_3/VALUE<5>_bdd0
                                                       XLXI_3/VALUE<5>2_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.020   XLXI_3/VALUE<5>2_SW0/O
    SLICE_X22Y39.X       Tilo                  0.660   XLXI_3/VALUE<5>_bdd0
                                                       XLXI_3/VALUE<5>2
    SLICE_X22Y37.G2      net (fanout=1)        0.346   XLXI_3/VALUE<5>_bdd0
    SLICE_X22Y37.Y       Tilo                  0.660   XLXI_4/D<0>_bdd0
                                                       XLXI_3/VALUE<5>1
    SLICE_X23Y35.G1      net (fanout=18)       1.181   XLXN_16<5>
    SLICE_X23Y35.Y       Tilo                  0.612   XLXI_8/Byte_mux0004<5>353
                                                       XLXI_4/D<0>41
    SLICE_X23Y34.G4      net (fanout=2)        0.039   XLXI_4/D<0>_bdd1
    SLICE_X23Y34.X       Tif5x                 0.890   XLXI_8/Byte_mux0004<6>54
                                                       XLXI_8/Byte_mux0004<6>54_F
                                                       XLXI_8/Byte_mux0004<6>54
    SLICE_X27Y31.G4      net (fanout=1)        0.763   XLXI_8/Byte_mux0004<6>54
    SLICE_X27Y31.CLK     Tgck                  0.728   XLXI_8/Byte<1>
                                                       XLXI_8/Byte_mux0004<6>791
                                                       XLXI_8/Byte_1
    -------------------------------------------------  ---------------------------
    Total                                      8.472ns (4.721ns logic, 3.751ns route)
                                                       (55.7% logic, 44.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.084ns (requirement - (data path - clock path skew + uncertainty))
  Source:               XLXI_1/XLXI_23/Data_out_4 (FF)
  Destination:          XLXI_8/Byte_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.914ns (Levels of Logic = 6)
  Clock Path Skew:      -0.002ns (0.029 - 0.031)
  Source Clock:         CLK_BUFGP rising at 0.000ns
  Destination Clock:    CLK_BUFGP falling at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: XLXI_1/XLXI_23/Data_out_4 to XLXI_8/Byte_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y42.YQ      Tcko                  0.511   XLXI_1/XLXI_23/Data_out<5>
                                                       XLXI_1/XLXI_23/Data_out_4
    SLICE_X22Y39.G2      net (fanout=6)        1.402   XLXI_1/XLXI_23/Data_out<4>
    SLICE_X22Y39.Y       Tilo                  0.660   XLXI_3/VALUE<5>_bdd0
                                                       XLXI_3/VALUE<5>2_SW0
    SLICE_X22Y39.F3      net (fanout=1)        0.020   XLXI_3/VALUE<5>2_SW0/O
    SLICE_X22Y39.X       Tilo                  0.660   XLXI_3/VALUE<5>_bdd0
                                                       XLXI_3/VALUE<5>2
    SLICE_X22Y37.G2      net (fanout=1)        0.346   XLXI_3/VALUE<5>_bdd0
    SLICE_X22Y37.Y       Tilo                  0.660   XLXI_4/D<0>_bdd0
                                                       XLXI_3/VALUE<5>1
    SLICE_X22Y36.F3      net (fanout=18)       0.065   XLXN_16<5>
    SLICE_X22Y36.X       Tilo                  0.660   XLXI_4/D<0>_bdd3
                                                       XLXI_4/D<0>91
    SLICE_X23Y34.G3      net (fanout=2)        0.549   XLXI_4/D<0>_bdd3
    SLICE_X23Y34.X       Tif5x                 0.890   XLXI_8/Byte_mux0004<6>54
                                                       XLXI_8/Byte_mux0004<6>54_F
                                                       XLXI_8/Byte_mux0004<6>54
    SLICE_X27Y31.G4      net (fanout=1)        0.763   XLXI_8/Byte_mux0004<6>54
    SLICE_X27Y31.CLK     Tgck                  0.728   XLXI_8/Byte<1>
                                                       XLXI_8/Byte_mux0004<6>791
                                                       XLXI_8/Byte_1
    -------------------------------------------------  ---------------------------
    Total                                      7.914ns (4.769ns logic, 3.145ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_23/Data_out_1 (SLICE_X23Y45.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.809ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_23/first_byte_1 (FF)
  Destination:          XLXI_1/XLXI_23/Data_out_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.809ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/XLXI_23/first_byte_1 to XLXI_1/XLXI_23/Data_out_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y44.XQ      Tcko                  0.412   XLXI_1/XLXI_23/first_byte<1>
                                                       XLXI_1/XLXI_23/first_byte_1
    SLICE_X23Y45.BX      net (fanout=1)        0.317   XLXI_1/XLXI_23/first_byte<1>
    SLICE_X23Y45.CLK     Tckdi       (-Th)    -0.080   XLXI_1/XLXI_23/Data_out<1>
                                                       XLXI_1/XLXI_23/Data_out_1
    -------------------------------------------------  ---------------------------
    Total                                      0.809ns (0.492ns logic, 0.317ns route)
                                                       (60.8% logic, 39.2% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_23/Data_out_3 (SLICE_X23Y43.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.815ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_23/first_byte_3 (FF)
  Destination:          XLXI_1/XLXI_23/Data_out_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.821ns (Levels of Logic = 0)
  Clock Path Skew:      0.006ns (0.031 - 0.025)
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/XLXI_23/first_byte_3 to XLXI_1/XLXI_23/Data_out_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y44.XQ      Tcko                  0.412   XLXI_1/XLXI_23/first_byte<3>
                                                       XLXI_1/XLXI_23/first_byte_3
    SLICE_X23Y43.BX      net (fanout=1)        0.329   XLXI_1/XLXI_23/first_byte<3>
    SLICE_X23Y43.CLK     Tckdi       (-Th)    -0.080   XLXI_1/XLXI_23/Data_out<3>
                                                       XLXI_1/XLXI_23/Data_out_3
    -------------------------------------------------  ---------------------------
    Total                                      0.821ns (0.492ns logic, 0.329ns route)
                                                       (59.9% logic, 40.1% route)

--------------------------------------------------------------------------------

Paths for end point XLXI_1/XLXI_23/Data_out_7 (SLICE_X22Y46.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.845ns (requirement - (clock path skew + uncertainty - data path))
  Source:               XLXI_1/XLXI_23/first_byte_7 (FF)
  Destination:          XLXI_1/XLXI_23/Data_out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.845ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_BUFGP rising at 20.000ns
  Destination Clock:    CLK_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: XLXI_1/XLXI_23/first_byte_7 to XLXI_1/XLXI_23/Data_out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y47.XQ      Tcko                  0.412   XLXI_1/XLXI_23/first_byte<7>
                                                       XLXI_1/XLXI_23/first_byte_7
    SLICE_X22Y46.BX      net (fanout=1)        0.317   XLXI_1/XLXI_23/first_byte<7>
    SLICE_X22Y46.CLK     Tckdi       (-Th)    -0.116   XLXI_1/XLXI_23/Data_out<7>
                                                       XLXI_1/XLXI_23/Data_out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.845ns (0.528ns logic, 0.317ns route)
                                                       (62.5% logic, 37.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_1/XLXI_21/state_FSM_FFd11/CLK
  Logical resource: XLXI_1/XLXI_21/state_FSM_FFd11/CK
  Location pin: SLICE_X16Y83.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.719ns (Tch)
  Physical resource: XLXI_1/XLXI_21/state_FSM_FFd11/CLK
  Logical resource: XLXI_1/XLXI_21/state_FSM_FFd11/CK
  Location pin: SLICE_X16Y83.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------
Slack: 18.562ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.719ns (Tcl)
  Physical resource: XLXI_10/regDI<4>/CLK
  Logical resource: XLXI_10/regDI_4/CK
  Location pin: SLICE_X46Y24.CLK
  Clock network: CLK_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK            |    8.167|    2.941|    8.761|    4.063|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 5634 paths, 0 nets, and 1566 connections

Design statistics:
   Minimum period:  17.522ns{1}   (Maximum frequency:  57.071MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue May 24 08:31:37 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 120 MB



