$date
	Thu Aug  9 00:52:21 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testing $end
$var wire 1 ! sum $end
$var wire 1 " carry $end
$var reg 1 # a $end
$var reg 1 $ b $end
$var reg 1 % c $end
$scope module f $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 % c_in $end
$var wire 1 " c_out $end
$var wire 1 & sum1 $end
$var wire 1 ! sum $end
$var wire 1 ' c_2 $end
$var wire 1 ( c_1 $end
$scope module h1 $end
$var wire 1 ( carry $end
$var wire 1 # in1 $end
$var wire 1 $ in2 $end
$var wire 1 & sum $end
$upscope $end
$scope module h2 $end
$var wire 1 ' carry $end
$var wire 1 & in1 $end
$var wire 1 % in2 $end
$var wire 1 ! sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0(
0'
0&
0%
0$
0#
0"
0!
$end
#5
1!
1%
#10
1&
0%
1$
#15
1"
0!
1'
1%
#20
0"
1!
0'
0%
0$
1#
#25
1"
0!
1'
1%
#30
0'
0&
1(
0%
1$
#35
1!
1%
#40
