-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
-- Date        : Mon Mar  8 16:32:41 2021
-- Host        : CO2050-10 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               u:/cpre480/SGP/hw/proj/sgp_system.srcs/sources_1/bd/design_1/ip/design_1_axis_udp_ethernet_0_0/design_1_axis_udp_ethernet_0_0_sim_netlist.vhdl
-- Design      : design_1_axis_udp_ethernet_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a200tsbg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_arbiter is
  port (
    grant_valid_reg_reg_0 : out STD_LOGIC;
    \grant_encoded_reg_reg[0]_0\ : out STD_LOGIC;
    \sync_reg_reg[3]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_eth_payload_axis_tready_int_reg_reg : out STD_LOGIC;
    m_eth_payload_axis_tready_int_early_0 : out STD_LOGIC;
    \grant_encoded_reg_reg[0]_1\ : out STD_LOGIC;
    m_eth_payload_axis_tready_int_early : out STD_LOGIC;
    m_eth_payload_axis_tready_int_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_eth_payload_axis_tvalid_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_eth_payload_axis_tready_int_reg_reg_1 : out STD_LOGIC;
    \grant_encoded_reg_reg[0]_2\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \grant_encoded_reg_reg[0]_3\ : out STD_LOGIC;
    m_eth_payload_axis_tlast_reg_reg : out STD_LOGIC;
    \grant_encoded_reg_reg[0]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    frame_reg0 : out STD_LOGIC;
    current_s_tuser : out STD_LOGIC;
    m_eth_payload_axis_tlast_reg_reg_0 : out STD_LOGIC;
    temp_m_eth_payload_axis_tvalid_reg_reg : out STD_LOGIC;
    \grant_encoded_reg_reg[0]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grant_encoded_reg_reg[0]_6\ : in STD_LOGIC;
    \m_eth_payload_axis_tuser_reg_reg[0]\ : in STD_LOGIC;
    temp_m_eth_payload_axis_tvalid_reg : in STD_LOGIC;
    \m_eth_payload_axis_tuser_reg_reg[0]_0\ : in STD_LOGIC;
    tx_eth_payload_axis_tready : in STD_LOGIC;
    ip_tx_eth_payload_axis_tvalid : in STD_LOGIC;
    m_eth_payload_axis_tready_int_reg_0 : in STD_LOGIC;
    arp_tx_eth_payload_axis_tvalid : in STD_LOGIC;
    ip_tx_eth_payload_axis_tlast : in STD_LOGIC;
    m_eth_payload_axis_tready_int_reg_reg_2 : in STD_LOGIC;
    m_eth_payload_axis_tready_int_reg_reg_3 : in STD_LOGIC;
    m_eth_payload_axis_tready_int_reg_1 : in STD_LOGIC;
    arp_tx_eth_payload_axis_tlast : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_eth_payload_axis_tdata_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_eth_payload_axis_tdata_reg_reg[0]\ : in STD_LOGIC;
    \m_eth_payload_axis_tdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \temp_m_eth_payload_axis_tuser_reg_reg[0]\ : in STD_LOGIC;
    temp_m_eth_payload_axis_tuser_reg : in STD_LOGIC;
    temp_m_eth_payload_axis_tlast_reg : in STD_LOGIC;
    frame_reg : in STD_LOGIC;
    \m_eth_type_reg_reg[2]\ : in STD_LOGIC;
    tx_eth_hdr_ready : in STD_LOGIC;
    ip_tx_eth_hdr_valid : in STD_LOGIC;
    arp_tx_eth_hdr_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_arbiter : entity is "arbiter";
end design_1_axis_udp_ethernet_0_0_arbiter;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_arbiter is
  signal \^frame_reg0\ : STD_LOGIC;
  signal grant : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \grant_encoded_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \^grant_encoded_reg_reg[0]_0\ : STD_LOGIC;
  signal \grant_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \grant_valid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal grant_valid_reg_i_2_n_0 : STD_LOGIC;
  signal grant_valid_reg_i_3_n_0 : STD_LOGIC;
  signal \^grant_valid_reg_reg_0\ : STD_LOGIC;
  signal m_eth_payload_axis_tready_int_reg_i_2_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \grant_encoded_reg[0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \grant_reg[0]_i_1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[47]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tdata_reg[7]_i_1__0\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tdata_reg[7]_i_3\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of m_eth_payload_axis_tlast_reg_i_1 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of m_eth_payload_axis_tlast_reg_i_3 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tready_int_reg_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of m_eth_payload_axis_tready_int_reg_i_2 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tvalid_reg_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \s_eth_hdr_ready_reg[1]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of s_ip_payload_axis_tready_reg_i_2 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \temp_m_eth_payload_axis_tdata_reg[7]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of temp_m_eth_payload_axis_tvalid_reg_i_2 : label is "soft_lutpair183";
begin
  frame_reg0 <= \^frame_reg0\;
  \grant_encoded_reg_reg[0]_0\ <= \^grant_encoded_reg_reg[0]_0\;
  grant_valid_reg_reg_0 <= \^grant_valid_reg_reg_0\;
\frame_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBABFFFFF0000"
    )
        port map (
      I0 => m_eth_payload_axis_tready_int_reg_i_2_n_0,
      I1 => ip_tx_eth_payload_axis_tlast,
      I2 => \^grant_encoded_reg_reg[0]_0\,
      I3 => arp_tx_eth_payload_axis_tlast,
      I4 => \^frame_reg0\,
      I5 => frame_reg,
      O => m_eth_payload_axis_tlast_reg_reg_0
    );
\grant_encoded_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF8A00"
    )
        port map (
      I0 => ip_tx_eth_hdr_valid,
      I1 => grant(0),
      I2 => arp_tx_eth_hdr_valid,
      I3 => grant_valid_reg_i_2_n_0,
      I4 => \^grant_encoded_reg_reg[0]_0\,
      O => \grant_encoded_reg[0]_i_1_n_0\
    );
\grant_encoded_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_6\,
      CE => '1',
      D => \grant_encoded_reg[0]_i_1_n_0\,
      Q => \^grant_encoded_reg_reg[0]_0\,
      R => sync_reg(0)
    );
\grant_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => arp_tx_eth_hdr_valid,
      I1 => grant_valid_reg_i_2_n_0,
      I2 => grant(0),
      O => \grant_reg[0]_i_1_n_0\
    );
\grant_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_6\,
      CE => '1',
      D => \grant_reg[0]_i_1_n_0\,
      Q => grant(0),
      R => sync_reg(0)
    );
\grant_valid_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F44FFFF4F440000"
    )
        port map (
      I0 => grant(0),
      I1 => arp_tx_eth_hdr_valid,
      I2 => \^grant_encoded_reg_reg[0]_0\,
      I3 => ip_tx_eth_hdr_valid,
      I4 => grant_valid_reg_i_2_n_0,
      I5 => \^grant_valid_reg_reg_0\,
      O => \grant_valid_reg_i_1__0_n_0\
    );
grant_valid_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => ip_tx_eth_payload_axis_tvalid,
      I1 => \^grant_valid_reg_reg_0\,
      I2 => \m_eth_payload_axis_tuser_reg_reg[0]_0\,
      I3 => \^grant_encoded_reg_reg[0]_0\,
      I4 => ip_tx_eth_payload_axis_tlast,
      I5 => grant_valid_reg_i_3_n_0,
      O => grant_valid_reg_i_2_n_0
    );
grant_valid_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33B3333333333333"
    )
        port map (
      I0 => arp_tx_eth_payload_axis_tvalid,
      I1 => \^grant_valid_reg_reg_0\,
      I2 => \m_eth_payload_axis_tuser_reg_reg[0]_0\,
      I3 => \^grant_encoded_reg_reg[0]_0\,
      I4 => arp_tx_eth_payload_axis_tlast,
      I5 => grant(0),
      O => grant_valid_reg_i_3_n_0
    );
grant_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_6\,
      CE => '1',
      D => \grant_valid_reg_i_1__0_n_0\,
      Q => \^grant_valid_reg_reg_0\,
      R => sync_reg(0)
    );
\m_eth_dest_mac_reg[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => tx_eth_hdr_ready,
      I1 => \m_eth_type_reg_reg[2]\,
      I2 => \^grant_valid_reg_reg_0\,
      I3 => frame_reg,
      O => \^frame_reg0\
    );
\m_eth_payload_axis_tdata_reg[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(0),
      I1 => \^grant_encoded_reg_reg[0]_0\,
      I2 => \m_eth_payload_axis_tdata_reg_reg[7]\(0),
      I3 => \m_eth_payload_axis_tdata_reg_reg[0]\,
      I4 => \m_eth_payload_axis_tdata_reg_reg[7]_0\(0),
      O => D(0)
    );
\m_eth_payload_axis_tdata_reg[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(1),
      I1 => \^grant_encoded_reg_reg[0]_0\,
      I2 => \m_eth_payload_axis_tdata_reg_reg[7]\(1),
      I3 => \m_eth_payload_axis_tdata_reg_reg[0]\,
      I4 => \m_eth_payload_axis_tdata_reg_reg[7]_0\(1),
      O => D(1)
    );
\m_eth_payload_axis_tdata_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(2),
      I1 => \^grant_encoded_reg_reg[0]_0\,
      I2 => \m_eth_payload_axis_tdata_reg_reg[7]\(2),
      I3 => \m_eth_payload_axis_tdata_reg_reg[0]\,
      I4 => \m_eth_payload_axis_tdata_reg_reg[7]_0\(2),
      O => D(2)
    );
\m_eth_payload_axis_tdata_reg[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(3),
      I1 => \^grant_encoded_reg_reg[0]_0\,
      I2 => \m_eth_payload_axis_tdata_reg_reg[7]\(3),
      I3 => \m_eth_payload_axis_tdata_reg_reg[0]\,
      I4 => \m_eth_payload_axis_tdata_reg_reg[7]_0\(3),
      O => D(3)
    );
\m_eth_payload_axis_tdata_reg[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(4),
      I1 => \^grant_encoded_reg_reg[0]_0\,
      I2 => \m_eth_payload_axis_tdata_reg_reg[7]\(4),
      I3 => \m_eth_payload_axis_tdata_reg_reg[0]\,
      I4 => \m_eth_payload_axis_tdata_reg_reg[7]_0\(4),
      O => D(4)
    );
\m_eth_payload_axis_tdata_reg[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(5),
      I1 => \^grant_encoded_reg_reg[0]_0\,
      I2 => \m_eth_payload_axis_tdata_reg_reg[7]\(5),
      I3 => \m_eth_payload_axis_tdata_reg_reg[0]\,
      I4 => \m_eth_payload_axis_tdata_reg_reg[7]_0\(5),
      O => D(5)
    );
\m_eth_payload_axis_tdata_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(6),
      I1 => \^grant_encoded_reg_reg[0]_0\,
      I2 => \m_eth_payload_axis_tdata_reg_reg[7]\(6),
      I3 => \m_eth_payload_axis_tdata_reg_reg[0]\,
      I4 => \m_eth_payload_axis_tdata_reg_reg[7]_0\(6),
      O => D(6)
    );
\m_eth_payload_axis_tdata_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4F444444"
    )
        port map (
      I0 => arp_tx_eth_payload_axis_tvalid,
      I1 => m_eth_payload_axis_tready_int_reg_1,
      I2 => \^grant_encoded_reg_reg[0]_0\,
      I3 => \m_eth_payload_axis_tuser_reg_reg[0]_0\,
      I4 => \^grant_valid_reg_reg_0\,
      O => m_eth_payload_axis_tvalid_reg_reg(0)
    );
\m_eth_payload_axis_tdata_reg[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => Q(7),
      I1 => \^grant_encoded_reg_reg[0]_0\,
      I2 => \m_eth_payload_axis_tdata_reg_reg[7]\(7),
      I3 => \m_eth_payload_axis_tdata_reg_reg[0]\,
      I4 => \m_eth_payload_axis_tdata_reg_reg[7]_0\(7),
      O => D(7)
    );
\m_eth_payload_axis_tdata_reg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2000AAAA"
    )
        port map (
      I0 => m_eth_payload_axis_tready_int_reg_1,
      I1 => \^grant_encoded_reg_reg[0]_0\,
      I2 => \m_eth_payload_axis_tuser_reg_reg[0]_0\,
      I3 => \^grant_valid_reg_reg_0\,
      I4 => arp_tx_eth_payload_axis_tvalid,
      O => m_eth_payload_axis_tready_int_reg_reg_1
    );
m_eth_payload_axis_tlast_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4444444"
    )
        port map (
      I0 => ip_tx_eth_payload_axis_tvalid,
      I1 => m_eth_payload_axis_tready_int_reg_0,
      I2 => \^grant_encoded_reg_reg[0]_0\,
      I3 => \m_eth_payload_axis_tuser_reg_reg[0]_0\,
      I4 => \^grant_valid_reg_reg_0\,
      O => E(0)
    );
\m_eth_payload_axis_tlast_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => ip_tx_eth_payload_axis_tlast,
      I1 => \^grant_encoded_reg_reg[0]_0\,
      I2 => arp_tx_eth_payload_axis_tlast,
      I3 => \m_eth_payload_axis_tdata_reg_reg[0]\,
      I4 => temp_m_eth_payload_axis_tlast_reg,
      O => m_eth_payload_axis_tlast_reg_reg
    );
m_eth_payload_axis_tlast_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => m_eth_payload_axis_tready_int_reg_0,
      I1 => \^grant_encoded_reg_reg[0]_0\,
      I2 => \m_eth_payload_axis_tuser_reg_reg[0]_0\,
      I3 => \^grant_valid_reg_reg_0\,
      I4 => ip_tx_eth_payload_axis_tvalid,
      O => m_eth_payload_axis_tready_int_reg_reg
    );
\m_eth_payload_axis_tready_int_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF45"
    )
        port map (
      I0 => temp_m_eth_payload_axis_tvalid_reg,
      I1 => m_eth_payload_axis_tready_int_reg_i_2_n_0,
      I2 => \m_eth_payload_axis_tuser_reg_reg[0]\,
      I3 => tx_eth_payload_axis_tready,
      O => m_eth_payload_axis_tready_int_early_0
    );
\m_eth_payload_axis_tready_int_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"080808FF08FF08FF"
    )
        port map (
      I0 => \^grant_valid_reg_reg_0\,
      I1 => \m_eth_payload_axis_tuser_reg_reg[0]_0\,
      I2 => \^grant_encoded_reg_reg[0]_0\,
      I3 => m_eth_payload_axis_tready_int_reg_reg_2,
      I4 => arp_tx_eth_payload_axis_tvalid,
      I5 => m_eth_payload_axis_tready_int_reg_reg_3,
      O => m_eth_payload_axis_tready_int_early
    );
m_eth_payload_axis_tready_int_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"4FFF7FFF"
    )
        port map (
      I0 => ip_tx_eth_payload_axis_tvalid,
      I1 => \^grant_encoded_reg_reg[0]_0\,
      I2 => \m_eth_payload_axis_tuser_reg_reg[0]_0\,
      I3 => \^grant_valid_reg_reg_0\,
      I4 => arp_tx_eth_payload_axis_tvalid,
      O => m_eth_payload_axis_tready_int_reg_i_2_n_0
    );
\m_eth_payload_axis_tuser_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF8F8F80008080"
    )
        port map (
      I0 => \^grant_encoded_reg_reg[0]_0\,
      I1 => \temp_m_eth_payload_axis_tuser_reg_reg[0]\,
      I2 => \m_eth_payload_axis_tuser_reg_reg[0]_0\,
      I3 => tx_eth_payload_axis_tready,
      I4 => \m_eth_payload_axis_tuser_reg_reg[0]\,
      I5 => temp_m_eth_payload_axis_tuser_reg,
      O => \grant_encoded_reg_reg[0]_3\
    );
\m_eth_payload_axis_tvalid_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33BBF3F0"
    )
        port map (
      I0 => temp_m_eth_payload_axis_tvalid_reg,
      I1 => m_eth_payload_axis_tready_int_reg_i_2_n_0,
      I2 => \m_eth_payload_axis_tuser_reg_reg[0]\,
      I3 => \m_eth_payload_axis_tuser_reg_reg[0]_0\,
      I4 => tx_eth_payload_axis_tready,
      O => temp_m_eth_payload_axis_tvalid_reg_reg
    );
\s_eth_hdr_ready_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => grant(0),
      I1 => frame_reg,
      I2 => \^grant_valid_reg_reg_0\,
      I3 => \m_eth_type_reg_reg[2]\,
      I4 => tx_eth_hdr_ready,
      O => \grant_encoded_reg_reg[0]_4\(0)
    );
\s_eth_hdr_ready_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20200020"
    )
        port map (
      I0 => \^grant_encoded_reg_reg[0]_0\,
      I1 => frame_reg,
      I2 => \^grant_valid_reg_reg_0\,
      I3 => \m_eth_type_reg_reg[2]\,
      I4 => tx_eth_hdr_ready,
      O => \grant_encoded_reg_reg[0]_4\(1)
    );
s_ip_payload_axis_tready_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^grant_encoded_reg_reg[0]_0\,
      I1 => \m_eth_payload_axis_tuser_reg_reg[0]_0\,
      I2 => \^grant_valid_reg_reg_0\,
      O => \grant_encoded_reg_reg[0]_1\
    );
\temp_m_eth_payload_axis_tdata_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8AAA0000"
    )
        port map (
      I0 => m_eth_payload_axis_tready_int_reg_1,
      I1 => \^grant_encoded_reg_reg[0]_0\,
      I2 => \m_eth_payload_axis_tuser_reg_reg[0]_0\,
      I3 => \^grant_valid_reg_reg_0\,
      I4 => arp_tx_eth_payload_axis_tvalid,
      O => m_eth_payload_axis_tready_int_reg_reg_0(0)
    );
\temp_m_eth_payload_axis_tdata_reg[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F000000"
    )
        port map (
      I0 => \^grant_encoded_reg_reg[0]_0\,
      I1 => \m_eth_payload_axis_tuser_reg_reg[0]_0\,
      I2 => \^grant_valid_reg_reg_0\,
      I3 => ip_tx_eth_payload_axis_tvalid,
      I4 => m_eth_payload_axis_tready_int_reg_0,
      O => \grant_encoded_reg_reg[0]_5\(0)
    );
\temp_m_eth_payload_axis_tuser_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grant_encoded_reg_reg[0]_0\,
      I1 => \temp_m_eth_payload_axis_tuser_reg_reg[0]\,
      O => current_s_tuser
    );
temp_m_eth_payload_axis_tvalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500000015105500"
    )
        port map (
      I0 => sync_reg(0),
      I1 => m_eth_payload_axis_tready_int_reg_i_2_n_0,
      I2 => \m_eth_payload_axis_tuser_reg_reg[0]\,
      I3 => temp_m_eth_payload_axis_tvalid_reg,
      I4 => \m_eth_payload_axis_tuser_reg_reg[0]_0\,
      I5 => tx_eth_payload_axis_tready,
      O => \sync_reg_reg[3]\
    );
temp_m_eth_payload_axis_tvalid_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^grant_encoded_reg_reg[0]_0\,
      I1 => \m_eth_payload_axis_tuser_reg_reg[0]_0\,
      I2 => \^grant_valid_reg_reg_0\,
      O => \grant_encoded_reg_reg[0]_2\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_arbiter_1 is
  port (
    grant_valid_reg_reg_0 : out STD_LOGIC;
    temp_m_ip_payload_axis_tvalid_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    frame_reg_reg : out STD_LOGIC;
    grant_valid_reg_reg_1 : out STD_LOGIC;
    m_ip_payload_axis_tready_int_reg_reg : out STD_LOGIC;
    grant_valid_reg_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_ip_payload_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    grant_valid_reg_reg_3 : out STD_LOGIC;
    s_ip_hdr_ready_next : out STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grant_valid_reg_reg_4 : in STD_LOGIC;
    grant_valid_reg_reg_5 : in STD_LOGIC;
    temp_m_ip_payload_axis_tvalid_reg : in STD_LOGIC;
    m_ip_payload_axis_tready_int_reg_reg_0 : in STD_LOGIC;
    drop_packet_reg : in STD_LOGIC;
    outgoing_ip_payload_axis_tready : in STD_LOGIC;
    \temp_m_ip_payload_axis_tdata_reg_reg[7]\ : in STD_LOGIC;
    udp_tx_ip_payload_axis_tvalid : in STD_LOGIC;
    m_ip_payload_axis_tready_int_reg_0 : in STD_LOGIC;
    frame_reg : in STD_LOGIC;
    \m_ip_dest_ip_reg_reg[0]\ : in STD_LOGIC;
    ip_tx_ip_hdr_ready : in STD_LOGIC;
    temp_m_ip_payload_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    udp_tx_ip_payload_axis_tlast : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_arbiter_1 : entity is "arbiter";
end design_1_axis_udp_ethernet_0_0_arbiter_1;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_arbiter_1 is
  signal \^grant_valid_reg_reg_0\ : STD_LOGIC;
  signal \^grant_valid_reg_reg_2\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal m_ip_payload_axis_tvalid_int : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_ip_hdr_valid_reg_i_1__1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \m_ip_length_reg[15]_i_1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of m_ip_payload_axis_tready_int_reg_i_2 : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \s_ip_hdr_ready_reg[0]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of s_udp_payload_axis_tready_reg_i_4 : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \temp_m_ip_payload_axis_tdata_reg[7]_i_1__0\ : label is "soft_lutpair120";
begin
  grant_valid_reg_reg_0 <= \^grant_valid_reg_reg_0\;
  grant_valid_reg_reg_2(0) <= \^grant_valid_reg_reg_2\(0);
frame_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \^grant_valid_reg_reg_2\(0),
      I1 => \temp_m_ip_payload_axis_tdata_reg_reg[7]\,
      I2 => \^grant_valid_reg_reg_0\,
      I3 => udp_tx_ip_payload_axis_tvalid,
      I4 => udp_tx_ip_payload_axis_tlast,
      I5 => frame_reg,
      O => m_ip_payload_axis_tready_int_reg_reg
    );
grant_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_5,
      CE => '1',
      D => grant_valid_reg_reg_4,
      Q => \^grant_valid_reg_reg_0\,
      R => sync_reg(0)
    );
\m_ip_hdr_valid_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => frame_reg,
      I1 => \^grant_valid_reg_reg_0\,
      I2 => \m_ip_dest_ip_reg_reg[0]\,
      I3 => ip_tx_ip_hdr_ready,
      O => frame_reg_reg
    );
\m_ip_length_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"008A"
    )
        port map (
      I0 => \^grant_valid_reg_reg_0\,
      I1 => ip_tx_ip_hdr_ready,
      I2 => \m_ip_dest_ip_reg_reg[0]\,
      I3 => frame_reg,
      O => \^grant_valid_reg_reg_2\(0)
    );
\m_ip_payload_axis_tready_int_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF15"
    )
        port map (
      I0 => temp_m_ip_payload_axis_tvalid_reg,
      I1 => m_ip_payload_axis_tready_int_reg_reg_0,
      I2 => m_ip_payload_axis_tvalid_int,
      I3 => drop_packet_reg,
      I4 => outgoing_ip_payload_axis_tready,
      O => temp_m_ip_payload_axis_tvalid_reg_reg
    );
m_ip_payload_axis_tready_int_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \temp_m_ip_payload_axis_tdata_reg_reg[7]\,
      I1 => \^grant_valid_reg_reg_0\,
      I2 => udp_tx_ip_payload_axis_tvalid,
      O => m_ip_payload_axis_tvalid_int
    );
m_ip_payload_axis_tvalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF88FF008888F0F0"
    )
        port map (
      I0 => \^grant_valid_reg_reg_0\,
      I1 => udp_tx_ip_payload_axis_tvalid,
      I2 => temp_m_ip_payload_axis_tvalid_reg,
      I3 => m_ip_payload_axis_tready_int_reg_reg_0,
      I4 => \temp_m_ip_payload_axis_tdata_reg_reg[7]\,
      I5 => temp_m_ip_payload_axis_tvalid_reg_reg_1,
      O => grant_valid_reg_reg_1
    );
\s_ip_hdr_ready_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5100"
    )
        port map (
      I0 => frame_reg,
      I1 => \m_ip_dest_ip_reg_reg[0]\,
      I2 => ip_tx_ip_hdr_ready,
      I3 => \^grant_valid_reg_reg_0\,
      O => s_ip_hdr_ready_next(0)
    );
s_udp_payload_axis_tready_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^grant_valid_reg_reg_0\,
      I1 => \temp_m_ip_payload_axis_tdata_reg_reg[7]\,
      O => grant_valid_reg_reg_3
    );
\temp_m_ip_payload_axis_tdata_reg[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7000"
    )
        port map (
      I0 => \^grant_valid_reg_reg_0\,
      I1 => \temp_m_ip_payload_axis_tdata_reg_reg[7]\,
      I2 => udp_tx_ip_payload_axis_tvalid,
      I3 => m_ip_payload_axis_tready_int_reg_0,
      O => E(0)
    );
temp_m_ip_payload_axis_tvalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E2AAAA00"
    )
        port map (
      I0 => temp_m_ip_payload_axis_tvalid_reg,
      I1 => m_ip_payload_axis_tready_int_reg_reg_0,
      I2 => m_ip_payload_axis_tvalid_int,
      I3 => temp_m_ip_payload_axis_tvalid_reg_reg_1,
      I4 => \temp_m_ip_payload_axis_tdata_reg_reg[7]\,
      I5 => sync_reg(0),
      O => temp_m_ip_payload_axis_tvalid_reg_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_arp_cache is
  port (
    query_request_ready_reg_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    query_request_ready_reg_reg_1 : out STD_LOGIC;
    cache_query_request_valid_reg_reg : out STD_LOGIC;
    cache_query_request_valid_reg_reg_0 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_1 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_2 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_3 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_4 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_5 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_6 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_7 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_8 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_9 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_10 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_11 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_12 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_13 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_14 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_15 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_16 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_17 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_18 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_19 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_20 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_21 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_22 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_23 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_24 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_25 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_26 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_27 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_28 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_29 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_30 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_31 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_32 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_33 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_34 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_35 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_36 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_37 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_38 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_39 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_40 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_41 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_42 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_43 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_44 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_45 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_46 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_47 : out STD_LOGIC;
    \cache_query_request_ip_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    outgoing_arp_tha_next : out STD_LOGIC;
    \sync_reg_reg[3]\ : out STD_LOGIC;
    cache_query_request_valid_reg_reg_48 : out STD_LOGIC;
    cache_query_request_valid_reg_reg_49 : out STD_LOGIC;
    \arp_request_retry_cnt_reg_reg[0]\ : out STD_LOGIC;
    query_response_valid_reg_reg_0 : out STD_LOGIC;
    query_response_valid_reg_reg_1 : out STD_LOGIC;
    query_response_valid_reg_reg_2 : out STD_LOGIC;
    query_response_valid_reg_reg_3 : out STD_LOGIC;
    query_response_valid_reg_reg_4 : out STD_LOGIC;
    query_response_valid_reg_reg_5 : out STD_LOGIC;
    \arp_request_retry_cnt_reg_reg[2]\ : out STD_LOGIC;
    \arp_request_timer_reg_reg[24]\ : out STD_LOGIC;
    query_response_valid_reg_reg_6 : out STD_LOGIC;
    \arp_request_timer_reg_reg[20]\ : out STD_LOGIC;
    \arp_request_timer_reg_reg[16]\ : out STD_LOGIC;
    query_response_valid_reg_reg_7 : out STD_LOGIC;
    query_response_valid_reg_reg_8 : out STD_LOGIC;
    \arp_request_timer_reg_reg[12]\ : out STD_LOGIC;
    query_response_valid_reg_reg_9 : out STD_LOGIC;
    \rd_ptr_reg_reg_rep[0]_0\ : in STD_LOGIC;
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    query_ip_valid_reg_reg_0 : in STD_LOGIC;
    cache_query_request_valid_reg : in STD_LOGIC;
    ip_addr_mem_reg_0 : in STD_LOGIC;
    arp_request_ip_reg : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ip_addr_mem_reg_1 : in STD_LOGIC;
    ip_addr_mem_reg_2 : in STD_LOGIC;
    \query_ip_reg_reg[0]_0\ : in STD_LOGIC;
    ip_addr_mem_reg_3 : in STD_LOGIC;
    ip_addr_mem_reg_4 : in STD_LOGIC;
    ip_addr_mem_reg_5 : in STD_LOGIC;
    ip_addr_mem_reg_6 : in STD_LOGIC;
    ip_addr_mem_reg_7 : in STD_LOGIC;
    cache_query_request_valid_reg_reg_50 : in STD_LOGIC;
    cache_query_request_valid_reg_reg_51 : in STD_LOGIC;
    arp_request_operation_reg : in STD_LOGIC;
    arp_request_operation_reg_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \outgoing_arp_tpa_reg_reg[29]\ : in STD_LOGIC;
    \outgoing_arp_tpa_reg_reg[29]_0\ : in STD_LOGIC;
    \write_ip_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    arp_response_valid_reg_reg : in STD_LOGIC;
    arp_response_valid_reg_reg_0 : in STD_LOGIC;
    ip_addr_mem_reg_8 : in STD_LOGIC;
    arp_request_retry_cnt_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \arp_request_retry_cnt_reg_reg[1]\ : in STD_LOGIC;
    data1 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \arp_request_timer_reg_reg[22]\ : in STD_LOGIC;
    \write_mac_reg_reg[47]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    cache_write_request_valid_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_arp_cache : entity is "arp_cache";
end design_1_axis_udp_ethernet_0_0_arp_cache;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_arp_cache is
  signal \^d\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \arp_request_retry_cnt_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal cache_query_request_valid_reg_i_3_n_0 : STD_LOGIC;
  signal cache_query_response_error : STD_LOGIC;
  signal cache_query_response_mac : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal cache_query_response_valid : STD_LOGIC;
  signal clear_cache_reg : STD_LOGIC;
  signal clear_cache_reg_i_1_n_0 : STD_LOGIC;
  signal clear_cache_reg_i_2_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_14_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_16_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_1_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_2_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_3_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_4_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_5_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_6_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_7_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_8_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_9_n_0 : STD_LOGIC;
  signal mem_write : STD_LOGIC;
  signal \^outgoing_arp_tha_next\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal query_ip_reg : STD_LOGIC_VECTOR ( 30 downto 0 );
  signal query_ip_valid_reg : STD_LOGIC;
  signal \^query_request_ready_reg_reg_0\ : STD_LOGIC;
  signal \^query_request_ready_reg_reg_1\ : STD_LOGIC;
  signal query_response_error_next1 : STD_LOGIC;
  signal query_response_error_next10_in : STD_LOGIC;
  signal query_response_error_next2 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal query_response_error_reg_i_10_n_0 : STD_LOGIC;
  signal query_response_error_reg_i_11_n_0 : STD_LOGIC;
  signal query_response_error_reg_i_12_n_0 : STD_LOGIC;
  signal query_response_error_reg_i_13_n_0 : STD_LOGIC;
  signal query_response_error_reg_i_14_n_0 : STD_LOGIC;
  signal query_response_error_reg_i_15_n_0 : STD_LOGIC;
  signal query_response_error_reg_i_16_n_0 : STD_LOGIC;
  signal query_response_error_reg_i_1_n_0 : STD_LOGIC;
  signal query_response_error_reg_i_5_n_0 : STD_LOGIC;
  signal query_response_error_reg_i_6_n_0 : STD_LOGIC;
  signal query_response_error_reg_i_7_n_0 : STD_LOGIC;
  signal query_response_error_reg_i_9_n_0 : STD_LOGIC;
  signal query_response_error_reg_reg_i_2_n_2 : STD_LOGIC;
  signal query_response_error_reg_reg_i_2_n_3 : STD_LOGIC;
  signal query_response_error_reg_reg_i_4_n_0 : STD_LOGIC;
  signal query_response_error_reg_reg_i_4_n_1 : STD_LOGIC;
  signal query_response_error_reg_reg_i_4_n_2 : STD_LOGIC;
  signal query_response_error_reg_reg_i_4_n_3 : STD_LOGIC;
  signal query_response_error_reg_reg_i_8_n_0 : STD_LOGIC;
  signal query_response_error_reg_reg_i_8_n_1 : STD_LOGIC;
  signal query_response_error_reg_reg_i_8_n_2 : STD_LOGIC;
  signal query_response_error_reg_reg_i_8_n_3 : STD_LOGIC;
  signal rd_ptr_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \rd_ptr_reg__0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal store_write : STD_LOGIC;
  signal valid_mem_reg_0_127_0_0_i_1_n_0 : STD_LOGIC;
  signal valid_mem_reg_0_127_0_0_n_0 : STD_LOGIC;
  signal valid_mem_reg_0_127_0_0_n_1 : STD_LOGIC;
  signal valid_mem_reg_128_255_0_0_i_1_n_0 : STD_LOGIC;
  signal valid_mem_reg_128_255_0_0_n_0 : STD_LOGIC;
  signal valid_mem_reg_128_255_0_0_n_1 : STD_LOGIC;
  signal valid_mem_reg_256_383_0_0_i_1_n_0 : STD_LOGIC;
  signal valid_mem_reg_256_383_0_0_n_0 : STD_LOGIC;
  signal valid_mem_reg_256_383_0_0_n_1 : STD_LOGIC;
  signal valid_mem_reg_384_511_0_0_i_1_n_0 : STD_LOGIC;
  signal valid_mem_reg_384_511_0_0_n_0 : STD_LOGIC;
  signal valid_mem_reg_384_511_0_0_n_1 : STD_LOGIC;
  signal wr_ptr_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \wr_ptr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal write_ip_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal write_ip_valid_reg : STD_LOGIC;
  signal write_ip_valid_reg_i_1_n_0 : STD_LOGIC;
  signal write_mac_reg : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal write_request_hash : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal NLW_ip_addr_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ip_addr_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mac_addr_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_addr_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_addr_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_addr_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mac_addr_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_mac_addr_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mac_addr_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mac_addr_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mac_addr_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_query_response_error_reg_reg_i_2_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_query_response_error_reg_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_query_response_error_reg_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_query_response_error_reg_reg_i_8_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \arp_request_retry_cnt_reg[1]_i_3\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[15]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[17]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[21]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[22]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[27]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \arp_response_mac_reg[0]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \arp_response_mac_reg[1]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \arp_response_mac_reg[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of cache_query_request_valid_reg_i_3 : label is "soft_lutpair126";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ip_addr_mem_reg : label is "p0_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ip_addr_mem_reg : label is "p0_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ip_addr_mem_reg : label is "{SYNTH-16 {cell *THIS*}} {SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ip_addr_mem_reg : label is 16384;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ip_addr_mem_reg : label is "ip_addr_mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ip_addr_mem_reg : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of ip_addr_mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of ip_addr_mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of ip_addr_mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of ip_addr_mem_reg : label is 31;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ip_addr_mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ip_addr_mem_reg : label is 511;
  attribute ram_offset : integer;
  attribute ram_offset of ip_addr_mem_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ip_addr_mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ip_addr_mem_reg : label is 31;
  attribute SOFT_HLUTNM of ip_addr_mem_reg_i_14 : label is "soft_lutpair131";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mac_addr_mem_reg : label is "p0_d48";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mac_addr_mem_reg : label is "p0_d48";
  attribute METHODOLOGY_DRC_VIOS of mac_addr_mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS of mac_addr_mem_reg : label is 24576;
  attribute RTL_RAM_NAME of mac_addr_mem_reg : label is "mac_addr_mem";
  attribute RTL_RAM_TYPE of mac_addr_mem_reg : label is "RAM_SDP";
  attribute bram_addr_begin of mac_addr_mem_reg : label is 0;
  attribute bram_addr_end of mac_addr_mem_reg : label is 511;
  attribute bram_slice_begin of mac_addr_mem_reg : label is 0;
  attribute bram_slice_end of mac_addr_mem_reg : label is 47;
  attribute ram_addr_begin of mac_addr_mem_reg : label is 0;
  attribute ram_addr_end of mac_addr_mem_reg : label is 511;
  attribute ram_offset of mac_addr_mem_reg : label is 0;
  attribute ram_slice_begin of mac_addr_mem_reg : label is 0;
  attribute ram_slice_end of mac_addr_mem_reg : label is 47;
  attribute SOFT_HLUTNM of \outgoing_arp_tpa_reg[0]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \outgoing_arp_tpa_reg[19]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \outgoing_arp_tpa_reg[1]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \outgoing_arp_tpa_reg[21]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \outgoing_arp_tpa_reg[23]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \outgoing_arp_tpa_reg[2]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \outgoing_arp_tpa_reg[30]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \outgoing_arp_tpa_reg[31]_i_2\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \outgoing_arp_tpa_reg[3]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \outgoing_arp_tpa_reg[4]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \outgoing_arp_tpa_reg[5]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \outgoing_arp_tpa_reg[6]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \outgoing_arp_tpa_reg[7]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \outgoing_arp_tpa_reg[8]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \rd_ptr_reg[2]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \rd_ptr_reg[3]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \rd_ptr_reg[7]_i_1\ : label is "soft_lutpair132";
  attribute equivalent_register_removal : string;
  attribute equivalent_register_removal of \rd_ptr_reg_reg_rep[0]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_reg_rep[1]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_reg_rep[2]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_reg_rep[3]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_reg_rep[4]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_reg_rep[5]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_reg_rep[6]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_reg_rep[7]\ : label is "no";
  attribute equivalent_register_removal of \rd_ptr_reg_reg_rep[8]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS of valid_mem_reg_0_127_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of valid_mem_reg_0_127_0_0 : label is 512;
  attribute RTL_RAM_NAME of valid_mem_reg_0_127_0_0 : label is "valid_mem";
  attribute RTL_RAM_TYPE of valid_mem_reg_0_127_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin of valid_mem_reg_0_127_0_0 : label is 0;
  attribute ram_addr_end of valid_mem_reg_0_127_0_0 : label is 127;
  attribute ram_offset of valid_mem_reg_0_127_0_0 : label is 0;
  attribute ram_slice_begin of valid_mem_reg_0_127_0_0 : label is 0;
  attribute ram_slice_end of valid_mem_reg_0_127_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of valid_mem_reg_128_255_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of valid_mem_reg_128_255_0_0 : label is 512;
  attribute RTL_RAM_NAME of valid_mem_reg_128_255_0_0 : label is "valid_mem";
  attribute RTL_RAM_TYPE of valid_mem_reg_128_255_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin of valid_mem_reg_128_255_0_0 : label is 128;
  attribute ram_addr_end of valid_mem_reg_128_255_0_0 : label is 255;
  attribute ram_offset of valid_mem_reg_128_255_0_0 : label is 0;
  attribute ram_slice_begin of valid_mem_reg_128_255_0_0 : label is 0;
  attribute ram_slice_end of valid_mem_reg_128_255_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of valid_mem_reg_256_383_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of valid_mem_reg_256_383_0_0 : label is 512;
  attribute RTL_RAM_NAME of valid_mem_reg_256_383_0_0 : label is "valid_mem";
  attribute RTL_RAM_TYPE of valid_mem_reg_256_383_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin of valid_mem_reg_256_383_0_0 : label is 256;
  attribute ram_addr_end of valid_mem_reg_256_383_0_0 : label is 383;
  attribute ram_offset of valid_mem_reg_256_383_0_0 : label is 0;
  attribute ram_slice_begin of valid_mem_reg_256_383_0_0 : label is 0;
  attribute ram_slice_end of valid_mem_reg_256_383_0_0 : label is 0;
  attribute METHODOLOGY_DRC_VIOS of valid_mem_reg_384_511_0_0 : label is "{SYNTH-5 {cell *THIS*}}";
  attribute RTL_RAM_BITS of valid_mem_reg_384_511_0_0 : label is 512;
  attribute RTL_RAM_NAME of valid_mem_reg_384_511_0_0 : label is "valid_mem";
  attribute RTL_RAM_TYPE of valid_mem_reg_384_511_0_0 : label is "RAM_TDP";
  attribute ram_addr_begin of valid_mem_reg_384_511_0_0 : label is 384;
  attribute ram_addr_end of valid_mem_reg_384_511_0_0 : label is 511;
  attribute ram_offset of valid_mem_reg_384_511_0_0 : label is 0;
  attribute ram_slice_begin of valid_mem_reg_384_511_0_0 : label is 0;
  attribute ram_slice_end of valid_mem_reg_384_511_0_0 : label is 0;
  attribute SOFT_HLUTNM of \wr_ptr_reg[0]_i_2\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wr_ptr_reg[1]_i_5\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \wr_ptr_reg[5]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \wr_ptr_reg[6]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \wr_ptr_reg[7]_i_2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \wr_ptr_reg[8]_i_3\ : label is "soft_lutpair127";
begin
  D(8 downto 0) <= \^d\(8 downto 0);
  outgoing_arp_tha_next <= \^outgoing_arp_tha_next\;
  query_request_ready_reg_reg_0 <= \^query_request_ready_reg_reg_0\;
  query_request_ready_reg_reg_1 <= \^query_request_ready_reg_reg_1\;
arp_request_operation_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CF8080"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => cache_query_response_error,
      I2 => cache_query_response_valid,
      I3 => arp_request_operation_reg_reg,
      I4 => arp_request_operation_reg,
      O => cache_query_request_valid_reg_reg_48
    );
\arp_request_retry_cnt_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFF5555C000"
    )
        port map (
      I0 => \arp_request_retry_cnt_reg_reg[1]\,
      I1 => cache_query_response_valid,
      I2 => cache_query_request_valid_reg,
      I3 => cache_query_response_error,
      I4 => arp_request_operation_reg,
      I5 => arp_request_retry_cnt_reg(0),
      O => query_response_valid_reg_reg_0
    );
\arp_request_retry_cnt_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFF10"
    )
        port map (
      I0 => arp_request_retry_cnt_reg(0),
      I1 => \arp_request_retry_cnt_reg_reg[1]\,
      I2 => arp_request_operation_reg,
      I3 => \arp_request_retry_cnt_reg[1]_i_3_n_0\,
      I4 => arp_request_retry_cnt_reg(1),
      O => \arp_request_retry_cnt_reg_reg[0]\
    );
\arp_request_retry_cnt_reg[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => arp_request_operation_reg,
      I1 => cache_query_response_error,
      I2 => cache_query_request_valid_reg,
      I3 => cache_query_response_valid,
      O => \arp_request_retry_cnt_reg[1]_i_3_n_0\
    );
\arp_request_retry_cnt_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAEAAA"
    )
        port map (
      I0 => sync_reg(0),
      I1 => cache_query_response_valid,
      I2 => cache_query_request_valid_reg,
      I3 => cache_query_response_error,
      I4 => arp_request_operation_reg,
      O => \sync_reg_reg[3]\
    );
\arp_request_timer_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFDDDDDDD"
    )
        port map (
      I0 => \arp_request_retry_cnt_reg_reg[1]\,
      I1 => data1(2),
      I2 => cache_query_response_valid,
      I3 => cache_query_request_valid_reg,
      I4 => cache_query_response_error,
      I5 => arp_request_operation_reg,
      O => query_response_valid_reg_reg_8
    );
\arp_request_timer_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFDDDDDDD"
    )
        port map (
      I0 => \arp_request_retry_cnt_reg_reg[1]\,
      I1 => data1(3),
      I2 => cache_query_response_valid,
      I3 => cache_query_request_valid_reg,
      I4 => cache_query_response_error,
      I5 => arp_request_operation_reg,
      O => query_response_valid_reg_reg_7
    );
\arp_request_timer_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => data1(4),
      I1 => \arp_request_retry_cnt_reg_reg[1]\,
      I2 => \arp_request_timer_reg_reg[22]\,
      I3 => \arp_request_retry_cnt_reg[1]_i_3_n_0\,
      O => \arp_request_timer_reg_reg[16]\
    );
\arp_request_timer_reg[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => data1(5),
      I1 => \arp_request_retry_cnt_reg_reg[1]\,
      I2 => \arp_request_timer_reg_reg[22]\,
      I3 => \arp_request_retry_cnt_reg[1]_i_3_n_0\,
      O => \arp_request_timer_reg_reg[20]\
    );
\arp_request_timer_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFDDDDDDD"
    )
        port map (
      I0 => \arp_request_retry_cnt_reg_reg[1]\,
      I1 => data1(6),
      I2 => cache_query_response_valid,
      I3 => cache_query_request_valid_reg,
      I4 => cache_query_response_error,
      I5 => arp_request_operation_reg,
      O => query_response_valid_reg_reg_6
    );
\arp_request_timer_reg[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => data1(7),
      I1 => \arp_request_retry_cnt_reg_reg[1]\,
      I2 => \arp_request_timer_reg_reg[22]\,
      I3 => \arp_request_retry_cnt_reg[1]_i_3_n_0\,
      O => \arp_request_timer_reg_reg[24]\
    );
\arp_request_timer_reg[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEA"
    )
        port map (
      I0 => \arp_request_timer_reg_reg[22]\,
      I1 => data1(8),
      I2 => \arp_request_retry_cnt_reg_reg[1]\,
      I3 => \arp_request_retry_cnt_reg[1]_i_3_n_0\,
      O => \arp_request_retry_cnt_reg_reg[2]\
    );
\arp_request_timer_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFDDDDDDD"
    )
        port map (
      I0 => \arp_request_retry_cnt_reg_reg[1]\,
      I1 => data1(9),
      I2 => cache_query_response_valid,
      I3 => cache_query_request_valid_reg,
      I4 => cache_query_response_error,
      I5 => arp_request_operation_reg,
      O => query_response_valid_reg_reg_5
    );
\arp_request_timer_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFDDDDDDD"
    )
        port map (
      I0 => \arp_request_retry_cnt_reg_reg[1]\,
      I1 => data1(10),
      I2 => cache_query_response_valid,
      I3 => cache_query_request_valid_reg,
      I4 => cache_query_response_error,
      I5 => arp_request_operation_reg,
      O => query_response_valid_reg_reg_4
    );
\arp_request_timer_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFDDDDDDD"
    )
        port map (
      I0 => \arp_request_retry_cnt_reg_reg[1]\,
      I1 => data1(11),
      I2 => cache_query_response_valid,
      I3 => cache_query_request_valid_reg,
      I4 => cache_query_response_error,
      I5 => arp_request_operation_reg,
      O => query_response_valid_reg_reg_3
    );
\arp_request_timer_reg[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => cache_query_response_valid,
      I1 => cache_query_request_valid_reg,
      I2 => cache_query_response_error,
      I3 => arp_request_operation_reg,
      O => query_response_valid_reg_reg_2
    );
\arp_request_timer_reg[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFDDDDDDD"
    )
        port map (
      I0 => \arp_request_retry_cnt_reg_reg[1]\,
      I1 => data1(12),
      I2 => cache_query_response_valid,
      I3 => cache_query_request_valid_reg,
      I4 => cache_query_response_error,
      I5 => arp_request_operation_reg,
      O => query_response_valid_reg_reg_1
    );
\arp_request_timer_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDDDFDDDDDDD"
    )
        port map (
      I0 => \arp_request_retry_cnt_reg_reg[1]\,
      I1 => data1(0),
      I2 => cache_query_response_valid,
      I3 => cache_query_request_valid_reg,
      I4 => cache_query_response_error,
      I5 => arp_request_operation_reg,
      O => query_response_valid_reg_reg_9
    );
\arp_request_timer_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF8"
    )
        port map (
      I0 => data1(1),
      I1 => \arp_request_retry_cnt_reg_reg[1]\,
      I2 => \arp_request_timer_reg_reg[22]\,
      I3 => \arp_request_retry_cnt_reg[1]_i_3_n_0\,
      O => \arp_request_timer_reg_reg[12]\
    );
\arp_response_mac_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(0),
      O => cache_query_request_valid_reg_reg_0
    );
\arp_response_mac_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(10),
      O => cache_query_request_valid_reg_reg_10
    );
\arp_response_mac_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(11),
      O => cache_query_request_valid_reg_reg_11
    );
\arp_response_mac_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(12),
      O => cache_query_request_valid_reg_reg_12
    );
\arp_response_mac_reg[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(13),
      O => cache_query_request_valid_reg_reg_13
    );
\arp_response_mac_reg[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(14),
      O => cache_query_request_valid_reg_reg_14
    );
\arp_response_mac_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(15),
      O => cache_query_request_valid_reg_reg_15
    );
\arp_response_mac_reg[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(16),
      O => cache_query_request_valid_reg_reg_16
    );
\arp_response_mac_reg[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(17),
      O => cache_query_request_valid_reg_reg_17
    );
\arp_response_mac_reg[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(18),
      O => cache_query_request_valid_reg_reg_18
    );
\arp_response_mac_reg[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(19),
      O => cache_query_request_valid_reg_reg_19
    );
\arp_response_mac_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(1),
      O => cache_query_request_valid_reg_reg_1
    );
\arp_response_mac_reg[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(20),
      O => cache_query_request_valid_reg_reg_20
    );
\arp_response_mac_reg[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(21),
      O => cache_query_request_valid_reg_reg_21
    );
\arp_response_mac_reg[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(22),
      O => cache_query_request_valid_reg_reg_22
    );
\arp_response_mac_reg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(23),
      O => cache_query_request_valid_reg_reg_23
    );
\arp_response_mac_reg[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(24),
      O => cache_query_request_valid_reg_reg_24
    );
\arp_response_mac_reg[25]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(25),
      O => cache_query_request_valid_reg_reg_25
    );
\arp_response_mac_reg[26]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(26),
      O => cache_query_request_valid_reg_reg_26
    );
\arp_response_mac_reg[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(27),
      O => cache_query_request_valid_reg_reg_27
    );
\arp_response_mac_reg[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(28),
      O => cache_query_request_valid_reg_reg_28
    );
\arp_response_mac_reg[29]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(29),
      O => cache_query_request_valid_reg_reg_29
    );
\arp_response_mac_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(2),
      O => cache_query_request_valid_reg_reg_2
    );
\arp_response_mac_reg[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(30),
      O => cache_query_request_valid_reg_reg_30
    );
\arp_response_mac_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(31),
      O => cache_query_request_valid_reg_reg_31
    );
\arp_response_mac_reg[32]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(32),
      O => cache_query_request_valid_reg_reg_32
    );
\arp_response_mac_reg[33]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(33),
      O => cache_query_request_valid_reg_reg_33
    );
\arp_response_mac_reg[34]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(34),
      O => cache_query_request_valid_reg_reg_34
    );
\arp_response_mac_reg[35]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(35),
      O => cache_query_request_valid_reg_reg_35
    );
\arp_response_mac_reg[36]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(36),
      O => cache_query_request_valid_reg_reg_36
    );
\arp_response_mac_reg[37]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(37),
      O => cache_query_request_valid_reg_reg_37
    );
\arp_response_mac_reg[38]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(38),
      O => cache_query_request_valid_reg_reg_38
    );
\arp_response_mac_reg[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(39),
      O => cache_query_request_valid_reg_reg_39
    );
\arp_response_mac_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(3),
      O => cache_query_request_valid_reg_reg_3
    );
\arp_response_mac_reg[40]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(40),
      O => cache_query_request_valid_reg_reg_40
    );
\arp_response_mac_reg[41]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(41),
      O => cache_query_request_valid_reg_reg_41
    );
\arp_response_mac_reg[42]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(42),
      O => cache_query_request_valid_reg_reg_42
    );
\arp_response_mac_reg[43]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(43),
      O => cache_query_request_valid_reg_reg_43
    );
\arp_response_mac_reg[44]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(44),
      O => cache_query_request_valid_reg_reg_44
    );
\arp_response_mac_reg[45]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(45),
      O => cache_query_request_valid_reg_reg_45
    );
\arp_response_mac_reg[46]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(46),
      O => cache_query_request_valid_reg_reg_46
    );
\arp_response_mac_reg[47]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(47),
      O => cache_query_request_valid_reg_reg_47
    );
\arp_response_mac_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(4),
      O => cache_query_request_valid_reg_reg_4
    );
\arp_response_mac_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(5),
      O => cache_query_request_valid_reg_reg_5
    );
\arp_response_mac_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(6),
      O => cache_query_request_valid_reg_reg_6
    );
\arp_response_mac_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(7),
      O => cache_query_request_valid_reg_reg_7
    );
\arp_response_mac_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(8),
      O => cache_query_request_valid_reg_reg_8
    );
\arp_response_mac_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E00000"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_request_operation_reg,
      I2 => cache_query_response_valid,
      I3 => cache_query_response_error,
      I4 => cache_query_response_mac(9),
      O => cache_query_request_valid_reg_reg_9
    );
arp_response_valid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFAFEFAFEFA"
    )
        port map (
      I0 => arp_response_valid_reg_reg,
      I1 => cache_query_request_valid_reg,
      I2 => arp_response_valid_reg_reg_0,
      I3 => cache_query_request_valid_reg_i_3_n_0,
      I4 => arp_request_operation_reg_reg,
      I5 => arp_request_operation_reg,
      O => cache_query_request_valid_reg_reg_49
    );
cache_query_request_valid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001F100FF01F1"
    )
        port map (
      I0 => cache_query_request_valid_reg_reg_50,
      I1 => cache_query_request_valid_reg_reg_51,
      I2 => cache_query_request_valid_reg,
      I3 => cache_query_request_valid_reg_i_3_n_0,
      I4 => arp_request_operation_reg,
      I5 => arp_request_operation_reg_reg,
      O => cache_query_request_valid_reg_reg
    );
cache_query_request_valid_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cache_query_response_valid,
      I1 => cache_query_response_error,
      O => cache_query_request_valid_reg_i_3_n_0
    );
clear_cache_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAAAAAA"
    )
        port map (
      I0 => clear_cache_reg,
      I1 => wr_ptr_reg(7),
      I2 => clear_cache_reg_i_2_n_0,
      I3 => wr_ptr_reg(6),
      I4 => wr_ptr_reg(8),
      O => clear_cache_reg_i_1_n_0
    );
clear_cache_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => wr_ptr_reg(5),
      I1 => wr_ptr_reg(2),
      I2 => wr_ptr_reg(0),
      I3 => wr_ptr_reg(1),
      I4 => wr_ptr_reg(3),
      I5 => wr_ptr_reg(4),
      O => clear_cache_reg_i_2_n_0
    );
clear_cache_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => '1',
      D => clear_cache_reg_i_1_n_0,
      Q => clear_cache_reg,
      S => sync_reg(0)
    );
ip_addr_mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => ip_addr_mem_reg_i_1_n_0,
      ADDRARDADDR(12) => ip_addr_mem_reg_i_2_n_0,
      ADDRARDADDR(11) => ip_addr_mem_reg_i_3_n_0,
      ADDRARDADDR(10) => ip_addr_mem_reg_i_4_n_0,
      ADDRARDADDR(9) => ip_addr_mem_reg_i_5_n_0,
      ADDRARDADDR(8) => ip_addr_mem_reg_i_6_n_0,
      ADDRARDADDR(7) => ip_addr_mem_reg_i_7_n_0,
      ADDRARDADDR(6) => ip_addr_mem_reg_i_8_n_0,
      ADDRARDADDR(5) => ip_addr_mem_reg_i_9_n_0,
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13 downto 5) => wr_ptr_reg(8 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => \rd_ptr_reg_reg_rep[0]_0\,
      CLKBWRCLK => \rd_ptr_reg_reg_rep[0]_0\,
      DIADI(15 downto 0) => write_ip_reg(15 downto 0),
      DIBDI(15 downto 0) => write_ip_reg(31 downto 16),
      DIPADIP(1 downto 0) => B"11",
      DIPBDIP(1 downto 0) => B"11",
      DOADO(15 downto 0) => query_response_error_next2(15 downto 0),
      DOBDO(15 downto 0) => query_response_error_next2(31 downto 16),
      DOPADOP(1 downto 0) => NLW_ip_addr_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_ip_addr_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => mem_write,
      WEBWE(2) => mem_write,
      WEBWE(1) => mem_write,
      WEBWE(0) => mem_write
    );
ip_addr_mem_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
        port map (
      I0 => arp_request_ip_reg(1),
      I1 => arp_request_ip_reg(3),
      I2 => \query_ip_reg_reg[0]_0\,
      I3 => arp_request_ip_reg(4),
      I4 => \^query_request_ready_reg_reg_1\,
      I5 => ip_addr_mem_reg_8,
      O => ip_addr_mem_reg_i_1_n_0
    );
ip_addr_mem_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => clear_cache_reg,
      I1 => write_ip_valid_reg,
      O => mem_write
    );
ip_addr_mem_reg_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => arp_request_ip_reg(4),
      I1 => arp_request_ip_reg(6),
      I2 => arp_request_ip_reg(2),
      O => ip_addr_mem_reg_i_14_n_0
    );
ip_addr_mem_reg_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => arp_request_ip_reg(7),
      I1 => arp_request_ip_reg(5),
      I2 => arp_request_ip_reg(3),
      I3 => arp_request_ip_reg(1),
      O => ip_addr_mem_reg_i_16_n_0
    );
ip_addr_mem_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF6900"
    )
        port map (
      I0 => arp_request_ip_reg(2),
      I1 => arp_request_ip_reg(0),
      I2 => arp_request_ip_reg(3),
      I3 => \^query_request_ready_reg_reg_1\,
      I4 => ip_addr_mem_reg_7,
      O => ip_addr_mem_reg_i_2_n_0
    );
ip_addr_mem_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669FFFF96690000"
    )
        port map (
      I0 => arp_request_ip_reg(7),
      I1 => arp_request_ip_reg(1),
      I2 => \query_ip_reg_reg[0]_0\,
      I3 => arp_request_ip_reg(2),
      I4 => \^query_request_ready_reg_reg_1\,
      I5 => ip_addr_mem_reg_4,
      O => ip_addr_mem_reg_i_3_n_0
    );
ip_addr_mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669FFFF96690000"
    )
        port map (
      I0 => arp_request_ip_reg(5),
      I1 => arp_request_ip_reg(7),
      I2 => \query_ip_reg_reg[0]_0\,
      I3 => ip_addr_mem_reg_i_14_n_0,
      I4 => \^query_request_ready_reg_reg_1\,
      I5 => ip_addr_mem_reg_5,
      O => ip_addr_mem_reg_i_4_n_0
    );
ip_addr_mem_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
        port map (
      I0 => ip_addr_mem_reg_i_16_n_0,
      I1 => arp_request_ip_reg(7),
      I2 => arp_request_ip_reg(6),
      I3 => arp_request_ip_reg(4),
      I4 => \^query_request_ready_reg_reg_1\,
      I5 => ip_addr_mem_reg_1,
      O => ip_addr_mem_reg_i_5_n_0
    );
ip_addr_mem_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^d\(3),
      I1 => \^query_request_ready_reg_reg_0\,
      I2 => cache_query_request_valid_reg,
      I3 => ip_addr_mem_reg_6,
      O => ip_addr_mem_reg_i_6_n_0
    );
ip_addr_mem_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996FFFF69960000"
    )
        port map (
      I0 => \query_ip_reg_reg[0]_0\,
      I1 => arp_request_ip_reg(4),
      I2 => ip_addr_mem_reg_i_16_n_0,
      I3 => arp_request_ip_reg(2),
      I4 => \^query_request_ready_reg_reg_1\,
      I5 => ip_addr_mem_reg_3,
      O => ip_addr_mem_reg_i_7_n_0
    );
ip_addr_mem_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^d\(1),
      I1 => \^query_request_ready_reg_reg_0\,
      I2 => cache_query_request_valid_reg,
      I3 => ip_addr_mem_reg_0,
      O => ip_addr_mem_reg_i_8_n_0
    );
ip_addr_mem_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^d\(0),
      I1 => \^query_request_ready_reg_reg_0\,
      I2 => cache_query_request_valid_reg,
      I3 => ip_addr_mem_reg_2,
      O => ip_addr_mem_reg_i_9_n_0
    );
mac_addr_mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 72,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 72
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 6) => rd_ptr_reg(8 downto 0),
      ADDRARDADDR(5 downto 0) => B"111111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 6) => wr_ptr_reg(8 downto 0),
      ADDRBWRADDR(5 downto 0) => B"111111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => NLW_mac_addr_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mac_addr_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => \rd_ptr_reg_reg_rep[0]_0\,
      CLKBWRCLK => \rd_ptr_reg_reg_rep[0]_0\,
      DBITERR => NLW_mac_addr_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 0) => write_mac_reg(31 downto 0),
      DIBDI(31 downto 16) => B"1111111111111111",
      DIBDI(15 downto 0) => write_mac_reg(47 downto 32),
      DIPADIP(3 downto 0) => B"1111",
      DIPBDIP(3 downto 0) => B"1111",
      DOADO(31 downto 0) => cache_query_response_mac(31 downto 0),
      DOBDO(31 downto 16) => NLW_mac_addr_mem_reg_DOBDO_UNCONNECTED(31 downto 16),
      DOBDO(15 downto 0) => cache_query_response_mac(47 downto 32),
      DOPADOP(3 downto 0) => NLW_mac_addr_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mac_addr_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mac_addr_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '1',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_mac_addr_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mac_addr_mem_reg_SBITERR_UNCONNECTED,
      WEA(3 downto 0) => B"0000",
      WEBWE(7) => mem_write,
      WEBWE(6) => mem_write,
      WEBWE(5) => mem_write,
      WEBWE(4) => mem_write,
      WEBWE(3) => mem_write,
      WEBWE(2) => mem_write,
      WEBWE(1) => mem_write,
      WEBWE(0) => mem_write
    );
\outgoing_arp_tpa_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \query_ip_reg_reg[0]_0\,
      I1 => \^outgoing_arp_tha_next\,
      I2 => Q(0),
      O => \cache_query_request_ip_reg_reg[31]\(0)
    );
\outgoing_arp_tpa_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => arp_request_ip_reg(7),
      I1 => \^outgoing_arp_tha_next\,
      I2 => Q(9),
      O => \cache_query_request_ip_reg_reg[31]\(9)
    );
\outgoing_arp_tpa_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => arp_request_ip_reg(0),
      I1 => \^outgoing_arp_tha_next\,
      I2 => Q(1),
      O => \cache_query_request_ip_reg_reg[31]\(1)
    );
\outgoing_arp_tpa_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => arp_request_ip_reg(7),
      I1 => \^outgoing_arp_tha_next\,
      I2 => Q(10),
      O => \cache_query_request_ip_reg_reg[31]\(10)
    );
\outgoing_arp_tpa_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => arp_request_ip_reg(7),
      I1 => \^outgoing_arp_tha_next\,
      I2 => Q(11),
      O => \cache_query_request_ip_reg_reg[31]\(11)
    );
\outgoing_arp_tpa_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => arp_request_ip_reg(1),
      I1 => \^outgoing_arp_tha_next\,
      I2 => Q(2),
      O => \cache_query_request_ip_reg_reg[31]\(2)
    );
\outgoing_arp_tpa_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => arp_request_ip_reg(7),
      I1 => \^outgoing_arp_tha_next\,
      I2 => Q(12),
      O => \cache_query_request_ip_reg_reg[31]\(12)
    );
\outgoing_arp_tpa_reg[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => arp_request_ip_reg(7),
      I1 => \^outgoing_arp_tha_next\,
      I2 => Q(13),
      O => \cache_query_request_ip_reg_reg[31]\(13)
    );
\outgoing_arp_tpa_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => arp_request_ip_reg(2),
      I1 => \^outgoing_arp_tha_next\,
      I2 => Q(3),
      O => \cache_query_request_ip_reg_reg[31]\(3)
    );
\outgoing_arp_tpa_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => arp_request_ip_reg(3),
      I1 => \^outgoing_arp_tha_next\,
      I2 => Q(4),
      O => \cache_query_request_ip_reg_reg[31]\(4)
    );
\outgoing_arp_tpa_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => arp_request_ip_reg(4),
      I1 => \^outgoing_arp_tha_next\,
      I2 => Q(5),
      O => \cache_query_request_ip_reg_reg[31]\(5)
    );
\outgoing_arp_tpa_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => arp_request_ip_reg(5),
      I1 => \^outgoing_arp_tha_next\,
      I2 => Q(6),
      O => \cache_query_request_ip_reg_reg[31]\(6)
    );
\outgoing_arp_tpa_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => arp_request_ip_reg(6),
      I1 => \^outgoing_arp_tha_next\,
      I2 => Q(7),
      O => \cache_query_request_ip_reg_reg[31]\(7)
    );
\outgoing_arp_tpa_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => arp_request_ip_reg(7),
      I1 => \^outgoing_arp_tha_next\,
      I2 => Q(8),
      O => \cache_query_request_ip_reg_reg[31]\(8)
    );
\outgoing_eth_dest_mac_reg[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000FF80808080"
    )
        port map (
      I0 => cache_query_response_valid,
      I1 => cache_query_request_valid_reg,
      I2 => cache_query_response_error,
      I3 => \outgoing_arp_tpa_reg_reg[29]\,
      I4 => \outgoing_arp_tpa_reg_reg[29]_0\,
      I5 => arp_request_operation_reg,
      O => \^outgoing_arp_tha_next\
    );
\query_ip_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \query_ip_reg_reg[0]_0\,
      Q => query_ip_reg(0),
      R => '0'
    );
\query_ip_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => arp_request_ip_reg(0),
      Q => query_ip_reg(1),
      R => '0'
    );
\query_ip_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => arp_request_ip_reg(1),
      Q => query_ip_reg(2),
      R => '0'
    );
\query_ip_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => arp_request_ip_reg(7),
      Q => query_ip_reg(30),
      R => '0'
    );
\query_ip_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => arp_request_ip_reg(2),
      Q => query_ip_reg(3),
      R => '0'
    );
\query_ip_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => arp_request_ip_reg(3),
      Q => query_ip_reg(4),
      R => '0'
    );
\query_ip_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => arp_request_ip_reg(4),
      Q => query_ip_reg(5),
      R => '0'
    );
\query_ip_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => arp_request_ip_reg(5),
      Q => query_ip_reg(6),
      R => '0'
    );
\query_ip_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => arp_request_ip_reg(6),
      Q => query_ip_reg(7),
      R => '0'
    );
query_ip_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => '1',
      D => query_ip_valid_reg_reg_0,
      Q => query_ip_valid_reg,
      R => sync_reg(0)
    );
query_request_ready_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => clear_cache_reg,
      O => p_0_in
    );
query_request_ready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => '1',
      D => p_0_in,
      Q => \^query_request_ready_reg_reg_0\,
      R => sync_reg(0)
    );
query_response_error_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FAA"
    )
        port map (
      I0 => cache_query_response_error,
      I1 => query_response_error_next1,
      I2 => query_response_error_next10_in,
      I3 => query_ip_valid_reg,
      O => query_response_error_reg_i_1_n_0
    );
query_response_error_reg_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0041"
    )
        port map (
      I0 => query_response_error_next2(18),
      I1 => query_response_error_next2(19),
      I2 => query_ip_reg(30),
      I3 => query_response_error_next2(20),
      O => query_response_error_reg_i_10_n_0
    );
query_response_error_reg_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => query_response_error_next2(15),
      I1 => query_response_error_next2(16),
      I2 => query_response_error_next2(17),
      O => query_response_error_reg_i_11_n_0
    );
query_response_error_reg_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => query_response_error_next2(14),
      I1 => query_response_error_next2(12),
      I2 => query_response_error_next2(13),
      O => query_response_error_reg_i_12_n_0
    );
query_response_error_reg_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => query_response_error_next2(11),
      I1 => query_response_error_next2(9),
      I2 => query_response_error_next2(10),
      O => query_response_error_reg_i_13_n_0
    );
query_response_error_reg_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => query_response_error_next2(6),
      I1 => query_ip_reg(6),
      I2 => query_response_error_next2(7),
      I3 => query_ip_reg(7),
      I4 => query_ip_reg(30),
      I5 => query_response_error_next2(8),
      O => query_response_error_reg_i_14_n_0
    );
query_response_error_reg_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => query_response_error_next2(5),
      I1 => query_ip_reg(5),
      I2 => query_response_error_next2(3),
      I3 => query_ip_reg(3),
      I4 => query_ip_reg(4),
      I5 => query_response_error_next2(4),
      O => query_response_error_reg_i_15_n_0
    );
query_response_error_reg_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => query_response_error_next2(2),
      I1 => query_ip_reg(2),
      I2 => query_response_error_next2(0),
      I3 => query_ip_reg(0),
      I4 => query_ip_reg(1),
      I5 => query_response_error_next2(1),
      O => query_response_error_reg_i_16_n_0
    );
query_response_error_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => valid_mem_reg_384_511_0_0_n_0,
      I1 => valid_mem_reg_256_383_0_0_n_0,
      I2 => \rd_ptr_reg__0\(8),
      I3 => valid_mem_reg_128_255_0_0_n_0,
      I4 => \rd_ptr_reg__0\(7),
      I5 => valid_mem_reg_0_127_0_0_n_0,
      O => query_response_error_next10_in
    );
query_response_error_reg_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"81"
    )
        port map (
      I0 => query_response_error_next2(31),
      I1 => query_ip_reg(30),
      I2 => query_response_error_next2(30),
      O => query_response_error_reg_i_5_n_0
    );
query_response_error_reg_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => query_response_error_next2(29),
      I1 => query_response_error_next2(27),
      I2 => query_response_error_next2(28),
      O => query_response_error_reg_i_6_n_0
    );
query_response_error_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => query_response_error_next2(24),
      I1 => query_response_error_next2(25),
      I2 => query_response_error_next2(26),
      O => query_response_error_reg_i_7_n_0
    );
query_response_error_reg_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2001"
    )
        port map (
      I0 => query_response_error_next2(21),
      I1 => query_response_error_next2(22),
      I2 => query_ip_reg(30),
      I3 => query_response_error_next2(23),
      O => query_response_error_reg_i_9_n_0
    );
query_response_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => '1',
      D => query_response_error_reg_i_1_n_0,
      Q => cache_query_response_error,
      R => '0'
    );
query_response_error_reg_reg_i_2: unisim.vcomponents.CARRY4
     port map (
      CI => query_response_error_reg_reg_i_4_n_0,
      CO(3) => NLW_query_response_error_reg_reg_i_2_CO_UNCONNECTED(3),
      CO(2) => query_response_error_next1,
      CO(1) => query_response_error_reg_reg_i_2_n_2,
      CO(0) => query_response_error_reg_reg_i_2_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_query_response_error_reg_reg_i_2_O_UNCONNECTED(3 downto 0),
      S(3) => '0',
      S(2) => query_response_error_reg_i_5_n_0,
      S(1) => query_response_error_reg_i_6_n_0,
      S(0) => query_response_error_reg_i_7_n_0
    );
query_response_error_reg_reg_i_4: unisim.vcomponents.CARRY4
     port map (
      CI => query_response_error_reg_reg_i_8_n_0,
      CO(3) => query_response_error_reg_reg_i_4_n_0,
      CO(2) => query_response_error_reg_reg_i_4_n_1,
      CO(1) => query_response_error_reg_reg_i_4_n_2,
      CO(0) => query_response_error_reg_reg_i_4_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_query_response_error_reg_reg_i_4_O_UNCONNECTED(3 downto 0),
      S(3) => query_response_error_reg_i_9_n_0,
      S(2) => query_response_error_reg_i_10_n_0,
      S(1) => query_response_error_reg_i_11_n_0,
      S(0) => query_response_error_reg_i_12_n_0
    );
query_response_error_reg_reg_i_8: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => query_response_error_reg_reg_i_8_n_0,
      CO(2) => query_response_error_reg_reg_i_8_n_1,
      CO(1) => query_response_error_reg_reg_i_8_n_2,
      CO(0) => query_response_error_reg_reg_i_8_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_query_response_error_reg_reg_i_8_O_UNCONNECTED(3 downto 0),
      S(3) => query_response_error_reg_i_13_n_0,
      S(2) => query_response_error_reg_i_14_n_0,
      S(1) => query_response_error_reg_i_15_n_0,
      S(0) => query_response_error_reg_i_16_n_0
    );
query_response_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => '1',
      D => query_ip_valid_reg,
      Q => cache_query_response_valid,
      R => sync_reg(0)
    );
\rd_ptr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => ip_addr_mem_reg_i_16_n_0,
      I1 => \query_ip_reg_reg[0]_0\,
      I2 => arp_request_ip_reg(2),
      I3 => arp_request_ip_reg(6),
      I4 => arp_request_ip_reg(0),
      I5 => arp_request_ip_reg(7),
      O => \^d\(0)
    );
\rd_ptr_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => ip_addr_mem_reg_i_14_n_0,
      I1 => arp_request_ip_reg(0),
      I2 => arp_request_ip_reg(7),
      I3 => arp_request_ip_reg(3),
      I4 => arp_request_ip_reg(1),
      O => \^d\(1)
    );
\rd_ptr_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \query_ip_reg_reg[0]_0\,
      I1 => arp_request_ip_reg(4),
      I2 => ip_addr_mem_reg_i_16_n_0,
      I3 => arp_request_ip_reg(2),
      O => \^d\(2)
    );
\rd_ptr_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => arp_request_ip_reg(5),
      I1 => arp_request_ip_reg(3),
      I2 => ip_addr_mem_reg_i_14_n_0,
      I3 => arp_request_ip_reg(0),
      O => \^d\(3)
    );
\rd_ptr_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => arp_request_ip_reg(1),
      I1 => arp_request_ip_reg(3),
      I2 => arp_request_ip_reg(5),
      I3 => arp_request_ip_reg(6),
      I4 => arp_request_ip_reg(4),
      O => \^d\(4)
    );
\rd_ptr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => arp_request_ip_reg(5),
      I1 => arp_request_ip_reg(7),
      I2 => \query_ip_reg_reg[0]_0\,
      I3 => arp_request_ip_reg(2),
      I4 => arp_request_ip_reg(6),
      I5 => arp_request_ip_reg(4),
      O => \^d\(5)
    );
\rd_ptr_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => arp_request_ip_reg(7),
      I1 => arp_request_ip_reg(1),
      I2 => \query_ip_reg_reg[0]_0\,
      I3 => arp_request_ip_reg(2),
      O => \^d\(6)
    );
\rd_ptr_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => arp_request_ip_reg(2),
      I1 => arp_request_ip_reg(0),
      I2 => arp_request_ip_reg(3),
      O => \^d\(7)
    );
\rd_ptr_reg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^query_request_ready_reg_reg_0\,
      I1 => cache_query_request_valid_reg,
      O => \^query_request_ready_reg_reg_1\
    );
\rd_ptr_reg[8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \query_ip_reg_reg[0]_0\,
      I1 => arp_request_ip_reg(1),
      I2 => arp_request_ip_reg(3),
      I3 => arp_request_ip_reg(4),
      O => \^d\(8)
    );
\rd_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(0),
      Q => rd_ptr_reg(0),
      R => '0'
    );
\rd_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(1),
      Q => rd_ptr_reg(1),
      R => '0'
    );
\rd_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(2),
      Q => rd_ptr_reg(2),
      R => '0'
    );
\rd_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(3),
      Q => rd_ptr_reg(3),
      R => '0'
    );
\rd_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(4),
      Q => rd_ptr_reg(4),
      R => '0'
    );
\rd_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(5),
      Q => rd_ptr_reg(5),
      R => '0'
    );
\rd_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(6),
      Q => rd_ptr_reg(6),
      R => '0'
    );
\rd_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(7),
      Q => rd_ptr_reg(7),
      R => '0'
    );
\rd_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(8),
      Q => rd_ptr_reg(8),
      R => '0'
    );
\rd_ptr_reg_reg_rep[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(0),
      Q => \rd_ptr_reg__0\(0),
      R => '0'
    );
\rd_ptr_reg_reg_rep[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(1),
      Q => \rd_ptr_reg__0\(1),
      R => '0'
    );
\rd_ptr_reg_reg_rep[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(2),
      Q => \rd_ptr_reg__0\(2),
      R => '0'
    );
\rd_ptr_reg_reg_rep[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(3),
      Q => \rd_ptr_reg__0\(3),
      R => '0'
    );
\rd_ptr_reg_reg_rep[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(4),
      Q => \rd_ptr_reg__0\(4),
      R => '0'
    );
\rd_ptr_reg_reg_rep[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(5),
      Q => \rd_ptr_reg__0\(5),
      R => '0'
    );
\rd_ptr_reg_reg_rep[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(6),
      Q => \rd_ptr_reg__0\(6),
      R => '0'
    );
\rd_ptr_reg_reg_rep[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(7),
      Q => \rd_ptr_reg__0\(7),
      R => '0'
    );
\rd_ptr_reg_reg_rep[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \^query_request_ready_reg_reg_1\,
      D => \^d\(8),
      Q => \rd_ptr_reg__0\(8),
      R => '0'
    );
valid_mem_reg_0_127_0_0: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000"
    )
        port map (
      A(6 downto 0) => wr_ptr_reg(6 downto 0),
      D => p_0_in,
      DPO => valid_mem_reg_0_127_0_0_n_0,
      DPRA(6 downto 0) => \rd_ptr_reg__0\(6 downto 0),
      SPO => valid_mem_reg_0_127_0_0_n_1,
      WCLK => \rd_ptr_reg_reg_rep[0]_0\,
      WE => valid_mem_reg_0_127_0_0_i_1_n_0
    );
valid_mem_reg_0_127_0_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"000E"
    )
        port map (
      I0 => write_ip_valid_reg,
      I1 => clear_cache_reg,
      I2 => wr_ptr_reg(7),
      I3 => wr_ptr_reg(8),
      O => valid_mem_reg_0_127_0_0_i_1_n_0
    );
valid_mem_reg_128_255_0_0: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000"
    )
        port map (
      A(6 downto 0) => wr_ptr_reg(6 downto 0),
      D => p_0_in,
      DPO => valid_mem_reg_128_255_0_0_n_0,
      DPRA(6 downto 0) => \rd_ptr_reg__0\(6 downto 0),
      SPO => valid_mem_reg_128_255_0_0_n_1,
      WCLK => \rd_ptr_reg_reg_rep[0]_0\,
      WE => valid_mem_reg_128_255_0_0_i_1_n_0
    );
valid_mem_reg_128_255_0_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => wr_ptr_reg(8),
      I1 => wr_ptr_reg(7),
      I2 => clear_cache_reg,
      I3 => write_ip_valid_reg,
      O => valid_mem_reg_128_255_0_0_i_1_n_0
    );
valid_mem_reg_256_383_0_0: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000"
    )
        port map (
      A(6 downto 0) => wr_ptr_reg(6 downto 0),
      D => p_0_in,
      DPO => valid_mem_reg_256_383_0_0_n_0,
      DPRA(6 downto 0) => \rd_ptr_reg__0\(6 downto 0),
      SPO => valid_mem_reg_256_383_0_0_n_1,
      WCLK => \rd_ptr_reg_reg_rep[0]_0\,
      WE => valid_mem_reg_256_383_0_0_i_1_n_0
    );
valid_mem_reg_256_383_0_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => wr_ptr_reg(7),
      I1 => wr_ptr_reg(8),
      I2 => clear_cache_reg,
      I3 => write_ip_valid_reg,
      O => valid_mem_reg_256_383_0_0_i_1_n_0
    );
valid_mem_reg_384_511_0_0: unisim.vcomponents.RAM128X1D
    generic map(
      INIT => X"00000000000000000000000000000000"
    )
        port map (
      A(6 downto 0) => wr_ptr_reg(6 downto 0),
      D => p_0_in,
      DPO => valid_mem_reg_384_511_0_0_n_0,
      DPRA(6 downto 0) => \rd_ptr_reg__0\(6 downto 0),
      SPO => valid_mem_reg_384_511_0_0_n_1,
      WCLK => \rd_ptr_reg_reg_rep[0]_0\,
      WE => valid_mem_reg_384_511_0_0_i_1_n_0
    );
valid_mem_reg_384_511_0_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => write_ip_valid_reg,
      I1 => clear_cache_reg,
      I2 => wr_ptr_reg(7),
      I3 => wr_ptr_reg(8),
      O => valid_mem_reg_384_511_0_0_i_1_n_0
    );
\wr_ptr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFF96699669"
    )
        port map (
      I0 => \wr_ptr_reg[0]_i_2_n_0\,
      I1 => \write_ip_reg_reg[31]_0\(16),
      I2 => \write_ip_reg_reg[31]_0\(0),
      I3 => \wr_ptr_reg[0]_i_3_n_0\,
      I4 => wr_ptr_reg(0),
      I5 => clear_cache_reg,
      O => \wr_ptr_reg[0]_i_1_n_0\
    );
\wr_ptr_reg[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \write_ip_reg_reg[31]_0\(8),
      I1 => \write_ip_reg_reg[31]_0\(6),
      I2 => \write_ip_reg_reg[31]_0\(4),
      I3 => \write_ip_reg_reg[31]_0\(2),
      O => \wr_ptr_reg[0]_i_2_n_0\
    );
\wr_ptr_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \write_ip_reg_reg[31]_0\(20),
      I1 => \wr_ptr_reg[1]_i_3_n_0\,
      I2 => \write_ip_reg_reg[31]_0\(3),
      I3 => \write_ip_reg_reg[31]_0\(7),
      I4 => \write_ip_reg_reg[31]_0\(26),
      I5 => \write_ip_reg_reg[31]_0\(22),
      O => \wr_ptr_reg[0]_i_3_n_0\
    );
\wr_ptr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F6F606F60606F"
    )
        port map (
      I0 => wr_ptr_reg(0),
      I1 => wr_ptr_reg(1),
      I2 => clear_cache_reg,
      I3 => \wr_ptr_reg[1]_i_2_n_0\,
      I4 => \wr_ptr_reg[1]_i_3_n_0\,
      I5 => \wr_ptr_reg[1]_i_4_n_0\,
      O => \wr_ptr_reg[1]_i_1_n_0\
    );
\wr_ptr_reg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \write_ip_reg_reg[31]_0\(5),
      I1 => \write_ip_reg_reg[31]_0\(7),
      I2 => \write_ip_reg_reg[31]_0\(9),
      I3 => \write_ip_reg_reg[31]_0\(3),
      O => \wr_ptr_reg[1]_i_2_n_0\
    );
\wr_ptr_reg[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \write_ip_reg_reg[31]_0\(1),
      I1 => \write_ip_reg_reg[31]_0\(23),
      O => \wr_ptr_reg[1]_i_3_n_0\
    );
\wr_ptr_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \write_ip_reg_reg[31]_0\(17),
      I1 => \wr_ptr_reg[1]_i_5_n_0\,
      I2 => \write_ip_reg_reg[31]_0\(27),
      I3 => \write_ip_reg_reg[31]_0\(21),
      I4 => \write_ip_reg_reg[31]_0\(24),
      I5 => \write_ip_reg_reg[31]_0\(8),
      O => \wr_ptr_reg[1]_i_4_n_0\
    );
\wr_ptr_reg[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \write_ip_reg_reg[31]_0\(2),
      I1 => \write_ip_reg_reg[31]_0\(4),
      O => \wr_ptr_reg[1]_i_5_n_0\
    );
\wr_ptr_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AFF6A00"
    )
        port map (
      I0 => wr_ptr_reg(2),
      I1 => wr_ptr_reg(1),
      I2 => wr_ptr_reg(0),
      I3 => clear_cache_reg,
      I4 => write_request_hash(2),
      O => \wr_ptr_reg[2]_i_1_n_0\
    );
\wr_ptr_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \wr_ptr_reg[0]_i_2_n_0\,
      I1 => \wr_ptr_reg[2]_i_3_n_0\,
      I2 => \write_ip_reg_reg[31]_0\(18),
      I3 => \write_ip_reg_reg[31]_0\(3),
      I4 => \write_ip_reg_reg[31]_0\(9),
      I5 => \write_ip_reg_reg[31]_0\(22),
      O => write_request_hash(2)
    );
\wr_ptr_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \write_ip_reg_reg[31]_0\(24),
      I1 => \write_ip_reg_reg[31]_0\(10),
      I2 => \write_ip_reg_reg[31]_0\(28),
      I3 => \write_ip_reg_reg[31]_0\(25),
      I4 => \write_ip_reg_reg[31]_0\(0),
      I5 => \write_ip_reg_reg[31]_0\(5),
      O => \wr_ptr_reg[2]_i_3_n_0\
    );
\wr_ptr_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAFFFF6AAA0000"
    )
        port map (
      I0 => wr_ptr_reg(3),
      I1 => wr_ptr_reg(1),
      I2 => wr_ptr_reg(0),
      I3 => wr_ptr_reg(2),
      I4 => clear_cache_reg,
      I5 => write_request_hash(3),
      O => \wr_ptr_reg[3]_i_1_n_0\
    );
\wr_ptr_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \wr_ptr_reg[3]_i_3_n_0\,
      I1 => \wr_ptr_reg[1]_i_2_n_0\,
      I2 => \write_ip_reg_reg[31]_0\(29),
      I3 => \write_ip_reg_reg[31]_0\(10),
      I4 => \write_ip_reg_reg[31]_0\(1),
      I5 => \write_ip_reg_reg[31]_0\(23),
      O => write_request_hash(3)
    );
\wr_ptr_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \write_ip_reg_reg[31]_0\(26),
      I1 => \write_ip_reg_reg[31]_0\(19),
      I2 => \write_ip_reg_reg[31]_0\(6),
      I3 => \write_ip_reg_reg[31]_0\(25),
      I4 => \write_ip_reg_reg[31]_0\(4),
      I5 => \write_ip_reg_reg[31]_0\(11),
      O => \wr_ptr_reg[3]_i_3_n_0\
    );
\wr_ptr_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \wr_ptr_reg[4]_i_4_n_0\,
      I1 => \wr_ptr_reg[0]_i_2_n_0\,
      I2 => \write_ip_reg_reg[31]_0\(30),
      I3 => \write_ip_reg_reg[31]_0\(11),
      I4 => \write_ip_reg_reg[31]_0\(7),
      I5 => \write_ip_reg_reg[31]_0\(5),
      O => write_request_hash(4)
    );
\wr_ptr_reg[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => wr_ptr_reg(4),
      I1 => wr_ptr_reg(3),
      I2 => wr_ptr_reg(1),
      I3 => wr_ptr_reg(0),
      I4 => wr_ptr_reg(2),
      O => \wr_ptr_reg[4]_i_3_n_0\
    );
\wr_ptr_reg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \write_ip_reg_reg[31]_0\(26),
      I1 => \write_ip_reg_reg[31]_0\(20),
      I2 => \write_ip_reg_reg[31]_0\(12),
      I3 => \write_ip_reg_reg[31]_0\(27),
      I4 => \write_ip_reg_reg[31]_0\(10),
      I5 => \write_ip_reg_reg[31]_0\(24),
      O => \wr_ptr_reg[4]_i_4_n_0\
    );
\wr_ptr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F6F606F60606F"
    )
        port map (
      I0 => wr_ptr_reg(5),
      I1 => \wr_ptr_reg[5]_i_2_n_0\,
      I2 => clear_cache_reg,
      I3 => \write_ip_reg_reg[31]_0\(12),
      I4 => \write_ip_reg_reg[31]_0\(13),
      I5 => \wr_ptr_reg[5]_i_3_n_0\,
      O => \wr_ptr_reg[5]_i_1_n_0\
    );
\wr_ptr_reg[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => wr_ptr_reg(4),
      I1 => wr_ptr_reg(3),
      I2 => wr_ptr_reg(1),
      I3 => wr_ptr_reg(0),
      I4 => wr_ptr_reg(2),
      O => \wr_ptr_reg[5]_i_2_n_0\
    );
\wr_ptr_reg[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \write_ip_reg_reg[31]_0\(6),
      I1 => \write_ip_reg_reg[31]_0\(8),
      I2 => \write_ip_reg_reg[31]_0\(0),
      I3 => \wr_ptr_reg[5]_i_4_n_0\,
      I4 => \wr_ptr_reg[1]_i_2_n_0\,
      O => \wr_ptr_reg[5]_i_3_n_0\
    );
\wr_ptr_reg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \write_ip_reg_reg[31]_0\(11),
      I1 => \write_ip_reg_reg[31]_0\(28),
      I2 => \write_ip_reg_reg[31]_0\(25),
      I3 => \write_ip_reg_reg[31]_0\(21),
      I4 => \write_ip_reg_reg[31]_0\(31),
      I5 => \write_ip_reg_reg[31]_0\(27),
      O => \wr_ptr_reg[5]_i_4_n_0\
    );
\wr_ptr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAFFFFA6AA0000"
    )
        port map (
      I0 => wr_ptr_reg(6),
      I1 => wr_ptr_reg(4),
      I2 => \wr_ptr_reg[6]_i_2_n_0\,
      I3 => wr_ptr_reg(5),
      I4 => clear_cache_reg,
      I5 => \wr_ptr_reg[6]_i_3_n_0\,
      O => \wr_ptr_reg[6]_i_1_n_0\
    );
\wr_ptr_reg[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => wr_ptr_reg(2),
      I1 => wr_ptr_reg(0),
      I2 => wr_ptr_reg(1),
      I3 => wr_ptr_reg(3),
      O => \wr_ptr_reg[6]_i_2_n_0\
    );
\wr_ptr_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \wr_ptr_reg[8]_i_5_n_0\,
      I1 => \wr_ptr_reg[6]_i_4_n_0\,
      I2 => \write_ip_reg_reg[31]_0\(14),
      I3 => \wr_ptr_reg[6]_i_5_n_0\,
      I4 => \write_ip_reg_reg[31]_0\(3),
      I5 => \write_ip_reg_reg[31]_0\(9),
      O => \wr_ptr_reg[6]_i_3_n_0\
    );
\wr_ptr_reg[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \write_ip_reg_reg[31]_0\(23),
      I1 => \write_ip_reg_reg[31]_0\(20),
      I2 => \write_ip_reg_reg[31]_0\(13),
      I3 => \write_ip_reg_reg[31]_0\(28),
      I4 => \write_ip_reg_reg[31]_0\(2),
      I5 => \write_ip_reg_reg[31]_0\(12),
      O => \wr_ptr_reg[6]_i_4_n_0\
    );
\wr_ptr_reg[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \write_ip_reg_reg[31]_0\(29),
      I1 => \write_ip_reg_reg[31]_0\(10),
      O => \wr_ptr_reg[6]_i_5_n_0\
    );
\wr_ptr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"606F6F606F60606F"
    )
        port map (
      I0 => wr_ptr_reg(7),
      I1 => \wr_ptr_reg[7]_i_2_n_0\,
      I2 => clear_cache_reg,
      I3 => \write_ip_reg_reg[31]_0\(15),
      I4 => \write_ip_reg_reg[31]_0\(14),
      I5 => \wr_ptr_reg[7]_i_3_n_0\,
      O => \wr_ptr_reg[7]_i_1_n_0\
    );
\wr_ptr_reg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => wr_ptr_reg(6),
      I1 => wr_ptr_reg(4),
      I2 => \wr_ptr_reg[6]_i_2_n_0\,
      I3 => wr_ptr_reg(5),
      O => \wr_ptr_reg[7]_i_2_n_0\
    );
\wr_ptr_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \write_ip_reg_reg[31]_0\(29),
      I1 => \write_ip_reg_reg[31]_0\(10),
      I2 => \write_ip_reg_reg[31]_0\(17),
      I3 => \wr_ptr_reg[7]_i_4_n_0\,
      I4 => \write_ip_reg_reg[31]_0\(30),
      I5 => \write_ip_reg_reg[31]_0\(11),
      O => \wr_ptr_reg[7]_i_3_n_0\
    );
\wr_ptr_reg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \write_ip_reg_reg[31]_0\(4),
      I1 => \write_ip_reg_reg[31]_0\(1),
      I2 => \write_ip_reg_reg[31]_0\(13),
      I3 => \write_ip_reg_reg[31]_0\(21),
      I4 => \write_ip_reg_reg[31]_0\(24),
      I5 => \write_ip_reg_reg[31]_0\(3),
      O => \wr_ptr_reg[7]_i_4_n_0\
    );
\wr_ptr_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => clear_cache_reg,
      I1 => cache_write_request_valid_reg,
      I2 => \^query_request_ready_reg_reg_0\,
      O => \wr_ptr_reg[8]_i_1_n_0\
    );
\wr_ptr_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6F60606F606F6F60"
    )
        port map (
      I0 => wr_ptr_reg(8),
      I1 => \wr_ptr_reg[8]_i_3_n_0\,
      I2 => clear_cache_reg,
      I3 => \write_ip_reg_reg[31]_0\(15),
      I4 => \write_ip_reg_reg[31]_0\(14),
      I5 => \wr_ptr_reg[8]_i_4_n_0\,
      O => \wr_ptr_reg[8]_i_2_n_0\
    );
\wr_ptr_reg[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => wr_ptr_reg(7),
      I1 => wr_ptr_reg(5),
      I2 => \wr_ptr_reg[6]_i_2_n_0\,
      I3 => wr_ptr_reg(4),
      I4 => wr_ptr_reg(6),
      O => \wr_ptr_reg[8]_i_3_n_0\
    );
\wr_ptr_reg[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \wr_ptr_reg[8]_i_5_n_0\,
      I1 => \write_ip_reg_reg[31]_0\(2),
      I2 => \write_ip_reg_reg[31]_0\(4),
      I3 => \wr_ptr_reg[8]_i_6_n_0\,
      I4 => \write_ip_reg_reg[31]_0\(30),
      I5 => \write_ip_reg_reg[31]_0\(11),
      O => \wr_ptr_reg[8]_i_4_n_0\
    );
\wr_ptr_reg[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \write_ip_reg_reg[31]_0\(16),
      I1 => \write_ip_reg_reg[31]_0\(0),
      O => \wr_ptr_reg[8]_i_5_n_0\
    );
\wr_ptr_reg[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \write_ip_reg_reg[31]_0\(18),
      I1 => \write_ip_reg_reg[31]_0\(22),
      I2 => \write_ip_reg_reg[31]_0\(31),
      I3 => \write_ip_reg_reg[31]_0\(25),
      I4 => \write_ip_reg_reg[31]_0\(12),
      I5 => \write_ip_reg_reg[31]_0\(5),
      O => \wr_ptr_reg[8]_i_6_n_0\
    );
\wr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => \wr_ptr_reg[0]_i_1_n_0\,
      Q => wr_ptr_reg(0),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => \wr_ptr_reg[1]_i_1_n_0\,
      Q => wr_ptr_reg(1),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => \wr_ptr_reg[2]_i_1_n_0\,
      Q => wr_ptr_reg(2),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => \wr_ptr_reg[3]_i_1_n_0\,
      Q => wr_ptr_reg(3),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => \wr_ptr_reg_reg[4]_i_1_n_0\,
      Q => wr_ptr_reg(4),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => write_request_hash(4),
      I1 => \wr_ptr_reg[4]_i_3_n_0\,
      O => \wr_ptr_reg_reg[4]_i_1_n_0\,
      S => clear_cache_reg
    );
\wr_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => \wr_ptr_reg[5]_i_1_n_0\,
      Q => wr_ptr_reg(5),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => \wr_ptr_reg[6]_i_1_n_0\,
      Q => wr_ptr_reg(6),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => \wr_ptr_reg[7]_i_1_n_0\,
      Q => wr_ptr_reg(7),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => \wr_ptr_reg[8]_i_1_n_0\,
      D => \wr_ptr_reg[8]_i_2_n_0\,
      Q => wr_ptr_reg(8),
      R => sync_reg(0)
    );
\write_ip_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^query_request_ready_reg_reg_0\,
      I1 => cache_write_request_valid_reg,
      O => store_write
    );
\write_ip_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(0),
      Q => write_ip_reg(0),
      R => '0'
    );
\write_ip_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(10),
      Q => write_ip_reg(10),
      R => '0'
    );
\write_ip_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(11),
      Q => write_ip_reg(11),
      R => '0'
    );
\write_ip_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(12),
      Q => write_ip_reg(12),
      R => '0'
    );
\write_ip_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(13),
      Q => write_ip_reg(13),
      R => '0'
    );
\write_ip_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(14),
      Q => write_ip_reg(14),
      R => '0'
    );
\write_ip_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(15),
      Q => write_ip_reg(15),
      R => '0'
    );
\write_ip_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(16),
      Q => write_ip_reg(16),
      R => '0'
    );
\write_ip_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(17),
      Q => write_ip_reg(17),
      R => '0'
    );
\write_ip_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(18),
      Q => write_ip_reg(18),
      R => '0'
    );
\write_ip_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(19),
      Q => write_ip_reg(19),
      R => '0'
    );
\write_ip_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(1),
      Q => write_ip_reg(1),
      R => '0'
    );
\write_ip_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(20),
      Q => write_ip_reg(20),
      R => '0'
    );
\write_ip_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(21),
      Q => write_ip_reg(21),
      R => '0'
    );
\write_ip_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(22),
      Q => write_ip_reg(22),
      R => '0'
    );
\write_ip_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(23),
      Q => write_ip_reg(23),
      R => '0'
    );
\write_ip_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(24),
      Q => write_ip_reg(24),
      R => '0'
    );
\write_ip_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(25),
      Q => write_ip_reg(25),
      R => '0'
    );
\write_ip_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(26),
      Q => write_ip_reg(26),
      R => '0'
    );
\write_ip_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(27),
      Q => write_ip_reg(27),
      R => '0'
    );
\write_ip_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(28),
      Q => write_ip_reg(28),
      R => '0'
    );
\write_ip_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(29),
      Q => write_ip_reg(29),
      R => '0'
    );
\write_ip_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(2),
      Q => write_ip_reg(2),
      R => '0'
    );
\write_ip_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(30),
      Q => write_ip_reg(30),
      R => '0'
    );
\write_ip_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(31),
      Q => write_ip_reg(31),
      R => '0'
    );
\write_ip_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(3),
      Q => write_ip_reg(3),
      R => '0'
    );
\write_ip_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(4),
      Q => write_ip_reg(4),
      R => '0'
    );
\write_ip_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(5),
      Q => write_ip_reg(5),
      R => '0'
    );
\write_ip_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(6),
      Q => write_ip_reg(6),
      R => '0'
    );
\write_ip_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(7),
      Q => write_ip_reg(7),
      R => '0'
    );
\write_ip_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(8),
      Q => write_ip_reg(8),
      R => '0'
    );
\write_ip_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_ip_reg_reg[31]_0\(9),
      Q => write_ip_reg(9),
      R => '0'
    );
write_ip_valid_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_write_request_valid_reg,
      I1 => \^query_request_ready_reg_reg_0\,
      O => write_ip_valid_reg_i_1_n_0
    );
write_ip_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => '1',
      D => write_ip_valid_reg_i_1_n_0,
      Q => write_ip_valid_reg,
      R => sync_reg(0)
    );
\write_mac_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(0),
      Q => write_mac_reg(0),
      R => '0'
    );
\write_mac_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(10),
      Q => write_mac_reg(10),
      R => '0'
    );
\write_mac_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(11),
      Q => write_mac_reg(11),
      R => '0'
    );
\write_mac_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(12),
      Q => write_mac_reg(12),
      R => '0'
    );
\write_mac_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(13),
      Q => write_mac_reg(13),
      R => '0'
    );
\write_mac_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(14),
      Q => write_mac_reg(14),
      R => '0'
    );
\write_mac_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(15),
      Q => write_mac_reg(15),
      R => '0'
    );
\write_mac_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(16),
      Q => write_mac_reg(16),
      R => '0'
    );
\write_mac_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(17),
      Q => write_mac_reg(17),
      R => '0'
    );
\write_mac_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(18),
      Q => write_mac_reg(18),
      R => '0'
    );
\write_mac_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(19),
      Q => write_mac_reg(19),
      R => '0'
    );
\write_mac_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(1),
      Q => write_mac_reg(1),
      R => '0'
    );
\write_mac_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(20),
      Q => write_mac_reg(20),
      R => '0'
    );
\write_mac_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(21),
      Q => write_mac_reg(21),
      R => '0'
    );
\write_mac_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(22),
      Q => write_mac_reg(22),
      R => '0'
    );
\write_mac_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(23),
      Q => write_mac_reg(23),
      R => '0'
    );
\write_mac_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(24),
      Q => write_mac_reg(24),
      R => '0'
    );
\write_mac_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(25),
      Q => write_mac_reg(25),
      R => '0'
    );
\write_mac_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(26),
      Q => write_mac_reg(26),
      R => '0'
    );
\write_mac_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(27),
      Q => write_mac_reg(27),
      R => '0'
    );
\write_mac_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(28),
      Q => write_mac_reg(28),
      R => '0'
    );
\write_mac_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(29),
      Q => write_mac_reg(29),
      R => '0'
    );
\write_mac_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(2),
      Q => write_mac_reg(2),
      R => '0'
    );
\write_mac_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(30),
      Q => write_mac_reg(30),
      R => '0'
    );
\write_mac_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(31),
      Q => write_mac_reg(31),
      R => '0'
    );
\write_mac_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(32),
      Q => write_mac_reg(32),
      R => '0'
    );
\write_mac_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(33),
      Q => write_mac_reg(33),
      R => '0'
    );
\write_mac_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(34),
      Q => write_mac_reg(34),
      R => '0'
    );
\write_mac_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(35),
      Q => write_mac_reg(35),
      R => '0'
    );
\write_mac_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(36),
      Q => write_mac_reg(36),
      R => '0'
    );
\write_mac_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(37),
      Q => write_mac_reg(37),
      R => '0'
    );
\write_mac_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(38),
      Q => write_mac_reg(38),
      R => '0'
    );
\write_mac_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(39),
      Q => write_mac_reg(39),
      R => '0'
    );
\write_mac_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(3),
      Q => write_mac_reg(3),
      R => '0'
    );
\write_mac_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(40),
      Q => write_mac_reg(40),
      R => '0'
    );
\write_mac_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(41),
      Q => write_mac_reg(41),
      R => '0'
    );
\write_mac_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(42),
      Q => write_mac_reg(42),
      R => '0'
    );
\write_mac_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(43),
      Q => write_mac_reg(43),
      R => '0'
    );
\write_mac_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(44),
      Q => write_mac_reg(44),
      R => '0'
    );
\write_mac_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(45),
      Q => write_mac_reg(45),
      R => '0'
    );
\write_mac_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(46),
      Q => write_mac_reg(46),
      R => '0'
    );
\write_mac_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(47),
      Q => write_mac_reg(47),
      R => '0'
    );
\write_mac_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(4),
      Q => write_mac_reg(4),
      R => '0'
    );
\write_mac_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(5),
      Q => write_mac_reg(5),
      R => '0'
    );
\write_mac_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(6),
      Q => write_mac_reg(6),
      R => '0'
    );
\write_mac_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(7),
      Q => write_mac_reg(7),
      R => '0'
    );
\write_mac_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(8),
      Q => write_mac_reg(8),
      R => '0'
    );
\write_mac_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[0]_0\,
      CE => store_write,
      D => \write_mac_reg_reg[47]_0\(9),
      Q => write_mac_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_arp_eth_rx is
  port (
    read_eth_header_reg_reg_0 : out STD_LOGIC;
    s_eth_payload_axis_tready_reg_reg_0 : out STD_LOGIC;
    arp_rx_eth_hdr_ready : out STD_LOGIC;
    s_select_ip_reg0 : out STD_LOGIC;
    s_select_arp_reg_reg : out STD_LOGIC;
    \m_arp_htype_reg_reg[10]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_arp_oper_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_arp_tpa_reg_reg[21]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_arp_tpa_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \m_arp_tha_reg_reg[10]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_arp_tha_reg_reg[22]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_arp_tha_reg_reg[34]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \m_arp_tha_reg_reg[46]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_select_arp_reg_reg_0 : out STD_LOGIC;
    s_select_ip_reg_reg : out STD_LOGIC;
    outgoing_frame_valid_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \m_arp_sha_reg_reg[47]_0\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \m_arp_spa_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_eth_header_next : in STD_LOGIC;
    \m_arp_tha_reg_reg[47]_0\ : in STD_LOGIC;
    temp_m_eth_payload_axis_tvalid_reg_reg : in STD_LOGIC;
    rx_eth_payload_axis_tlast : in STD_LOGIC;
    \ptr_reg_reg[0]_0\ : in STD_LOGIC;
    s_select_ip_reg_reg_0 : in STD_LOGIC;
    temp_m_eth_payload_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    rx_eth_payload_axis_tvalid : in STD_LOGIC;
    rx_eth_payload_axis_tuser : in STD_LOGIC;
    \m_arp_tha_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    read_arp_header_reg_reg_0 : in STD_LOGIC;
    incoming_frame_ready : in STD_LOGIC;
    outgoing_arp_tha_next : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \outgoing_arp_tha_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_select_arp : in STD_LOGIC;
    s_select_ip_reg_reg_1 : in STD_LOGIC;
    outgoing_frame_valid_reg_reg_0 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_eth_src_mac_reg_reg[47]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_arp_eth_rx : entity is "arp_eth_rx";
end design_1_axis_udp_ethernet_0_0_arp_eth_rx;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_arp_eth_rx is
  signal incoming_arp_htype : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal incoming_arp_oper : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal incoming_arp_ptype : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal incoming_arp_tha : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal incoming_arp_tpa : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal incoming_eth_type : STD_LOGIC_VECTOR ( 2 to 2 );
  signal incoming_frame_valid : STD_LOGIC;
  signal \m_arp_hlen_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_hlen_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_hlen_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_hlen_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_hlen_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_hlen_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_hlen_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_hlen_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_hlen_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_arp_hlen_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_arp_hlen_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_arp_hlen_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_arp_hlen_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_arp_hlen_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_arp_hlen_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_arp_hlen_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_arp_hlen_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_arp_htype_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_htype_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_oper_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_oper_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_plen_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_plen_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_plen_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_plen_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_plen_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_plen_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_plen_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_plen_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_arp_plen_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_arp_plen_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_arp_plen_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_arp_plen_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_arp_plen_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_arp_plen_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_arp_plen_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_arp_plen_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_arp_plen_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_arp_ptype_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_ptype_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_sha_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_sha_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_sha_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_sha_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_sha_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_sha_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_spa_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_spa_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_spa_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_spa_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_tha_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_tha_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_tha_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_tha_reg[31]_i_2_n_0\ : STD_LOGIC;
  signal \m_arp_tha_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_tha_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_tha_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_tpa_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_tpa_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_tpa_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_tpa_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_arp_tpa_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_arp_tpa_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal m_frame_valid_next : STD_LOGIC;
  signal m_frame_valid_reg_i_10_n_0 : STD_LOGIC;
  signal m_frame_valid_reg_i_11_n_0 : STD_LOGIC;
  signal m_frame_valid_reg_i_2_n_0 : STD_LOGIC;
  signal m_frame_valid_reg_i_3_n_0 : STD_LOGIC;
  signal m_frame_valid_reg_i_4_n_0 : STD_LOGIC;
  signal m_frame_valid_reg_i_5_n_0 : STD_LOGIC;
  signal m_frame_valid_reg_i_6_n_0 : STD_LOGIC;
  signal m_frame_valid_reg_i_7_n_0 : STD_LOGIC;
  signal m_frame_valid_reg_i_8_n_0 : STD_LOGIC;
  signal m_frame_valid_reg_i_9_n_0 : STD_LOGIC;
  signal \outgoing_eth_dest_mac_reg[47]_i_10_n_0\ : STD_LOGIC;
  signal \outgoing_eth_dest_mac_reg[47]_i_11_n_0\ : STD_LOGIC;
  signal \outgoing_eth_dest_mac_reg[47]_i_12_n_0\ : STD_LOGIC;
  signal \outgoing_eth_dest_mac_reg[47]_i_13_n_0\ : STD_LOGIC;
  signal \outgoing_eth_dest_mac_reg[47]_i_14_n_0\ : STD_LOGIC;
  signal \outgoing_eth_dest_mac_reg[47]_i_15_n_0\ : STD_LOGIC;
  signal \outgoing_eth_dest_mac_reg[47]_i_3_n_0\ : STD_LOGIC;
  signal \outgoing_eth_dest_mac_reg[47]_i_4_n_0\ : STD_LOGIC;
  signal \outgoing_eth_dest_mac_reg[47]_i_5_n_0\ : STD_LOGIC;
  signal \outgoing_eth_dest_mac_reg[47]_i_6_n_0\ : STD_LOGIC;
  signal \outgoing_eth_dest_mac_reg[47]_i_7_n_0\ : STD_LOGIC;
  signal \outgoing_eth_dest_mac_reg[47]_i_8_n_0\ : STD_LOGIC;
  signal \outgoing_eth_dest_mac_reg[47]_i_9_n_0\ : STD_LOGIC;
  signal ptr_next : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ptr_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \ptr_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal read_arp_header_reg_i_1_n_0 : STD_LOGIC;
  signal read_arp_header_reg_reg_n_0 : STD_LOGIC;
  signal read_eth_header_next16_out : STD_LOGIC;
  signal \^read_eth_header_reg_reg_0\ : STD_LOGIC;
  signal \s_eth_hdr_ready_reg_i_1__0_n_0\ : STD_LOGIC;
  signal s_eth_hdr_ready_reg_i_2_n_0 : STD_LOGIC;
  signal \s_eth_payload_axis_tready_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \s_eth_payload_axis_tready_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \^s_eth_payload_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal \^s_select_ip_reg0\ : STD_LOGIC;
  signal store_eth_hdr : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_arp_hlen_reg[0]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \m_arp_hlen_reg[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \m_arp_hlen_reg[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \m_arp_hlen_reg[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \m_arp_hlen_reg[4]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \m_arp_hlen_reg[5]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \m_arp_hlen_reg[6]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \m_arp_hlen_reg[7]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \m_arp_plen_reg[0]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \m_arp_plen_reg[1]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \m_arp_plen_reg[2]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \m_arp_plen_reg[3]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \m_arp_plen_reg[4]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \m_arp_plen_reg[5]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \m_arp_plen_reg[6]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \m_arp_plen_reg[7]_i_2\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of m_frame_valid_reg_i_2 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of m_frame_valid_reg_i_6 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \outgoing_arp_oper_reg[1]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \outgoing_arp_oper_reg[3]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \outgoing_arp_tpa_reg[31]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \outgoing_eth_dest_mac_reg[47]_i_12\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \outgoing_eth_dest_mac_reg[47]_i_2\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \ptr_reg[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \ptr_reg[2]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ptr_reg[3]_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \ptr_reg[4]_i_4\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of read_arp_header_reg_i_1 : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of s_eth_hdr_ready_reg_i_2 : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \s_eth_payload_axis_tready_reg_i_2__0\ : label is "soft_lutpair145";
begin
  read_eth_header_reg_reg_0 <= \^read_eth_header_reg_reg_0\;
  s_eth_payload_axis_tready_reg_reg_0 <= \^s_eth_payload_axis_tready_reg_reg_0\;
  s_select_ip_reg0 <= \^s_select_ip_reg0\;
\cache_write_request_ip_reg[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \outgoing_eth_dest_mac_reg[47]_i_5_n_0\,
      O => E(0)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => incoming_arp_tpa(21),
      I1 => incoming_arp_tpa(23),
      I2 => incoming_arp_tpa(22),
      O => \m_arp_tpa_reg_reg[21]_0\(3)
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tha(22),
      I1 => incoming_arp_tha(23),
      I2 => incoming_arp_tha(21),
      O => \m_arp_tha_reg_reg[22]_0\(3)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => incoming_arp_tpa(20),
      I1 => incoming_arp_tpa(19),
      I2 => incoming_arp_tpa(18),
      O => \m_arp_tpa_reg_reg[21]_0\(2)
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tha(19),
      I1 => incoming_arp_tha(20),
      I2 => incoming_arp_tha(18),
      O => \m_arp_tha_reg_reg[22]_0\(2)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tpa(16),
      I1 => incoming_arp_tpa(17),
      I2 => incoming_arp_tpa(15),
      O => \m_arp_tpa_reg_reg[21]_0\(1)
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tha(16),
      I1 => incoming_arp_tha(17),
      I2 => incoming_arp_tha(15),
      O => \m_arp_tha_reg_reg[22]_0\(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tpa(13),
      I1 => incoming_arp_tpa(14),
      I2 => incoming_arp_tpa(12),
      O => \m_arp_tpa_reg_reg[21]_0\(0)
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tha(13),
      I1 => incoming_arp_tha(14),
      I2 => incoming_arp_tha(12),
      O => \m_arp_tha_reg_reg[22]_0\(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => incoming_arp_tpa(31),
      I1 => incoming_arp_tpa(30),
      O => \m_arp_tpa_reg_reg[31]_0\(2)
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tha(34),
      I1 => incoming_arp_tha(35),
      I2 => incoming_arp_tha(33),
      O => \m_arp_tha_reg_reg[34]_0\(3)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tpa(28),
      I1 => incoming_arp_tpa(29),
      I2 => incoming_arp_tpa(27),
      O => \m_arp_tpa_reg_reg[31]_0\(1)
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tha(31),
      I1 => incoming_arp_tha(32),
      I2 => incoming_arp_tha(30),
      O => \m_arp_tha_reg_reg[34]_0\(2)
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tpa(25),
      I1 => incoming_arp_tpa(26),
      I2 => incoming_arp_tpa(24),
      O => \m_arp_tpa_reg_reg[31]_0\(0)
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tha(28),
      I1 => incoming_arp_tha(29),
      I2 => incoming_arp_tha(27),
      O => \m_arp_tha_reg_reg[34]_0\(1)
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tha(25),
      I1 => incoming_arp_tha(26),
      I2 => incoming_arp_tha(24),
      O => \m_arp_tha_reg_reg[34]_0\(0)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tha(46),
      I1 => incoming_arp_tha(47),
      I2 => incoming_arp_tha(45),
      O => \m_arp_tha_reg_reg[46]_0\(3)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tha(43),
      I1 => incoming_arp_tha(44),
      I2 => incoming_arp_tha(42),
      O => \m_arp_tha_reg_reg[46]_0\(2)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => incoming_arp_tha(40),
      I1 => incoming_arp_tha(41),
      I2 => incoming_arp_tha(39),
      O => \m_arp_tha_reg_reg[46]_0\(1)
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tha(37),
      I1 => incoming_arp_tha(38),
      I2 => incoming_arp_tha(36),
      O => \m_arp_tha_reg_reg[46]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tpa(10),
      I1 => incoming_arp_tpa(11),
      I2 => incoming_arp_tpa(9),
      O => S(3)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tha(10),
      I1 => incoming_arp_tha(11),
      I2 => incoming_arp_tha(9),
      O => \m_arp_tha_reg_reg[10]_0\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => incoming_arp_tpa(7),
      I1 => incoming_arp_tpa(8),
      I2 => incoming_arp_tpa(6),
      O => S(2)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tha(7),
      I1 => incoming_arp_tha(8),
      I2 => incoming_arp_tha(6),
      O => \m_arp_tha_reg_reg[10]_0\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tpa(4),
      I1 => incoming_arp_tpa(5),
      I2 => incoming_arp_tpa(3),
      O => S(1)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tha(4),
      I1 => incoming_arp_tha(5),
      I2 => incoming_arp_tha(3),
      O => \m_arp_tha_reg_reg[10]_0\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tpa(1),
      I1 => incoming_arp_tpa(2),
      I2 => incoming_arp_tpa(0),
      O => S(0)
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => incoming_arp_tha(1),
      I1 => incoming_arp_tha(2),
      I2 => incoming_arp_tha(0),
      O => \m_arp_tha_reg_reg[10]_0\(0)
    );
\m_arp_hlen_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_arp_tha_reg_reg[7]_0\(0),
      I1 => \m_arp_hlen_reg[7]_i_2_n_0\,
      I2 => \m_arp_hlen_reg_reg_n_0_[0]\,
      O => \m_arp_hlen_reg[0]_i_1_n_0\
    );
\m_arp_hlen_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \m_arp_hlen_reg_reg_n_0_[1]\,
      I1 => \m_arp_hlen_reg[7]_i_2_n_0\,
      I2 => \m_arp_tha_reg_reg[7]_0\(1),
      O => \m_arp_hlen_reg[1]_i_1_n_0\
    );
\m_arp_hlen_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \m_arp_hlen_reg_reg_n_0_[2]\,
      I1 => \m_arp_hlen_reg[7]_i_2_n_0\,
      I2 => \m_arp_tha_reg_reg[7]_0\(2),
      O => \m_arp_hlen_reg[2]_i_1_n_0\
    );
\m_arp_hlen_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_arp_tha_reg_reg[7]_0\(3),
      I1 => \m_arp_hlen_reg[7]_i_2_n_0\,
      I2 => \m_arp_hlen_reg_reg_n_0_[3]\,
      O => \m_arp_hlen_reg[3]_i_1_n_0\
    );
\m_arp_hlen_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_arp_tha_reg_reg[7]_0\(4),
      I1 => \m_arp_hlen_reg[7]_i_2_n_0\,
      I2 => \m_arp_hlen_reg_reg_n_0_[4]\,
      O => \m_arp_hlen_reg[4]_i_1_n_0\
    );
\m_arp_hlen_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_arp_tha_reg_reg[7]_0\(5),
      I1 => \m_arp_hlen_reg[7]_i_2_n_0\,
      I2 => \m_arp_hlen_reg_reg_n_0_[5]\,
      O => \m_arp_hlen_reg[5]_i_1_n_0\
    );
\m_arp_hlen_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_arp_tha_reg_reg[7]_0\(6),
      I1 => \m_arp_hlen_reg[7]_i_2_n_0\,
      I2 => \m_arp_hlen_reg_reg_n_0_[6]\,
      O => \m_arp_hlen_reg[6]_i_1_n_0\
    );
\m_arp_hlen_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_arp_tha_reg_reg[7]_0\(7),
      I1 => \m_arp_hlen_reg[7]_i_2_n_0\,
      I2 => \m_arp_hlen_reg_reg_n_0_[7]\,
      O => \m_arp_hlen_reg[7]_i_1_n_0\
    );
\m_arp_hlen_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => ptr_reg(0),
      I1 => ptr_reg(1),
      I2 => ptr_reg(4),
      I3 => ptr_reg(3),
      I4 => ptr_reg(2),
      I5 => read_arp_header_reg_reg_n_0,
      O => \m_arp_hlen_reg[7]_i_2_n_0\
    );
\m_arp_hlen_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => read_eth_header_next16_out,
      D => \m_arp_hlen_reg[0]_i_1_n_0\,
      Q => \m_arp_hlen_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_arp_hlen_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => read_eth_header_next16_out,
      D => \m_arp_hlen_reg[1]_i_1_n_0\,
      Q => \m_arp_hlen_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_arp_hlen_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => read_eth_header_next16_out,
      D => \m_arp_hlen_reg[2]_i_1_n_0\,
      Q => \m_arp_hlen_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_arp_hlen_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => read_eth_header_next16_out,
      D => \m_arp_hlen_reg[3]_i_1_n_0\,
      Q => \m_arp_hlen_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_arp_hlen_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => read_eth_header_next16_out,
      D => \m_arp_hlen_reg[4]_i_1_n_0\,
      Q => \m_arp_hlen_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_arp_hlen_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => read_eth_header_next16_out,
      D => \m_arp_hlen_reg[5]_i_1_n_0\,
      Q => \m_arp_hlen_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_arp_hlen_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => read_eth_header_next16_out,
      D => \m_arp_hlen_reg[6]_i_1_n_0\,
      Q => \m_arp_hlen_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_arp_hlen_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => read_eth_header_next16_out,
      D => \m_arp_hlen_reg[7]_i_1_n_0\,
      Q => \m_arp_hlen_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_arp_htype_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => ptr_reg(1),
      I1 => ptr_reg(0),
      I2 => \ptr_reg[4]_i_4_n_0\,
      I3 => ptr_reg(4),
      I4 => ptr_reg(3),
      I5 => ptr_reg(2),
      O => \m_arp_htype_reg[15]_i_1_n_0\
    );
\m_arp_htype_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => ptr_reg(1),
      I1 => ptr_reg(0),
      I2 => \ptr_reg[4]_i_4_n_0\,
      I3 => ptr_reg(4),
      I4 => ptr_reg(3),
      I5 => ptr_reg(2),
      O => \m_arp_htype_reg[7]_i_1_n_0\
    );
\m_arp_htype_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_htype_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => incoming_arp_htype(0),
      R => '0'
    );
\m_arp_htype_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_htype_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => incoming_arp_htype(10),
      R => '0'
    );
\m_arp_htype_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_htype_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => incoming_arp_htype(11),
      R => '0'
    );
\m_arp_htype_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_htype_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => incoming_arp_htype(12),
      R => '0'
    );
\m_arp_htype_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_htype_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => incoming_arp_htype(13),
      R => '0'
    );
\m_arp_htype_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_htype_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => incoming_arp_htype(14),
      R => '0'
    );
\m_arp_htype_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_htype_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => incoming_arp_htype(15),
      R => '0'
    );
\m_arp_htype_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_htype_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => incoming_arp_htype(1),
      R => '0'
    );
\m_arp_htype_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_htype_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => incoming_arp_htype(2),
      R => '0'
    );
\m_arp_htype_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_htype_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => incoming_arp_htype(3),
      R => '0'
    );
\m_arp_htype_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_htype_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => incoming_arp_htype(4),
      R => '0'
    );
\m_arp_htype_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_htype_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => incoming_arp_htype(5),
      R => '0'
    );
\m_arp_htype_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_htype_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => incoming_arp_htype(6),
      R => '0'
    );
\m_arp_htype_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_htype_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => incoming_arp_htype(7),
      R => '0'
    );
\m_arp_htype_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_htype_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => incoming_arp_htype(8),
      R => '0'
    );
\m_arp_htype_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_htype_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => incoming_arp_htype(9),
      R => '0'
    );
\m_arp_oper_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \ptr_reg[4]_i_4_n_0\,
      I1 => ptr_reg(0),
      I2 => ptr_reg(1),
      I3 => ptr_reg(4),
      I4 => ptr_reg(2),
      I5 => ptr_reg(3),
      O => \m_arp_oper_reg[15]_i_1_n_0\
    );
\m_arp_oper_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => \ptr_reg[4]_i_4_n_0\,
      I1 => ptr_reg(0),
      I2 => ptr_reg(1),
      I3 => ptr_reg(2),
      I4 => ptr_reg(4),
      I5 => ptr_reg(3),
      O => \m_arp_oper_reg[7]_i_1_n_0\
    );
\m_arp_oper_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_oper_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => incoming_arp_oper(0),
      R => '0'
    );
\m_arp_oper_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_oper_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => incoming_arp_oper(10),
      R => '0'
    );
\m_arp_oper_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_oper_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => incoming_arp_oper(11),
      R => '0'
    );
\m_arp_oper_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_oper_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => incoming_arp_oper(12),
      R => '0'
    );
\m_arp_oper_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_oper_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => incoming_arp_oper(13),
      R => '0'
    );
\m_arp_oper_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_oper_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => incoming_arp_oper(14),
      R => '0'
    );
\m_arp_oper_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_oper_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => incoming_arp_oper(15),
      R => '0'
    );
\m_arp_oper_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_oper_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => incoming_arp_oper(1),
      R => '0'
    );
\m_arp_oper_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_oper_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => incoming_arp_oper(2),
      R => '0'
    );
\m_arp_oper_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_oper_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => incoming_arp_oper(3),
      R => '0'
    );
\m_arp_oper_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_oper_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => incoming_arp_oper(4),
      R => '0'
    );
\m_arp_oper_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_oper_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => incoming_arp_oper(5),
      R => '0'
    );
\m_arp_oper_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_oper_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => incoming_arp_oper(6),
      R => '0'
    );
\m_arp_oper_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_oper_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => incoming_arp_oper(7),
      R => '0'
    );
\m_arp_oper_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_oper_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => incoming_arp_oper(8),
      R => '0'
    );
\m_arp_oper_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_oper_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => incoming_arp_oper(9),
      R => '0'
    );
\m_arp_plen_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_arp_plen_reg_reg_n_0_[0]\,
      I1 => \m_arp_plen_reg[7]_i_3_n_0\,
      I2 => \m_arp_tha_reg_reg[7]_0\(0),
      O => \m_arp_plen_reg[0]_i_1_n_0\
    );
\m_arp_plen_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_arp_plen_reg_reg_n_0_[1]\,
      I1 => \m_arp_plen_reg[7]_i_3_n_0\,
      I2 => \m_arp_tha_reg_reg[7]_0\(1),
      O => \m_arp_plen_reg[1]_i_1_n_0\
    );
\m_arp_plen_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \m_arp_tha_reg_reg[7]_0\(2),
      I1 => \m_arp_plen_reg[7]_i_3_n_0\,
      I2 => \m_arp_plen_reg_reg_n_0_[2]\,
      O => \m_arp_plen_reg[2]_i_1_n_0\
    );
\m_arp_plen_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_arp_plen_reg_reg_n_0_[3]\,
      I1 => \m_arp_plen_reg[7]_i_3_n_0\,
      I2 => \m_arp_tha_reg_reg[7]_0\(3),
      O => \m_arp_plen_reg[3]_i_1_n_0\
    );
\m_arp_plen_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_arp_plen_reg_reg_n_0_[4]\,
      I1 => \m_arp_plen_reg[7]_i_3_n_0\,
      I2 => \m_arp_tha_reg_reg[7]_0\(4),
      O => \m_arp_plen_reg[4]_i_1_n_0\
    );
\m_arp_plen_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_arp_plen_reg_reg_n_0_[5]\,
      I1 => \m_arp_plen_reg[7]_i_3_n_0\,
      I2 => \m_arp_tha_reg_reg[7]_0\(5),
      O => \m_arp_plen_reg[5]_i_1_n_0\
    );
\m_arp_plen_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_arp_plen_reg_reg_n_0_[6]\,
      I1 => \m_arp_plen_reg[7]_i_3_n_0\,
      I2 => \m_arp_tha_reg_reg[7]_0\(6),
      O => \m_arp_plen_reg[6]_i_1_n_0\
    );
\m_arp_plen_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_eth_payload_axis_tvalid,
      I1 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I2 => \ptr_reg_reg[0]_0\,
      O => read_eth_header_next16_out
    );
\m_arp_plen_reg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \m_arp_plen_reg_reg_n_0_[7]\,
      I1 => \m_arp_plen_reg[7]_i_3_n_0\,
      I2 => \m_arp_tha_reg_reg[7]_0\(7),
      O => \m_arp_plen_reg[7]_i_2_n_0\
    );
\m_arp_plen_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEFFFFFFF"
    )
        port map (
      I0 => ptr_reg(4),
      I1 => ptr_reg(3),
      I2 => ptr_reg(2),
      I3 => read_arp_header_reg_reg_n_0,
      I4 => ptr_reg(0),
      I5 => ptr_reg(1),
      O => \m_arp_plen_reg[7]_i_3_n_0\
    );
\m_arp_plen_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => read_eth_header_next16_out,
      D => \m_arp_plen_reg[0]_i_1_n_0\,
      Q => \m_arp_plen_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_arp_plen_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => read_eth_header_next16_out,
      D => \m_arp_plen_reg[1]_i_1_n_0\,
      Q => \m_arp_plen_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_arp_plen_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => read_eth_header_next16_out,
      D => \m_arp_plen_reg[2]_i_1_n_0\,
      Q => \m_arp_plen_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_arp_plen_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => read_eth_header_next16_out,
      D => \m_arp_plen_reg[3]_i_1_n_0\,
      Q => \m_arp_plen_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_arp_plen_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => read_eth_header_next16_out,
      D => \m_arp_plen_reg[4]_i_1_n_0\,
      Q => \m_arp_plen_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_arp_plen_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => read_eth_header_next16_out,
      D => \m_arp_plen_reg[5]_i_1_n_0\,
      Q => \m_arp_plen_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_arp_plen_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => read_eth_header_next16_out,
      D => \m_arp_plen_reg[6]_i_1_n_0\,
      Q => \m_arp_plen_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_arp_plen_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => read_eth_header_next16_out,
      D => \m_arp_plen_reg[7]_i_2_n_0\,
      Q => \m_arp_plen_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_arp_ptype_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => \ptr_reg[4]_i_4_n_0\,
      I1 => ptr_reg(0),
      I2 => ptr_reg(1),
      I3 => ptr_reg(4),
      I4 => ptr_reg(3),
      I5 => ptr_reg(2),
      O => \m_arp_ptype_reg[15]_i_1_n_0\
    );
\m_arp_ptype_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \ptr_reg[4]_i_4_n_0\,
      I1 => ptr_reg(1),
      I2 => ptr_reg(0),
      I3 => ptr_reg(4),
      I4 => ptr_reg(3),
      I5 => ptr_reg(2),
      O => \m_arp_ptype_reg[7]_i_1_n_0\
    );
\m_arp_ptype_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_ptype_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => incoming_arp_ptype(0),
      R => '0'
    );
\m_arp_ptype_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_ptype_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => incoming_arp_ptype(10),
      R => '0'
    );
\m_arp_ptype_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_ptype_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => incoming_arp_ptype(11),
      R => '0'
    );
\m_arp_ptype_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_ptype_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => incoming_arp_ptype(12),
      R => '0'
    );
\m_arp_ptype_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_ptype_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => incoming_arp_ptype(13),
      R => '0'
    );
\m_arp_ptype_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_ptype_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => incoming_arp_ptype(14),
      R => '0'
    );
\m_arp_ptype_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_ptype_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => incoming_arp_ptype(15),
      R => '0'
    );
\m_arp_ptype_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_ptype_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => incoming_arp_ptype(1),
      R => '0'
    );
\m_arp_ptype_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_ptype_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => incoming_arp_ptype(2),
      R => '0'
    );
\m_arp_ptype_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_ptype_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => incoming_arp_ptype(3),
      R => '0'
    );
\m_arp_ptype_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_ptype_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => incoming_arp_ptype(4),
      R => '0'
    );
\m_arp_ptype_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_ptype_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => incoming_arp_ptype(5),
      R => '0'
    );
\m_arp_ptype_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_ptype_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => incoming_arp_ptype(6),
      R => '0'
    );
\m_arp_ptype_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_ptype_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => incoming_arp_ptype(7),
      R => '0'
    );
\m_arp_ptype_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_ptype_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => incoming_arp_ptype(8),
      R => '0'
    );
\m_arp_ptype_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_ptype_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => incoming_arp_ptype(9),
      R => '0'
    );
\m_arp_sha_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => ptr_reg(1),
      I1 => ptr_reg(0),
      I2 => \ptr_reg[4]_i_4_n_0\,
      I3 => ptr_reg(3),
      I4 => ptr_reg(4),
      I5 => ptr_reg(2),
      O => \m_arp_sha_reg[15]_i_1_n_0\
    );
\m_arp_sha_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \ptr_reg[4]_i_4_n_0\,
      I1 => ptr_reg(1),
      I2 => ptr_reg(0),
      I3 => ptr_reg(2),
      I4 => ptr_reg(3),
      I5 => ptr_reg(4),
      O => \m_arp_sha_reg[23]_i_1_n_0\
    );
\m_arp_sha_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000200000"
    )
        port map (
      I0 => \ptr_reg[4]_i_4_n_0\,
      I1 => ptr_reg(0),
      I2 => ptr_reg(1),
      I3 => ptr_reg(2),
      I4 => ptr_reg(3),
      I5 => ptr_reg(4),
      O => \m_arp_sha_reg[31]_i_1_n_0\
    );
\m_arp_sha_reg[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => ptr_reg(1),
      I1 => ptr_reg(0),
      I2 => \ptr_reg[4]_i_4_n_0\,
      I3 => ptr_reg(2),
      I4 => ptr_reg(3),
      I5 => ptr_reg(4),
      O => \m_arp_sha_reg[39]_i_1_n_0\
    );
\m_arp_sha_reg[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => ptr_reg(1),
      I1 => ptr_reg(0),
      I2 => \ptr_reg[4]_i_4_n_0\,
      I3 => ptr_reg(2),
      I4 => ptr_reg(3),
      I5 => ptr_reg(4),
      O => \m_arp_sha_reg[47]_i_1_n_0\
    );
\m_arp_sha_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => ptr_reg(1),
      I1 => ptr_reg(0),
      I2 => \ptr_reg[4]_i_4_n_0\,
      I3 => ptr_reg(3),
      I4 => ptr_reg(4),
      I5 => ptr_reg(2),
      O => \m_arp_sha_reg[7]_i_1_n_0\
    );
\m_arp_sha_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => \m_arp_sha_reg_reg[47]_0\(0),
      R => '0'
    );
\m_arp_sha_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => \m_arp_sha_reg_reg[47]_0\(10),
      R => '0'
    );
\m_arp_sha_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => \m_arp_sha_reg_reg[47]_0\(11),
      R => '0'
    );
\m_arp_sha_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => \m_arp_sha_reg_reg[47]_0\(12),
      R => '0'
    );
\m_arp_sha_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => \m_arp_sha_reg_reg[47]_0\(13),
      R => '0'
    );
\m_arp_sha_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => \m_arp_sha_reg_reg[47]_0\(14),
      R => '0'
    );
\m_arp_sha_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => \m_arp_sha_reg_reg[47]_0\(15),
      R => '0'
    );
\m_arp_sha_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => \m_arp_sha_reg_reg[47]_0\(16),
      R => '0'
    );
\m_arp_sha_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => \m_arp_sha_reg_reg[47]_0\(17),
      R => '0'
    );
\m_arp_sha_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => \m_arp_sha_reg_reg[47]_0\(18),
      R => '0'
    );
\m_arp_sha_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => \m_arp_sha_reg_reg[47]_0\(19),
      R => '0'
    );
\m_arp_sha_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => \m_arp_sha_reg_reg[47]_0\(1),
      R => '0'
    );
\m_arp_sha_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => \m_arp_sha_reg_reg[47]_0\(20),
      R => '0'
    );
\m_arp_sha_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => \m_arp_sha_reg_reg[47]_0\(21),
      R => '0'
    );
\m_arp_sha_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => \m_arp_sha_reg_reg[47]_0\(22),
      R => '0'
    );
\m_arp_sha_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => \m_arp_sha_reg_reg[47]_0\(23),
      R => '0'
    );
\m_arp_sha_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => \m_arp_sha_reg_reg[47]_0\(24),
      R => '0'
    );
\m_arp_sha_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => \m_arp_sha_reg_reg[47]_0\(25),
      R => '0'
    );
\m_arp_sha_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => \m_arp_sha_reg_reg[47]_0\(26),
      R => '0'
    );
\m_arp_sha_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => \m_arp_sha_reg_reg[47]_0\(27),
      R => '0'
    );
\m_arp_sha_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => \m_arp_sha_reg_reg[47]_0\(28),
      R => '0'
    );
\m_arp_sha_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => \m_arp_sha_reg_reg[47]_0\(29),
      R => '0'
    );
\m_arp_sha_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => \m_arp_sha_reg_reg[47]_0\(2),
      R => '0'
    );
\m_arp_sha_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => \m_arp_sha_reg_reg[47]_0\(30),
      R => '0'
    );
\m_arp_sha_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => \m_arp_sha_reg_reg[47]_0\(31),
      R => '0'
    );
\m_arp_sha_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[39]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => \m_arp_sha_reg_reg[47]_0\(32),
      R => '0'
    );
\m_arp_sha_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[39]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => \m_arp_sha_reg_reg[47]_0\(33),
      R => '0'
    );
\m_arp_sha_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[39]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => \m_arp_sha_reg_reg[47]_0\(34),
      R => '0'
    );
\m_arp_sha_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[39]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => \m_arp_sha_reg_reg[47]_0\(35),
      R => '0'
    );
\m_arp_sha_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[39]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => \m_arp_sha_reg_reg[47]_0\(36),
      R => '0'
    );
\m_arp_sha_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[39]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => \m_arp_sha_reg_reg[47]_0\(37),
      R => '0'
    );
\m_arp_sha_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[39]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => \m_arp_sha_reg_reg[47]_0\(38),
      R => '0'
    );
\m_arp_sha_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[39]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => \m_arp_sha_reg_reg[47]_0\(39),
      R => '0'
    );
\m_arp_sha_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => \m_arp_sha_reg_reg[47]_0\(3),
      R => '0'
    );
\m_arp_sha_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[47]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => \m_arp_sha_reg_reg[47]_0\(40),
      R => '0'
    );
\m_arp_sha_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[47]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => \m_arp_sha_reg_reg[47]_0\(41),
      R => '0'
    );
\m_arp_sha_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[47]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => \m_arp_sha_reg_reg[47]_0\(42),
      R => '0'
    );
\m_arp_sha_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[47]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => \m_arp_sha_reg_reg[47]_0\(43),
      R => '0'
    );
\m_arp_sha_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[47]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => \m_arp_sha_reg_reg[47]_0\(44),
      R => '0'
    );
\m_arp_sha_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[47]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => \m_arp_sha_reg_reg[47]_0\(45),
      R => '0'
    );
\m_arp_sha_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[47]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => \m_arp_sha_reg_reg[47]_0\(46),
      R => '0'
    );
\m_arp_sha_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[47]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => \m_arp_sha_reg_reg[47]_0\(47),
      R => '0'
    );
\m_arp_sha_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => \m_arp_sha_reg_reg[47]_0\(4),
      R => '0'
    );
\m_arp_sha_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => \m_arp_sha_reg_reg[47]_0\(5),
      R => '0'
    );
\m_arp_sha_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => \m_arp_sha_reg_reg[47]_0\(6),
      R => '0'
    );
\m_arp_sha_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => \m_arp_sha_reg_reg[47]_0\(7),
      R => '0'
    );
\m_arp_sha_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => \m_arp_sha_reg_reg[47]_0\(8),
      R => '0'
    );
\m_arp_sha_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_sha_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => \m_arp_sha_reg_reg[47]_0\(9),
      R => '0'
    );
\m_arp_spa_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => ptr_reg(0),
      I1 => ptr_reg(1),
      I2 => ptr_reg(2),
      I3 => ptr_reg(4),
      I4 => ptr_reg(3),
      I5 => \ptr_reg[4]_i_4_n_0\,
      O => \m_arp_spa_reg[15]_i_1_n_0\
    );
\m_arp_spa_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => ptr_reg(3),
      I1 => ptr_reg(0),
      I2 => ptr_reg(1),
      I3 => ptr_reg(2),
      I4 => \ptr_reg[4]_i_4_n_0\,
      I5 => ptr_reg(4),
      O => \m_arp_spa_reg[23]_i_1_n_0\
    );
\m_arp_spa_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \ptr_reg[4]_i_4_n_0\,
      I1 => ptr_reg(0),
      I2 => ptr_reg(1),
      I3 => ptr_reg(3),
      I4 => ptr_reg(4),
      I5 => ptr_reg(2),
      O => \m_arp_spa_reg[31]_i_1_n_0\
    );
\m_arp_spa_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => ptr_reg(0),
      I1 => ptr_reg(1),
      I2 => ptr_reg(2),
      I3 => ptr_reg(4),
      I4 => ptr_reg(3),
      I5 => \ptr_reg[4]_i_4_n_0\,
      O => \m_arp_spa_reg[7]_i_1_n_0\
    );
\m_arp_spa_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => \m_arp_spa_reg_reg[31]_0\(0),
      R => '0'
    );
\m_arp_spa_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => \m_arp_spa_reg_reg[31]_0\(10),
      R => '0'
    );
\m_arp_spa_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => \m_arp_spa_reg_reg[31]_0\(11),
      R => '0'
    );
\m_arp_spa_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => \m_arp_spa_reg_reg[31]_0\(12),
      R => '0'
    );
\m_arp_spa_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => \m_arp_spa_reg_reg[31]_0\(13),
      R => '0'
    );
\m_arp_spa_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => \m_arp_spa_reg_reg[31]_0\(14),
      R => '0'
    );
\m_arp_spa_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => \m_arp_spa_reg_reg[31]_0\(15),
      R => '0'
    );
\m_arp_spa_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => \m_arp_spa_reg_reg[31]_0\(16),
      R => '0'
    );
\m_arp_spa_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => \m_arp_spa_reg_reg[31]_0\(17),
      R => '0'
    );
\m_arp_spa_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => \m_arp_spa_reg_reg[31]_0\(18),
      R => '0'
    );
\m_arp_spa_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => \m_arp_spa_reg_reg[31]_0\(19),
      R => '0'
    );
\m_arp_spa_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => \m_arp_spa_reg_reg[31]_0\(1),
      R => '0'
    );
\m_arp_spa_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => \m_arp_spa_reg_reg[31]_0\(20),
      R => '0'
    );
\m_arp_spa_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => \m_arp_spa_reg_reg[31]_0\(21),
      R => '0'
    );
\m_arp_spa_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => \m_arp_spa_reg_reg[31]_0\(22),
      R => '0'
    );
\m_arp_spa_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => \m_arp_spa_reg_reg[31]_0\(23),
      R => '0'
    );
\m_arp_spa_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => \m_arp_spa_reg_reg[31]_0\(24),
      R => '0'
    );
\m_arp_spa_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => \m_arp_spa_reg_reg[31]_0\(25),
      R => '0'
    );
\m_arp_spa_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => \m_arp_spa_reg_reg[31]_0\(26),
      R => '0'
    );
\m_arp_spa_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => \m_arp_spa_reg_reg[31]_0\(27),
      R => '0'
    );
\m_arp_spa_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => \m_arp_spa_reg_reg[31]_0\(28),
      R => '0'
    );
\m_arp_spa_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => \m_arp_spa_reg_reg[31]_0\(29),
      R => '0'
    );
\m_arp_spa_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => \m_arp_spa_reg_reg[31]_0\(2),
      R => '0'
    );
\m_arp_spa_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => \m_arp_spa_reg_reg[31]_0\(30),
      R => '0'
    );
\m_arp_spa_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => \m_arp_spa_reg_reg[31]_0\(31),
      R => '0'
    );
\m_arp_spa_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => \m_arp_spa_reg_reg[31]_0\(3),
      R => '0'
    );
\m_arp_spa_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => \m_arp_spa_reg_reg[31]_0\(4),
      R => '0'
    );
\m_arp_spa_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => \m_arp_spa_reg_reg[31]_0\(5),
      R => '0'
    );
\m_arp_spa_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => \m_arp_spa_reg_reg[31]_0\(6),
      R => '0'
    );
\m_arp_spa_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => \m_arp_spa_reg_reg[31]_0\(7),
      R => '0'
    );
\m_arp_spa_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => \m_arp_spa_reg_reg[31]_0\(8),
      R => '0'
    );
\m_arp_spa_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_spa_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => \m_arp_spa_reg_reg[31]_0\(9),
      R => '0'
    );
\m_arp_tha_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => ptr_reg(0),
      I1 => ptr_reg(1),
      I2 => \m_arp_tha_reg[31]_i_2_n_0\,
      O => \m_arp_tha_reg[15]_i_1_n_0\
    );
\m_arp_tha_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ptr_reg(0),
      I1 => ptr_reg(1),
      I2 => \m_arp_tha_reg[31]_i_2_n_0\,
      O => \m_arp_tha_reg[23]_i_1_n_0\
    );
\m_arp_tha_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => ptr_reg(0),
      I1 => ptr_reg(1),
      I2 => \m_arp_tha_reg[31]_i_2_n_0\,
      O => \m_arp_tha_reg[31]_i_1_n_0\
    );
\m_arp_tha_reg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \m_arp_tpa_reg[7]_i_3_n_0\,
      I1 => ptr_reg(3),
      I2 => ptr_reg(4),
      I3 => ptr_reg(2),
      I4 => read_arp_header_reg_reg_n_0,
      O => \m_arp_tha_reg[31]_i_2_n_0\
    );
\m_arp_tha_reg[39]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => ptr_reg(0),
      I1 => ptr_reg(1),
      I2 => ptr_reg(2),
      I3 => ptr_reg(4),
      I4 => ptr_reg(3),
      I5 => \ptr_reg[4]_i_4_n_0\,
      O => \m_arp_tha_reg[39]_i_1_n_0\
    );
\m_arp_tha_reg[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => ptr_reg(0),
      I1 => ptr_reg(1),
      I2 => ptr_reg(2),
      I3 => ptr_reg(4),
      I4 => ptr_reg(3),
      I5 => \ptr_reg[4]_i_4_n_0\,
      O => \m_arp_tha_reg[47]_i_1_n_0\
    );
\m_arp_tha_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ptr_reg(0),
      I1 => ptr_reg(1),
      I2 => \m_arp_tha_reg[31]_i_2_n_0\,
      O => \m_arp_tha_reg[7]_i_1_n_0\
    );
\m_arp_tha_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => incoming_arp_tha(0),
      R => '0'
    );
\m_arp_tha_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => incoming_arp_tha(10),
      R => '0'
    );
\m_arp_tha_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => incoming_arp_tha(11),
      R => '0'
    );
\m_arp_tha_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => incoming_arp_tha(12),
      R => '0'
    );
\m_arp_tha_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => incoming_arp_tha(13),
      R => '0'
    );
\m_arp_tha_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => incoming_arp_tha(14),
      R => '0'
    );
\m_arp_tha_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => incoming_arp_tha(15),
      R => '0'
    );
\m_arp_tha_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => incoming_arp_tha(16),
      R => '0'
    );
\m_arp_tha_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => incoming_arp_tha(17),
      R => '0'
    );
\m_arp_tha_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => incoming_arp_tha(18),
      R => '0'
    );
\m_arp_tha_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => incoming_arp_tha(19),
      R => '0'
    );
\m_arp_tha_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => incoming_arp_tha(1),
      R => '0'
    );
\m_arp_tha_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => incoming_arp_tha(20),
      R => '0'
    );
\m_arp_tha_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => incoming_arp_tha(21),
      R => '0'
    );
\m_arp_tha_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => incoming_arp_tha(22),
      R => '0'
    );
\m_arp_tha_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => incoming_arp_tha(23),
      R => '0'
    );
\m_arp_tha_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => incoming_arp_tha(24),
      R => '0'
    );
\m_arp_tha_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => incoming_arp_tha(25),
      R => '0'
    );
\m_arp_tha_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => incoming_arp_tha(26),
      R => '0'
    );
\m_arp_tha_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => incoming_arp_tha(27),
      R => '0'
    );
\m_arp_tha_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => incoming_arp_tha(28),
      R => '0'
    );
\m_arp_tha_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => incoming_arp_tha(29),
      R => '0'
    );
\m_arp_tha_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => incoming_arp_tha(2),
      R => '0'
    );
\m_arp_tha_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => incoming_arp_tha(30),
      R => '0'
    );
\m_arp_tha_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => incoming_arp_tha(31),
      R => '0'
    );
\m_arp_tha_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[39]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => incoming_arp_tha(32),
      R => '0'
    );
\m_arp_tha_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[39]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => incoming_arp_tha(33),
      R => '0'
    );
\m_arp_tha_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[39]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => incoming_arp_tha(34),
      R => '0'
    );
\m_arp_tha_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[39]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => incoming_arp_tha(35),
      R => '0'
    );
\m_arp_tha_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[39]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => incoming_arp_tha(36),
      R => '0'
    );
\m_arp_tha_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[39]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => incoming_arp_tha(37),
      R => '0'
    );
\m_arp_tha_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[39]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => incoming_arp_tha(38),
      R => '0'
    );
\m_arp_tha_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[39]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => incoming_arp_tha(39),
      R => '0'
    );
\m_arp_tha_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => incoming_arp_tha(3),
      R => '0'
    );
\m_arp_tha_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[47]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => incoming_arp_tha(40),
      R => '0'
    );
\m_arp_tha_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[47]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => incoming_arp_tha(41),
      R => '0'
    );
\m_arp_tha_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[47]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => incoming_arp_tha(42),
      R => '0'
    );
\m_arp_tha_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[47]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => incoming_arp_tha(43),
      R => '0'
    );
\m_arp_tha_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[47]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => incoming_arp_tha(44),
      R => '0'
    );
\m_arp_tha_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[47]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => incoming_arp_tha(45),
      R => '0'
    );
\m_arp_tha_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[47]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => incoming_arp_tha(46),
      R => '0'
    );
\m_arp_tha_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[47]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => incoming_arp_tha(47),
      R => '0'
    );
\m_arp_tha_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => incoming_arp_tha(4),
      R => '0'
    );
\m_arp_tha_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => incoming_arp_tha(5),
      R => '0'
    );
\m_arp_tha_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => incoming_arp_tha(6),
      R => '0'
    );
\m_arp_tha_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => incoming_arp_tha(7),
      R => '0'
    );
\m_arp_tha_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => incoming_arp_tha(8),
      R => '0'
    );
\m_arp_tha_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tha_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => incoming_arp_tha(9),
      R => '0'
    );
\m_arp_tpa_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => \ptr_reg[4]_i_4_n_0\,
      I1 => ptr_reg(0),
      I2 => ptr_reg(1),
      I3 => ptr_reg(4),
      I4 => ptr_reg(2),
      I5 => ptr_reg(3),
      O => \m_arp_tpa_reg[15]_i_1_n_0\
    );
\m_arp_tpa_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000400000000000"
    )
        port map (
      I0 => ptr_reg(1),
      I1 => ptr_reg(0),
      I2 => \ptr_reg[4]_i_4_n_0\,
      I3 => ptr_reg(4),
      I4 => ptr_reg(2),
      I5 => ptr_reg(3),
      O => \m_arp_tpa_reg[23]_i_1_n_0\
    );
\m_arp_tpa_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => ptr_reg(1),
      I1 => ptr_reg(0),
      I2 => \ptr_reg[4]_i_4_n_0\,
      I3 => ptr_reg(4),
      I4 => ptr_reg(2),
      I5 => ptr_reg(3),
      O => \m_arp_tpa_reg[31]_i_1_n_0\
    );
\m_arp_tpa_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => ptr_reg(2),
      I1 => ptr_reg(4),
      I2 => ptr_reg(3),
      I3 => \m_arp_tpa_reg[7]_i_2_n_0\,
      I4 => read_arp_header_reg_reg_n_0,
      I5 => \m_arp_tpa_reg[7]_i_3_n_0\,
      O => \m_arp_tpa_reg[7]_i_1_n_0\
    );
\m_arp_tpa_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ptr_reg(1),
      I1 => ptr_reg(0),
      O => \m_arp_tpa_reg[7]_i_2_n_0\
    );
\m_arp_tpa_reg[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \ptr_reg_reg[0]_0\,
      I1 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I2 => rx_eth_payload_axis_tvalid,
      O => \m_arp_tpa_reg[7]_i_3_n_0\
    );
\m_arp_tpa_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => incoming_arp_tpa(0),
      R => '0'
    );
\m_arp_tpa_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => incoming_arp_tpa(10),
      R => '0'
    );
\m_arp_tpa_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => incoming_arp_tpa(11),
      R => '0'
    );
\m_arp_tpa_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => incoming_arp_tpa(12),
      R => '0'
    );
\m_arp_tpa_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => incoming_arp_tpa(13),
      R => '0'
    );
\m_arp_tpa_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => incoming_arp_tpa(14),
      R => '0'
    );
\m_arp_tpa_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => incoming_arp_tpa(15),
      R => '0'
    );
\m_arp_tpa_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => incoming_arp_tpa(16),
      R => '0'
    );
\m_arp_tpa_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => incoming_arp_tpa(17),
      R => '0'
    );
\m_arp_tpa_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => incoming_arp_tpa(18),
      R => '0'
    );
\m_arp_tpa_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => incoming_arp_tpa(19),
      R => '0'
    );
\m_arp_tpa_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => incoming_arp_tpa(1),
      R => '0'
    );
\m_arp_tpa_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => incoming_arp_tpa(20),
      R => '0'
    );
\m_arp_tpa_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => incoming_arp_tpa(21),
      R => '0'
    );
\m_arp_tpa_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => incoming_arp_tpa(22),
      R => '0'
    );
\m_arp_tpa_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[23]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => incoming_arp_tpa(23),
      R => '0'
    );
\m_arp_tpa_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => incoming_arp_tpa(24),
      R => '0'
    );
\m_arp_tpa_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => incoming_arp_tpa(25),
      R => '0'
    );
\m_arp_tpa_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => incoming_arp_tpa(26),
      R => '0'
    );
\m_arp_tpa_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => incoming_arp_tpa(27),
      R => '0'
    );
\m_arp_tpa_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => incoming_arp_tpa(28),
      R => '0'
    );
\m_arp_tpa_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => incoming_arp_tpa(29),
      R => '0'
    );
\m_arp_tpa_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(2),
      Q => incoming_arp_tpa(2),
      R => '0'
    );
\m_arp_tpa_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => incoming_arp_tpa(30),
      R => '0'
    );
\m_arp_tpa_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[31]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => incoming_arp_tpa(31),
      R => '0'
    );
\m_arp_tpa_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(3),
      Q => incoming_arp_tpa(3),
      R => '0'
    );
\m_arp_tpa_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(4),
      Q => incoming_arp_tpa(4),
      R => '0'
    );
\m_arp_tpa_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(5),
      Q => incoming_arp_tpa(5),
      R => '0'
    );
\m_arp_tpa_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(6),
      Q => incoming_arp_tpa(6),
      R => '0'
    );
\m_arp_tpa_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[7]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(7),
      Q => incoming_arp_tpa(7),
      R => '0'
    );
\m_arp_tpa_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(0),
      Q => incoming_arp_tpa(8),
      R => '0'
    );
\m_arp_tpa_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \m_arp_tpa_reg[15]_i_1_n_0\,
      D => \m_arp_tha_reg_reg[7]_0\(1),
      Q => incoming_arp_tpa(9),
      R => '0'
    );
\m_eth_payload_axis_tready_int_reg_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000777"
    )
        port map (
      I0 => \ptr_reg_reg[0]_0\,
      I1 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I2 => temp_m_eth_payload_axis_tvalid_reg_reg,
      I3 => s_select_ip_reg_reg_0,
      I4 => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      O => s_select_arp_reg_reg
    );
\m_eth_src_mac_reg[47]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^read_eth_header_reg_reg_0\,
      I1 => read_arp_header_reg_reg_0,
      O => store_eth_hdr
    );
\m_eth_src_mac_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(0),
      Q => Q(0),
      R => '0'
    );
\m_eth_src_mac_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(10),
      Q => Q(10),
      R => '0'
    );
\m_eth_src_mac_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(11),
      Q => Q(11),
      R => '0'
    );
\m_eth_src_mac_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(12),
      Q => Q(12),
      R => '0'
    );
\m_eth_src_mac_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(13),
      Q => Q(13),
      R => '0'
    );
\m_eth_src_mac_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(14),
      Q => Q(14),
      R => '0'
    );
\m_eth_src_mac_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(15),
      Q => Q(15),
      R => '0'
    );
\m_eth_src_mac_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(16),
      Q => Q(16),
      R => '0'
    );
\m_eth_src_mac_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(17),
      Q => Q(17),
      R => '0'
    );
\m_eth_src_mac_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(18),
      Q => Q(18),
      R => '0'
    );
\m_eth_src_mac_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(19),
      Q => Q(19),
      R => '0'
    );
\m_eth_src_mac_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(1),
      Q => Q(1),
      R => '0'
    );
\m_eth_src_mac_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(20),
      Q => Q(20),
      R => '0'
    );
\m_eth_src_mac_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(21),
      Q => Q(21),
      R => '0'
    );
\m_eth_src_mac_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(22),
      Q => Q(22),
      R => '0'
    );
\m_eth_src_mac_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(23),
      Q => Q(23),
      R => '0'
    );
\m_eth_src_mac_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(24),
      Q => Q(24),
      R => '0'
    );
\m_eth_src_mac_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(25),
      Q => Q(25),
      R => '0'
    );
\m_eth_src_mac_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(26),
      Q => Q(26),
      R => '0'
    );
\m_eth_src_mac_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(27),
      Q => Q(27),
      R => '0'
    );
\m_eth_src_mac_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(28),
      Q => Q(28),
      R => '0'
    );
\m_eth_src_mac_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(29),
      Q => Q(29),
      R => '0'
    );
\m_eth_src_mac_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(2),
      Q => Q(2),
      R => '0'
    );
\m_eth_src_mac_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(30),
      Q => Q(30),
      R => '0'
    );
\m_eth_src_mac_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(31),
      Q => Q(31),
      R => '0'
    );
\m_eth_src_mac_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(32),
      Q => Q(32),
      R => '0'
    );
\m_eth_src_mac_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(33),
      Q => Q(33),
      R => '0'
    );
\m_eth_src_mac_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(34),
      Q => Q(34),
      R => '0'
    );
\m_eth_src_mac_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(35),
      Q => Q(35),
      R => '0'
    );
\m_eth_src_mac_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(36),
      Q => Q(36),
      R => '0'
    );
\m_eth_src_mac_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(37),
      Q => Q(37),
      R => '0'
    );
\m_eth_src_mac_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(38),
      Q => Q(38),
      R => '0'
    );
\m_eth_src_mac_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(39),
      Q => Q(39),
      R => '0'
    );
\m_eth_src_mac_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(3),
      Q => Q(3),
      R => '0'
    );
\m_eth_src_mac_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(40),
      Q => Q(40),
      R => '0'
    );
\m_eth_src_mac_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(41),
      Q => Q(41),
      R => '0'
    );
\m_eth_src_mac_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(42),
      Q => Q(42),
      R => '0'
    );
\m_eth_src_mac_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(43),
      Q => Q(43),
      R => '0'
    );
\m_eth_src_mac_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(44),
      Q => Q(44),
      R => '0'
    );
\m_eth_src_mac_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(45),
      Q => Q(45),
      R => '0'
    );
\m_eth_src_mac_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(46),
      Q => Q(46),
      R => '0'
    );
\m_eth_src_mac_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(47),
      Q => Q(47),
      R => '0'
    );
\m_eth_src_mac_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(4),
      Q => Q(4),
      R => '0'
    );
\m_eth_src_mac_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(5),
      Q => Q(5),
      R => '0'
    );
\m_eth_src_mac_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(6),
      Q => Q(6),
      R => '0'
    );
\m_eth_src_mac_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(7),
      Q => Q(7),
      R => '0'
    );
\m_eth_src_mac_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(8),
      Q => Q(8),
      R => '0'
    );
\m_eth_src_mac_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => \m_eth_src_mac_reg_reg[47]_0\(9),
      Q => Q(9),
      R => '0'
    );
\m_eth_type_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => store_eth_hdr,
      D => '1',
      Q => incoming_eth_type(2),
      R => '0'
    );
m_frame_valid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF5D00000051"
    )
        port map (
      I0 => rx_eth_payload_axis_tuser,
      I1 => m_frame_valid_reg_i_2_n_0,
      I2 => m_frame_valid_reg_i_3_n_0,
      I3 => m_frame_valid_reg_i_4_n_0,
      I4 => m_frame_valid_reg_i_5_n_0,
      I5 => m_frame_valid_reg_i_6_n_0,
      O => m_frame_valid_next
    );
m_frame_valid_reg_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF1D1D1DFF1D"
    )
        port map (
      I0 => \m_arp_hlen_reg_reg_n_0_[2]\,
      I1 => \m_arp_hlen_reg[7]_i_2_n_0\,
      I2 => \m_arp_tha_reg_reg[7]_0\(2),
      I3 => \m_arp_tha_reg_reg[7]_0\(7),
      I4 => \m_arp_plen_reg[7]_i_3_n_0\,
      I5 => \m_arp_plen_reg_reg_n_0_[7]\,
      O => m_frame_valid_reg_i_10_n_0
    );
m_frame_valid_reg_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DFFFFFF1DFF"
    )
        port map (
      I0 => \m_arp_hlen_reg_reg_n_0_[1]\,
      I1 => \m_arp_hlen_reg[7]_i_2_n_0\,
      I2 => \m_arp_tha_reg_reg[7]_0\(1),
      I3 => \m_arp_tha_reg_reg[7]_0\(2),
      I4 => \m_arp_plen_reg[7]_i_3_n_0\,
      I5 => \m_arp_plen_reg_reg_n_0_[2]\,
      O => m_frame_valid_reg_i_11_n_0
    );
m_frame_valid_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => read_arp_header_reg_reg_n_0,
      I1 => read_arp_header_reg_reg_0,
      I2 => \^read_eth_header_reg_reg_0\,
      O => m_frame_valid_reg_i_2_n_0
    );
m_frame_valid_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => read_arp_header_reg_reg_n_0,
      I1 => ptr_reg(0),
      I2 => ptr_reg(1),
      I3 => ptr_reg(3),
      I4 => ptr_reg(4),
      I5 => ptr_reg(2),
      O => m_frame_valid_reg_i_3_n_0
    );
m_frame_valid_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => m_frame_valid_reg_i_7_n_0,
      I1 => \m_arp_hlen_reg[7]_i_1_n_0\,
      I2 => \m_arp_plen_reg[4]_i_1_n_0\,
      I3 => \m_arp_plen_reg[6]_i_1_n_0\,
      I4 => \m_arp_hlen_reg[5]_i_1_n_0\,
      I5 => m_frame_valid_reg_i_8_n_0,
      O => m_frame_valid_reg_i_4_n_0
    );
m_frame_valid_reg_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB8FFFF"
    )
        port map (
      I0 => \m_arp_tha_reg_reg[7]_0\(4),
      I1 => \m_arp_hlen_reg[7]_i_2_n_0\,
      I2 => \m_arp_hlen_reg_reg_n_0_[4]\,
      I3 => \m_arp_tpa_reg[7]_i_3_n_0\,
      I4 => rx_eth_payload_axis_tlast,
      I5 => m_frame_valid_reg_i_9_n_0,
      O => m_frame_valid_reg_i_5_n_0
    );
m_frame_valid_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => incoming_frame_valid,
      I1 => incoming_frame_ready,
      O => m_frame_valid_reg_i_6_n_0
    );
m_frame_valid_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCFFFFFFFCFAFA"
    )
        port map (
      I0 => \m_arp_tha_reg_reg[7]_0\(3),
      I1 => \m_arp_plen_reg_reg_n_0_[3]\,
      I2 => \m_arp_plen_reg[1]_i_1_n_0\,
      I3 => \m_arp_plen_reg_reg_n_0_[5]\,
      I4 => \m_arp_plen_reg[7]_i_3_n_0\,
      I5 => \m_arp_tha_reg_reg[7]_0\(5),
      O => m_frame_valid_reg_i_7_n_0
    );
m_frame_valid_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFBBFCB8"
    )
        port map (
      I0 => \m_arp_tha_reg_reg[7]_0\(3),
      I1 => \m_arp_hlen_reg[7]_i_2_n_0\,
      I2 => \m_arp_hlen_reg_reg_n_0_[3]\,
      I3 => \m_arp_tha_reg_reg[7]_0\(6),
      I4 => \m_arp_hlen_reg_reg_n_0_[6]\,
      I5 => m_frame_valid_reg_i_10_n_0,
      O => m_frame_valid_reg_i_8_n_0
    );
m_frame_valid_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFB8BABA"
    )
        port map (
      I0 => \m_arp_tha_reg_reg[7]_0\(0),
      I1 => \m_arp_hlen_reg[7]_i_2_n_0\,
      I2 => \m_arp_hlen_reg_reg_n_0_[0]\,
      I3 => \m_arp_plen_reg_reg_n_0_[0]\,
      I4 => \m_arp_plen_reg[7]_i_3_n_0\,
      I5 => m_frame_valid_reg_i_11_n_0,
      O => m_frame_valid_reg_i_9_n_0
    );
m_frame_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => '1',
      D => m_frame_valid_next,
      Q => incoming_frame_valid,
      R => sync_reg(0)
    );
\outgoing_arp_oper_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \outgoing_eth_dest_mac_reg[47]_i_4_n_0\,
      I1 => incoming_arp_oper(3),
      I2 => incoming_arp_oper(0),
      I3 => incoming_arp_oper(2),
      I4 => incoming_arp_oper(1),
      O => D(0)
    );
\outgoing_arp_oper_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFDF"
    )
        port map (
      I0 => \outgoing_eth_dest_mac_reg[47]_i_4_n_0\,
      I1 => incoming_arp_oper(3),
      I2 => incoming_arp_oper(0),
      I3 => incoming_arp_oper(2),
      I4 => incoming_arp_oper(1),
      O => D(1)
    );
\outgoing_arp_tpa_reg[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF04"
    )
        port map (
      I0 => \outgoing_eth_dest_mac_reg[47]_i_5_n_0\,
      I1 => \outgoing_eth_dest_mac_reg[47]_i_4_n_0\,
      I2 => \outgoing_eth_dest_mac_reg[47]_i_3_n_0\,
      I3 => outgoing_arp_tha_next,
      O => \m_arp_htype_reg_reg[10]_0\
    );
\outgoing_eth_dest_mac_reg[47]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => incoming_arp_htype(6),
      I1 => incoming_arp_ptype(6),
      I2 => incoming_arp_htype(8),
      I3 => incoming_arp_htype(11),
      I4 => \outgoing_eth_dest_mac_reg[47]_i_14_n_0\,
      O => \outgoing_eth_dest_mac_reg[47]_i_10_n_0\
    );
\outgoing_eth_dest_mac_reg[47]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => incoming_arp_ptype(13),
      I1 => incoming_arp_ptype(9),
      I2 => incoming_arp_ptype(10),
      I3 => incoming_arp_htype(7),
      O => \outgoing_eth_dest_mac_reg[47]_i_11_n_0\
    );
\outgoing_eth_dest_mac_reg[47]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => incoming_frame_valid,
      I1 => incoming_arp_ptype(0),
      I2 => incoming_arp_htype(15),
      I3 => incoming_arp_htype(2),
      O => \outgoing_eth_dest_mac_reg[47]_i_12_n_0\
    );
\outgoing_eth_dest_mac_reg[47]_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => incoming_arp_htype(5),
      I1 => incoming_frame_ready,
      I2 => incoming_arp_ptype(14),
      I3 => incoming_arp_htype(1),
      I4 => \outgoing_eth_dest_mac_reg[47]_i_15_n_0\,
      O => \outgoing_eth_dest_mac_reg[47]_i_13_n_0\
    );
\outgoing_eth_dest_mac_reg[47]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => incoming_arp_ptype(11),
      I1 => incoming_arp_htype(9),
      I2 => incoming_eth_type(2),
      I3 => incoming_arp_ptype(2),
      O => \outgoing_eth_dest_mac_reg[47]_i_14_n_0\
    );
\outgoing_eth_dest_mac_reg[47]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => incoming_arp_ptype(5),
      I1 => incoming_arp_htype(14),
      I2 => incoming_arp_htype(4),
      I3 => incoming_arp_htype(3),
      O => \outgoing_eth_dest_mac_reg[47]_i_15_n_0\
    );
\outgoing_eth_dest_mac_reg[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \outgoing_eth_dest_mac_reg[47]_i_3_n_0\,
      I1 => \outgoing_eth_dest_mac_reg[47]_i_4_n_0\,
      I2 => \outgoing_eth_dest_mac_reg[47]_i_5_n_0\,
      O => \m_arp_oper_reg_reg[1]_0\(0)
    );
\outgoing_eth_dest_mac_reg[47]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEEFFFFFFFEFFF"
    )
        port map (
      I0 => incoming_arp_oper(1),
      I1 => incoming_arp_oper(2),
      I2 => incoming_arp_oper(3),
      I3 => CO(0),
      I4 => incoming_arp_oper(0),
      I5 => \outgoing_arp_tha_reg_reg[0]\(0),
      O => \outgoing_eth_dest_mac_reg[47]_i_3_n_0\
    );
\outgoing_eth_dest_mac_reg[47]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => incoming_arp_oper(11),
      I1 => incoming_arp_oper(14),
      I2 => incoming_arp_oper(4),
      I3 => incoming_arp_oper(5),
      I4 => \outgoing_eth_dest_mac_reg[47]_i_6_n_0\,
      I5 => \outgoing_eth_dest_mac_reg[47]_i_7_n_0\,
      O => \outgoing_eth_dest_mac_reg[47]_i_4_n_0\
    );
\outgoing_eth_dest_mac_reg[47]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => incoming_arp_htype(10),
      I1 => incoming_arp_ptype(4),
      I2 => incoming_arp_htype(12),
      I3 => \outgoing_eth_dest_mac_reg[47]_i_8_n_0\,
      I4 => \outgoing_eth_dest_mac_reg[47]_i_9_n_0\,
      I5 => \outgoing_eth_dest_mac_reg[47]_i_10_n_0\,
      O => \outgoing_eth_dest_mac_reg[47]_i_5_n_0\
    );
\outgoing_eth_dest_mac_reg[47]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => incoming_arp_oper(9),
      I1 => incoming_arp_oper(6),
      I2 => incoming_arp_oper(10),
      I3 => incoming_arp_oper(7),
      O => \outgoing_eth_dest_mac_reg[47]_i_6_n_0\
    );
\outgoing_eth_dest_mac_reg[47]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => incoming_arp_oper(12),
      I1 => incoming_arp_oper(8),
      I2 => incoming_arp_oper(15),
      I3 => incoming_arp_oper(13),
      O => \outgoing_eth_dest_mac_reg[47]_i_7_n_0\
    );
\outgoing_eth_dest_mac_reg[47]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => incoming_arp_ptype(12),
      I1 => incoming_arp_htype(0),
      I2 => incoming_arp_ptype(8),
      I3 => incoming_arp_ptype(15),
      I4 => \outgoing_eth_dest_mac_reg[47]_i_11_n_0\,
      O => \outgoing_eth_dest_mac_reg[47]_i_8_n_0\
    );
\outgoing_eth_dest_mac_reg[47]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \outgoing_eth_dest_mac_reg[47]_i_12_n_0\,
      I1 => incoming_arp_ptype(1),
      I2 => incoming_arp_ptype(3),
      I3 => incoming_arp_ptype(7),
      I4 => incoming_arp_htype(13),
      I5 => \outgoing_eth_dest_mac_reg[47]_i_13_n_0\,
      O => \outgoing_eth_dest_mac_reg[47]_i_9_n_0\
    );
outgoing_frame_valid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAABAFFFFAABA"
    )
        port map (
      I0 => outgoing_arp_tha_next,
      I1 => \outgoing_eth_dest_mac_reg[47]_i_3_n_0\,
      I2 => \outgoing_eth_dest_mac_reg[47]_i_4_n_0\,
      I3 => \outgoing_eth_dest_mac_reg[47]_i_5_n_0\,
      I4 => outgoing_frame_valid_reg_reg_0,
      I5 => incoming_frame_ready,
      O => outgoing_frame_valid_reg_reg
    );
\ptr_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \ptr_reg_reg[0]_0\,
      I1 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I2 => rx_eth_payload_axis_tvalid,
      I3 => read_arp_header_reg_reg_n_0,
      I4 => ptr_reg(0),
      O => ptr_next(0)
    );
\ptr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080000000"
    )
        port map (
      I0 => \ptr_reg_reg[0]_0\,
      I1 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I2 => rx_eth_payload_axis_tvalid,
      I3 => read_arp_header_reg_reg_n_0,
      I4 => ptr_reg(0),
      I5 => ptr_reg(1),
      O => ptr_next(1)
    );
\ptr_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => \ptr_reg[4]_i_4_n_0\,
      I1 => ptr_reg(1),
      I2 => ptr_reg(0),
      I3 => ptr_reg(2),
      O => ptr_next(2)
    );
\ptr_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \ptr_reg[4]_i_4_n_0\,
      I1 => ptr_reg(0),
      I2 => ptr_reg(1),
      I3 => ptr_reg(2),
      I4 => ptr_reg(3),
      O => ptr_next(3)
    );
\ptr_reg[4]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222222222222222"
    )
        port map (
      I0 => \^read_eth_header_reg_reg_0\,
      I1 => read_arp_header_reg_reg_0,
      I2 => \ptr_reg_reg[0]_0\,
      I3 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I4 => rx_eth_payload_axis_tvalid,
      I5 => read_arp_header_reg_reg_n_0,
      O => \ptr_reg[4]_i_2__0_n_0\
    );
\ptr_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4888888888888888"
    )
        port map (
      I0 => ptr_reg(4),
      I1 => \ptr_reg[4]_i_4_n_0\,
      I2 => ptr_reg(3),
      I3 => ptr_reg(0),
      I4 => ptr_reg(1),
      I5 => ptr_reg(2),
      O => ptr_next(4)
    );
\ptr_reg[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => read_arp_header_reg_reg_n_0,
      I1 => rx_eth_payload_axis_tvalid,
      I2 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I3 => \ptr_reg_reg[0]_0\,
      O => \ptr_reg[4]_i_4_n_0\
    );
\ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \ptr_reg[4]_i_2__0_n_0\,
      D => ptr_next(0),
      Q => ptr_reg(0),
      R => SR(0)
    );
\ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \ptr_reg[4]_i_2__0_n_0\,
      D => ptr_next(1),
      Q => ptr_reg(1),
      R => SR(0)
    );
\ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \ptr_reg[4]_i_2__0_n_0\,
      D => ptr_next(2),
      Q => ptr_reg(2),
      R => SR(0)
    );
\ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \ptr_reg[4]_i_2__0_n_0\,
      D => ptr_next(3),
      Q => ptr_reg(3),
      R => SR(0)
    );
\ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => \ptr_reg[4]_i_2__0_n_0\,
      D => ptr_next(4),
      Q => ptr_reg(4),
      R => SR(0)
    );
read_arp_header_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000F2"
    )
        port map (
      I0 => \^read_eth_header_reg_reg_0\,
      I1 => read_arp_header_reg_reg_0,
      I2 => read_arp_header_reg_reg_n_0,
      I3 => \m_arp_tpa_reg[7]_i_1_n_0\,
      I4 => SR(0),
      O => read_arp_header_reg_i_1_n_0
    );
read_arp_header_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => '1',
      D => read_arp_header_reg_i_1_n_0,
      Q => read_arp_header_reg_reg_n_0,
      R => '0'
    );
read_eth_header_reg_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => '1',
      D => read_eth_header_next,
      Q => \^read_eth_header_reg_reg_0\,
      S => sync_reg(0)
    );
\s_eth_hdr_ready_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222A222222202222"
    )
        port map (
      I0 => read_eth_header_next,
      I1 => m_frame_valid_reg_i_6_n_0,
      I2 => m_frame_valid_reg_i_5_n_0,
      I3 => m_frame_valid_reg_i_4_n_0,
      I4 => s_eth_hdr_ready_reg_i_2_n_0,
      I5 => rx_eth_payload_axis_tuser,
      O => \s_eth_hdr_ready_reg_i_1__0_n_0\
    );
s_eth_hdr_ready_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAFB"
    )
        port map (
      I0 => m_frame_valid_reg_i_3_n_0,
      I1 => \^read_eth_header_reg_reg_0\,
      I2 => read_arp_header_reg_reg_0,
      I3 => read_arp_header_reg_reg_n_0,
      O => s_eth_hdr_ready_reg_i_2_n_0
    );
s_eth_hdr_ready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => '1',
      D => \s_eth_hdr_ready_reg_i_1__0_n_0\,
      Q => arp_rx_eth_hdr_ready,
      R => '0'
    );
\s_eth_payload_axis_tready_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000015555555"
    )
        port map (
      I0 => \s_eth_payload_axis_tready_reg_i_2__0_n_0\,
      I1 => rx_eth_payload_axis_tvalid,
      I2 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I3 => \ptr_reg_reg[0]_0\,
      I4 => rx_eth_payload_axis_tlast,
      I5 => sync_reg(0),
      O => \s_eth_payload_axis_tready_reg_i_1__0_n_0\
    );
\s_eth_payload_axis_tready_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^read_eth_header_reg_reg_0\,
      I1 => read_arp_header_reg_reg_0,
      O => \s_eth_payload_axis_tready_reg_i_2__0_n_0\
    );
s_eth_payload_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_arp_tha_reg_reg[47]_0\,
      CE => '1',
      D => \s_eth_payload_axis_tready_reg_i_1__0_n_0\,
      Q => \^s_eth_payload_axis_tready_reg_reg_0\,
      R => '0'
    );
s_select_arp_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \ptr_reg_reg[0]_0\,
      I1 => \^s_select_ip_reg0\,
      I2 => s_select_arp,
      I3 => rx_eth_payload_axis_tvalid,
      I4 => sync_reg(0),
      O => s_select_arp_reg_reg_0
    );
\s_select_ip_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E00"
    )
        port map (
      I0 => s_select_ip_reg_reg_0,
      I1 => \^s_select_ip_reg0\,
      I2 => s_select_ip_reg_reg_1,
      I3 => rx_eth_payload_axis_tvalid,
      I4 => sync_reg(0),
      O => s_select_ip_reg_reg
    );
s_select_none_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0E0C0A0FF"
    )
        port map (
      I0 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I1 => temp_m_eth_payload_axis_tvalid_reg_reg,
      I2 => rx_eth_payload_axis_tlast,
      I3 => \ptr_reg_reg[0]_0\,
      I4 => s_select_ip_reg_reg_0,
      I5 => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      O => \^s_select_ip_reg0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_arp_eth_tx is
  port (
    arp_tx_eth_hdr_valid : out STD_LOGIC;
    m_eth_payload_axis_tready_int_reg_reg_0 : out STD_LOGIC;
    incoming_frame_ready : out STD_LOGIC;
    \arp_spa_reg_reg[31]_0\ : out STD_LOGIC;
    arp_tx_eth_payload_axis_tlast : out STD_LOGIC;
    temp_m_eth_payload_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    arp_tx_eth_payload_axis_tvalid : out STD_LOGIC;
    m_eth_payload_axis_tready_int_reg_reg_1 : out STD_LOGIC;
    m_eth_type_reg0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_eth_dest_mac_reg_reg[47]_0\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \m_eth_payload_axis_tdata_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_eth_payload_axis_tdata_reg_reg[7]_1\ : in STD_LOGIC;
    m_eth_payload_axis_tready_int_early : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_eth_payload_axis_tlast_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_eth_payload_axis_tlast_reg_reg_1 : in STD_LOGIC;
    \arp_oper_reg_reg[0]_0\ : in STD_LOGIC;
    grant_encoded : in STD_LOGIC;
    temp_m_eth_payload_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_eth_dest_mac_reg_reg[47]_1\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \arp_tha_reg_reg[47]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \arp_oper_reg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_arp_eth_tx : entity is "arp_eth_tx";
end design_1_axis_udp_ethernet_0_0_arp_eth_tx;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_arp_eth_tx is
  signal \arp_oper_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \arp_oper_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \arp_oper_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \^arp_spa_reg_reg[31]_0\ : STD_LOGIC;
  signal \arp_tha_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \arp_tha_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \arp_tha_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \arp_tha_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \arp_tha_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \arp_tha_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \arp_tha_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \arp_tha_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \arp_tpa_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \arp_tpa_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \arp_tpa_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \arp_tpa_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \arp_tpa_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \arp_tpa_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \arp_tpa_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \arp_tpa_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^arp_tx_eth_hdr_valid\ : STD_LOGIC;
  signal \^arp_tx_eth_payload_axis_tvalid\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data8 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^incoming_frame_ready\ : STD_LOGIC;
  signal m_eth_hdr_valid_next : STD_LOGIC;
  signal m_eth_payload_axis_tdata_int : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal m_eth_payload_axis_tlast_int0_out : STD_LOGIC;
  signal \m_eth_payload_axis_tlast_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^m_eth_payload_axis_tready_int_reg_reg_0\ : STD_LOGIC;
  signal \^m_eth_payload_axis_tready_int_reg_reg_1\ : STD_LOGIC;
  signal \m_eth_payload_axis_tvalid_reg_i_1__1_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ptr_next : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ptr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \ptr_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal s_frame_ready_next : STD_LOGIC;
  signal send_arp_header_next : STD_LOGIC;
  signal send_arp_header_reg_reg_n_0 : STD_LOGIC;
  signal store_frame : STD_LOGIC;
  signal temp_m_eth_payload_axis_tdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_m_eth_payload_axis_tdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal temp_m_eth_payload_axis_tlast_reg : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tvalid_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^temp_m_eth_payload_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tdata_reg[0]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tdata_reg[1]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tdata_reg[2]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tdata_reg[3]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tdata_reg[4]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tdata_reg[5]_i_1__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tdata_reg[6]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tdata_reg[7]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tvalid_reg_i_1__1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \ptr_reg[0]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \ptr_reg[1]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ptr_reg[2]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \ptr_reg[4]_i_3__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \temp_m_eth_payload_axis_tdata_reg[0]_i_5\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \temp_m_eth_payload_axis_tdata_reg[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \temp_m_eth_payload_axis_tdata_reg[5]_i_2\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \temp_m_eth_payload_axis_tdata_reg[6]_i_3\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \temp_m_eth_payload_axis_tdata_reg[7]_i_3\ : label is "soft_lutpair159";
begin
  \arp_spa_reg_reg[31]_0\ <= \^arp_spa_reg_reg[31]_0\;
  arp_tx_eth_hdr_valid <= \^arp_tx_eth_hdr_valid\;
  arp_tx_eth_payload_axis_tvalid <= \^arp_tx_eth_payload_axis_tvalid\;
  incoming_frame_ready <= \^incoming_frame_ready\;
  m_eth_payload_axis_tready_int_reg_reg_0 <= \^m_eth_payload_axis_tready_int_reg_reg_0\;
  m_eth_payload_axis_tready_int_reg_reg_1 <= \^m_eth_payload_axis_tready_int_reg_reg_1\;
  temp_m_eth_payload_axis_tvalid_reg_reg_0 <= \^temp_m_eth_payload_axis_tvalid_reg_reg_0\;
\arp_oper_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_oper_reg_reg[3]_0\(0),
      Q => \arp_oper_reg_reg_n_0_[0]\,
      R => '0'
    );
\arp_oper_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_oper_reg_reg[3]_0\(1),
      Q => \arp_oper_reg_reg_n_0_[1]\,
      R => '0'
    );
\arp_oper_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_oper_reg_reg[3]_0\(2),
      Q => \arp_oper_reg_reg_n_0_[3]\,
      R => '0'
    );
\arp_spa_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => '1',
      Q => \^arp_spa_reg_reg[31]_0\,
      R => '0'
    );
\arp_tha_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(0),
      Q => \arp_tha_reg_reg_n_0_[0]\,
      R => '0'
    );
\arp_tha_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(10),
      Q => data5(2),
      R => '0'
    );
\arp_tha_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(11),
      Q => data5(3),
      R => '0'
    );
\arp_tha_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(12),
      Q => data5(4),
      R => '0'
    );
\arp_tha_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(13),
      Q => data5(5),
      R => '0'
    );
\arp_tha_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(14),
      Q => data5(6),
      R => '0'
    );
\arp_tha_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(15),
      Q => data5(7),
      R => '0'
    );
\arp_tha_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(16),
      Q => data6(0),
      R => '0'
    );
\arp_tha_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(17),
      Q => data6(1),
      R => '0'
    );
\arp_tha_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(18),
      Q => data6(2),
      R => '0'
    );
\arp_tha_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(19),
      Q => data6(3),
      R => '0'
    );
\arp_tha_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(1),
      Q => \arp_tha_reg_reg_n_0_[1]\,
      R => '0'
    );
\arp_tha_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(20),
      Q => data6(4),
      R => '0'
    );
\arp_tha_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(21),
      Q => data6(5),
      R => '0'
    );
\arp_tha_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(22),
      Q => data6(6),
      R => '0'
    );
\arp_tha_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(23),
      Q => data6(7),
      R => '0'
    );
\arp_tha_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(24),
      Q => data7(0),
      R => '0'
    );
\arp_tha_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(25),
      Q => data7(1),
      R => '0'
    );
\arp_tha_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(26),
      Q => data7(2),
      R => '0'
    );
\arp_tha_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(27),
      Q => data7(3),
      R => '0'
    );
\arp_tha_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(28),
      Q => data7(4),
      R => '0'
    );
\arp_tha_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(29),
      Q => data7(5),
      R => '0'
    );
\arp_tha_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(2),
      Q => \arp_tha_reg_reg_n_0_[2]\,
      R => '0'
    );
\arp_tha_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(30),
      Q => data7(6),
      R => '0'
    );
\arp_tha_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(31),
      Q => data7(7),
      R => '0'
    );
\arp_tha_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(32),
      Q => data8(0),
      R => '0'
    );
\arp_tha_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(33),
      Q => data8(1),
      R => '0'
    );
\arp_tha_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(34),
      Q => data8(2),
      R => '0'
    );
\arp_tha_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(35),
      Q => data8(3),
      R => '0'
    );
\arp_tha_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(36),
      Q => data8(4),
      R => '0'
    );
\arp_tha_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(37),
      Q => data8(5),
      R => '0'
    );
\arp_tha_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(38),
      Q => data8(6),
      R => '0'
    );
\arp_tha_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(39),
      Q => data8(7),
      R => '0'
    );
\arp_tha_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(3),
      Q => \arp_tha_reg_reg_n_0_[3]\,
      R => '0'
    );
\arp_tha_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(40),
      Q => data9(0),
      R => '0'
    );
\arp_tha_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(41),
      Q => data9(1),
      R => '0'
    );
\arp_tha_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(42),
      Q => data9(2),
      R => '0'
    );
\arp_tha_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(43),
      Q => data9(3),
      R => '0'
    );
\arp_tha_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(44),
      Q => data9(4),
      R => '0'
    );
\arp_tha_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(45),
      Q => data9(5),
      R => '0'
    );
\arp_tha_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(46),
      Q => data9(6),
      R => '0'
    );
\arp_tha_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(47),
      Q => data9(7),
      R => '0'
    );
\arp_tha_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(4),
      Q => \arp_tha_reg_reg_n_0_[4]\,
      R => '0'
    );
\arp_tha_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(5),
      Q => \arp_tha_reg_reg_n_0_[5]\,
      R => '0'
    );
\arp_tha_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(6),
      Q => \arp_tha_reg_reg_n_0_[6]\,
      R => '0'
    );
\arp_tha_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(7),
      Q => \arp_tha_reg_reg_n_0_[7]\,
      R => '0'
    );
\arp_tha_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(8),
      Q => data5(0),
      R => '0'
    );
\arp_tha_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \arp_tha_reg_reg[47]_0\(9),
      Q => data5(1),
      R => '0'
    );
\arp_tpa_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(0),
      Q => \arp_tpa_reg_reg_n_0_[0]\,
      R => '0'
    );
\arp_tpa_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(10),
      Q => data1(2),
      R => '0'
    );
\arp_tpa_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(11),
      Q => data1(3),
      R => '0'
    );
\arp_tpa_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(12),
      Q => data1(4),
      R => '0'
    );
\arp_tpa_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(13),
      Q => data1(5),
      R => '0'
    );
\arp_tpa_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(14),
      Q => data1(6),
      R => '0'
    );
\arp_tpa_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(15),
      Q => data1(7),
      R => '0'
    );
\arp_tpa_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(16),
      Q => data2(0),
      R => '0'
    );
\arp_tpa_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(17),
      Q => data2(1),
      R => '0'
    );
\arp_tpa_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(18),
      Q => data2(2),
      R => '0'
    );
\arp_tpa_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(19),
      Q => data2(3),
      R => '0'
    );
\arp_tpa_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(1),
      Q => \arp_tpa_reg_reg_n_0_[1]\,
      R => '0'
    );
\arp_tpa_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(20),
      Q => data2(4),
      R => '0'
    );
\arp_tpa_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(21),
      Q => data2(5),
      R => '0'
    );
\arp_tpa_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(22),
      Q => data2(6),
      R => '0'
    );
\arp_tpa_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(23),
      Q => data2(7),
      R => '0'
    );
\arp_tpa_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(24),
      Q => data3(0),
      R => '0'
    );
\arp_tpa_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(25),
      Q => data3(1),
      R => '0'
    );
\arp_tpa_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(26),
      Q => data3(2),
      R => '0'
    );
\arp_tpa_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(27),
      Q => data3(3),
      R => '0'
    );
\arp_tpa_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(28),
      Q => data3(4),
      R => '0'
    );
\arp_tpa_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(29),
      Q => data3(5),
      R => '0'
    );
\arp_tpa_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(2),
      Q => \arp_tpa_reg_reg_n_0_[2]\,
      R => '0'
    );
\arp_tpa_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(30),
      Q => data3(6),
      R => '0'
    );
\arp_tpa_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(31),
      Q => data3(7),
      R => '0'
    );
\arp_tpa_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(3),
      Q => \arp_tpa_reg_reg_n_0_[3]\,
      R => '0'
    );
\arp_tpa_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(4),
      Q => \arp_tpa_reg_reg_n_0_[4]\,
      R => '0'
    );
\arp_tpa_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(5),
      Q => \arp_tpa_reg_reg_n_0_[5]\,
      R => '0'
    );
\arp_tpa_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(6),
      Q => \arp_tpa_reg_reg_n_0_[6]\,
      R => '0'
    );
\arp_tpa_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(7),
      Q => \arp_tpa_reg_reg_n_0_[7]\,
      R => '0'
    );
\arp_tpa_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(8),
      Q => data1(0),
      R => '0'
    );
\arp_tpa_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => D(9),
      Q => data1(1),
      R => '0'
    );
\m_eth_dest_mac_reg[47]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^incoming_frame_ready\,
      I1 => \arp_oper_reg_reg[0]_0\,
      O => store_frame
    );
\m_eth_dest_mac_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(0),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(0),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(10),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(10),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(11),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(11),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(12),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(12),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(13),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(13),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(14),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(14),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(15),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(15),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(16),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(16),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(17),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(17),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(18),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(18),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(19),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(19),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(1),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(1),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(20),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(20),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(21),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(21),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(22),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(22),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(23),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(23),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(24),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(24),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(25),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(25),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(26),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(26),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(27),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(27),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(28),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(28),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(29),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(29),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(2),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(2),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(30),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(30),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(31),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(31),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(32),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(32),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(33),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(33),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(34),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(34),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(35),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(35),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(36),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(36),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(37),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(37),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(38),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(38),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(39),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(39),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(3),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(3),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(40),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(40),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(41),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(41),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(42),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(42),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(43),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(43),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(44),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(44),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(45),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(45),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(46),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(46),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(47),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(47),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(4),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(4),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(5),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(5),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(6),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(6),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(7),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(7),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(8),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(8),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => store_frame,
      D => \m_eth_dest_mac_reg_reg[47]_1\(9),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(9),
      R => '0'
    );
\m_eth_hdr_valid_reg_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88F8"
    )
        port map (
      I0 => \^incoming_frame_ready\,
      I1 => \arp_oper_reg_reg[0]_0\,
      I2 => \^arp_tx_eth_hdr_valid\,
      I3 => Q(0),
      O => m_eth_hdr_valid_next
    );
m_eth_hdr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => '1',
      D => m_eth_hdr_valid_next,
      Q => \^arp_tx_eth_hdr_valid\,
      R => sync_reg(0)
    );
\m_eth_payload_axis_tdata_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_payload_axis_tdata_int(0),
      I1 => m_eth_payload_axis_tlast_reg_reg_1,
      I2 => temp_m_eth_payload_axis_tdata_reg(0),
      O => p_1_in(0)
    );
\m_eth_payload_axis_tdata_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_payload_axis_tdata_int(1),
      I1 => m_eth_payload_axis_tlast_reg_reg_1,
      I2 => temp_m_eth_payload_axis_tdata_reg(1),
      O => p_1_in(1)
    );
\m_eth_payload_axis_tdata_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_payload_axis_tdata_int(2),
      I1 => m_eth_payload_axis_tlast_reg_reg_1,
      I2 => temp_m_eth_payload_axis_tdata_reg(2),
      O => p_1_in(2)
    );
\m_eth_payload_axis_tdata_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_payload_axis_tdata_int(3),
      I1 => m_eth_payload_axis_tlast_reg_reg_1,
      I2 => temp_m_eth_payload_axis_tdata_reg(3),
      O => p_1_in(3)
    );
\m_eth_payload_axis_tdata_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_m_eth_payload_axis_tdata_reg[4]_i_1__0_n_0\,
      I1 => m_eth_payload_axis_tlast_reg_reg_1,
      I2 => temp_m_eth_payload_axis_tdata_reg(4),
      O => p_1_in(4)
    );
\m_eth_payload_axis_tdata_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_payload_axis_tdata_int(5),
      I1 => m_eth_payload_axis_tlast_reg_reg_1,
      I2 => temp_m_eth_payload_axis_tdata_reg(5),
      O => p_1_in(5)
    );
\m_eth_payload_axis_tdata_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_payload_axis_tdata_int(6),
      I1 => m_eth_payload_axis_tlast_reg_reg_1,
      I2 => temp_m_eth_payload_axis_tdata_reg(6),
      O => p_1_in(6)
    );
\m_eth_payload_axis_tdata_reg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \temp_m_eth_payload_axis_tdata_reg[7]_i_2__0_n_0\,
      I1 => m_eth_payload_axis_tlast_reg_reg_1,
      I2 => temp_m_eth_payload_axis_tdata_reg(7),
      O => p_1_in(7)
    );
\m_eth_payload_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => m_eth_payload_axis_tlast_reg_reg_0(0),
      D => p_1_in(0),
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(0),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => m_eth_payload_axis_tlast_reg_reg_0(0),
      D => p_1_in(1),
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(1),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => m_eth_payload_axis_tlast_reg_reg_0(0),
      D => p_1_in(2),
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(2),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => m_eth_payload_axis_tlast_reg_reg_0(0),
      D => p_1_in(3),
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(3),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => m_eth_payload_axis_tlast_reg_reg_0(0),
      D => p_1_in(4),
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(4),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => m_eth_payload_axis_tlast_reg_reg_0(0),
      D => p_1_in(5),
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(5),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => m_eth_payload_axis_tlast_reg_reg_0(0),
      D => p_1_in(6),
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(6),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => m_eth_payload_axis_tlast_reg_reg_0(0),
      D => p_1_in(7),
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(7),
      R => '0'
    );
\m_eth_payload_axis_tlast_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_payload_axis_tlast_int0_out,
      I1 => m_eth_payload_axis_tlast_reg_reg_1,
      I2 => temp_m_eth_payload_axis_tlast_reg,
      O => \m_eth_payload_axis_tlast_reg_i_1__0_n_0\
    );
m_eth_payload_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => m_eth_payload_axis_tlast_reg_reg_0(0),
      D => \m_eth_payload_axis_tlast_reg_i_1__0_n_0\,
      Q => arp_tx_eth_payload_axis_tlast,
      R => '0'
    );
m_eth_payload_axis_tready_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => '1',
      D => m_eth_payload_axis_tready_int_early,
      Q => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      R => sync_reg(0)
    );
\m_eth_payload_axis_tvalid_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => send_arp_header_reg_reg_n_0,
      I1 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I2 => \^temp_m_eth_payload_axis_tvalid_reg_reg_0\,
      I3 => m_eth_payload_axis_tlast_reg_reg_0(0),
      I4 => \^arp_tx_eth_payload_axis_tvalid\,
      O => \m_eth_payload_axis_tvalid_reg_i_1__1_n_0\
    );
m_eth_payload_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => '1',
      D => \m_eth_payload_axis_tvalid_reg_i_1__1_n_0\,
      Q => \^arp_tx_eth_payload_axis_tvalid\,
      R => sync_reg(0)
    );
\m_eth_type_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^arp_spa_reg_reg[31]_0\,
      I1 => grant_encoded,
      O => m_eth_type_reg0(0)
    );
\ptr_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => send_arp_header_reg_reg_n_0,
      I1 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I2 => ptr_reg(0),
      O => ptr_next(0)
    );
\ptr_reg[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I1 => send_arp_header_reg_reg_n_0,
      I2 => ptr_reg(1),
      I3 => ptr_reg(0),
      O => ptr_next(1)
    );
\ptr_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08808080"
    )
        port map (
      I0 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I1 => send_arp_header_reg_reg_n_0,
      I2 => ptr_reg(2),
      I3 => ptr_reg(1),
      I4 => ptr_reg(0),
      O => ptr_next(2)
    );
\ptr_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888888880000000"
    )
        port map (
      I0 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I1 => send_arp_header_reg_reg_n_0,
      I2 => ptr_reg(2),
      I3 => ptr_reg(1),
      I4 => ptr_reg(0),
      I5 => ptr_reg(3),
      O => ptr_next(3)
    );
\ptr_reg[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \^incoming_frame_ready\,
      I1 => \arp_oper_reg_reg[0]_0\,
      I2 => send_arp_header_reg_reg_n_0,
      I3 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      O => \ptr_reg[4]_i_1__0_n_0\
    );
\ptr_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAA80000000"
    )
        port map (
      I0 => \^m_eth_payload_axis_tready_int_reg_reg_1\,
      I1 => ptr_reg(2),
      I2 => ptr_reg(1),
      I3 => ptr_reg(0),
      I4 => ptr_reg(3),
      I5 => ptr_reg(4),
      O => ptr_next(4)
    );
\ptr_reg[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I1 => send_arp_header_reg_reg_n_0,
      O => \^m_eth_payload_axis_tready_int_reg_reg_1\
    );
\ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => \ptr_reg[4]_i_1__0_n_0\,
      D => ptr_next(0),
      Q => ptr_reg(0),
      R => sync_reg(0)
    );
\ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => \ptr_reg[4]_i_1__0_n_0\,
      D => ptr_next(1),
      Q => ptr_reg(1),
      R => sync_reg(0)
    );
\ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => \ptr_reg[4]_i_1__0_n_0\,
      D => ptr_next(2),
      Q => ptr_reg(2),
      R => sync_reg(0)
    );
\ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => \ptr_reg[4]_i_1__0_n_0\,
      D => ptr_next(3),
      Q => ptr_reg(3),
      R => sync_reg(0)
    );
\ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => \ptr_reg[4]_i_1__0_n_0\,
      D => ptr_next(4),
      Q => ptr_reg(4),
      R => sync_reg(0)
    );
s_frame_ready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7707000077077707"
    )
        port map (
      I0 => \^incoming_frame_ready\,
      I1 => \arp_oper_reg_reg[0]_0\,
      I2 => \^arp_tx_eth_hdr_valid\,
      I3 => Q(0),
      I4 => m_eth_payload_axis_tlast_int0_out,
      I5 => send_arp_header_reg_reg_n_0,
      O => s_frame_ready_next
    );
s_frame_ready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => '1',
      D => s_frame_ready_next,
      Q => \^incoming_frame_ready\,
      R => sync_reg(0)
    );
send_arp_header_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \^incoming_frame_ready\,
      I1 => \arp_oper_reg_reg[0]_0\,
      I2 => send_arp_header_reg_reg_n_0,
      I3 => m_eth_payload_axis_tlast_int0_out,
      O => send_arp_header_next
    );
send_arp_header_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => '1',
      D => send_arp_header_next,
      Q => send_arp_header_reg_reg_n_0,
      R => sync_reg(0)
    );
\temp_m_eth_payload_axis_tdata_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAEAEEEEAAEAAAAA"
    )
        port map (
      I0 => \temp_m_eth_payload_axis_tdata_reg[0]_i_2_n_0\,
      I1 => \temp_m_eth_payload_axis_tdata_reg[5]_i_2_n_0\,
      I2 => \temp_m_eth_payload_axis_tdata_reg[0]_i_3_n_0\,
      I3 => ptr_reg(2),
      I4 => ptr_reg(3),
      I5 => \temp_m_eth_payload_axis_tdata_reg_reg[0]_i_4_n_0\,
      O => m_eth_payload_axis_tdata_int(0)
    );
\temp_m_eth_payload_axis_tdata_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"800A000080000000"
    )
        port map (
      I0 => \temp_m_eth_payload_axis_tdata_reg[0]_i_5_n_0\,
      I1 => \arp_oper_reg_reg_n_0_[0]\,
      I2 => ptr_reg(2),
      I3 => ptr_reg(1),
      I4 => ptr_reg(0),
      I5 => \^arp_spa_reg_reg[31]_0\,
      O => \temp_m_eth_payload_axis_tdata_reg[0]_i_2_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \arp_tpa_reg_reg_n_0_[0]\,
      I1 => data1(0),
      I2 => ptr_reg(1),
      I3 => data2(0),
      I4 => ptr_reg(0),
      I5 => data3(0),
      O => \temp_m_eth_payload_axis_tdata_reg[0]_i_3_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => send_arp_header_reg_reg_n_0,
      I1 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I2 => ptr_reg(3),
      I3 => ptr_reg(4),
      O => \temp_m_eth_payload_axis_tdata_reg[0]_i_5_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA00CCF0"
    )
        port map (
      I0 => data8(0),
      I1 => data9(0),
      I2 => \^arp_spa_reg_reg[31]_0\,
      I3 => ptr_reg(1),
      I4 => ptr_reg(0),
      O => \temp_m_eth_payload_axis_tdata_reg[0]_i_6_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \arp_tha_reg_reg_n_0_[0]\,
      I1 => data5(0),
      I2 => ptr_reg(1),
      I3 => data6(0),
      I4 => ptr_reg(0),
      I5 => data7(0),
      O => \temp_m_eth_payload_axis_tdata_reg[0]_i_7_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8A800000"
    )
        port map (
      I0 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I1 => \temp_m_eth_payload_axis_tdata_reg[1]_i_2_n_0\,
      I2 => ptr_reg(4),
      I3 => \temp_m_eth_payload_axis_tdata_reg[1]_i_3_n_0\,
      I4 => send_arp_header_reg_reg_n_0,
      O => m_eth_payload_axis_tdata_int(1)
    );
\temp_m_eth_payload_axis_tdata_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30773044"
    )
        port map (
      I0 => \temp_m_eth_payload_axis_tdata_reg[1]_i_4_n_0\,
      I1 => ptr_reg(3),
      I2 => \temp_m_eth_payload_axis_tdata_reg[1]_i_5_n_0\,
      I3 => ptr_reg(2),
      I4 => \temp_m_eth_payload_axis_tdata_reg[1]_i_6_n_0\,
      O => \temp_m_eth_payload_axis_tdata_reg[1]_i_2_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3003000800030008"
    )
        port map (
      I0 => \^arp_spa_reg_reg[31]_0\,
      I1 => ptr_reg(3),
      I2 => ptr_reg(0),
      I3 => ptr_reg(1),
      I4 => ptr_reg(2),
      I5 => \arp_oper_reg_reg_n_0_[1]\,
      O => \temp_m_eth_payload_axis_tdata_reg[1]_i_3_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3030505F3F3F"
    )
        port map (
      I0 => \arp_tpa_reg_reg_n_0_[1]\,
      I1 => data1(1),
      I2 => ptr_reg(1),
      I3 => data2(1),
      I4 => ptr_reg(0),
      I5 => data3(1),
      O => \temp_m_eth_payload_axis_tdata_reg[1]_i_4_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \arp_tha_reg_reg_n_0_[1]\,
      I1 => data5(1),
      I2 => ptr_reg(1),
      I3 => data6(1),
      I4 => ptr_reg(0),
      I5 => data7(1),
      O => \temp_m_eth_payload_axis_tdata_reg[1]_i_5_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[1]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => data9(1),
      I1 => ptr_reg(0),
      I2 => data8(1),
      I3 => ptr_reg(1),
      O => \temp_m_eth_payload_axis_tdata_reg[1]_i_6_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22000022220000"
    )
        port map (
      I0 => \temp_m_eth_payload_axis_tdata_reg[2]_i_2_n_0\,
      I1 => ptr_reg(3),
      I2 => ptr_reg(2),
      I3 => ptr_reg(4),
      I4 => \^m_eth_payload_axis_tready_int_reg_reg_1\,
      I5 => \temp_m_eth_payload_axis_tdata_reg[2]_i_3_n_0\,
      O => m_eth_payload_axis_tdata_int(2)
    );
\temp_m_eth_payload_axis_tdata_reg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF80"
    )
        port map (
      I0 => ptr_reg(1),
      I1 => ptr_reg(4),
      I2 => \temp_m_eth_payload_axis_tdata_reg[2]_i_4_n_0\,
      I3 => \temp_m_eth_payload_axis_tdata_reg[2]_i_5_n_0\,
      O => \temp_m_eth_payload_axis_tdata_reg[2]_i_2_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \arp_tpa_reg_reg_n_0_[2]\,
      I1 => data1(2),
      I2 => ptr_reg(1),
      I3 => data2(2),
      I4 => ptr_reg(0),
      I5 => data3(2),
      O => \temp_m_eth_payload_axis_tdata_reg[2]_i_3_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \arp_tha_reg_reg_n_0_[2]\,
      I1 => data8(2),
      I2 => ptr_reg(0),
      I3 => data5(2),
      I4 => ptr_reg(2),
      I5 => data9(2),
      O => \temp_m_eth_payload_axis_tdata_reg[2]_i_4_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4440444404004444"
    )
        port map (
      I0 => ptr_reg(1),
      I1 => ptr_reg(2),
      I2 => ptr_reg(0),
      I3 => data7(2),
      I4 => ptr_reg(4),
      I5 => data6(2),
      O => \temp_m_eth_payload_axis_tdata_reg[2]_i_5_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08AA0800"
    )
        port map (
      I0 => \temp_m_eth_payload_axis_tdata_reg[5]_i_2_n_0\,
      I1 => \temp_m_eth_payload_axis_tdata_reg[3]_i_2_n_0\,
      I2 => ptr_reg(2),
      I3 => ptr_reg(3),
      I4 => \temp_m_eth_payload_axis_tdata_reg[3]_i_3_n_0\,
      I5 => \temp_m_eth_payload_axis_tdata_reg[3]_i_4_n_0\,
      O => m_eth_payload_axis_tdata_int(3)
    );
\temp_m_eth_payload_axis_tdata_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \arp_tpa_reg_reg_n_0_[3]\,
      I1 => data1(3),
      I2 => ptr_reg(1),
      I3 => data2(3),
      I4 => ptr_reg(0),
      I5 => data3(3),
      O => \temp_m_eth_payload_axis_tdata_reg[3]_i_2_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \temp_m_eth_payload_axis_tdata_reg[3]_i_5_n_0\,
      I1 => ptr_reg(2),
      I2 => data9(3),
      I3 => ptr_reg(0),
      I4 => data8(3),
      I5 => ptr_reg(1),
      O => \temp_m_eth_payload_axis_tdata_reg[3]_i_3_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202020F020202020"
    )
        port map (
      I0 => ptr_reg(0),
      I1 => \temp_m_eth_payload_axis_tdata_reg[6]_i_3_n_0\,
      I2 => \^m_eth_payload_axis_tready_int_reg_reg_1\,
      I3 => ptr_reg(3),
      I4 => ptr_reg(4),
      I5 => \temp_m_eth_payload_axis_tdata_reg[3]_i_6_n_0\,
      O => \temp_m_eth_payload_axis_tdata_reg[3]_i_4_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \arp_tha_reg_reg_n_0_[3]\,
      I1 => data5(3),
      I2 => ptr_reg(1),
      I3 => data6(3),
      I4 => ptr_reg(0),
      I5 => data7(3),
      O => \temp_m_eth_payload_axis_tdata_reg[3]_i_5_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"880000C0"
    )
        port map (
      I0 => \arp_oper_reg_reg_n_0_[3]\,
      I1 => ptr_reg(1),
      I2 => \^arp_spa_reg_reg[31]_0\,
      I3 => ptr_reg(0),
      I4 => ptr_reg(2),
      O => \temp_m_eth_payload_axis_tdata_reg[3]_i_6_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2E22000000000000"
    )
        port map (
      I0 => \temp_m_eth_payload_axis_tdata_reg[4]_i_2_n_0\,
      I1 => ptr_reg(3),
      I2 => ptr_reg(2),
      I3 => \temp_m_eth_payload_axis_tdata_reg[4]_i_3_n_0\,
      I4 => ptr_reg(4),
      I5 => \^m_eth_payload_axis_tready_int_reg_reg_1\,
      O => \temp_m_eth_payload_axis_tdata_reg[4]_i_1__0_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \temp_m_eth_payload_axis_tdata_reg[4]_i_4_n_0\,
      I1 => ptr_reg(2),
      I2 => data9(4),
      I3 => ptr_reg(0),
      I4 => data8(4),
      I5 => ptr_reg(1),
      O => \temp_m_eth_payload_axis_tdata_reg[4]_i_2_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \arp_tpa_reg_reg_n_0_[4]\,
      I1 => data1(4),
      I2 => ptr_reg(1),
      I3 => data2(4),
      I4 => ptr_reg(0),
      I5 => data3(4),
      O => \temp_m_eth_payload_axis_tdata_reg[4]_i_3_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \arp_tha_reg_reg_n_0_[4]\,
      I1 => data5(4),
      I2 => ptr_reg(1),
      I3 => data6(4),
      I4 => ptr_reg(0),
      I5 => data7(4),
      O => \temp_m_eth_payload_axis_tdata_reg[4]_i_4_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08AA0800"
    )
        port map (
      I0 => \temp_m_eth_payload_axis_tdata_reg[5]_i_2_n_0\,
      I1 => \temp_m_eth_payload_axis_tdata_reg[5]_i_3_n_0\,
      I2 => ptr_reg(2),
      I3 => ptr_reg(3),
      I4 => \temp_m_eth_payload_axis_tdata_reg[5]_i_4_n_0\,
      I5 => \temp_m_eth_payload_axis_tdata_reg[5]_i_5_n_0\,
      O => m_eth_payload_axis_tdata_int(5)
    );
\temp_m_eth_payload_axis_tdata_reg[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => send_arp_header_reg_reg_n_0,
      I1 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I2 => ptr_reg(4),
      O => \temp_m_eth_payload_axis_tdata_reg[5]_i_2_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \arp_tpa_reg_reg_n_0_[5]\,
      I1 => data1(5),
      I2 => ptr_reg(1),
      I3 => data2(5),
      I4 => ptr_reg(0),
      I5 => data3(5),
      O => \temp_m_eth_payload_axis_tdata_reg[5]_i_3_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB888B888888888"
    )
        port map (
      I0 => \temp_m_eth_payload_axis_tdata_reg[5]_i_6_n_0\,
      I1 => ptr_reg(2),
      I2 => data9(5),
      I3 => ptr_reg(0),
      I4 => data8(5),
      I5 => ptr_reg(1),
      O => \temp_m_eth_payload_axis_tdata_reg[5]_i_4_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \temp_m_eth_payload_axis_tdata_reg[6]_i_3_n_0\,
      I1 => ptr_reg(0),
      I2 => send_arp_header_reg_reg_n_0,
      I3 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      O => \temp_m_eth_payload_axis_tdata_reg[5]_i_5_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \arp_tha_reg_reg_n_0_[5]\,
      I1 => data5(5),
      I2 => ptr_reg(1),
      I3 => data6(5),
      I4 => ptr_reg(0),
      I5 => data7(5),
      O => \temp_m_eth_payload_axis_tdata_reg[5]_i_6_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"880000008F000000"
    )
        port map (
      I0 => ptr_reg(4),
      I1 => \temp_m_eth_payload_axis_tdata_reg[6]_i_2_n_0\,
      I2 => \temp_m_eth_payload_axis_tdata_reg[6]_i_3_n_0\,
      I3 => send_arp_header_reg_reg_n_0,
      I4 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I5 => ptr_reg(0),
      O => m_eth_payload_axis_tdata_int(6)
    );
\temp_m_eth_payload_axis_tdata_reg[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \temp_m_eth_payload_axis_tdata_reg[6]_i_4_n_0\,
      I1 => ptr_reg(3),
      I2 => \temp_m_eth_payload_axis_tdata_reg[6]_i_5_n_0\,
      I3 => ptr_reg(2),
      I4 => \temp_m_eth_payload_axis_tdata_reg[6]_i_6_n_0\,
      O => \temp_m_eth_payload_axis_tdata_reg[6]_i_2_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFFFFFF"
    )
        port map (
      I0 => ptr_reg(4),
      I1 => \^arp_spa_reg_reg[31]_0\,
      I2 => ptr_reg(1),
      I3 => ptr_reg(2),
      I4 => ptr_reg(3),
      O => \temp_m_eth_payload_axis_tdata_reg[6]_i_3_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \arp_tpa_reg_reg_n_0_[6]\,
      I1 => data1(6),
      I2 => ptr_reg(1),
      I3 => data2(6),
      I4 => ptr_reg(0),
      I5 => data3(6),
      O => \temp_m_eth_payload_axis_tdata_reg[6]_i_4_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \arp_tha_reg_reg_n_0_[6]\,
      I1 => data5(6),
      I2 => ptr_reg(1),
      I3 => data6(6),
      I4 => ptr_reg(0),
      I5 => data7(6),
      O => \temp_m_eth_payload_axis_tdata_reg[6]_i_5_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[6]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => data9(6),
      I1 => ptr_reg(0),
      I2 => data8(6),
      I3 => ptr_reg(1),
      O => \temp_m_eth_payload_axis_tdata_reg[6]_i_6_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2000000"
    )
        port map (
      I0 => \temp_m_eth_payload_axis_tdata_reg[7]_i_3_n_0\,
      I1 => ptr_reg(4),
      I2 => \temp_m_eth_payload_axis_tdata_reg[7]_i_4_n_0\,
      I3 => send_arp_header_reg_reg_n_0,
      I4 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      O => \temp_m_eth_payload_axis_tdata_reg[7]_i_2__0_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ptr_reg(3),
      I1 => ptr_reg(2),
      I2 => ptr_reg(1),
      I3 => \^arp_spa_reg_reg[31]_0\,
      O => \temp_m_eth_payload_axis_tdata_reg[7]_i_3_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \temp_m_eth_payload_axis_tdata_reg[7]_i_5_n_0\,
      I1 => ptr_reg(3),
      I2 => \temp_m_eth_payload_axis_tdata_reg[7]_i_6_n_0\,
      I3 => ptr_reg(2),
      I4 => \temp_m_eth_payload_axis_tdata_reg[7]_i_7_n_0\,
      O => \temp_m_eth_payload_axis_tdata_reg[7]_i_4_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \arp_tpa_reg_reg_n_0_[7]\,
      I1 => data1(7),
      I2 => ptr_reg(1),
      I3 => data2(7),
      I4 => ptr_reg(0),
      I5 => data3(7),
      O => \temp_m_eth_payload_axis_tdata_reg[7]_i_5_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \arp_tha_reg_reg_n_0_[7]\,
      I1 => data5(7),
      I2 => ptr_reg(1),
      I3 => data6(7),
      I4 => ptr_reg(0),
      I5 => data7(7),
      O => \temp_m_eth_payload_axis_tdata_reg[7]_i_6_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => data8(7),
      I1 => data9(7),
      I2 => ptr_reg(1),
      I3 => ptr_reg(0),
      I4 => \^arp_spa_reg_reg[31]_0\,
      O => \temp_m_eth_payload_axis_tdata_reg[7]_i_7_n_0\
    );
\temp_m_eth_payload_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => E(0),
      D => m_eth_payload_axis_tdata_int(0),
      Q => temp_m_eth_payload_axis_tdata_reg(0),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_m_eth_payload_axis_tdata_reg[0]_i_6_n_0\,
      I1 => \temp_m_eth_payload_axis_tdata_reg[0]_i_7_n_0\,
      O => \temp_m_eth_payload_axis_tdata_reg_reg[0]_i_4_n_0\,
      S => ptr_reg(2)
    );
\temp_m_eth_payload_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => E(0),
      D => m_eth_payload_axis_tdata_int(1),
      Q => temp_m_eth_payload_axis_tdata_reg(1),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => E(0),
      D => m_eth_payload_axis_tdata_int(2),
      Q => temp_m_eth_payload_axis_tdata_reg(2),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => E(0),
      D => m_eth_payload_axis_tdata_int(3),
      Q => temp_m_eth_payload_axis_tdata_reg(3),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => E(0),
      D => \temp_m_eth_payload_axis_tdata_reg[4]_i_1__0_n_0\,
      Q => temp_m_eth_payload_axis_tdata_reg(4),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => E(0),
      D => m_eth_payload_axis_tdata_int(5),
      Q => temp_m_eth_payload_axis_tdata_reg(5),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => E(0),
      D => m_eth_payload_axis_tdata_int(6),
      Q => temp_m_eth_payload_axis_tdata_reg(6),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => E(0),
      D => \temp_m_eth_payload_axis_tdata_reg[7]_i_2__0_n_0\,
      Q => temp_m_eth_payload_axis_tdata_reg(7),
      R => '0'
    );
\temp_m_eth_payload_axis_tlast_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => ptr_reg(4),
      I1 => \^m_eth_payload_axis_tready_int_reg_reg_1\,
      I2 => ptr_reg(1),
      I3 => ptr_reg(0),
      I4 => ptr_reg(2),
      I5 => ptr_reg(3),
      O => m_eth_payload_axis_tlast_int0_out
    );
temp_m_eth_payload_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => E(0),
      D => m_eth_payload_axis_tlast_int0_out,
      Q => temp_m_eth_payload_axis_tlast_reg,
      R => '0'
    );
\temp_m_eth_payload_axis_tvalid_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FB0F00000800"
    )
        port map (
      I0 => send_arp_header_reg_reg_n_0,
      I1 => \^arp_tx_eth_payload_axis_tvalid\,
      I2 => temp_m_eth_payload_axis_tvalid_reg_reg_1,
      I3 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I4 => sync_reg(0),
      I5 => \^temp_m_eth_payload_axis_tvalid_reg_reg_0\,
      O => \temp_m_eth_payload_axis_tvalid_reg_i_1__1_n_0\
    );
temp_m_eth_payload_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_1\,
      CE => '1',
      D => \temp_m_eth_payload_axis_tvalid_reg_i_1__1_n_0\,
      Q => \^temp_m_eth_payload_axis_tvalid_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_axis_async_fifo is
  port (
    gmii_tx_er_next : out STD_LOGIC;
    \m_axis_pipe_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \m_axis_tvalid_pipe_reg_reg[1]_0\ : out STD_LOGIC;
    m_axis_tvalid_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tready_int_reg_reg : out STD_LOGIC;
    m_rst_sync3_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg_reg[0]\ : out STD_LOGIC;
    wr_ptr_update_reg_reg_0 : in STD_LOGIC;
    m_rst_sync3_reg_reg_1 : in STD_LOGIC;
    gmii_tx_er_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_axis_tvalid : in STD_LOGIC;
    m_axis_tready_int_reg : in STD_LOGIC;
    s_axis : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_fifo_axis_tready : in STD_LOGIC;
    mem_reg_1_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_axis_async_fifo : entity is "axis_async_fifo";
end design_1_axis_udp_ethernet_0_0_axis_async_fifo;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_axis_async_fifo is
  signal drop_frame_reg : STD_LOGIC;
  signal drop_frame_reg_i_1_n_0 : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal \empty_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \empty_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \empty_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \empty_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \empty_carry_i_4__0_n_0\ : STD_LOGIC;
  signal empty_carry_n_0 : STD_LOGIC;
  signal empty_carry_n_1 : STD_LOGIC;
  signal empty_carry_n_2 : STD_LOGIC;
  signal empty_carry_n_3 : STD_LOGIC;
  signal full_cur : STD_LOGIC;
  signal \full_cur_carry__0_i_1_n_0\ : STD_LOGIC;
  signal full_cur_carry_i_1_n_0 : STD_LOGIC;
  signal full_cur_carry_i_2_n_0 : STD_LOGIC;
  signal full_cur_carry_i_3_n_0 : STD_LOGIC;
  signal full_cur_carry_i_4_n_0 : STD_LOGIC;
  signal full_cur_carry_n_0 : STD_LOGIC;
  signal full_cur_carry_n_1 : STD_LOGIC;
  signal full_cur_carry_n_2 : STD_LOGIC;
  signal full_cur_carry_n_3 : STD_LOGIC;
  signal full_wr : STD_LOGIC;
  signal \full_wr_carry__0_i_1_n_0\ : STD_LOGIC;
  signal full_wr_carry_i_1_n_0 : STD_LOGIC;
  signal full_wr_carry_i_2_n_0 : STD_LOGIC;
  signal full_wr_carry_i_3_n_0 : STD_LOGIC;
  signal full_wr_carry_i_4_n_0 : STD_LOGIC;
  signal full_wr_carry_n_0 : STD_LOGIC;
  signal full_wr_carry_n_1 : STD_LOGIC;
  signal full_wr_carry_n_2 : STD_LOGIC;
  signal full_wr_carry_n_3 : STD_LOGIC;
  signal \^m_axis_pipe_reg_reg[0]_0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \m_axis_tvalid_pipe_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_pipe_reg_reg[1]_0\ : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal m_rst_sync1_reg : STD_LOGIC;
  signal m_rst_sync2_reg : STD_LOGIC;
  signal m_rst_sync3_reg : STD_LOGIC;
  signal \mem_reg_0_i_2__0_n_0\ : STD_LOGIC;
  signal overflow_reg112_out : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal rd_ptr_gray_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_ptr_gray_reg0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \rd_ptr_gray_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal rd_ptr_gray_sync1_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_ptr_gray_sync2_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal rd_ptr_reg0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \rd_ptr_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal rd_ptr_reg_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \rd_ptr_reg_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__0_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__0_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__0_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal rd_ptr_reg_reg_rep : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \rd_ptr_reg_reg_rep[11]_i_2_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[11]_i_2_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[11]_i_2_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_rep[11]_i_1__0_n_0\ : STD_LOGIC;
  signal wr_ptr_cur_gray_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_ptr_cur_gray_reg1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \wr_ptr_cur_gray_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal wr_ptr_cur_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wr_ptr_cur_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg__0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal wr_ptr_gray_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wr_ptr_gray_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal wr_ptr_gray_reg_0 : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal wr_ptr_gray_sync1_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_ptr_gray_sync1_reg0 : STD_LOGIC;
  signal wr_ptr_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wr_ptr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal wr_ptr_sync_gray_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal wr_ptr_sync_gray_reg0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal wr_ptr_sync_gray_reg10_in : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \wr_ptr_sync_gray_reg10_in__0\ : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \wr_ptr_sync_gray_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal wr_ptr_update_ack_sync1_reg : STD_LOGIC;
  signal wr_ptr_update_ack_sync2_reg : STD_LOGIC;
  signal wr_ptr_update_reg : STD_LOGIC;
  signal wr_ptr_update_reg_i_1_n_0 : STD_LOGIC;
  signal wr_ptr_update_sync1_reg : STD_LOGIC;
  signal wr_ptr_update_sync2_reg : STD_LOGIC;
  signal wr_ptr_update_sync3_reg : STD_LOGIC;
  signal wr_ptr_update_valid_reg : STD_LOGIC;
  signal wr_ptr_update_valid_reg_i_1_n_0 : STD_LOGIC;
  signal NLW_empty_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_empty_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_empty_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_full_cur_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_full_cur_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_full_cur_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_full_wr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_full_wr_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_full_wr_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal NLW_mem_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_ptr_reg_reg[12]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rd_ptr_reg_reg[12]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rd_ptr_reg_reg_rep[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wr_ptr_gray_reg_reg[12]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata_reg[7]_i_1__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \m_axis_tdata_reg[7]_i_3\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of m_axis_tready_int_reg_i_3 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \m_axis_tvalid_pipe_reg[0]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \m_axis_tvalid_pipe_reg[1]_i_1\ : label is "soft_lutpair101";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \m_axis_tvalid_pipe_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_tvalid_pipe_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of m_rst_sync1_reg_reg : label is "no";
  attribute SHREG_EXTRACT of m_rst_sync2_reg_reg : label is "no";
  attribute SHREG_EXTRACT of m_rst_sync3_reg_reg : label is "no";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0 : label is 40960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0 : label is "core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_0 : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_0 : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_1 : label is "";
  attribute RTL_RAM_BITS of mem_reg_1 : label is 40960;
  attribute RTL_RAM_NAME of mem_reg_1 : label is "core_inst/eth_mac_inst/tx_fifo/fifo_inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_1 : label is "RAM_TDP";
  attribute bram_addr_begin of mem_reg_1 : label is 0;
  attribute bram_addr_end of mem_reg_1 : label is 4095;
  attribute bram_slice_begin of mem_reg_1 : label is 9;
  attribute bram_slice_end of mem_reg_1 : label is 9;
  attribute ram_addr_begin of mem_reg_1 : label is 0;
  attribute ram_addr_end of mem_reg_1 : label is 4095;
  attribute ram_offset of mem_reg_1 : label is 0;
  attribute ram_slice_begin of mem_reg_1 : label is 9;
  attribute ram_slice_end of mem_reg_1 : label is 9;
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[0]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[10]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[11]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[1]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[2]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[3]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[4]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[5]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[6]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[7]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[8]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[9]_i_1\ : label is "soft_lutpair115";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[9]\ : label is "no";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg[0]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg[12]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg[8]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg_rep[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg_rep[4]_i_1__0\ : label is 35;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg_rep[8]_i_1__0\ : label is 35;
  attribute SOFT_HLUTNM of \temp_m_axis_tdata_reg[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[10]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[11]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[7]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[8]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[9]_i_1\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \wr_ptr_cur_reg[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \wr_ptr_cur_reg[10]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \wr_ptr_cur_reg[11]_i_2\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \wr_ptr_cur_reg[1]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \wr_ptr_cur_reg[2]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \wr_ptr_cur_reg[3]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \wr_ptr_cur_reg[4]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \wr_ptr_cur_reg[5]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \wr_ptr_cur_reg[6]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \wr_ptr_cur_reg[7]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \wr_ptr_cur_reg[8]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \wr_ptr_cur_reg[9]_i_1\ : label is "soft_lutpair97";
  attribute ADDER_THRESHOLD of \wr_ptr_cur_reg_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \wr_ptr_cur_reg_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[0]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[10]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[11]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[8]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[9]_i_1\ : label is "soft_lutpair112";
  attribute ADDER_THRESHOLD of \wr_ptr_gray_reg_reg[12]_i_2\ : label is 35;
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of \wr_ptr_reg[0]_i_1__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \wr_ptr_reg[10]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \wr_ptr_reg[11]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \wr_ptr_reg[12]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \wr_ptr_reg[2]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \wr_ptr_reg[3]_i_1__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \wr_ptr_reg[4]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \wr_ptr_reg[5]_i_1__0\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \wr_ptr_reg[6]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \wr_ptr_reg[7]_i_1__0\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \wr_ptr_reg[8]_i_1__0\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \wr_ptr_reg[9]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \wr_ptr_sync_gray_reg[12]_i_2\ : label is "soft_lutpair87";
  attribute SHREG_EXTRACT of wr_ptr_update_ack_sync1_reg_reg : label is "no";
  attribute SHREG_EXTRACT of wr_ptr_update_ack_sync2_reg_reg : label is "no";
  attribute SOFT_HLUTNM of wr_ptr_update_reg_i_1 : label is "soft_lutpair87";
  attribute SHREG_EXTRACT of wr_ptr_update_sync1_reg_reg : label is "no";
  attribute SHREG_EXTRACT of wr_ptr_update_sync2_reg_reg : label is "no";
  attribute SHREG_EXTRACT of wr_ptr_update_sync3_reg_reg : label is "no";
begin
  \m_axis_pipe_reg_reg[0]_0\(9 downto 0) <= \^m_axis_pipe_reg_reg[0]_0\(9 downto 0);
  \m_axis_tvalid_pipe_reg_reg[1]_0\ <= \^m_axis_tvalid_pipe_reg_reg[1]_0\;
drop_frame_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00005DFF00005000"
    )
        port map (
      I0 => s_axis(8),
      I1 => full_cur,
      I2 => full_wr,
      I3 => tx_axis_tvalid,
      I4 => m_rst_sync3_reg,
      I5 => drop_frame_reg,
      O => drop_frame_reg_i_1_n_0
    );
drop_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => drop_frame_reg_i_1_n_0,
      Q => drop_frame_reg,
      R => '0'
    );
empty_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => empty_carry_n_0,
      CO(2) => empty_carry_n_1,
      CO(1) => empty_carry_n_2,
      CO(0) => empty_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_empty_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \empty_carry_i_1__0_n_0\,
      S(2) => \empty_carry_i_2__0_n_0\,
      S(1) => \empty_carry_i_3__0_n_0\,
      S(0) => \empty_carry_i_4__0_n_0\
    );
\empty_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => empty_carry_n_0,
      CO(3 downto 1) => \NLW_empty_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => empty,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_empty_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \empty_carry__0_i_1_n_0\
    );
\empty_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_ptr_gray_sync1_reg(12),
      I1 => rd_ptr_gray_reg(12),
      O => \empty_carry__0_i_1_n_0\
    );
\empty_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_gray_reg(10),
      I1 => wr_ptr_gray_sync1_reg(10),
      I2 => rd_ptr_gray_reg(9),
      I3 => wr_ptr_gray_sync1_reg(9),
      I4 => wr_ptr_gray_sync1_reg(11),
      I5 => rd_ptr_gray_reg(11),
      O => \empty_carry_i_1__0_n_0\
    );
\empty_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_gray_reg(6),
      I1 => wr_ptr_gray_sync1_reg(6),
      I2 => rd_ptr_gray_reg(7),
      I3 => wr_ptr_gray_sync1_reg(7),
      I4 => wr_ptr_gray_sync1_reg(8),
      I5 => rd_ptr_gray_reg(8),
      O => \empty_carry_i_2__0_n_0\
    );
\empty_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_gray_reg(3),
      I1 => wr_ptr_gray_sync1_reg(3),
      I2 => rd_ptr_gray_reg(4),
      I3 => wr_ptr_gray_sync1_reg(4),
      I4 => wr_ptr_gray_sync1_reg(5),
      I5 => rd_ptr_gray_reg(5),
      O => \empty_carry_i_3__0_n_0\
    );
\empty_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_gray_reg(0),
      I1 => wr_ptr_gray_sync1_reg(0),
      I2 => rd_ptr_gray_reg(1),
      I3 => wr_ptr_gray_sync1_reg(1),
      I4 => wr_ptr_gray_sync1_reg(2),
      I5 => rd_ptr_gray_reg(2),
      O => \empty_carry_i_4__0_n_0\
    );
\frame_ptr_reg[15]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1500"
    )
        port map (
      I0 => gmii_tx_er_reg_reg(0),
      I1 => \^m_axis_pipe_reg_reg[0]_0\(8),
      I2 => \^m_axis_pipe_reg_reg[0]_0\(9),
      I3 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      O => \FSM_sequential_state_reg_reg[0]\
    );
full_cur_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => full_cur_carry_n_0,
      CO(2) => full_cur_carry_n_1,
      CO(1) => full_cur_carry_n_2,
      CO(0) => full_cur_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_full_cur_carry_O_UNCONNECTED(3 downto 0),
      S(3) => full_cur_carry_i_1_n_0,
      S(2) => full_cur_carry_i_2_n_0,
      S(1) => full_cur_carry_i_3_n_0,
      S(0) => full_cur_carry_i_4_n_0
    );
\full_cur_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => full_cur_carry_n_0,
      CO(3 downto 1) => \NLW_full_cur_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => full_cur,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_full_cur_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \full_cur_carry__0_i_1_n_0\
    );
\full_cur_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_gray_sync2_reg(12),
      I1 => wr_ptr_cur_reg(12),
      O => \full_cur_carry__0_i_1_n_0\
    );
full_cur_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => rd_ptr_gray_sync2_reg(11),
      I1 => wr_ptr_cur_gray_reg(11),
      I2 => wr_ptr_cur_gray_reg(9),
      I3 => rd_ptr_gray_sync2_reg(9),
      I4 => wr_ptr_cur_gray_reg(10),
      I5 => rd_ptr_gray_sync2_reg(10),
      O => full_cur_carry_i_1_n_0
    );
full_cur_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg(6),
      I1 => rd_ptr_gray_sync2_reg(6),
      I2 => wr_ptr_cur_gray_reg(7),
      I3 => rd_ptr_gray_sync2_reg(7),
      I4 => rd_ptr_gray_sync2_reg(8),
      I5 => wr_ptr_cur_gray_reg(8),
      O => full_cur_carry_i_2_n_0
    );
full_cur_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg(3),
      I1 => rd_ptr_gray_sync2_reg(3),
      I2 => wr_ptr_cur_gray_reg(4),
      I3 => rd_ptr_gray_sync2_reg(4),
      I4 => rd_ptr_gray_sync2_reg(5),
      I5 => wr_ptr_cur_gray_reg(5),
      O => full_cur_carry_i_3_n_0
    );
full_cur_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg(1),
      I1 => rd_ptr_gray_sync2_reg(1),
      I2 => wr_ptr_cur_gray_reg(0),
      I3 => rd_ptr_gray_sync2_reg(0),
      I4 => rd_ptr_gray_sync2_reg(2),
      I5 => wr_ptr_cur_gray_reg(2),
      O => full_cur_carry_i_4_n_0
    );
full_wr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => full_wr_carry_n_0,
      CO(2) => full_wr_carry_n_1,
      CO(1) => full_wr_carry_n_2,
      CO(0) => full_wr_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_full_wr_carry_O_UNCONNECTED(3 downto 0),
      S(3) => full_wr_carry_i_1_n_0,
      S(2) => full_wr_carry_i_2_n_0,
      S(1) => full_wr_carry_i_3_n_0,
      S(0) => full_wr_carry_i_4_n_0
    );
\full_wr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => full_wr_carry_n_0,
      CO(3 downto 1) => \NLW_full_wr_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => full_wr,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_full_wr_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \full_wr_carry__0_i_1_n_0\
    );
\full_wr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_cur_reg(12),
      I1 => wr_ptr_cur_gray_reg1(11),
      O => \full_wr_carry__0_i_1_n_0\
    );
full_wr_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_cur_reg(11),
      I1 => wr_ptr_cur_gray_reg1(10),
      I2 => wr_ptr_cur_gray_reg1(9),
      I3 => wr_ptr_cur_reg(10),
      I4 => wr_ptr_cur_gray_reg1(8),
      I5 => wr_ptr_cur_reg(9),
      O => full_wr_carry_i_1_n_0
    );
full_wr_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_cur_reg(8),
      I1 => wr_ptr_cur_gray_reg1(7),
      I2 => wr_ptr_cur_gray_reg1(5),
      I3 => wr_ptr_cur_reg(6),
      I4 => wr_ptr_cur_gray_reg1(6),
      I5 => wr_ptr_cur_reg(7),
      O => full_wr_carry_i_2_n_0
    );
full_wr_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_cur_reg(5),
      I1 => wr_ptr_cur_gray_reg1(4),
      I2 => wr_ptr_cur_gray_reg1(2),
      I3 => wr_ptr_cur_reg(3),
      I4 => wr_ptr_cur_gray_reg1(3),
      I5 => wr_ptr_cur_reg(4),
      O => full_wr_carry_i_3_n_0
    );
full_wr_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_cur_reg(0),
      I1 => \wr_ptr_reg_reg_n_0_[0]\,
      I2 => wr_ptr_cur_gray_reg1(1),
      I3 => wr_ptr_cur_reg(2),
      I4 => wr_ptr_cur_gray_reg1(0),
      I5 => wr_ptr_cur_reg(1),
      O => full_wr_carry_i_4_n_0
    );
gmii_tx_er_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000008F0000"
    )
        port map (
      I0 => \^m_axis_pipe_reg_reg[0]_0\(8),
      I1 => \^m_axis_pipe_reg_reg[0]_0\(9),
      I2 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I3 => gmii_tx_er_reg_reg(2),
      I4 => gmii_tx_er_reg_reg(1),
      I5 => gmii_tx_er_reg_reg(0),
      O => gmii_tx_er_next
    );
\m_axis_tdata_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"75773033"
    )
        port map (
      I0 => tx_axis_tvalid,
      I1 => m_rst_sync3_reg,
      I2 => full_wr,
      I3 => full_cur,
      I4 => m_axis_tready_int_reg,
      O => m_axis_tvalid_reg_reg(0)
    );
\m_axis_tdata_reg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A2AAAA"
    )
        port map (
      I0 => m_axis_tready_int_reg,
      I1 => full_cur,
      I2 => full_wr,
      I3 => m_rst_sync3_reg,
      I4 => tx_axis_tvalid,
      O => m_axis_tready_int_reg_reg
    );
m_axis_tready_int_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => full_cur,
      I1 => full_wr,
      I2 => m_rst_sync3_reg,
      O => m_rst_sync3_reg_reg_0
    );
\m_axis_tvalid_pipe_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D55"
    )
        port map (
      I0 => empty,
      I1 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I2 => tx_fifo_axis_tready,
      I3 => \m_axis_tvalid_pipe_reg_reg_n_0_[0]\,
      O => \m_axis_tvalid_pipe_reg[0]_i_1_n_0\
    );
\m_axis_tvalid_pipe_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \m_axis_tvalid_pipe_reg_reg_n_0_[0]\,
      I1 => tx_fifo_axis_tready,
      I2 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      O => \m_axis_tvalid_pipe_reg[1]_i_1_n_0\
    );
\m_axis_tvalid_pipe_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg[0]_i_1_n_0\,
      Q => \m_axis_tvalid_pipe_reg_reg_n_0_[0]\,
      R => m_rst_sync3_reg
    );
\m_axis_tvalid_pipe_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg[1]_i_1_n_0\,
      Q => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      R => m_rst_sync3_reg
    );
m_rst_sync1_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => '0',
      PRE => m_rst_sync3_reg_reg_1,
      Q => m_rst_sync1_reg
    );
m_rst_sync2_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => m_rst_sync1_reg,
      PRE => m_rst_sync3_reg_reg_1,
      Q => m_rst_sync2_reg
    );
m_rst_sync3_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => m_rst_sync2_reg,
      PRE => m_rst_sync3_reg_reg_1,
      Q => m_rst_sync3_reg
    );
mem_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => wr_ptr_cur_reg(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => rd_ptr_reg_reg_rep(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => wr_ptr_update_reg_reg_0,
      CLKBWRCLK => wr_ptr_update_reg_reg_0,
      DBITERR => NLW_mem_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => s_axis(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => s_axis(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_mem_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \^m_axis_pipe_reg_reg[0]_0\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_mem_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \^m_axis_pipe_reg_reg[0]_0\(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => p_3_in,
      ENBWREN => \mem_reg_0_i_2__0_n_0\,
      INJECTDBITERR => NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => mem_reg_1_0,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => overflow_reg112_out,
      WEA(2) => overflow_reg112_out,
      WEA(1) => overflow_reg112_out,
      WEA(0) => overflow_reg112_out,
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => full_cur,
      I1 => drop_frame_reg,
      I2 => full_wr,
      O => p_3_in
    );
\mem_reg_0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I1 => tx_fifo_axis_tready,
      I2 => \m_axis_tvalid_pipe_reg_reg_n_0_[0]\,
      O => \mem_reg_0_i_2__0_n_0\
    );
mem_reg_0_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0D00"
    )
        port map (
      I0 => full_cur,
      I1 => full_wr,
      I2 => m_rst_sync3_reg,
      I3 => tx_axis_tvalid,
      O => overflow_reg112_out
    );
mem_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => wr_ptr_cur_reg(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(13 downto 2) => rd_ptr_reg_reg_rep(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"11",
      CLKARDCLK => wr_ptr_update_reg_reg_0,
      CLKBWRCLK => wr_ptr_update_reg_reg_0,
      DIADI(15 downto 1) => B"000000000000000",
      DIADI(0) => s_axis(9),
      DIBDI(15 downto 0) => B"0000000000000001",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 1) => NLW_mem_reg_1_DOBDO_UNCONNECTED(15 downto 1),
      DOBDO(0) => \^m_axis_pipe_reg_reg[0]_0\(9),
      DOPADOP(1 downto 0) => NLW_mem_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_3_in,
      ENBWREN => \mem_reg_0_i_2__0_n_0\,
      REGCEAREGCE => '0',
      REGCEB => mem_reg_1_0,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => overflow_reg112_out,
      WEA(0) => overflow_reg112_out,
      WEBWE(3 downto 0) => B"0000"
    );
\rd_ptr_gray_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      I1 => rd_ptr_reg0(1),
      O => \rd_ptr_gray_reg[0]_i_1_n_0\
    );
\rd_ptr_gray_reg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(10),
      I1 => rd_ptr_reg0(11),
      O => rd_ptr_gray_reg0(10)
    );
\rd_ptr_gray_reg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(11),
      I1 => rd_ptr_reg0(12),
      O => rd_ptr_gray_reg0(11)
    );
\rd_ptr_gray_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(1),
      I1 => rd_ptr_reg0(2),
      O => rd_ptr_gray_reg0(1)
    );
\rd_ptr_gray_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(2),
      I1 => rd_ptr_reg0(3),
      O => rd_ptr_gray_reg0(2)
    );
\rd_ptr_gray_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(3),
      I1 => rd_ptr_reg0(4),
      O => rd_ptr_gray_reg0(3)
    );
\rd_ptr_gray_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(4),
      I1 => rd_ptr_reg0(5),
      O => rd_ptr_gray_reg0(4)
    );
\rd_ptr_gray_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(5),
      I1 => rd_ptr_reg0(6),
      O => rd_ptr_gray_reg0(5)
    );
\rd_ptr_gray_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(6),
      I1 => rd_ptr_reg0(7),
      O => rd_ptr_gray_reg0(6)
    );
\rd_ptr_gray_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(7),
      I1 => rd_ptr_reg0(8),
      O => rd_ptr_gray_reg0(7)
    );
\rd_ptr_gray_reg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(8),
      I1 => rd_ptr_reg0(9),
      O => rd_ptr_gray_reg0(8)
    );
\rd_ptr_gray_reg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(9),
      I1 => rd_ptr_reg0(10),
      O => rd_ptr_gray_reg0(9)
    );
\rd_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => \rd_ptr_gray_reg[0]_i_1_n_0\,
      Q => rd_ptr_gray_reg(0),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_gray_reg0(10),
      Q => rd_ptr_gray_reg(10),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_gray_reg0(11),
      Q => rd_ptr_gray_reg(11),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_reg0(12),
      Q => rd_ptr_gray_reg(12),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_gray_reg0(1),
      Q => rd_ptr_gray_reg(1),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_gray_reg0(2),
      Q => rd_ptr_gray_reg(2),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_gray_reg0(3),
      Q => rd_ptr_gray_reg(3),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_gray_reg0(4),
      Q => rd_ptr_gray_reg(4),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_gray_reg0(5),
      Q => rd_ptr_gray_reg(5),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_gray_reg0(6),
      Q => rd_ptr_gray_reg(6),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_gray_reg0(7),
      Q => rd_ptr_gray_reg(7),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_gray_reg0(8),
      Q => rd_ptr_gray_reg(8),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_gray_reg0(9),
      Q => rd_ptr_gray_reg(9),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_reg(0),
      Q => rd_ptr_gray_sync1_reg(0),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_reg(10),
      Q => rd_ptr_gray_sync1_reg(10),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_reg(11),
      Q => rd_ptr_gray_sync1_reg(11),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_reg(12),
      Q => rd_ptr_gray_sync1_reg(12),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_reg(1),
      Q => rd_ptr_gray_sync1_reg(1),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_reg(2),
      Q => rd_ptr_gray_sync1_reg(2),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_reg(3),
      Q => rd_ptr_gray_sync1_reg(3),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_reg(4),
      Q => rd_ptr_gray_sync1_reg(4),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_reg(5),
      Q => rd_ptr_gray_sync1_reg(5),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_reg(6),
      Q => rd_ptr_gray_sync1_reg(6),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_reg(7),
      Q => rd_ptr_gray_sync1_reg(7),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_reg(8),
      Q => rd_ptr_gray_sync1_reg(8),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_reg(9),
      Q => rd_ptr_gray_sync1_reg(9),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(0),
      Q => rd_ptr_gray_sync2_reg(0),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(10),
      Q => rd_ptr_gray_sync2_reg(10),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(11),
      Q => rd_ptr_gray_sync2_reg(11),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(12),
      Q => rd_ptr_gray_sync2_reg(12),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(1),
      Q => rd_ptr_gray_sync2_reg(1),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(2),
      Q => rd_ptr_gray_sync2_reg(2),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(3),
      Q => rd_ptr_gray_sync2_reg(3),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(4),
      Q => rd_ptr_gray_sync2_reg(4),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(5),
      Q => rd_ptr_gray_sync2_reg(5),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(6),
      Q => rd_ptr_gray_sync2_reg(6),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(7),
      Q => rd_ptr_gray_sync2_reg(7),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(8),
      Q => rd_ptr_gray_sync2_reg(8),
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync2_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => rd_ptr_gray_sync1_reg(9),
      Q => rd_ptr_gray_sync2_reg(9),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg[0]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      O => \rd_ptr_reg[0]_i_2__0_n_0\
    );
\rd_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1__0_n_7\,
      Q => rd_ptr_reg_reg(0),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rd_ptr_reg_reg[0]_i_1__0_n_0\,
      CO(2) => \rd_ptr_reg_reg[0]_i_1__0_n_1\,
      CO(1) => \rd_ptr_reg_reg[0]_i_1__0_n_2\,
      CO(0) => \rd_ptr_reg_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rd_ptr_reg_reg[0]_i_1__0_n_4\,
      O(2) => \rd_ptr_reg_reg[0]_i_1__0_n_5\,
      O(1) => \rd_ptr_reg_reg[0]_i_1__0_n_6\,
      O(0) => \rd_ptr_reg_reg[0]_i_1__0_n_7\,
      S(3 downto 1) => rd_ptr_reg_reg(3 downto 1),
      S(0) => \rd_ptr_reg[0]_i_2__0_n_0\
    );
\rd_ptr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1__0_n_5\,
      Q => rd_ptr_reg_reg(10),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1__0_n_4\,
      Q => rd_ptr_reg_reg(11),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[12]_i_1_n_7\,
      Q => rd_ptr_reg_reg(12),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg[8]_i_1__0_n_0\,
      CO(3 downto 0) => \NLW_rd_ptr_reg_reg[12]_i_1_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_rd_ptr_reg_reg[12]_i_1_O_UNCONNECTED\(3 downto 1),
      O(0) => \rd_ptr_reg_reg[12]_i_1_n_7\,
      S(3 downto 1) => B"000",
      S(0) => rd_ptr_reg_reg(12)
    );
\rd_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1__0_n_6\,
      Q => rd_ptr_reg_reg(1),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1__0_n_5\,
      Q => rd_ptr_reg_reg(2),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1__0_n_4\,
      Q => rd_ptr_reg_reg(3),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1__0_n_7\,
      Q => rd_ptr_reg_reg(4),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg[0]_i_1__0_n_0\,
      CO(3) => \rd_ptr_reg_reg[4]_i_1__0_n_0\,
      CO(2) => \rd_ptr_reg_reg[4]_i_1__0_n_1\,
      CO(1) => \rd_ptr_reg_reg[4]_i_1__0_n_2\,
      CO(0) => \rd_ptr_reg_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg[4]_i_1__0_n_4\,
      O(2) => \rd_ptr_reg_reg[4]_i_1__0_n_5\,
      O(1) => \rd_ptr_reg_reg[4]_i_1__0_n_6\,
      O(0) => \rd_ptr_reg_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => rd_ptr_reg_reg(7 downto 4)
    );
\rd_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1__0_n_6\,
      Q => rd_ptr_reg_reg(5),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1__0_n_5\,
      Q => rd_ptr_reg_reg(6),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1__0_n_4\,
      Q => rd_ptr_reg_reg(7),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1__0_n_7\,
      Q => rd_ptr_reg_reg(8),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg[4]_i_1__0_n_0\,
      CO(3) => \rd_ptr_reg_reg[8]_i_1__0_n_0\,
      CO(2) => \rd_ptr_reg_reg[8]_i_1__0_n_1\,
      CO(1) => \rd_ptr_reg_reg[8]_i_1__0_n_2\,
      CO(0) => \rd_ptr_reg_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg[8]_i_1__0_n_4\,
      O(2) => \rd_ptr_reg_reg[8]_i_1__0_n_5\,
      O(1) => \rd_ptr_reg_reg[8]_i_1__0_n_6\,
      O(0) => \rd_ptr_reg_reg[8]_i_1__0_n_7\,
      S(3 downto 0) => rd_ptr_reg_reg(11 downto 8)
    );
\rd_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1__0_n_6\,
      Q => rd_ptr_reg_reg(9),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_reg0(0),
      Q => rd_ptr_reg_reg_rep(0),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_reg0(10),
      Q => rd_ptr_reg_reg_rep(10),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_reg0(11),
      Q => rd_ptr_reg_reg_rep(11),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg_rep[8]_i_1__0_n_0\,
      CO(3) => \NLW_rd_ptr_reg_reg_rep[11]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \rd_ptr_reg_reg_rep[11]_i_2_n_1\,
      CO(1) => \rd_ptr_reg_reg_rep[11]_i_2_n_2\,
      CO(0) => \rd_ptr_reg_reg_rep[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rd_ptr_reg0(12 downto 9),
      S(3 downto 0) => rd_ptr_reg_reg(12 downto 9)
    );
\rd_ptr_reg_reg_rep[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_reg0(1),
      Q => rd_ptr_reg_reg_rep(1),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_reg0(2),
      Q => rd_ptr_reg_reg_rep(2),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_reg0(3),
      Q => rd_ptr_reg_reg_rep(3),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_reg0(4),
      Q => rd_ptr_reg_reg_rep(4),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rd_ptr_reg_reg_rep[4]_i_1__0_n_0\,
      CO(2) => \rd_ptr_reg_reg_rep[4]_i_1__0_n_1\,
      CO(1) => \rd_ptr_reg_reg_rep[4]_i_1__0_n_2\,
      CO(0) => \rd_ptr_reg_reg_rep[4]_i_1__0_n_3\,
      CYINIT => rd_ptr_reg_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rd_ptr_reg0(4 downto 1),
      S(3 downto 0) => rd_ptr_reg_reg(4 downto 1)
    );
\rd_ptr_reg_reg_rep[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_reg0(5),
      Q => rd_ptr_reg_reg_rep(5),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_reg0(6),
      Q => rd_ptr_reg_reg_rep(6),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_reg0(7),
      Q => rd_ptr_reg_reg_rep(7),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_reg0(8),
      Q => rd_ptr_reg_reg_rep(8),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg_rep[4]_i_1__0_n_0\,
      CO(3) => \rd_ptr_reg_reg_rep[8]_i_1__0_n_0\,
      CO(2) => \rd_ptr_reg_reg_rep[8]_i_1__0_n_1\,
      CO(1) => \rd_ptr_reg_reg_rep[8]_i_1__0_n_2\,
      CO(0) => \rd_ptr_reg_reg_rep[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rd_ptr_reg0(8 downto 5),
      S(3 downto 0) => rd_ptr_reg_reg(8 downto 5)
    );
\rd_ptr_reg_reg_rep[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \rd_ptr_reg_rep[11]_i_1__0_n_0\,
      D => rd_ptr_reg0(9),
      Q => rd_ptr_reg_reg_rep(9),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_rep[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      O => rd_ptr_reg0(0)
    );
\rd_ptr_reg_rep[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \m_axis_tvalid_pipe_reg_reg_n_0_[0]\,
      I1 => tx_fifo_axis_tready,
      I2 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I3 => empty,
      O => \rd_ptr_reg_rep[11]_i_1__0_n_0\
    );
\temp_m_axis_tdata_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2000000"
    )
        port map (
      I0 => full_cur,
      I1 => full_wr,
      I2 => m_rst_sync3_reg,
      I3 => tx_axis_tvalid,
      I4 => m_axis_tready_int_reg,
      O => E(0)
    );
\wr_ptr_cur_gray_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99990FF0"
    )
        port map (
      I0 => wr_ptr_cur_reg(0),
      I1 => wr_ptr_sync_gray_reg10_in(1),
      I2 => wr_ptr_cur_gray_reg1(0),
      I3 => \wr_ptr_reg_reg_n_0_[0]\,
      I4 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      O => \wr_ptr_cur_gray_reg[0]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DD12EE2"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(9),
      I1 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      I2 => wr_ptr_sync_gray_reg10_in(10),
      I3 => wr_ptr_sync_gray_reg10_in(11),
      I4 => wr_ptr_cur_gray_reg1(10),
      O => \wr_ptr_cur_gray_reg[10]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66660FF0"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(11),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(12),
      I2 => wr_ptr_cur_gray_reg1(11),
      I3 => wr_ptr_cur_gray_reg1(10),
      I4 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      O => \wr_ptr_cur_gray_reg[11]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66660FF0"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(1),
      I1 => wr_ptr_sync_gray_reg10_in(2),
      I2 => wr_ptr_cur_gray_reg1(1),
      I3 => wr_ptr_cur_gray_reg1(0),
      I4 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      O => \wr_ptr_cur_gray_reg[1]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66660FF0"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(2),
      I1 => wr_ptr_sync_gray_reg10_in(3),
      I2 => wr_ptr_cur_gray_reg1(2),
      I3 => wr_ptr_cur_gray_reg1(1),
      I4 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      O => \wr_ptr_cur_gray_reg[2]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66660FF0"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(3),
      I1 => wr_ptr_sync_gray_reg10_in(4),
      I2 => wr_ptr_cur_gray_reg1(3),
      I3 => wr_ptr_cur_gray_reg1(2),
      I4 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      O => \wr_ptr_cur_gray_reg[3]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DD12EE2"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(3),
      I1 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      I2 => wr_ptr_sync_gray_reg10_in(4),
      I3 => wr_ptr_sync_gray_reg10_in(5),
      I4 => wr_ptr_cur_gray_reg1(4),
      O => \wr_ptr_cur_gray_reg[4]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66660FF0"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(5),
      I1 => wr_ptr_sync_gray_reg10_in(6),
      I2 => wr_ptr_cur_gray_reg1(5),
      I3 => wr_ptr_cur_gray_reg1(4),
      I4 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      O => \wr_ptr_cur_gray_reg[5]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66660FF0"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(6),
      I1 => wr_ptr_sync_gray_reg10_in(7),
      I2 => wr_ptr_cur_gray_reg1(6),
      I3 => wr_ptr_cur_gray_reg1(5),
      I4 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      O => \wr_ptr_cur_gray_reg[6]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1DD12EE2"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(6),
      I1 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      I2 => wr_ptr_sync_gray_reg10_in(7),
      I3 => wr_ptr_sync_gray_reg10_in(8),
      I4 => wr_ptr_cur_gray_reg1(7),
      O => \wr_ptr_cur_gray_reg[7]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66660FF0"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(8),
      I1 => wr_ptr_sync_gray_reg10_in(9),
      I2 => wr_ptr_cur_gray_reg1(8),
      I3 => wr_ptr_cur_gray_reg1(7),
      I4 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      O => \wr_ptr_cur_gray_reg[8]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"66660FF0"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(9),
      I1 => wr_ptr_sync_gray_reg10_in(10),
      I2 => wr_ptr_cur_gray_reg1(9),
      I3 => wr_ptr_cur_gray_reg1(8),
      I4 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      O => \wr_ptr_cur_gray_reg[9]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[0]_i_1_n_0\,
      Q => wr_ptr_cur_gray_reg(0),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[10]_i_1_n_0\,
      Q => wr_ptr_cur_gray_reg(10),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[11]_i_1_n_0\,
      Q => wr_ptr_cur_gray_reg(11),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[1]_i_1_n_0\,
      Q => wr_ptr_cur_gray_reg(1),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[2]_i_1_n_0\,
      Q => wr_ptr_cur_gray_reg(2),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[3]_i_1_n_0\,
      Q => wr_ptr_cur_gray_reg(3),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[4]_i_1_n_0\,
      Q => wr_ptr_cur_gray_reg(4),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[5]_i_1_n_0\,
      Q => wr_ptr_cur_gray_reg(5),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[6]_i_1_n_0\,
      Q => wr_ptr_cur_gray_reg(6),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[7]_i_1_n_0\,
      Q => wr_ptr_cur_gray_reg(7),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[8]_i_1_n_0\,
      Q => wr_ptr_cur_gray_reg(8),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_gray_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[9]_i_1_n_0\,
      Q => wr_ptr_cur_gray_reg(9),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => wr_ptr_cur_reg(0),
      I1 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      I2 => \wr_ptr_reg_reg_n_0_[0]\,
      O => \wr_ptr_cur_reg[0]_i_1_n_0\
    );
\wr_ptr_cur_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(10),
      I1 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      I2 => wr_ptr_cur_gray_reg1(9),
      O => \wr_ptr_cur_reg[10]_i_1_n_0\
    );
\wr_ptr_cur_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC0D0000"
    )
        port map (
      I0 => drop_frame_reg,
      I1 => s_axis(8),
      I2 => full_cur,
      I3 => full_wr,
      I4 => tx_axis_tvalid,
      O => \wr_ptr_cur_reg__0\
    );
\wr_ptr_cur_reg[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(11),
      I1 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      I2 => wr_ptr_cur_gray_reg1(10),
      O => \wr_ptr_cur_reg[11]_i_2_n_0\
    );
\wr_ptr_cur_reg[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010101"
    )
        port map (
      I0 => full_wr,
      I1 => drop_frame_reg,
      I2 => full_cur,
      I3 => s_axis(8),
      I4 => s_axis(9),
      O => \wr_ptr_cur_reg[11]_i_3_n_0\
    );
\wr_ptr_cur_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg10_in__0\(12),
      I1 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      I2 => wr_ptr_cur_gray_reg1(11),
      O => \wr_ptr_cur_reg[12]_i_1_n_0\
    );
\wr_ptr_cur_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(1),
      I1 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      I2 => wr_ptr_cur_gray_reg1(0),
      O => \wr_ptr_cur_reg[1]_i_1_n_0\
    );
\wr_ptr_cur_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(2),
      I1 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      I2 => wr_ptr_cur_gray_reg1(1),
      O => \wr_ptr_cur_reg[2]_i_1_n_0\
    );
\wr_ptr_cur_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(3),
      I1 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      I2 => wr_ptr_cur_gray_reg1(2),
      O => \wr_ptr_cur_reg[3]_i_1_n_0\
    );
\wr_ptr_cur_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(4),
      I1 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      I2 => wr_ptr_cur_gray_reg1(3),
      O => \wr_ptr_cur_reg[4]_i_1_n_0\
    );
\wr_ptr_cur_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(5),
      I1 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      I2 => wr_ptr_cur_gray_reg1(4),
      O => \wr_ptr_cur_reg[5]_i_1_n_0\
    );
\wr_ptr_cur_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(6),
      I1 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      I2 => wr_ptr_cur_gray_reg1(5),
      O => \wr_ptr_cur_reg[6]_i_1_n_0\
    );
\wr_ptr_cur_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(7),
      I1 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      I2 => wr_ptr_cur_gray_reg1(6),
      O => \wr_ptr_cur_reg[7]_i_1_n_0\
    );
\wr_ptr_cur_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(8),
      I1 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      I2 => wr_ptr_cur_gray_reg1(7),
      O => \wr_ptr_cur_reg[8]_i_1_n_0\
    );
\wr_ptr_cur_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(9),
      I1 => \wr_ptr_cur_reg[11]_i_3_n_0\,
      I2 => wr_ptr_cur_gray_reg1(8),
      O => \wr_ptr_cur_reg[9]_i_1_n_0\
    );
\wr_ptr_cur_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[0]_i_1_n_0\,
      Q => wr_ptr_cur_reg(0),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[10]_i_1_n_0\,
      Q => wr_ptr_cur_reg(10),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[11]_i_2_n_0\,
      Q => wr_ptr_cur_reg(11),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[12]_i_1_n_0\,
      Q => wr_ptr_cur_reg(12),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[1]_i_1_n_0\,
      Q => wr_ptr_cur_reg(1),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[2]_i_1_n_0\,
      Q => wr_ptr_cur_reg(2),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[3]_i_1_n_0\,
      Q => wr_ptr_cur_reg(3),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[4]_i_1_n_0\,
      Q => wr_ptr_cur_reg(4),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wr_ptr_cur_reg_reg[4]_i_2_n_0\,
      CO(2) => \wr_ptr_cur_reg_reg[4]_i_2_n_1\,
      CO(1) => \wr_ptr_cur_reg_reg[4]_i_2_n_2\,
      CO(0) => \wr_ptr_cur_reg_reg[4]_i_2_n_3\,
      CYINIT => wr_ptr_cur_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wr_ptr_sync_gray_reg10_in(4 downto 1),
      S(3 downto 0) => wr_ptr_cur_reg(4 downto 1)
    );
\wr_ptr_cur_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[5]_i_1_n_0\,
      Q => wr_ptr_cur_reg(5),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[6]_i_1_n_0\,
      Q => wr_ptr_cur_reg(6),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[7]_i_1_n_0\,
      Q => wr_ptr_cur_reg(7),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[8]_i_1_n_0\,
      Q => wr_ptr_cur_reg(8),
      R => m_rst_sync3_reg
    );
\wr_ptr_cur_reg_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_ptr_cur_reg_reg[4]_i_2_n_0\,
      CO(3) => \wr_ptr_cur_reg_reg[8]_i_2_n_0\,
      CO(2) => \wr_ptr_cur_reg_reg[8]_i_2_n_1\,
      CO(1) => \wr_ptr_cur_reg_reg[8]_i_2_n_2\,
      CO(0) => \wr_ptr_cur_reg_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => wr_ptr_sync_gray_reg10_in(8 downto 5),
      S(3 downto 0) => wr_ptr_cur_reg(8 downto 5)
    );
\wr_ptr_cur_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[9]_i_1_n_0\,
      Q => wr_ptr_cur_reg(9),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_ptr_cur_reg(0),
      I1 => wr_ptr_sync_gray_reg10_in(1),
      O => \wr_ptr_gray_reg[0]_i_1__0_n_0\
    );
\wr_ptr_gray_reg[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(10),
      I1 => wr_ptr_sync_gray_reg10_in(11),
      O => wr_ptr_sync_gray_reg0(10)
    );
\wr_ptr_gray_reg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(11),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(12),
      O => wr_ptr_sync_gray_reg0(11)
    );
\wr_ptr_gray_reg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \wr_ptr_reg[12]_i_1_n_0\,
      I1 => s_axis(9),
      O => wr_ptr_gray_reg_0
    );
\wr_ptr_gray_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(1),
      I1 => wr_ptr_sync_gray_reg10_in(2),
      O => wr_ptr_sync_gray_reg0(1)
    );
\wr_ptr_gray_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(2),
      I1 => wr_ptr_sync_gray_reg10_in(3),
      O => wr_ptr_sync_gray_reg0(2)
    );
\wr_ptr_gray_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(3),
      I1 => wr_ptr_sync_gray_reg10_in(4),
      O => wr_ptr_sync_gray_reg0(3)
    );
\wr_ptr_gray_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(4),
      I1 => wr_ptr_sync_gray_reg10_in(5),
      O => wr_ptr_sync_gray_reg0(4)
    );
\wr_ptr_gray_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(5),
      I1 => wr_ptr_sync_gray_reg10_in(6),
      O => wr_ptr_sync_gray_reg0(5)
    );
\wr_ptr_gray_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(6),
      I1 => wr_ptr_sync_gray_reg10_in(7),
      O => wr_ptr_sync_gray_reg0(6)
    );
\wr_ptr_gray_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(7),
      I1 => wr_ptr_sync_gray_reg10_in(8),
      O => wr_ptr_sync_gray_reg0(7)
    );
\wr_ptr_gray_reg[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(8),
      I1 => wr_ptr_sync_gray_reg10_in(9),
      O => wr_ptr_sync_gray_reg0(8)
    );
\wr_ptr_gray_reg[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(9),
      I1 => wr_ptr_sync_gray_reg10_in(10),
      O => wr_ptr_sync_gray_reg0(9)
    );
\wr_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_reg_0,
      D => \wr_ptr_gray_reg[0]_i_1__0_n_0\,
      Q => wr_ptr_gray_reg(0),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_reg_0,
      D => wr_ptr_sync_gray_reg0(10),
      Q => wr_ptr_gray_reg(10),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_reg_0,
      D => wr_ptr_sync_gray_reg0(11),
      Q => wr_ptr_gray_reg(11),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_reg_0,
      D => \wr_ptr_sync_gray_reg10_in__0\(12),
      Q => wr_ptr_gray_reg(12),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_ptr_cur_reg_reg[8]_i_2_n_0\,
      CO(3) => \NLW_wr_ptr_gray_reg_reg[12]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \wr_ptr_gray_reg_reg[12]_i_2_n_1\,
      CO(1) => \wr_ptr_gray_reg_reg[12]_i_2_n_2\,
      CO(0) => \wr_ptr_gray_reg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wr_ptr_sync_gray_reg10_in__0\(12),
      O(2 downto 0) => wr_ptr_sync_gray_reg10_in(11 downto 9),
      S(3 downto 0) => wr_ptr_cur_reg(12 downto 9)
    );
\wr_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_reg_0,
      D => wr_ptr_sync_gray_reg0(1),
      Q => wr_ptr_gray_reg(1),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_reg_0,
      D => wr_ptr_sync_gray_reg0(2),
      Q => wr_ptr_gray_reg(2),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_reg_0,
      D => wr_ptr_sync_gray_reg0(3),
      Q => wr_ptr_gray_reg(3),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_reg_0,
      D => wr_ptr_sync_gray_reg0(4),
      Q => wr_ptr_gray_reg(4),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_reg_0,
      D => wr_ptr_sync_gray_reg0(5),
      Q => wr_ptr_gray_reg(5),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_reg_0,
      D => wr_ptr_sync_gray_reg0(6),
      Q => wr_ptr_gray_reg(6),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_reg_0,
      D => wr_ptr_sync_gray_reg0(7),
      Q => wr_ptr_gray_reg(7),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_reg_0,
      D => wr_ptr_sync_gray_reg0(8),
      Q => wr_ptr_gray_reg(8),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_reg_0,
      D => wr_ptr_sync_gray_reg0(9),
      Q => wr_ptr_gray_reg(9),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_update_sync3_reg,
      I1 => wr_ptr_update_sync2_reg,
      O => wr_ptr_gray_sync1_reg0
    );
\wr_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => wr_ptr_sync_gray_reg(0),
      Q => wr_ptr_gray_sync1_reg(0),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => wr_ptr_sync_gray_reg(10),
      Q => wr_ptr_gray_sync1_reg(10),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => wr_ptr_sync_gray_reg(11),
      Q => wr_ptr_gray_sync1_reg(11),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => wr_ptr_sync_gray_reg(12),
      Q => wr_ptr_gray_sync1_reg(12),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => wr_ptr_sync_gray_reg(1),
      Q => wr_ptr_gray_sync1_reg(1),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => wr_ptr_sync_gray_reg(2),
      Q => wr_ptr_gray_sync1_reg(2),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => wr_ptr_sync_gray_reg(3),
      Q => wr_ptr_gray_sync1_reg(3),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => wr_ptr_sync_gray_reg(4),
      Q => wr_ptr_gray_sync1_reg(4),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => wr_ptr_sync_gray_reg(5),
      Q => wr_ptr_gray_sync1_reg(5),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => wr_ptr_sync_gray_reg(6),
      Q => wr_ptr_gray_sync1_reg(6),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => wr_ptr_sync_gray_reg(7),
      Q => wr_ptr_gray_sync1_reg(7),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => wr_ptr_sync_gray_reg(8),
      Q => wr_ptr_gray_sync1_reg(8),
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => wr_ptr_sync_gray_reg(9),
      Q => wr_ptr_gray_sync1_reg(9),
      R => m_rst_sync3_reg
    );
\wr_ptr_reg[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \wr_ptr_reg_reg_n_0_[0]\,
      I1 => s_axis(9),
      I2 => wr_ptr_cur_reg(0),
      O => wr_ptr_reg(0)
    );
\wr_ptr_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(9),
      I1 => s_axis(9),
      I2 => wr_ptr_sync_gray_reg10_in(10),
      O => wr_ptr_reg(10)
    );
\wr_ptr_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(10),
      I1 => s_axis(9),
      I2 => wr_ptr_sync_gray_reg10_in(11),
      O => wr_ptr_reg(11)
    );
\wr_ptr_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000400000000"
    )
        port map (
      I0 => drop_frame_reg,
      I1 => s_axis(8),
      I2 => full_cur,
      I3 => full_wr,
      I4 => m_rst_sync3_reg,
      I5 => tx_axis_tvalid,
      O => \wr_ptr_reg[12]_i_1_n_0\
    );
\wr_ptr_reg[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(11),
      I1 => s_axis(9),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(12),
      O => wr_ptr_reg(12)
    );
\wr_ptr_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(0),
      I1 => s_axis(9),
      I2 => wr_ptr_sync_gray_reg10_in(1),
      O => wr_ptr_reg(1)
    );
\wr_ptr_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(1),
      I1 => s_axis(9),
      I2 => wr_ptr_sync_gray_reg10_in(2),
      O => wr_ptr_reg(2)
    );
\wr_ptr_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(2),
      I1 => s_axis(9),
      I2 => wr_ptr_sync_gray_reg10_in(3),
      O => wr_ptr_reg(3)
    );
\wr_ptr_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(3),
      I1 => s_axis(9),
      I2 => wr_ptr_sync_gray_reg10_in(4),
      O => wr_ptr_reg(4)
    );
\wr_ptr_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(4),
      I1 => s_axis(9),
      I2 => wr_ptr_sync_gray_reg10_in(5),
      O => wr_ptr_reg(5)
    );
\wr_ptr_reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(5),
      I1 => s_axis(9),
      I2 => wr_ptr_sync_gray_reg10_in(6),
      O => wr_ptr_reg(6)
    );
\wr_ptr_reg[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(6),
      I1 => s_axis(9),
      I2 => wr_ptr_sync_gray_reg10_in(7),
      O => wr_ptr_reg(7)
    );
\wr_ptr_reg[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(7),
      I1 => s_axis(9),
      I2 => wr_ptr_sync_gray_reg10_in(8),
      O => wr_ptr_reg(8)
    );
\wr_ptr_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(8),
      I1 => s_axis(9),
      I2 => wr_ptr_sync_gray_reg10_in(9),
      O => wr_ptr_reg(9)
    );
\wr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_reg[12]_i_1_n_0\,
      D => wr_ptr_reg(0),
      Q => \wr_ptr_reg_reg_n_0_[0]\,
      R => m_rst_sync3_reg
    );
\wr_ptr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_reg[12]_i_1_n_0\,
      D => wr_ptr_reg(10),
      Q => wr_ptr_cur_gray_reg1(9),
      R => m_rst_sync3_reg
    );
\wr_ptr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_reg[12]_i_1_n_0\,
      D => wr_ptr_reg(11),
      Q => wr_ptr_cur_gray_reg1(10),
      R => m_rst_sync3_reg
    );
\wr_ptr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_reg[12]_i_1_n_0\,
      D => wr_ptr_reg(12),
      Q => wr_ptr_cur_gray_reg1(11),
      R => m_rst_sync3_reg
    );
\wr_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_reg[12]_i_1_n_0\,
      D => wr_ptr_reg(1),
      Q => wr_ptr_cur_gray_reg1(0),
      R => m_rst_sync3_reg
    );
\wr_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_reg[12]_i_1_n_0\,
      D => wr_ptr_reg(2),
      Q => wr_ptr_cur_gray_reg1(1),
      R => m_rst_sync3_reg
    );
\wr_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_reg[12]_i_1_n_0\,
      D => wr_ptr_reg(3),
      Q => wr_ptr_cur_gray_reg1(2),
      R => m_rst_sync3_reg
    );
\wr_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_reg[12]_i_1_n_0\,
      D => wr_ptr_reg(4),
      Q => wr_ptr_cur_gray_reg1(3),
      R => m_rst_sync3_reg
    );
\wr_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_reg[12]_i_1_n_0\,
      D => wr_ptr_reg(5),
      Q => wr_ptr_cur_gray_reg1(4),
      R => m_rst_sync3_reg
    );
\wr_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_reg[12]_i_1_n_0\,
      D => wr_ptr_reg(6),
      Q => wr_ptr_cur_gray_reg1(5),
      R => m_rst_sync3_reg
    );
\wr_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_reg[12]_i_1_n_0\,
      D => wr_ptr_reg(7),
      Q => wr_ptr_cur_gray_reg1(6),
      R => m_rst_sync3_reg
    );
\wr_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_reg[12]_i_1_n_0\,
      D => wr_ptr_reg(8),
      Q => wr_ptr_cur_gray_reg1(7),
      R => m_rst_sync3_reg
    );
\wr_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_reg[12]_i_1_n_0\,
      D => wr_ptr_reg(9),
      Q => wr_ptr_cur_gray_reg1(8),
      R => m_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAE2AA22AA2EAAE"
    )
        port map (
      I0 => wr_ptr_gray_reg(0),
      I1 => wr_ptr_gray_reg_0,
      I2 => wr_ptr_update_reg,
      I3 => wr_ptr_update_ack_sync2_reg,
      I4 => wr_ptr_cur_reg(0),
      I5 => wr_ptr_sync_gray_reg10_in(1),
      O => \wr_ptr_sync_gray_reg[0]_i_1_n_0\
    );
\wr_ptr_sync_gray_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA2EAAEEAAE2AA2"
    )
        port map (
      I0 => wr_ptr_gray_reg(10),
      I1 => wr_ptr_gray_reg_0,
      I2 => wr_ptr_update_reg,
      I3 => wr_ptr_update_ack_sync2_reg,
      I4 => wr_ptr_sync_gray_reg10_in(10),
      I5 => wr_ptr_sync_gray_reg10_in(11),
      O => \wr_ptr_sync_gray_reg[10]_i_1_n_0\
    );
\wr_ptr_sync_gray_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA2EAAEEAAE2AA2"
    )
        port map (
      I0 => wr_ptr_gray_reg(11),
      I1 => wr_ptr_gray_reg_0,
      I2 => wr_ptr_update_reg,
      I3 => wr_ptr_update_ack_sync2_reg,
      I4 => wr_ptr_sync_gray_reg10_in(11),
      I5 => \wr_ptr_sync_gray_reg10_in__0\(12),
      O => \wr_ptr_sync_gray_reg[11]_i_1_n_0\
    );
\wr_ptr_sync_gray_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C382"
    )
        port map (
      I0 => wr_ptr_update_valid_reg,
      I1 => wr_ptr_update_ack_sync2_reg,
      I2 => wr_ptr_update_reg,
      I3 => wr_ptr_gray_reg_0,
      O => \wr_ptr_sync_gray_reg[12]_i_1_n_0\
    );
\wr_ptr_sync_gray_reg[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAE2AA2"
    )
        port map (
      I0 => wr_ptr_gray_reg(12),
      I1 => wr_ptr_gray_reg_0,
      I2 => wr_ptr_update_reg,
      I3 => wr_ptr_update_ack_sync2_reg,
      I4 => \wr_ptr_sync_gray_reg10_in__0\(12),
      O => \wr_ptr_sync_gray_reg[12]_i_2_n_0\
    );
\wr_ptr_sync_gray_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA2EAAEEAAE2AA2"
    )
        port map (
      I0 => wr_ptr_gray_reg(1),
      I1 => wr_ptr_gray_reg_0,
      I2 => wr_ptr_update_reg,
      I3 => wr_ptr_update_ack_sync2_reg,
      I4 => wr_ptr_sync_gray_reg10_in(1),
      I5 => wr_ptr_sync_gray_reg10_in(2),
      O => \wr_ptr_sync_gray_reg[1]_i_1_n_0\
    );
\wr_ptr_sync_gray_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA2EAAEEAAE2AA2"
    )
        port map (
      I0 => wr_ptr_gray_reg(2),
      I1 => wr_ptr_gray_reg_0,
      I2 => wr_ptr_update_reg,
      I3 => wr_ptr_update_ack_sync2_reg,
      I4 => wr_ptr_sync_gray_reg10_in(2),
      I5 => wr_ptr_sync_gray_reg10_in(3),
      O => \wr_ptr_sync_gray_reg[2]_i_1_n_0\
    );
\wr_ptr_sync_gray_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA2EAAEEAAE2AA2"
    )
        port map (
      I0 => wr_ptr_gray_reg(3),
      I1 => wr_ptr_gray_reg_0,
      I2 => wr_ptr_update_reg,
      I3 => wr_ptr_update_ack_sync2_reg,
      I4 => wr_ptr_sync_gray_reg10_in(3),
      I5 => wr_ptr_sync_gray_reg10_in(4),
      O => \wr_ptr_sync_gray_reg[3]_i_1_n_0\
    );
\wr_ptr_sync_gray_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA2EAAEEAAE2AA2"
    )
        port map (
      I0 => wr_ptr_gray_reg(4),
      I1 => wr_ptr_gray_reg_0,
      I2 => wr_ptr_update_reg,
      I3 => wr_ptr_update_ack_sync2_reg,
      I4 => wr_ptr_sync_gray_reg10_in(4),
      I5 => wr_ptr_sync_gray_reg10_in(5),
      O => \wr_ptr_sync_gray_reg[4]_i_1_n_0\
    );
\wr_ptr_sync_gray_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA2EAAEEAAE2AA2"
    )
        port map (
      I0 => wr_ptr_gray_reg(5),
      I1 => wr_ptr_gray_reg_0,
      I2 => wr_ptr_update_reg,
      I3 => wr_ptr_update_ack_sync2_reg,
      I4 => wr_ptr_sync_gray_reg10_in(5),
      I5 => wr_ptr_sync_gray_reg10_in(6),
      O => \wr_ptr_sync_gray_reg[5]_i_1_n_0\
    );
\wr_ptr_sync_gray_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA2EAAEEAAE2AA2"
    )
        port map (
      I0 => wr_ptr_gray_reg(6),
      I1 => wr_ptr_gray_reg_0,
      I2 => wr_ptr_update_reg,
      I3 => wr_ptr_update_ack_sync2_reg,
      I4 => wr_ptr_sync_gray_reg10_in(6),
      I5 => wr_ptr_sync_gray_reg10_in(7),
      O => \wr_ptr_sync_gray_reg[6]_i_1_n_0\
    );
\wr_ptr_sync_gray_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA2EAAEEAAE2AA2"
    )
        port map (
      I0 => wr_ptr_gray_reg(7),
      I1 => wr_ptr_gray_reg_0,
      I2 => wr_ptr_update_reg,
      I3 => wr_ptr_update_ack_sync2_reg,
      I4 => wr_ptr_sync_gray_reg10_in(7),
      I5 => wr_ptr_sync_gray_reg10_in(8),
      O => \wr_ptr_sync_gray_reg[7]_i_1_n_0\
    );
\wr_ptr_sync_gray_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA2EAAEEAAE2AA2"
    )
        port map (
      I0 => wr_ptr_gray_reg(8),
      I1 => wr_ptr_gray_reg_0,
      I2 => wr_ptr_update_reg,
      I3 => wr_ptr_update_ack_sync2_reg,
      I4 => wr_ptr_sync_gray_reg10_in(8),
      I5 => wr_ptr_sync_gray_reg10_in(9),
      O => \wr_ptr_sync_gray_reg[8]_i_1_n_0\
    );
\wr_ptr_sync_gray_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AA2EAAEEAAE2AA2"
    )
        port map (
      I0 => wr_ptr_gray_reg(9),
      I1 => wr_ptr_gray_reg_0,
      I2 => wr_ptr_update_reg,
      I3 => wr_ptr_update_ack_sync2_reg,
      I4 => wr_ptr_sync_gray_reg10_in(9),
      I5 => wr_ptr_sync_gray_reg10_in(10),
      O => \wr_ptr_sync_gray_reg[9]_i_1_n_0\
    );
\wr_ptr_sync_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_sync_gray_reg[12]_i_1_n_0\,
      D => \wr_ptr_sync_gray_reg[0]_i_1_n_0\,
      Q => wr_ptr_sync_gray_reg(0),
      R => m_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_sync_gray_reg[12]_i_1_n_0\,
      D => \wr_ptr_sync_gray_reg[10]_i_1_n_0\,
      Q => wr_ptr_sync_gray_reg(10),
      R => m_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_sync_gray_reg[12]_i_1_n_0\,
      D => \wr_ptr_sync_gray_reg[11]_i_1_n_0\,
      Q => wr_ptr_sync_gray_reg(11),
      R => m_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_sync_gray_reg[12]_i_1_n_0\,
      D => \wr_ptr_sync_gray_reg[12]_i_2_n_0\,
      Q => wr_ptr_sync_gray_reg(12),
      R => m_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_sync_gray_reg[12]_i_1_n_0\,
      D => \wr_ptr_sync_gray_reg[1]_i_1_n_0\,
      Q => wr_ptr_sync_gray_reg(1),
      R => m_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_sync_gray_reg[12]_i_1_n_0\,
      D => \wr_ptr_sync_gray_reg[2]_i_1_n_0\,
      Q => wr_ptr_sync_gray_reg(2),
      R => m_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_sync_gray_reg[12]_i_1_n_0\,
      D => \wr_ptr_sync_gray_reg[3]_i_1_n_0\,
      Q => wr_ptr_sync_gray_reg(3),
      R => m_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_sync_gray_reg[12]_i_1_n_0\,
      D => \wr_ptr_sync_gray_reg[4]_i_1_n_0\,
      Q => wr_ptr_sync_gray_reg(4),
      R => m_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_sync_gray_reg[12]_i_1_n_0\,
      D => \wr_ptr_sync_gray_reg[5]_i_1_n_0\,
      Q => wr_ptr_sync_gray_reg(5),
      R => m_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_sync_gray_reg[12]_i_1_n_0\,
      D => \wr_ptr_sync_gray_reg[6]_i_1_n_0\,
      Q => wr_ptr_sync_gray_reg(6),
      R => m_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_sync_gray_reg[12]_i_1_n_0\,
      D => \wr_ptr_sync_gray_reg[7]_i_1_n_0\,
      Q => wr_ptr_sync_gray_reg(7),
      R => m_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_sync_gray_reg[12]_i_1_n_0\,
      D => \wr_ptr_sync_gray_reg[8]_i_1_n_0\,
      Q => wr_ptr_sync_gray_reg(8),
      R => m_rst_sync3_reg
    );
\wr_ptr_sync_gray_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_sync_gray_reg[12]_i_1_n_0\,
      D => \wr_ptr_sync_gray_reg[9]_i_1_n_0\,
      Q => wr_ptr_sync_gray_reg(9),
      R => m_rst_sync3_reg
    );
wr_ptr_update_ack_sync1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => wr_ptr_update_sync3_reg,
      Q => wr_ptr_update_ack_sync1_reg,
      R => m_rst_sync3_reg
    );
wr_ptr_update_ack_sync2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => wr_ptr_update_ack_sync1_reg,
      Q => wr_ptr_update_ack_sync2_reg,
      R => m_rst_sync3_reg
    );
wr_ptr_update_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_ptr_update_ack_sync2_reg,
      O => wr_ptr_update_reg_i_1_n_0
    );
wr_ptr_update_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => \wr_ptr_sync_gray_reg[12]_i_1_n_0\,
      D => wr_ptr_update_reg_i_1_n_0,
      Q => wr_ptr_update_reg,
      R => m_rst_sync3_reg
    );
wr_ptr_update_sync1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => wr_ptr_update_reg,
      Q => wr_ptr_update_sync1_reg,
      R => m_rst_sync3_reg
    );
wr_ptr_update_sync2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => wr_ptr_update_sync1_reg,
      Q => wr_ptr_update_sync2_reg,
      R => m_rst_sync3_reg
    );
wr_ptr_update_sync3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => wr_ptr_update_sync2_reg,
      Q => wr_ptr_update_sync3_reg,
      R => m_rst_sync3_reg
    );
wr_ptr_update_valid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003C28"
    )
        port map (
      I0 => wr_ptr_update_valid_reg,
      I1 => wr_ptr_update_reg,
      I2 => wr_ptr_update_ack_sync2_reg,
      I3 => wr_ptr_gray_reg_0,
      I4 => m_rst_sync3_reg,
      O => wr_ptr_update_valid_reg_i_1_n_0
    );
wr_ptr_update_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_ptr_update_reg_reg_0,
      CE => '1',
      D => wr_ptr_update_valid_reg_i_1_n_0,
      Q => wr_ptr_update_valid_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_udp_ethernet_0_0_axis_async_fifo__parameterized0\ is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_pipe_reg_reg[1]_0\ : out STD_LOGIC;
    drop_frame_reg_reg_0 : out STD_LOGIC;
    \m_axis_pipe_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mem_reg_0_0 : in STD_LOGIC;
    m_rst_sync3_reg_reg_0 : in STD_LOGIC;
    s_clk : in STD_LOGIC;
    rx_axis_tready : in STD_LOGIC;
    rx_fifo_axis_tvalid : in STD_LOGIC;
    s_axis : in STD_LOGIC_VECTOR ( 9 downto 0 );
    overflow_reg111_out : in STD_LOGIC;
    \wr_ptr_cur_gray_reg_reg[11]_0\ : in STD_LOGIC;
    mem_reg_0_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_udp_ethernet_0_0_axis_async_fifo__parameterized0\ : entity is "axis_async_fifo";
end \design_1_axis_udp_ethernet_0_0_axis_async_fifo__parameterized0\;

architecture STRUCTURE of \design_1_axis_udp_ethernet_0_0_axis_async_fifo__parameterized0\ is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal drop_frame_reg : STD_LOGIC;
  signal \drop_frame_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^drop_frame_reg_reg_0\ : STD_LOGIC;
  signal empty : STD_LOGIC;
  signal \empty_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \empty_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \empty_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \empty_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \empty_carry_i_4__1_n_0\ : STD_LOGIC;
  signal empty_carry_n_0 : STD_LOGIC;
  signal empty_carry_n_1 : STD_LOGIC;
  signal empty_carry_n_2 : STD_LOGIC;
  signal empty_carry_n_3 : STD_LOGIC;
  signal full_cur : STD_LOGIC;
  signal \full_cur_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \full_cur_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \full_cur_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \full_cur_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \full_cur_carry_i_4__0_n_0\ : STD_LOGIC;
  signal full_cur_carry_n_0 : STD_LOGIC;
  signal full_cur_carry_n_1 : STD_LOGIC;
  signal full_cur_carry_n_2 : STD_LOGIC;
  signal full_cur_carry_n_3 : STD_LOGIC;
  signal full_wr : STD_LOGIC;
  signal \full_wr_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \full_wr_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \full_wr_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \full_wr_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \full_wr_carry_i_4__0_n_0\ : STD_LOGIC;
  signal full_wr_carry_n_0 : STD_LOGIC;
  signal full_wr_carry_n_1 : STD_LOGIC;
  signal full_wr_carry_n_2 : STD_LOGIC;
  signal full_wr_carry_n_3 : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_pipe_reg_reg[1]_0\ : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal m_rst_sync1_reg : STD_LOGIC;
  signal m_rst_sync2_reg_reg_n_0 : STD_LOGIC;
  signal m_rst_sync3_reg : STD_LOGIC;
  signal mem_reg_0_i_2_n_0 : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal rd_ptr_gray_reg0 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \rd_ptr_gray_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_gray_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_gray_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \rd_ptr_gray_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \rd_ptr_gray_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \rd_ptr_gray_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_ptr_gray_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_ptr_gray_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_ptr_gray_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_ptr_gray_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_ptr_gray_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_ptr_gray_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_ptr_gray_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_ptr_gray_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync1_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync1_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync1_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync1_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync1_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync1_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync1_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync1_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync1_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync1_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync1_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync1_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync1_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \rd_ptr_gray_sync2_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal rd_ptr_reg0 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \rd_ptr_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal rd_ptr_reg_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \rd_ptr_reg_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__1_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__1_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__1_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[12]_i_1__0_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal rd_ptr_reg_reg_rep : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \rd_ptr_reg_reg_rep[11]_i_2__0_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[11]_i_2__0_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[11]_i_2__0_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_rep[11]_i_1_n_0\ : STD_LOGIC;
  signal s_rst_sync1_reg : STD_LOGIC;
  signal s_rst_sync2_reg0 : STD_LOGIC;
  signal s_rst_sync2_reg_reg_n_0 : STD_LOGIC;
  signal wr_ptr_cur_gray_reg1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \wr_ptr_cur_gray_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_ptr_cur_gray_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_ptr_cur_reg : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \wr_ptr_cur_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg__0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \wr_ptr_cur_reg_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_ptr_gray_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_ptr_gray_sync1_reg0 : STD_LOGIC;
  signal \wr_ptr_gray_sync1_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_gray_sync1_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_ptr_gray_sync1_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_ptr_gray_sync1_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_ptr_gray_sync1_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_ptr_gray_sync1_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_ptr_gray_sync1_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_ptr_gray_sync1_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_ptr_gray_sync1_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_ptr_gray_sync1_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_ptr_gray_sync1_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_ptr_gray_sync1_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_ptr_gray_sync1_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal wr_ptr_sync_gray_reg0 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal wr_ptr_sync_gray_reg10_in : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \wr_ptr_sync_gray_reg10_in__0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \wr_ptr_sync_gray_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \wr_ptr_sync_gray_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal wr_ptr_update_ack_sync1_reg_reg_n_0 : STD_LOGIC;
  signal wr_ptr_update_ack_sync2_reg_reg_n_0 : STD_LOGIC;
  signal \wr_ptr_update_reg_i_1__0_n_0\ : STD_LOGIC;
  signal wr_ptr_update_reg_reg_n_0 : STD_LOGIC;
  signal wr_ptr_update_sync1_reg_reg_n_0 : STD_LOGIC;
  signal wr_ptr_update_sync2_reg : STD_LOGIC;
  signal wr_ptr_update_sync3_reg : STD_LOGIC;
  signal wr_ptr_update_valid_reg : STD_LOGIC;
  signal \wr_ptr_update_valid_reg0__0\ : STD_LOGIC;
  signal \wr_ptr_update_valid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal NLW_empty_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_empty_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_empty_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_full_cur_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_full_cur_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_full_cur_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_full_wr_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_full_wr_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_full_wr_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_0_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_0_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_mem_reg_0_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_0_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_mem_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_mem_reg_1_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_1_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal NLW_mem_reg_1_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_1_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_rd_ptr_reg_reg[12]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_rd_ptr_reg_reg[12]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rd_ptr_reg_reg_rep[11]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_wr_ptr_gray_reg_reg[12]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tvalid_pipe_reg[0]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \m_axis_tvalid_pipe_reg[1]_i_1\ : label is "soft_lutpair66";
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of \m_axis_tvalid_pipe_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \m_axis_tvalid_pipe_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of m_rst_sync1_reg_reg : label is "no";
  attribute SHREG_EXTRACT of m_rst_sync2_reg_reg : label is "no";
  attribute SHREG_EXTRACT of m_rst_sync3_reg_reg : label is "no";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p1_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg_0 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg_0 : label is 40960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg_0 : label is "core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg_0 : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg_0 : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg_0 : label is 4095;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg_0 : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg_0 : label is 8;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p0_d1";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg_1 : label is "p0_d1";
  attribute METHODOLOGY_DRC_VIOS of mem_reg_1 : label is "";
  attribute RTL_RAM_BITS of mem_reg_1 : label is 40960;
  attribute RTL_RAM_NAME of mem_reg_1 : label is "core_inst/eth_mac_inst/rx_fifo/fifo_inst/mem";
  attribute RTL_RAM_TYPE of mem_reg_1 : label is "RAM_TDP";
  attribute bram_addr_begin of mem_reg_1 : label is 0;
  attribute bram_addr_end of mem_reg_1 : label is 4095;
  attribute bram_slice_begin of mem_reg_1 : label is 9;
  attribute bram_slice_end of mem_reg_1 : label is 9;
  attribute ram_addr_begin of mem_reg_1 : label is 0;
  attribute ram_addr_end of mem_reg_1 : label is 4095;
  attribute ram_offset of mem_reg_1 : label is 0;
  attribute ram_slice_begin of mem_reg_1 : label is 9;
  attribute ram_slice_end of mem_reg_1 : label is 9;
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[0]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[10]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[11]_i_1__0\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[1]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[2]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[3]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[4]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[5]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[6]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[7]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[8]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \rd_ptr_gray_reg[9]_i_1__0\ : label is "soft_lutpair75";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync1_reg_reg[9]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \rd_ptr_gray_sync2_reg_reg[9]\ : label is "no";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg[0]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg[12]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg[8]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg_rep[11]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg_rep[4]_i_1__1\ : label is 35;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg_rep[8]_i_1__1\ : label is 35;
  attribute SHREG_EXTRACT of s_rst_sync1_reg_reg : label is "no";
  attribute SHREG_EXTRACT of s_rst_sync2_reg_reg : label is "no";
  attribute SHREG_EXTRACT of s_rst_sync3_reg_reg : label is "no";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[12]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \wr_ptr_cur_reg[12]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \wr_ptr_cur_reg[12]_i_3\ : label is "soft_lutpair65";
  attribute ADDER_THRESHOLD of \wr_ptr_cur_reg_reg[4]_i_2__0\ : label is 35;
  attribute ADDER_THRESHOLD of \wr_ptr_cur_reg_reg[8]_i_2__0\ : label is 35;
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[0]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[10]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[11]_i_1__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[1]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[2]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[3]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[4]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[5]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[6]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[7]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[8]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[9]_i_1__0\ : label is "soft_lutpair84";
  attribute ADDER_THRESHOLD of \wr_ptr_gray_reg_reg[12]_i_2__0\ : label is 35;
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[0]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[10]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[11]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[12]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[1]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[2]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[3]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[4]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[5]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[6]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[7]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[8]\ : label is "no";
  attribute SHREG_EXTRACT of \wr_ptr_gray_sync1_reg_reg[9]\ : label is "no";
  attribute SOFT_HLUTNM of \wr_ptr_reg[10]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \wr_ptr_reg[11]_i_1__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wr_ptr_reg[12]_i_2__0\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wr_ptr_reg[1]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \wr_ptr_reg[2]_i_1__1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \wr_ptr_reg[3]_i_1__1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \wr_ptr_reg[4]_i_1__0\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \wr_ptr_reg[5]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \wr_ptr_reg[6]_i_1__1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \wr_ptr_reg[7]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \wr_ptr_reg[8]_i_1__1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \wr_ptr_reg[9]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \wr_ptr_sync_gray_reg[12]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \wr_ptr_sync_gray_reg[12]_i_4\ : label is "soft_lutpair67";
  attribute SHREG_EXTRACT of wr_ptr_update_ack_sync1_reg_reg : label is "no";
  attribute SHREG_EXTRACT of wr_ptr_update_ack_sync2_reg_reg : label is "no";
  attribute SHREG_EXTRACT of wr_ptr_update_sync1_reg_reg : label is "no";
  attribute SHREG_EXTRACT of wr_ptr_update_sync2_reg_reg : label is "no";
  attribute SHREG_EXTRACT of wr_ptr_update_sync3_reg_reg : label is "no";
  attribute SOFT_HLUTNM of wr_ptr_update_valid_reg_i_2 : label is "soft_lutpair67";
begin
  SR(0) <= \^sr\(0);
  drop_frame_reg_reg_0 <= \^drop_frame_reg_reg_0\;
  \m_axis_tvalid_pipe_reg_reg[1]_0\ <= \^m_axis_tvalid_pipe_reg_reg[1]_0\;
\drop_frame_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1515101015151000"
    )
        port map (
      I0 => \^sr\(0),
      I1 => s_axis(8),
      I2 => rx_fifo_axis_tvalid,
      I3 => full_cur,
      I4 => drop_frame_reg,
      I5 => full_wr,
      O => \drop_frame_reg_i_1__0_n_0\
    );
drop_frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \drop_frame_reg_i_1__0_n_0\,
      Q => drop_frame_reg,
      R => '0'
    );
empty_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => empty_carry_n_0,
      CO(2) => empty_carry_n_1,
      CO(1) => empty_carry_n_2,
      CO(0) => empty_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_empty_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \empty_carry_i_1__1_n_0\,
      S(2) => \empty_carry_i_2__1_n_0\,
      S(1) => \empty_carry_i_3__1_n_0\,
      S(0) => \empty_carry_i_4__1_n_0\
    );
\empty_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => empty_carry_n_0,
      CO(3 downto 1) => \NLW_empty_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => empty,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_empty_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \empty_carry__0_i_1__0_n_0\
    );
\empty_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_ptr_gray_sync1_reg_reg_n_0_[12]\,
      I1 => \rd_ptr_gray_reg_reg_n_0_[12]\,
      O => \empty_carry__0_i_1__0_n_0\
    );
\empty_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_ptr_gray_reg_reg_n_0_[9]\,
      I1 => \wr_ptr_gray_sync1_reg_reg_n_0_[9]\,
      I2 => \rd_ptr_gray_reg_reg_n_0_[10]\,
      I3 => \wr_ptr_gray_sync1_reg_reg_n_0_[10]\,
      I4 => \wr_ptr_gray_sync1_reg_reg_n_0_[11]\,
      I5 => \rd_ptr_gray_reg_reg_n_0_[11]\,
      O => \empty_carry_i_1__1_n_0\
    );
\empty_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_ptr_gray_reg_reg_n_0_[6]\,
      I1 => \wr_ptr_gray_sync1_reg_reg_n_0_[6]\,
      I2 => \rd_ptr_gray_reg_reg_n_0_[7]\,
      I3 => \wr_ptr_gray_sync1_reg_reg_n_0_[7]\,
      I4 => \wr_ptr_gray_sync1_reg_reg_n_0_[8]\,
      I5 => \rd_ptr_gray_reg_reg_n_0_[8]\,
      O => \empty_carry_i_2__1_n_0\
    );
\empty_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_ptr_gray_reg_reg_n_0_[5]\,
      I1 => \wr_ptr_gray_sync1_reg_reg_n_0_[5]\,
      I2 => \rd_ptr_gray_reg_reg_n_0_[3]\,
      I3 => \wr_ptr_gray_sync1_reg_reg_n_0_[3]\,
      I4 => \wr_ptr_gray_sync1_reg_reg_n_0_[4]\,
      I5 => \rd_ptr_gray_reg_reg_n_0_[4]\,
      O => \empty_carry_i_3__1_n_0\
    );
\empty_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \rd_ptr_gray_reg_reg_n_0_[0]\,
      I1 => \wr_ptr_gray_sync1_reg_reg_n_0_[0]\,
      I2 => \rd_ptr_gray_reg_reg_n_0_[1]\,
      I3 => \wr_ptr_gray_sync1_reg_reg_n_0_[1]\,
      I4 => \wr_ptr_gray_sync1_reg_reg_n_0_[2]\,
      I5 => \rd_ptr_gray_reg_reg_n_0_[2]\,
      O => \empty_carry_i_4__1_n_0\
    );
full_cur_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => full_cur_carry_n_0,
      CO(2) => full_cur_carry_n_1,
      CO(1) => full_cur_carry_n_2,
      CO(0) => full_cur_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_full_cur_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \full_cur_carry_i_1__0_n_0\,
      S(2) => \full_cur_carry_i_2__0_n_0\,
      S(1) => \full_cur_carry_i_3__0_n_0\,
      S(0) => \full_cur_carry_i_4__0_n_0\
    );
\full_cur_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => full_cur_carry_n_0,
      CO(3 downto 1) => \NLW_full_cur_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => full_cur,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_full_cur_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \full_cur_carry__0_i_1__0_n_0\
    );
\full_cur_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_ptr_gray_sync2_reg_reg_n_0_[12]\,
      I1 => \wr_ptr_cur_gray_reg_reg_n_0_[12]\,
      O => \full_cur_carry__0_i_1__0_n_0\
    );
\full_cur_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000900990090000"
    )
        port map (
      I0 => \wr_ptr_cur_gray_reg_reg_n_0_[10]\,
      I1 => \rd_ptr_gray_sync2_reg_reg_n_0_[10]\,
      I2 => \wr_ptr_cur_gray_reg_reg_n_0_[9]\,
      I3 => \rd_ptr_gray_sync2_reg_reg_n_0_[9]\,
      I4 => \wr_ptr_cur_gray_reg_reg_n_0_[11]\,
      I5 => \rd_ptr_gray_sync2_reg_reg_n_0_[11]\,
      O => \full_cur_carry_i_1__0_n_0\
    );
\full_cur_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_cur_gray_reg_reg_n_0_[7]\,
      I1 => \rd_ptr_gray_sync2_reg_reg_n_0_[7]\,
      I2 => \wr_ptr_cur_gray_reg_reg_n_0_[6]\,
      I3 => \rd_ptr_gray_sync2_reg_reg_n_0_[6]\,
      I4 => \rd_ptr_gray_sync2_reg_reg_n_0_[8]\,
      I5 => \wr_ptr_cur_gray_reg_reg_n_0_[8]\,
      O => \full_cur_carry_i_2__0_n_0\
    );
\full_cur_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_cur_gray_reg_reg_n_0_[4]\,
      I1 => \rd_ptr_gray_sync2_reg_reg_n_0_[4]\,
      I2 => \wr_ptr_cur_gray_reg_reg_n_0_[3]\,
      I3 => \rd_ptr_gray_sync2_reg_reg_n_0_[3]\,
      I4 => \rd_ptr_gray_sync2_reg_reg_n_0_[5]\,
      I5 => \wr_ptr_cur_gray_reg_reg_n_0_[5]\,
      O => \full_cur_carry_i_3__0_n_0\
    );
\full_cur_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \wr_ptr_cur_gray_reg_reg_n_0_[1]\,
      I1 => \rd_ptr_gray_sync2_reg_reg_n_0_[1]\,
      I2 => \wr_ptr_cur_gray_reg_reg_n_0_[0]\,
      I3 => \rd_ptr_gray_sync2_reg_reg_n_0_[0]\,
      I4 => \rd_ptr_gray_sync2_reg_reg_n_0_[2]\,
      I5 => \wr_ptr_cur_gray_reg_reg_n_0_[2]\,
      O => \full_cur_carry_i_4__0_n_0\
    );
full_wr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => full_wr_carry_n_0,
      CO(2) => full_wr_carry_n_1,
      CO(1) => full_wr_carry_n_2,
      CO(0) => full_wr_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_full_wr_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \full_wr_carry_i_1__0_n_0\,
      S(2) => \full_wr_carry_i_2__0_n_0\,
      S(1) => \full_wr_carry_i_3__0_n_0\,
      S(0) => \full_wr_carry_i_4__0_n_0\
    );
\full_wr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => full_wr_carry_n_0,
      CO(3 downto 1) => \NLW_full_wr_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => full_wr,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_full_wr_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \full_wr_carry__0_i_1__0_n_0\
    );
\full_wr_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_cur_reg(12),
      I1 => wr_ptr_cur_gray_reg1(11),
      O => \full_wr_carry__0_i_1__0_n_0\
    );
\full_wr_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(9),
      I1 => wr_ptr_cur_reg(10),
      I2 => wr_ptr_cur_gray_reg1(8),
      I3 => wr_ptr_cur_reg(9),
      I4 => wr_ptr_cur_reg(11),
      I5 => wr_ptr_cur_gray_reg1(10),
      O => \full_wr_carry_i_1__0_n_0\
    );
\full_wr_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(6),
      I1 => wr_ptr_cur_reg(7),
      I2 => wr_ptr_cur_gray_reg1(5),
      I3 => wr_ptr_cur_reg(6),
      I4 => wr_ptr_cur_reg(8),
      I5 => wr_ptr_cur_gray_reg1(7),
      O => \full_wr_carry_i_2__0_n_0\
    );
\full_wr_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(3),
      I1 => wr_ptr_cur_reg(4),
      I2 => wr_ptr_cur_gray_reg1(2),
      I3 => wr_ptr_cur_reg(3),
      I4 => wr_ptr_cur_reg(5),
      I5 => wr_ptr_cur_gray_reg1(4),
      O => \full_wr_carry_i_3__0_n_0\
    );
\full_wr_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(0),
      I1 => wr_ptr_cur_reg(1),
      I2 => \wr_ptr_reg_reg_n_0_[0]\,
      I3 => wr_ptr_cur_reg(0),
      I4 => wr_ptr_cur_reg(2),
      I5 => wr_ptr_cur_gray_reg1(1),
      O => \full_wr_carry_i_4__0_n_0\
    );
\m_axis_tvalid_pipe_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D55"
    )
        port map (
      I0 => empty,
      I1 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I2 => rx_axis_tready,
      I3 => \m_axis_tvalid_pipe_reg_reg_n_0_[0]\,
      O => \m_axis_tvalid_pipe_reg[0]_i_1_n_0\
    );
\m_axis_tvalid_pipe_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \m_axis_tvalid_pipe_reg_reg_n_0_[0]\,
      I1 => rx_axis_tready,
      I2 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      O => \m_axis_tvalid_pipe_reg[1]_i_1_n_0\
    );
\m_axis_tvalid_pipe_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg[0]_i_1_n_0\,
      Q => \m_axis_tvalid_pipe_reg_reg_n_0_[0]\,
      R => m_rst_sync3_reg
    );
\m_axis_tvalid_pipe_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg[1]_i_1_n_0\,
      Q => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      R => m_rst_sync3_reg
    );
m_rst_sync1_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => mem_reg_0_0,
      CE => '1',
      D => '0',
      PRE => m_rst_sync3_reg_reg_0,
      Q => m_rst_sync1_reg
    );
m_rst_sync2_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => mem_reg_0_0,
      CE => '1',
      D => s_rst_sync2_reg0,
      PRE => m_rst_sync3_reg_reg_0,
      Q => m_rst_sync2_reg_reg_n_0
    );
m_rst_sync3_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => mem_reg_0_0,
      CE => '1',
      D => m_rst_sync2_reg_reg_n_0,
      PRE => m_rst_sync3_reg_reg_0,
      Q => m_rst_sync3_reg
    );
mem_reg_0: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => wr_ptr_cur_reg(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => rd_ptr_reg_reg_rep(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_0_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_0_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => s_clk,
      CLKBWRCLK => mem_reg_0_0,
      DBITERR => NLW_mem_reg_0_DBITERR_UNCONNECTED,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => s_axis(7 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000011111111",
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => s_axis(8),
      DIPBDIP(3 downto 0) => B"0001",
      DOADO(31 downto 0) => NLW_mem_reg_0_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 8) => NLW_mem_reg_0_DOBDO_UNCONNECTED(31 downto 8),
      DOBDO(7 downto 0) => \m_axis_pipe_reg_reg[0]_0\(7 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_0_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 1) => NLW_mem_reg_0_DOPBDOP_UNCONNECTED(3 downto 1),
      DOPBDOP(0) => \m_axis_pipe_reg_reg[0]_0\(8),
      ECCPARITY(7 downto 0) => NLW_mem_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => p_3_in,
      ENBWREN => mem_reg_0_i_2_n_0,
      INJECTDBITERR => NLW_mem_reg_0_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_0_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => mem_reg_0_1,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_0_SBITERR_UNCONNECTED,
      WEA(3) => overflow_reg111_out,
      WEA(2) => overflow_reg111_out,
      WEA(1) => overflow_reg111_out,
      WEA(0) => overflow_reg111_out,
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => full_cur,
      I1 => drop_frame_reg,
      I2 => full_wr,
      O => p_3_in
    );
mem_reg_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I1 => rx_axis_tready,
      I2 => \m_axis_tvalid_pipe_reg_reg_n_0_[0]\,
      O => mem_reg_0_i_2_n_0
    );
mem_reg_1: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "NO_CHANGE",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => wr_ptr_cur_reg(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"11",
      ADDRBWRADDR(13 downto 2) => rd_ptr_reg_reg_rep(11 downto 0),
      ADDRBWRADDR(1 downto 0) => B"11",
      CLKARDCLK => s_clk,
      CLKBWRCLK => mem_reg_0_0,
      DIADI(15 downto 1) => B"000000000000000",
      DIADI(0) => s_axis(9),
      DIBDI(15 downto 0) => B"0000000000000001",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_reg_1_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 1) => NLW_mem_reg_1_DOBDO_UNCONNECTED(15 downto 1),
      DOBDO(0) => \m_axis_pipe_reg_reg[0]_0\(9),
      DOPADOP(1 downto 0) => NLW_mem_reg_1_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_1_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => p_3_in,
      ENBWREN => mem_reg_0_i_2_n_0,
      REGCEAREGCE => '0',
      REGCEB => mem_reg_0_1,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => overflow_reg111_out,
      WEA(0) => overflow_reg111_out,
      WEBWE(3 downto 0) => B"0000"
    );
\rd_ptr_gray_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      I1 => rd_ptr_reg0(1),
      O => \rd_ptr_gray_reg[0]_i_1__0_n_0\
    );
\rd_ptr_gray_reg[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(10),
      I1 => rd_ptr_reg0(11),
      O => rd_ptr_gray_reg0(10)
    );
\rd_ptr_gray_reg[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(11),
      I1 => rd_ptr_reg0(12),
      O => rd_ptr_gray_reg0(11)
    );
\rd_ptr_gray_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(1),
      I1 => rd_ptr_reg0(2),
      O => rd_ptr_gray_reg0(1)
    );
\rd_ptr_gray_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(2),
      I1 => rd_ptr_reg0(3),
      O => rd_ptr_gray_reg0(2)
    );
\rd_ptr_gray_reg[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(3),
      I1 => rd_ptr_reg0(4),
      O => rd_ptr_gray_reg0(3)
    );
\rd_ptr_gray_reg[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(4),
      I1 => rd_ptr_reg0(5),
      O => rd_ptr_gray_reg0(4)
    );
\rd_ptr_gray_reg[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(5),
      I1 => rd_ptr_reg0(6),
      O => rd_ptr_gray_reg0(5)
    );
\rd_ptr_gray_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(6),
      I1 => rd_ptr_reg0(7),
      O => rd_ptr_gray_reg0(6)
    );
\rd_ptr_gray_reg[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(7),
      I1 => rd_ptr_reg0(8),
      O => rd_ptr_gray_reg0(7)
    );
\rd_ptr_gray_reg[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(8),
      I1 => rd_ptr_reg0(9),
      O => rd_ptr_gray_reg0(8)
    );
\rd_ptr_gray_reg[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rd_ptr_reg0(9),
      I1 => rd_ptr_reg0(10),
      O => rd_ptr_gray_reg0(9)
    );
\rd_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => \rd_ptr_gray_reg[0]_i_1__0_n_0\,
      Q => \rd_ptr_gray_reg_reg_n_0_[0]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_gray_reg0(10),
      Q => \rd_ptr_gray_reg_reg_n_0_[10]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_gray_reg0(11),
      Q => \rd_ptr_gray_reg_reg_n_0_[11]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_reg0(12),
      Q => \rd_ptr_gray_reg_reg_n_0_[12]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_gray_reg0(1),
      Q => \rd_ptr_gray_reg_reg_n_0_[1]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_gray_reg0(2),
      Q => \rd_ptr_gray_reg_reg_n_0_[2]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_gray_reg0(3),
      Q => \rd_ptr_gray_reg_reg_n_0_[3]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_gray_reg0(4),
      Q => \rd_ptr_gray_reg_reg_n_0_[4]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_gray_reg0(5),
      Q => \rd_ptr_gray_reg_reg_n_0_[5]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_gray_reg0(6),
      Q => \rd_ptr_gray_reg_reg_n_0_[6]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_gray_reg0(7),
      Q => \rd_ptr_gray_reg_reg_n_0_[7]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_gray_reg0(8),
      Q => \rd_ptr_gray_reg_reg_n_0_[8]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_gray_reg0(9),
      Q => \rd_ptr_gray_reg_reg_n_0_[9]\,
      R => m_rst_sync3_reg
    );
\rd_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg_n_0_[0]\,
      Q => \rd_ptr_gray_sync1_reg_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync1_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg_n_0_[10]\,
      Q => \rd_ptr_gray_sync1_reg_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync1_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg_n_0_[11]\,
      Q => \rd_ptr_gray_sync1_reg_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync1_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg_n_0_[12]\,
      Q => \rd_ptr_gray_sync1_reg_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg_n_0_[1]\,
      Q => \rd_ptr_gray_sync1_reg_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync1_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg_n_0_[2]\,
      Q => \rd_ptr_gray_sync1_reg_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync1_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg_n_0_[3]\,
      Q => \rd_ptr_gray_sync1_reg_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync1_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg_n_0_[4]\,
      Q => \rd_ptr_gray_sync1_reg_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync1_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg_n_0_[5]\,
      Q => \rd_ptr_gray_sync1_reg_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync1_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg_n_0_[6]\,
      Q => \rd_ptr_gray_sync1_reg_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync1_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg_n_0_[7]\,
      Q => \rd_ptr_gray_sync1_reg_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync1_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg_n_0_[8]\,
      Q => \rd_ptr_gray_sync1_reg_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync1_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_reg_reg_n_0_[9]\,
      Q => \rd_ptr_gray_sync1_reg_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync2_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_sync1_reg_reg_n_0_[0]\,
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync2_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_sync1_reg_reg_n_0_[10]\,
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync2_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_sync1_reg_reg_n_0_[11]\,
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync2_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_sync1_reg_reg_n_0_[12]\,
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync2_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_sync1_reg_reg_n_0_[1]\,
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync2_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_sync1_reg_reg_n_0_[2]\,
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync2_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_sync1_reg_reg_n_0_[3]\,
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync2_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_sync1_reg_reg_n_0_[4]\,
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync2_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_sync1_reg_reg_n_0_[5]\,
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync2_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_sync1_reg_reg_n_0_[6]\,
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync2_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_sync1_reg_reg_n_0_[7]\,
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync2_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_sync1_reg_reg_n_0_[8]\,
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\rd_ptr_gray_sync2_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \rd_ptr_gray_sync1_reg_reg_n_0_[9]\,
      Q => \rd_ptr_gray_sync2_reg_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\rd_ptr_reg[0]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      O => \rd_ptr_reg[0]_i_2__1_n_0\
    );
\rd_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1__1_n_7\,
      Q => rd_ptr_reg_reg(0),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rd_ptr_reg_reg[0]_i_1__1_n_0\,
      CO(2) => \rd_ptr_reg_reg[0]_i_1__1_n_1\,
      CO(1) => \rd_ptr_reg_reg[0]_i_1__1_n_2\,
      CO(0) => \rd_ptr_reg_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rd_ptr_reg_reg[0]_i_1__1_n_4\,
      O(2) => \rd_ptr_reg_reg[0]_i_1__1_n_5\,
      O(1) => \rd_ptr_reg_reg[0]_i_1__1_n_6\,
      O(0) => \rd_ptr_reg_reg[0]_i_1__1_n_7\,
      S(3 downto 1) => rd_ptr_reg_reg(3 downto 1),
      S(0) => \rd_ptr_reg[0]_i_2__1_n_0\
    );
\rd_ptr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1__1_n_5\,
      Q => rd_ptr_reg_reg(10),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1__1_n_4\,
      Q => rd_ptr_reg_reg(11),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => \rd_ptr_reg_reg[12]_i_1__0_n_7\,
      Q => rd_ptr_reg_reg(12),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg[8]_i_1__1_n_0\,
      CO(3 downto 0) => \NLW_rd_ptr_reg_reg[12]_i_1__0_CO_UNCONNECTED\(3 downto 0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 1) => \NLW_rd_ptr_reg_reg[12]_i_1__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \rd_ptr_reg_reg[12]_i_1__0_n_7\,
      S(3 downto 1) => B"000",
      S(0) => rd_ptr_reg_reg(12)
    );
\rd_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1__1_n_6\,
      Q => rd_ptr_reg_reg(1),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1__1_n_5\,
      Q => rd_ptr_reg_reg(2),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1__1_n_4\,
      Q => rd_ptr_reg_reg(3),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1__1_n_7\,
      Q => rd_ptr_reg_reg(4),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg[0]_i_1__1_n_0\,
      CO(3) => \rd_ptr_reg_reg[4]_i_1__1_n_0\,
      CO(2) => \rd_ptr_reg_reg[4]_i_1__1_n_1\,
      CO(1) => \rd_ptr_reg_reg[4]_i_1__1_n_2\,
      CO(0) => \rd_ptr_reg_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg[4]_i_1__1_n_4\,
      O(2) => \rd_ptr_reg_reg[4]_i_1__1_n_5\,
      O(1) => \rd_ptr_reg_reg[4]_i_1__1_n_6\,
      O(0) => \rd_ptr_reg_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => rd_ptr_reg_reg(7 downto 4)
    );
\rd_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1__1_n_6\,
      Q => rd_ptr_reg_reg(5),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1__1_n_5\,
      Q => rd_ptr_reg_reg(6),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1__1_n_4\,
      Q => rd_ptr_reg_reg(7),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1__1_n_7\,
      Q => rd_ptr_reg_reg(8),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg[4]_i_1__1_n_0\,
      CO(3) => \rd_ptr_reg_reg[8]_i_1__1_n_0\,
      CO(2) => \rd_ptr_reg_reg[8]_i_1__1_n_1\,
      CO(1) => \rd_ptr_reg_reg[8]_i_1__1_n_2\,
      CO(0) => \rd_ptr_reg_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg[8]_i_1__1_n_4\,
      O(2) => \rd_ptr_reg_reg[8]_i_1__1_n_5\,
      O(1) => \rd_ptr_reg_reg[8]_i_1__1_n_6\,
      O(0) => \rd_ptr_reg_reg[8]_i_1__1_n_7\,
      S(3 downto 0) => rd_ptr_reg_reg(11 downto 8)
    );
\rd_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1__1_n_6\,
      Q => rd_ptr_reg_reg(9),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_reg0(0),
      Q => rd_ptr_reg_reg_rep(0),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_reg0(10),
      Q => rd_ptr_reg_reg_rep(10),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_reg0(11),
      Q => rd_ptr_reg_reg_rep(11),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[11]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg_rep[8]_i_1__1_n_0\,
      CO(3) => \NLW_rd_ptr_reg_reg_rep[11]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \rd_ptr_reg_reg_rep[11]_i_2__0_n_1\,
      CO(1) => \rd_ptr_reg_reg_rep[11]_i_2__0_n_2\,
      CO(0) => \rd_ptr_reg_reg_rep[11]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rd_ptr_reg0(12 downto 9),
      S(3 downto 0) => rd_ptr_reg_reg(12 downto 9)
    );
\rd_ptr_reg_reg_rep[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_reg0(1),
      Q => rd_ptr_reg_reg_rep(1),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_reg0(2),
      Q => rd_ptr_reg_reg_rep(2),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_reg0(3),
      Q => rd_ptr_reg_reg_rep(3),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_reg0(4),
      Q => rd_ptr_reg_reg_rep(4),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rd_ptr_reg_reg_rep[4]_i_1__1_n_0\,
      CO(2) => \rd_ptr_reg_reg_rep[4]_i_1__1_n_1\,
      CO(1) => \rd_ptr_reg_reg_rep[4]_i_1__1_n_2\,
      CO(0) => \rd_ptr_reg_reg_rep[4]_i_1__1_n_3\,
      CYINIT => rd_ptr_reg_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rd_ptr_reg0(4 downto 1),
      S(3 downto 0) => rd_ptr_reg_reg(4 downto 1)
    );
\rd_ptr_reg_reg_rep[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_reg0(5),
      Q => rd_ptr_reg_reg_rep(5),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_reg0(6),
      Q => rd_ptr_reg_reg_rep(6),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_reg0(7),
      Q => rd_ptr_reg_reg_rep(7),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_reg0(8),
      Q => rd_ptr_reg_reg_rep(8),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_reg_rep[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg_rep[4]_i_1__1_n_0\,
      CO(3) => \rd_ptr_reg_reg_rep[8]_i_1__1_n_0\,
      CO(2) => \rd_ptr_reg_reg_rep[8]_i_1__1_n_1\,
      CO(1) => \rd_ptr_reg_reg_rep[8]_i_1__1_n_2\,
      CO(0) => \rd_ptr_reg_reg_rep[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => rd_ptr_reg0(8 downto 5),
      S(3 downto 0) => rd_ptr_reg_reg(8 downto 5)
    );
\rd_ptr_reg_reg_rep[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => \rd_ptr_reg_rep[11]_i_1_n_0\,
      D => rd_ptr_reg0(9),
      Q => rd_ptr_reg_reg_rep(9),
      R => m_rst_sync3_reg
    );
\rd_ptr_reg_rep[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      O => rd_ptr_reg0(0)
    );
\rd_ptr_reg_rep[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => \m_axis_tvalid_pipe_reg_reg_n_0_[0]\,
      I1 => rx_axis_tready,
      I2 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I3 => empty,
      O => \rd_ptr_reg_rep[11]_i_1_n_0\
    );
s_rst_sync1_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => '0',
      PRE => m_rst_sync3_reg_reg_0,
      Q => s_rst_sync1_reg
    );
s_rst_sync2_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => s_rst_sync1_reg,
      I1 => m_rst_sync1_reg,
      O => s_rst_sync2_reg0
    );
s_rst_sync2_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => s_rst_sync2_reg0,
      PRE => m_rst_sync3_reg_reg_0,
      Q => s_rst_sync2_reg_reg_n_0
    );
s_rst_sync3_reg_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => s_rst_sync2_reg_reg_n_0,
      PRE => m_rst_sync3_reg_reg_0,
      Q => \^sr\(0)
    );
\wr_ptr_cur_gray_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100EBFFEBFF4100"
    )
        port map (
      I0 => \^drop_frame_reg_reg_0\,
      I1 => \wr_ptr_sync_gray_reg10_in__0\(1),
      I2 => wr_ptr_cur_reg(0),
      I3 => \wr_ptr_cur_gray_reg_reg[11]_0\,
      I4 => wr_ptr_cur_gray_reg1(0),
      I5 => \wr_ptr_reg_reg_n_0_[0]\,
      O => \wr_ptr_cur_gray_reg[0]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400BEFFBEFF1400"
    )
        port map (
      I0 => \^drop_frame_reg_reg_0\,
      I1 => \wr_ptr_sync_gray_reg10_in__0\(11),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(10),
      I3 => \wr_ptr_cur_gray_reg_reg[11]_0\,
      I4 => wr_ptr_cur_gray_reg1(10),
      I5 => wr_ptr_cur_gray_reg1(9),
      O => \wr_ptr_cur_gray_reg[10]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400BEFFBEFF1400"
    )
        port map (
      I0 => \^drop_frame_reg_reg_0\,
      I1 => wr_ptr_sync_gray_reg10_in(12),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(11),
      I3 => \wr_ptr_cur_gray_reg_reg[11]_0\,
      I4 => wr_ptr_cur_gray_reg1(11),
      I5 => wr_ptr_cur_gray_reg1(10),
      O => \wr_ptr_cur_gray_reg[11]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEEE0444"
    )
        port map (
      I0 => \^drop_frame_reg_reg_0\,
      I1 => wr_ptr_sync_gray_reg10_in(12),
      I2 => s_axis(9),
      I3 => s_axis(8),
      I4 => wr_ptr_cur_gray_reg1(11),
      O => \wr_ptr_cur_gray_reg[12]_i_1_n_0\
    );
\wr_ptr_cur_gray_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400BEFFBEFF1400"
    )
        port map (
      I0 => \^drop_frame_reg_reg_0\,
      I1 => \wr_ptr_sync_gray_reg10_in__0\(2),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(1),
      I3 => \wr_ptr_cur_gray_reg_reg[11]_0\,
      I4 => wr_ptr_cur_gray_reg1(1),
      I5 => wr_ptr_cur_gray_reg1(0),
      O => \wr_ptr_cur_gray_reg[1]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400BEFFBEFF1400"
    )
        port map (
      I0 => \^drop_frame_reg_reg_0\,
      I1 => \wr_ptr_sync_gray_reg10_in__0\(3),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(2),
      I3 => \wr_ptr_cur_gray_reg_reg[11]_0\,
      I4 => wr_ptr_cur_gray_reg1(2),
      I5 => wr_ptr_cur_gray_reg1(1),
      O => \wr_ptr_cur_gray_reg[2]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400BEFFBEFF1400"
    )
        port map (
      I0 => \^drop_frame_reg_reg_0\,
      I1 => \wr_ptr_sync_gray_reg10_in__0\(4),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(3),
      I3 => \wr_ptr_cur_gray_reg_reg[11]_0\,
      I4 => wr_ptr_cur_gray_reg1(3),
      I5 => wr_ptr_cur_gray_reg1(2),
      O => \wr_ptr_cur_gray_reg[3]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400BEFFBEFF1400"
    )
        port map (
      I0 => \^drop_frame_reg_reg_0\,
      I1 => \wr_ptr_sync_gray_reg10_in__0\(5),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(4),
      I3 => \wr_ptr_cur_gray_reg_reg[11]_0\,
      I4 => wr_ptr_cur_gray_reg1(4),
      I5 => wr_ptr_cur_gray_reg1(3),
      O => \wr_ptr_cur_gray_reg[4]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400BEFFBEFF1400"
    )
        port map (
      I0 => \^drop_frame_reg_reg_0\,
      I1 => \wr_ptr_sync_gray_reg10_in__0\(6),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(5),
      I3 => \wr_ptr_cur_gray_reg_reg[11]_0\,
      I4 => wr_ptr_cur_gray_reg1(5),
      I5 => wr_ptr_cur_gray_reg1(4),
      O => \wr_ptr_cur_gray_reg[5]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400BEFFBEFF1400"
    )
        port map (
      I0 => \^drop_frame_reg_reg_0\,
      I1 => \wr_ptr_sync_gray_reg10_in__0\(7),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(6),
      I3 => \wr_ptr_cur_gray_reg_reg[11]_0\,
      I4 => wr_ptr_cur_gray_reg1(6),
      I5 => wr_ptr_cur_gray_reg1(5),
      O => \wr_ptr_cur_gray_reg[6]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400BEFFBEFF1400"
    )
        port map (
      I0 => \^drop_frame_reg_reg_0\,
      I1 => \wr_ptr_sync_gray_reg10_in__0\(8),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(7),
      I3 => \wr_ptr_cur_gray_reg_reg[11]_0\,
      I4 => wr_ptr_cur_gray_reg1(7),
      I5 => wr_ptr_cur_gray_reg1(6),
      O => \wr_ptr_cur_gray_reg[7]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400BEFFBEFF1400"
    )
        port map (
      I0 => \^drop_frame_reg_reg_0\,
      I1 => \wr_ptr_sync_gray_reg10_in__0\(9),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(8),
      I3 => \wr_ptr_cur_gray_reg_reg[11]_0\,
      I4 => wr_ptr_cur_gray_reg1(8),
      I5 => wr_ptr_cur_gray_reg1(7),
      O => \wr_ptr_cur_gray_reg[8]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400BEFFBEFF1400"
    )
        port map (
      I0 => \^drop_frame_reg_reg_0\,
      I1 => \wr_ptr_sync_gray_reg10_in__0\(10),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(9),
      I3 => \wr_ptr_cur_gray_reg_reg[11]_0\,
      I4 => wr_ptr_cur_gray_reg1(9),
      I5 => wr_ptr_cur_gray_reg1(8),
      O => \wr_ptr_cur_gray_reg[9]_i_1__0_n_0\
    );
\wr_ptr_cur_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[0]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\wr_ptr_cur_gray_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[10]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\wr_ptr_cur_gray_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[11]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\wr_ptr_cur_gray_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[12]_i_1_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\wr_ptr_cur_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[1]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\wr_ptr_cur_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[2]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\wr_ptr_cur_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[3]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\wr_ptr_cur_gray_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[4]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\wr_ptr_cur_gray_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[5]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\wr_ptr_cur_gray_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[6]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\wr_ptr_cur_gray_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[7]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\wr_ptr_cur_gray_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[8]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\wr_ptr_cur_gray_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_gray_reg[9]_i_1__0_n_0\,
      Q => \wr_ptr_cur_gray_reg_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\wr_ptr_cur_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFB30013"
    )
        port map (
      I0 => s_axis(8),
      I1 => wr_ptr_cur_reg(0),
      I2 => s_axis(9),
      I3 => \^drop_frame_reg_reg_0\,
      I4 => \wr_ptr_reg_reg_n_0_[0]\,
      O => \wr_ptr_cur_reg[0]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEC004C"
    )
        port map (
      I0 => s_axis(8),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(10),
      I2 => s_axis(9),
      I3 => \^drop_frame_reg_reg_0\,
      I4 => wr_ptr_cur_gray_reg1(9),
      O => \wr_ptr_cur_reg[10]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEC004C"
    )
        port map (
      I0 => s_axis(8),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(11),
      I2 => s_axis(9),
      I3 => \^drop_frame_reg_reg_0\,
      I4 => wr_ptr_cur_gray_reg1(10),
      O => \wr_ptr_cur_reg[11]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAB0000"
    )
        port map (
      I0 => s_axis(8),
      I1 => full_wr,
      I2 => drop_frame_reg,
      I3 => full_cur,
      I4 => rx_fifo_axis_tvalid,
      O => \wr_ptr_cur_reg__0\
    );
\wr_ptr_cur_reg[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEC004C"
    )
        port map (
      I0 => s_axis(8),
      I1 => wr_ptr_sync_gray_reg10_in(12),
      I2 => s_axis(9),
      I3 => \^drop_frame_reg_reg_0\,
      I4 => wr_ptr_cur_gray_reg1(11),
      O => \wr_ptr_cur_reg[12]_i_2_n_0\
    );
\wr_ptr_cur_reg[12]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => full_wr,
      I1 => drop_frame_reg,
      I2 => full_cur,
      O => \^drop_frame_reg_reg_0\
    );
\wr_ptr_cur_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEC004C"
    )
        port map (
      I0 => s_axis(8),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(1),
      I2 => s_axis(9),
      I3 => \^drop_frame_reg_reg_0\,
      I4 => wr_ptr_cur_gray_reg1(0),
      O => \wr_ptr_cur_reg[1]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEC004C"
    )
        port map (
      I0 => s_axis(8),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(2),
      I2 => s_axis(9),
      I3 => \^drop_frame_reg_reg_0\,
      I4 => wr_ptr_cur_gray_reg1(1),
      O => \wr_ptr_cur_reg[2]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEC004C"
    )
        port map (
      I0 => s_axis(8),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(3),
      I2 => s_axis(9),
      I3 => \^drop_frame_reg_reg_0\,
      I4 => wr_ptr_cur_gray_reg1(2),
      O => \wr_ptr_cur_reg[3]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEC004C"
    )
        port map (
      I0 => s_axis(8),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(4),
      I2 => s_axis(9),
      I3 => \^drop_frame_reg_reg_0\,
      I4 => wr_ptr_cur_gray_reg1(3),
      O => \wr_ptr_cur_reg[4]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEC004C"
    )
        port map (
      I0 => s_axis(8),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(5),
      I2 => s_axis(9),
      I3 => \^drop_frame_reg_reg_0\,
      I4 => wr_ptr_cur_gray_reg1(4),
      O => \wr_ptr_cur_reg[5]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEC004C"
    )
        port map (
      I0 => s_axis(8),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(6),
      I2 => s_axis(9),
      I3 => \^drop_frame_reg_reg_0\,
      I4 => wr_ptr_cur_gray_reg1(5),
      O => \wr_ptr_cur_reg[6]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEC004C"
    )
        port map (
      I0 => s_axis(8),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(7),
      I2 => s_axis(9),
      I3 => \^drop_frame_reg_reg_0\,
      I4 => wr_ptr_cur_gray_reg1(6),
      O => \wr_ptr_cur_reg[7]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEC004C"
    )
        port map (
      I0 => s_axis(8),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(8),
      I2 => s_axis(9),
      I3 => \^drop_frame_reg_reg_0\,
      I4 => wr_ptr_cur_gray_reg1(7),
      O => \wr_ptr_cur_reg[8]_i_1__0_n_0\
    );
\wr_ptr_cur_reg[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEC004C"
    )
        port map (
      I0 => s_axis(8),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(9),
      I2 => s_axis(9),
      I3 => \^drop_frame_reg_reg_0\,
      I4 => wr_ptr_cur_gray_reg1(8),
      O => \wr_ptr_cur_reg[9]_i_1__0_n_0\
    );
\wr_ptr_cur_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[0]_i_1__0_n_0\,
      Q => wr_ptr_cur_reg(0),
      R => \^sr\(0)
    );
\wr_ptr_cur_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[10]_i_1__0_n_0\,
      Q => wr_ptr_cur_reg(10),
      R => \^sr\(0)
    );
\wr_ptr_cur_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[11]_i_1__0_n_0\,
      Q => wr_ptr_cur_reg(11),
      R => \^sr\(0)
    );
\wr_ptr_cur_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[12]_i_2_n_0\,
      Q => wr_ptr_cur_reg(12),
      R => \^sr\(0)
    );
\wr_ptr_cur_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[1]_i_1__0_n_0\,
      Q => wr_ptr_cur_reg(1),
      R => \^sr\(0)
    );
\wr_ptr_cur_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[2]_i_1__0_n_0\,
      Q => wr_ptr_cur_reg(2),
      R => \^sr\(0)
    );
\wr_ptr_cur_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[3]_i_1__0_n_0\,
      Q => wr_ptr_cur_reg(3),
      R => \^sr\(0)
    );
\wr_ptr_cur_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[4]_i_1__0_n_0\,
      Q => wr_ptr_cur_reg(4),
      R => \^sr\(0)
    );
\wr_ptr_cur_reg_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wr_ptr_cur_reg_reg[4]_i_2__0_n_0\,
      CO(2) => \wr_ptr_cur_reg_reg[4]_i_2__0_n_1\,
      CO(1) => \wr_ptr_cur_reg_reg[4]_i_2__0_n_2\,
      CO(0) => \wr_ptr_cur_reg_reg[4]_i_2__0_n_3\,
      CYINIT => wr_ptr_cur_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \wr_ptr_sync_gray_reg10_in__0\(4 downto 1),
      S(3 downto 0) => wr_ptr_cur_reg(4 downto 1)
    );
\wr_ptr_cur_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[5]_i_1__0_n_0\,
      Q => wr_ptr_cur_reg(5),
      R => \^sr\(0)
    );
\wr_ptr_cur_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[6]_i_1__0_n_0\,
      Q => wr_ptr_cur_reg(6),
      R => \^sr\(0)
    );
\wr_ptr_cur_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[7]_i_1__0_n_0\,
      Q => wr_ptr_cur_reg(7),
      R => \^sr\(0)
    );
\wr_ptr_cur_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[8]_i_1__0_n_0\,
      Q => wr_ptr_cur_reg(8),
      R => \^sr\(0)
    );
\wr_ptr_cur_reg_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_ptr_cur_reg_reg[4]_i_2__0_n_0\,
      CO(3) => \wr_ptr_cur_reg_reg[8]_i_2__0_n_0\,
      CO(2) => \wr_ptr_cur_reg_reg[8]_i_2__0_n_1\,
      CO(1) => \wr_ptr_cur_reg_reg[8]_i_2__0_n_2\,
      CO(0) => \wr_ptr_cur_reg_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \wr_ptr_sync_gray_reg10_in__0\(8 downto 5),
      S(3 downto 0) => wr_ptr_cur_reg(8 downto 5)
    );
\wr_ptr_cur_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_cur_reg__0\,
      D => \wr_ptr_cur_reg[9]_i_1__0_n_0\,
      Q => wr_ptr_cur_reg(9),
      R => \^sr\(0)
    );
\wr_ptr_gray_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg10_in__0\(1),
      I1 => wr_ptr_cur_reg(0),
      O => wr_ptr_sync_gray_reg0(0)
    );
\wr_ptr_gray_reg[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg10_in__0\(11),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(10),
      O => wr_ptr_sync_gray_reg0(10)
    );
\wr_ptr_gray_reg[11]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_sync_gray_reg10_in(12),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(11),
      O => wr_ptr_sync_gray_reg0(11)
    );
\wr_ptr_gray_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg10_in__0\(2),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(1),
      O => wr_ptr_sync_gray_reg0(1)
    );
\wr_ptr_gray_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg10_in__0\(3),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(2),
      O => wr_ptr_sync_gray_reg0(2)
    );
\wr_ptr_gray_reg[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg10_in__0\(4),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(3),
      O => wr_ptr_sync_gray_reg0(3)
    );
\wr_ptr_gray_reg[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg10_in__0\(5),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(4),
      O => wr_ptr_sync_gray_reg0(4)
    );
\wr_ptr_gray_reg[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg10_in__0\(6),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(5),
      O => wr_ptr_sync_gray_reg0(5)
    );
\wr_ptr_gray_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg10_in__0\(7),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(6),
      O => wr_ptr_sync_gray_reg0(6)
    );
\wr_ptr_gray_reg[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg10_in__0\(8),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(7),
      O => wr_ptr_sync_gray_reg0(7)
    );
\wr_ptr_gray_reg[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg10_in__0\(9),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(8),
      O => wr_ptr_sync_gray_reg0(8)
    );
\wr_ptr_gray_reg[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg10_in__0\(10),
      I1 => \wr_ptr_sync_gray_reg10_in__0\(9),
      O => wr_ptr_sync_gray_reg0(9)
    );
\wr_ptr_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg0(0),
      Q => \wr_ptr_gray_reg_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\wr_ptr_gray_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg0(10),
      Q => \wr_ptr_gray_reg_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\wr_ptr_gray_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg0(11),
      Q => \wr_ptr_gray_reg_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\wr_ptr_gray_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg10_in(12),
      Q => \wr_ptr_gray_reg_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\wr_ptr_gray_reg_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_ptr_cur_reg_reg[8]_i_2__0_n_0\,
      CO(3) => \NLW_wr_ptr_gray_reg_reg[12]_i_2__0_CO_UNCONNECTED\(3),
      CO(2) => \wr_ptr_gray_reg_reg[12]_i_2__0_n_1\,
      CO(1) => \wr_ptr_gray_reg_reg[12]_i_2__0_n_2\,
      CO(0) => \wr_ptr_gray_reg_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => wr_ptr_sync_gray_reg10_in(12),
      O(2 downto 0) => \wr_ptr_sync_gray_reg10_in__0\(11 downto 9),
      S(3 downto 0) => wr_ptr_cur_reg(12 downto 9)
    );
\wr_ptr_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg0(1),
      Q => \wr_ptr_gray_reg_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\wr_ptr_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg0(2),
      Q => \wr_ptr_gray_reg_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\wr_ptr_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg0(3),
      Q => \wr_ptr_gray_reg_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\wr_ptr_gray_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg0(4),
      Q => \wr_ptr_gray_reg_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\wr_ptr_gray_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg0(5),
      Q => \wr_ptr_gray_reg_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\wr_ptr_gray_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg0(6),
      Q => \wr_ptr_gray_reg_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\wr_ptr_gray_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg0(7),
      Q => \wr_ptr_gray_reg_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\wr_ptr_gray_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg0(8),
      Q => \wr_ptr_gray_reg_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\wr_ptr_gray_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => E(0),
      D => wr_ptr_sync_gray_reg0(9),
      Q => \wr_ptr_gray_reg_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\wr_ptr_gray_sync1_reg[12]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => wr_ptr_update_sync3_reg,
      I1 => wr_ptr_update_sync2_reg,
      O => wr_ptr_gray_sync1_reg0
    );
\wr_ptr_gray_sync1_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => \wr_ptr_sync_gray_reg_reg_n_0_[0]\,
      Q => \wr_ptr_gray_sync1_reg_reg_n_0_[0]\,
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => \wr_ptr_sync_gray_reg_reg_n_0_[10]\,
      Q => \wr_ptr_gray_sync1_reg_reg_n_0_[10]\,
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => \wr_ptr_sync_gray_reg_reg_n_0_[11]\,
      Q => \wr_ptr_gray_sync1_reg_reg_n_0_[11]\,
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => \wr_ptr_sync_gray_reg_reg_n_0_[12]\,
      Q => \wr_ptr_gray_sync1_reg_reg_n_0_[12]\,
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => \wr_ptr_sync_gray_reg_reg_n_0_[1]\,
      Q => \wr_ptr_gray_sync1_reg_reg_n_0_[1]\,
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => \wr_ptr_sync_gray_reg_reg_n_0_[2]\,
      Q => \wr_ptr_gray_sync1_reg_reg_n_0_[2]\,
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => \wr_ptr_sync_gray_reg_reg_n_0_[3]\,
      Q => \wr_ptr_gray_sync1_reg_reg_n_0_[3]\,
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => \wr_ptr_sync_gray_reg_reg_n_0_[4]\,
      Q => \wr_ptr_gray_sync1_reg_reg_n_0_[4]\,
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => \wr_ptr_sync_gray_reg_reg_n_0_[5]\,
      Q => \wr_ptr_gray_sync1_reg_reg_n_0_[5]\,
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => \wr_ptr_sync_gray_reg_reg_n_0_[6]\,
      Q => \wr_ptr_gray_sync1_reg_reg_n_0_[6]\,
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => \wr_ptr_sync_gray_reg_reg_n_0_[7]\,
      Q => \wr_ptr_gray_sync1_reg_reg_n_0_[7]\,
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => \wr_ptr_sync_gray_reg_reg_n_0_[8]\,
      Q => \wr_ptr_gray_sync1_reg_reg_n_0_[8]\,
      R => m_rst_sync3_reg
    );
\wr_ptr_gray_sync1_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => wr_ptr_gray_sync1_reg0,
      D => \wr_ptr_sync_gray_reg_reg_n_0_[9]\,
      Q => \wr_ptr_gray_sync1_reg_reg_n_0_[9]\,
      R => m_rst_sync3_reg
    );
\wr_ptr_reg[0]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \wr_ptr_reg_reg_n_0_[0]\,
      I1 => s_axis(9),
      I2 => wr_ptr_cur_reg(0),
      O => \wr_ptr_reg[0]_i_1__4_n_0\
    );
\wr_ptr_reg[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(9),
      I1 => s_axis(9),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(10),
      O => \wr_ptr_reg[10]_i_1__0_n_0\
    );
\wr_ptr_reg[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(10),
      I1 => s_axis(9),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(11),
      O => \wr_ptr_reg[11]_i_1__0_n_0\
    );
\wr_ptr_reg[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^sr\(0),
      I1 => rx_fifo_axis_tvalid,
      I2 => s_axis(8),
      I3 => full_wr,
      I4 => drop_frame_reg,
      I5 => full_cur,
      O => \wr_ptr_reg[12]_i_1__0_n_0\
    );
\wr_ptr_reg[12]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(11),
      I1 => s_axis(9),
      I2 => wr_ptr_sync_gray_reg10_in(12),
      O => \wr_ptr_reg[12]_i_2__0_n_0\
    );
\wr_ptr_reg[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(0),
      I1 => s_axis(9),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(1),
      O => \wr_ptr_reg[1]_i_1__1_n_0\
    );
\wr_ptr_reg[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(1),
      I1 => s_axis(9),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(2),
      O => \wr_ptr_reg[2]_i_1__1_n_0\
    );
\wr_ptr_reg[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(2),
      I1 => s_axis(9),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(3),
      O => \wr_ptr_reg[3]_i_1__1_n_0\
    );
\wr_ptr_reg[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(3),
      I1 => s_axis(9),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(4),
      O => \wr_ptr_reg[4]_i_1__0_n_0\
    );
\wr_ptr_reg[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(4),
      I1 => s_axis(9),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(5),
      O => \wr_ptr_reg[5]_i_1__1_n_0\
    );
\wr_ptr_reg[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(5),
      I1 => s_axis(9),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(6),
      O => \wr_ptr_reg[6]_i_1__1_n_0\
    );
\wr_ptr_reg[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(6),
      I1 => s_axis(9),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(7),
      O => \wr_ptr_reg[7]_i_1__1_n_0\
    );
\wr_ptr_reg[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(7),
      I1 => s_axis(9),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(8),
      O => \wr_ptr_reg[8]_i_1__1_n_0\
    );
\wr_ptr_reg[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => wr_ptr_cur_gray_reg1(8),
      I1 => s_axis(9),
      I2 => \wr_ptr_sync_gray_reg10_in__0\(9),
      O => \wr_ptr_reg[9]_i_1__0_n_0\
    );
\wr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_reg[0]_i_1__4_n_0\,
      Q => \wr_ptr_reg_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\wr_ptr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_reg[10]_i_1__0_n_0\,
      Q => wr_ptr_cur_gray_reg1(9),
      R => \^sr\(0)
    );
\wr_ptr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_reg[11]_i_1__0_n_0\,
      Q => wr_ptr_cur_gray_reg1(10),
      R => \^sr\(0)
    );
\wr_ptr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_reg[12]_i_2__0_n_0\,
      Q => wr_ptr_cur_gray_reg1(11),
      R => \^sr\(0)
    );
\wr_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_reg[1]_i_1__1_n_0\,
      Q => wr_ptr_cur_gray_reg1(0),
      R => \^sr\(0)
    );
\wr_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_reg[2]_i_1__1_n_0\,
      Q => wr_ptr_cur_gray_reg1(1),
      R => \^sr\(0)
    );
\wr_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_reg[3]_i_1__1_n_0\,
      Q => wr_ptr_cur_gray_reg1(2),
      R => \^sr\(0)
    );
\wr_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_reg[4]_i_1__0_n_0\,
      Q => wr_ptr_cur_gray_reg1(3),
      R => \^sr\(0)
    );
\wr_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_reg[5]_i_1__1_n_0\,
      Q => wr_ptr_cur_gray_reg1(4),
      R => \^sr\(0)
    );
\wr_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_reg[6]_i_1__1_n_0\,
      Q => wr_ptr_cur_gray_reg1(5),
      R => \^sr\(0)
    );
\wr_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_reg[7]_i_1__1_n_0\,
      Q => wr_ptr_cur_gray_reg1(6),
      R => \^sr\(0)
    );
\wr_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_reg[8]_i_1__1_n_0\,
      Q => wr_ptr_cur_gray_reg1(7),
      R => \^sr\(0)
    );
\wr_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_reg[9]_i_1__0_n_0\,
      Q => wr_ptr_cur_gray_reg1(8),
      R => \^sr\(0)
    );
\wr_ptr_sync_gray_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEFFFFF10010000"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg[12]_i_3_n_0\,
      I1 => \wr_ptr_sync_gray_reg[12]_i_4_n_0\,
      I2 => \wr_ptr_sync_gray_reg10_in__0\(1),
      I3 => wr_ptr_cur_reg(0),
      I4 => overflow_reg111_out,
      I5 => \wr_ptr_gray_reg_reg_n_0_[0]\,
      O => \wr_ptr_sync_gray_reg[0]_i_1__0_n_0\
    );
\wr_ptr_sync_gray_reg[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFF01100000"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg[12]_i_3_n_0\,
      I1 => \wr_ptr_sync_gray_reg[12]_i_4_n_0\,
      I2 => \wr_ptr_sync_gray_reg10_in__0\(11),
      I3 => \wr_ptr_sync_gray_reg10_in__0\(10),
      I4 => overflow_reg111_out,
      I5 => \wr_ptr_gray_reg_reg_n_0_[10]\,
      O => \wr_ptr_sync_gray_reg[10]_i_1__0_n_0\
    );
\wr_ptr_sync_gray_reg[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFF01100000"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg[12]_i_3_n_0\,
      I1 => \wr_ptr_sync_gray_reg[12]_i_4_n_0\,
      I2 => wr_ptr_sync_gray_reg10_in(12),
      I3 => \wr_ptr_sync_gray_reg10_in__0\(11),
      I4 => overflow_reg111_out,
      I5 => \wr_ptr_gray_reg_reg_n_0_[11]\,
      O => \wr_ptr_sync_gray_reg[11]_i_1__0_n_0\
    );
\wr_ptr_sync_gray_reg[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F00F4004"
    )
        port map (
      I0 => s_axis(9),
      I1 => \wr_ptr_reg[12]_i_1__0_n_0\,
      I2 => wr_ptr_update_ack_sync2_reg_reg_n_0,
      I3 => wr_ptr_update_reg_reg_n_0,
      I4 => wr_ptr_update_valid_reg,
      O => \wr_ptr_sync_gray_reg[12]_i_1__0_n_0\
    );
\wr_ptr_sync_gray_reg[12]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFF1000"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg[12]_i_3_n_0\,
      I1 => \wr_ptr_sync_gray_reg[12]_i_4_n_0\,
      I2 => wr_ptr_sync_gray_reg10_in(12),
      I3 => rx_fifo_axis_tvalid,
      I4 => \wr_ptr_gray_reg_reg_n_0_[12]\,
      O => \wr_ptr_sync_gray_reg[12]_i_2__0_n_0\
    );
\wr_ptr_sync_gray_reg[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => full_cur,
      I1 => drop_frame_reg,
      I2 => full_wr,
      I3 => s_axis(8),
      O => \wr_ptr_sync_gray_reg[12]_i_3_n_0\
    );
\wr_ptr_sync_gray_reg[12]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BE"
    )
        port map (
      I0 => s_axis(9),
      I1 => wr_ptr_update_reg_reg_n_0,
      I2 => wr_ptr_update_ack_sync2_reg_reg_n_0,
      O => \wr_ptr_sync_gray_reg[12]_i_4_n_0\
    );
\wr_ptr_sync_gray_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFF01100000"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg[12]_i_3_n_0\,
      I1 => \wr_ptr_sync_gray_reg[12]_i_4_n_0\,
      I2 => \wr_ptr_sync_gray_reg10_in__0\(2),
      I3 => \wr_ptr_sync_gray_reg10_in__0\(1),
      I4 => overflow_reg111_out,
      I5 => \wr_ptr_gray_reg_reg_n_0_[1]\,
      O => \wr_ptr_sync_gray_reg[1]_i_1__0_n_0\
    );
\wr_ptr_sync_gray_reg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFF01100000"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg[12]_i_3_n_0\,
      I1 => \wr_ptr_sync_gray_reg[12]_i_4_n_0\,
      I2 => \wr_ptr_sync_gray_reg10_in__0\(3),
      I3 => \wr_ptr_sync_gray_reg10_in__0\(2),
      I4 => overflow_reg111_out,
      I5 => \wr_ptr_gray_reg_reg_n_0_[2]\,
      O => \wr_ptr_sync_gray_reg[2]_i_1__0_n_0\
    );
\wr_ptr_sync_gray_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFF01100000"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg[12]_i_3_n_0\,
      I1 => \wr_ptr_sync_gray_reg[12]_i_4_n_0\,
      I2 => \wr_ptr_sync_gray_reg10_in__0\(4),
      I3 => \wr_ptr_sync_gray_reg10_in__0\(3),
      I4 => overflow_reg111_out,
      I5 => \wr_ptr_gray_reg_reg_n_0_[3]\,
      O => \wr_ptr_sync_gray_reg[3]_i_1__0_n_0\
    );
\wr_ptr_sync_gray_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFF01100000"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg[12]_i_3_n_0\,
      I1 => \wr_ptr_sync_gray_reg[12]_i_4_n_0\,
      I2 => \wr_ptr_sync_gray_reg10_in__0\(5),
      I3 => \wr_ptr_sync_gray_reg10_in__0\(4),
      I4 => overflow_reg111_out,
      I5 => \wr_ptr_gray_reg_reg_n_0_[4]\,
      O => \wr_ptr_sync_gray_reg[4]_i_1__0_n_0\
    );
\wr_ptr_sync_gray_reg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFF01100000"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg[12]_i_3_n_0\,
      I1 => \wr_ptr_sync_gray_reg[12]_i_4_n_0\,
      I2 => \wr_ptr_sync_gray_reg10_in__0\(6),
      I3 => \wr_ptr_sync_gray_reg10_in__0\(5),
      I4 => overflow_reg111_out,
      I5 => \wr_ptr_gray_reg_reg_n_0_[5]\,
      O => \wr_ptr_sync_gray_reg[5]_i_1__0_n_0\
    );
\wr_ptr_sync_gray_reg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFF01100000"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg[12]_i_3_n_0\,
      I1 => \wr_ptr_sync_gray_reg[12]_i_4_n_0\,
      I2 => \wr_ptr_sync_gray_reg10_in__0\(7),
      I3 => \wr_ptr_sync_gray_reg10_in__0\(6),
      I4 => overflow_reg111_out,
      I5 => \wr_ptr_gray_reg_reg_n_0_[6]\,
      O => \wr_ptr_sync_gray_reg[6]_i_1__0_n_0\
    );
\wr_ptr_sync_gray_reg[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFF01100000"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg[12]_i_3_n_0\,
      I1 => \wr_ptr_sync_gray_reg[12]_i_4_n_0\,
      I2 => \wr_ptr_sync_gray_reg10_in__0\(8),
      I3 => \wr_ptr_sync_gray_reg10_in__0\(7),
      I4 => overflow_reg111_out,
      I5 => \wr_ptr_gray_reg_reg_n_0_[7]\,
      O => \wr_ptr_sync_gray_reg[7]_i_1__0_n_0\
    );
\wr_ptr_sync_gray_reg[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFF01100000"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg[12]_i_3_n_0\,
      I1 => \wr_ptr_sync_gray_reg[12]_i_4_n_0\,
      I2 => \wr_ptr_sync_gray_reg10_in__0\(9),
      I3 => \wr_ptr_sync_gray_reg10_in__0\(8),
      I4 => overflow_reg111_out,
      I5 => \wr_ptr_gray_reg_reg_n_0_[8]\,
      O => \wr_ptr_sync_gray_reg[8]_i_1__0_n_0\
    );
\wr_ptr_sync_gray_reg[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFEFFFF01100000"
    )
        port map (
      I0 => \wr_ptr_sync_gray_reg[12]_i_3_n_0\,
      I1 => \wr_ptr_sync_gray_reg[12]_i_4_n_0\,
      I2 => \wr_ptr_sync_gray_reg10_in__0\(10),
      I3 => \wr_ptr_sync_gray_reg10_in__0\(9),
      I4 => overflow_reg111_out,
      I5 => \wr_ptr_gray_reg_reg_n_0_[9]\,
      O => \wr_ptr_sync_gray_reg[9]_i_1__0_n_0\
    );
\wr_ptr_sync_gray_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_sync_gray_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_sync_gray_reg[0]_i_1__0_n_0\,
      Q => \wr_ptr_sync_gray_reg_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\wr_ptr_sync_gray_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_sync_gray_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_sync_gray_reg[10]_i_1__0_n_0\,
      Q => \wr_ptr_sync_gray_reg_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\wr_ptr_sync_gray_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_sync_gray_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_sync_gray_reg[11]_i_1__0_n_0\,
      Q => \wr_ptr_sync_gray_reg_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\wr_ptr_sync_gray_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_sync_gray_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_sync_gray_reg[12]_i_2__0_n_0\,
      Q => \wr_ptr_sync_gray_reg_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\wr_ptr_sync_gray_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_sync_gray_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_sync_gray_reg[1]_i_1__0_n_0\,
      Q => \wr_ptr_sync_gray_reg_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\wr_ptr_sync_gray_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_sync_gray_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_sync_gray_reg[2]_i_1__0_n_0\,
      Q => \wr_ptr_sync_gray_reg_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\wr_ptr_sync_gray_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_sync_gray_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_sync_gray_reg[3]_i_1__0_n_0\,
      Q => \wr_ptr_sync_gray_reg_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\wr_ptr_sync_gray_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_sync_gray_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_sync_gray_reg[4]_i_1__0_n_0\,
      Q => \wr_ptr_sync_gray_reg_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\wr_ptr_sync_gray_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_sync_gray_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_sync_gray_reg[5]_i_1__0_n_0\,
      Q => \wr_ptr_sync_gray_reg_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\wr_ptr_sync_gray_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_sync_gray_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_sync_gray_reg[6]_i_1__0_n_0\,
      Q => \wr_ptr_sync_gray_reg_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\wr_ptr_sync_gray_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_sync_gray_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_sync_gray_reg[7]_i_1__0_n_0\,
      Q => \wr_ptr_sync_gray_reg_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\wr_ptr_sync_gray_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_sync_gray_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_sync_gray_reg[8]_i_1__0_n_0\,
      Q => \wr_ptr_sync_gray_reg_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\wr_ptr_sync_gray_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_sync_gray_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_sync_gray_reg[9]_i_1__0_n_0\,
      Q => \wr_ptr_sync_gray_reg_reg_n_0_[9]\,
      R => \^sr\(0)
    );
wr_ptr_update_ack_sync1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => wr_ptr_update_sync3_reg,
      Q => wr_ptr_update_ack_sync1_reg_reg_n_0,
      R => \^sr\(0)
    );
wr_ptr_update_ack_sync2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => wr_ptr_update_ack_sync1_reg_reg_n_0,
      Q => wr_ptr_update_ack_sync2_reg_reg_n_0,
      R => \^sr\(0)
    );
\wr_ptr_update_reg_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_ptr_update_ack_sync2_reg_reg_n_0,
      O => \wr_ptr_update_reg_i_1__0_n_0\
    );
wr_ptr_update_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => \wr_ptr_sync_gray_reg[12]_i_1__0_n_0\,
      D => \wr_ptr_update_reg_i_1__0_n_0\,
      Q => wr_ptr_update_reg_reg_n_0,
      R => \^sr\(0)
    );
wr_ptr_update_sync1_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => '1',
      D => wr_ptr_update_reg_reg_n_0,
      Q => wr_ptr_update_sync1_reg_reg_n_0,
      R => m_rst_sync3_reg
    );
wr_ptr_update_sync2_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => '1',
      D => wr_ptr_update_sync1_reg_reg_n_0,
      Q => wr_ptr_update_sync2_reg,
      R => m_rst_sync3_reg
    );
wr_ptr_update_sync3_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_0_0,
      CE => '1',
      D => wr_ptr_update_sync2_reg,
      Q => wr_ptr_update_sync3_reg,
      R => m_rst_sync3_reg
    );
\wr_ptr_update_valid_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022002200230022"
    )
        port map (
      I0 => wr_ptr_update_valid_reg,
      I1 => \^sr\(0),
      I2 => s_axis(9),
      I3 => \wr_ptr_update_valid_reg0__0\,
      I4 => rx_fifo_axis_tvalid,
      I5 => \wr_ptr_sync_gray_reg[12]_i_3_n_0\,
      O => \wr_ptr_update_valid_reg_i_1__0_n_0\
    );
wr_ptr_update_valid_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => wr_ptr_update_ack_sync2_reg_reg_n_0,
      I1 => wr_ptr_update_reg_reg_n_0,
      O => \wr_ptr_update_valid_reg0__0\
    );
wr_ptr_update_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s_clk,
      CE => '1',
      D => \wr_ptr_update_valid_reg_i_1__0_n_0\,
      Q => wr_ptr_update_valid_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_axis_fifo is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg_reg[1]\ : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg_reg[2]\ : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]_1\ : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]_2\ : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[0]_0\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg_reg[1]_0\ : out STD_LOGIC;
    mem_reg_0 : out STD_LOGIC;
    \frame_ptr_reg_reg[3]\ : out STD_LOGIC;
    \rd_ptr_reg_reg_rep[10]_0\ : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_udp_payload_axis_tvalid : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \frame_ptr_reg_reg[0]\ : in STD_LOGIC;
    tx_udp_payload_axis_tready : in STD_LOGIC;
    \checksum_reg_reg[0]\ : in STD_LOGIC;
    s_udp_hdr_ready_reg_reg : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    I160 : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_axis_fifo : entity is "axis_fifo";
end design_1_axis_udp_ethernet_0_0_axis_fifo;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_axis_fifo is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty : STD_LOGIC;
  signal empty_carry_i_1_n_0 : STD_LOGIC;
  signal empty_carry_i_2_n_0 : STD_LOGIC;
  signal empty_carry_i_3_n_0 : STD_LOGIC;
  signal empty_carry_i_4_n_0 : STD_LOGIC;
  signal empty_carry_n_1 : STD_LOGIC;
  signal empty_carry_n_2 : STD_LOGIC;
  signal empty_carry_n_3 : STD_LOGIC;
  signal full_carry_i_1_n_0 : STD_LOGIC;
  signal full_carry_i_2_n_0 : STD_LOGIC;
  signal full_carry_i_3_n_0 : STD_LOGIC;
  signal full_carry_i_4_n_0 : STD_LOGIC;
  signal full_carry_n_1 : STD_LOGIC;
  signal full_carry_n_2 : STD_LOGIC;
  signal full_carry_n_3 : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_pipe_reg_reg[1]_1\ : STD_LOGIC;
  signal \^m_axis_tvalid_pipe_reg_reg[1]_2\ : STD_LOGIC;
  signal mem_reg_i_1_n_0 : STD_LOGIC;
  signal \mem_reg_i_2__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in_0 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rd_ptr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal rd_ptr_reg_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \rd_ptr_reg_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal rd_ptr_reg_reg_rep : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rd_ptr_reg_reg_rep[10]_i_2_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[10]_i_2_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[10]_i_2_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_rep[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_rep[10]_i_1_n_0\ : STD_LOGIC;
  signal s_udp_payload_fifo_tvalid : STD_LOGIC;
  signal \wr_ptr_reg[0]_i_3__0_n_0\ : STD_LOGIC;
  signal wr_ptr_reg_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wr_ptr_reg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__0_n_4\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__0_n_6\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__0_n_7\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \wr_ptr_reg_reg__0\ : STD_LOGIC_VECTOR ( 11 to 11 );
  signal NLW_empty_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_full_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_rd_ptr_reg_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rd_ptr_reg_reg_rep[10]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rd_ptr_reg_reg_rep[10]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wr_ptr_reg_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \frame_ptr_reg[15]_i_1__0\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \frame_ptr_reg[3]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \m_axis_tvalid_pipe_reg[0]_i_1\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \m_axis_tvalid_pipe_reg[1]_i_1\ : label is "soft_lutpair255";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d10";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 20480;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "udp_checksum_gen_inst/payload_fifo/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 9;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 9;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg[0]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg[4]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg[8]_i_1\ : label is 11;
  attribute ADDER_THRESHOLD of \wr_ptr_reg_reg[0]_i_2\ : label is 11;
  attribute ADDER_THRESHOLD of \wr_ptr_reg_reg[4]_i_1__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wr_ptr_reg_reg[8]_i_1\ : label is 11;
begin
  CO(0) <= \^co\(0);
  DOBDO(9 downto 0) <= \^dobdo\(9 downto 0);
  \m_axis_tvalid_pipe_reg_reg[1]_1\ <= \^m_axis_tvalid_pipe_reg_reg[1]_1\;
  \m_axis_tvalid_pipe_reg_reg[1]_2\ <= \^m_axis_tvalid_pipe_reg_reg[1]_2\;
\checksum_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFF4FFFFFFF0"
    )
        port map (
      I0 => \^co\(0),
      I1 => tx_udp_payload_axis_tvalid,
      I2 => Q(0),
      I3 => \checksum_reg_reg[0]\,
      I4 => Q(1),
      I5 => Q(2),
      O => E(0)
    );
empty_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => empty,
      CO(2) => empty_carry_n_1,
      CO(1) => empty_carry_n_2,
      CO(0) => empty_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_empty_carry_O_UNCONNECTED(3 downto 0),
      S(3) => empty_carry_i_1_n_0,
      S(2) => empty_carry_i_2_n_0,
      S(1) => empty_carry_i_3_n_0,
      S(0) => empty_carry_i_4_n_0
    );
empty_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(11),
      I1 => \wr_ptr_reg_reg__0\(11),
      I2 => rd_ptr_reg_reg(10),
      I3 => wr_ptr_reg_reg(10),
      I4 => rd_ptr_reg_reg(9),
      I5 => wr_ptr_reg_reg(9),
      O => empty_carry_i_1_n_0
    );
empty_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(8),
      I1 => wr_ptr_reg_reg(8),
      I2 => rd_ptr_reg_reg(7),
      I3 => wr_ptr_reg_reg(7),
      I4 => wr_ptr_reg_reg(6),
      I5 => rd_ptr_reg_reg(6),
      O => empty_carry_i_2_n_0
    );
empty_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(5),
      I1 => wr_ptr_reg_reg(5),
      I2 => rd_ptr_reg_reg(4),
      I3 => wr_ptr_reg_reg(4),
      I4 => wr_ptr_reg_reg(3),
      I5 => rd_ptr_reg_reg(3),
      O => empty_carry_i_3_n_0
    );
empty_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      I1 => wr_ptr_reg_reg(0),
      I2 => rd_ptr_reg_reg(2),
      I3 => wr_ptr_reg_reg(2),
      I4 => rd_ptr_reg_reg(1),
      I5 => wr_ptr_reg_reg(1),
      O => empty_carry_i_4_n_0
    );
\frame_ptr_reg[15]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^m_axis_tvalid_pipe_reg_reg[1]_1\,
      I1 => Q(2),
      O => \state_reg_reg[2]\
    );
\frame_ptr_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004F00F0004F000"
    )
        port map (
      I0 => \^co\(0),
      I1 => tx_udp_payload_axis_tvalid,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => \frame_ptr_reg_reg[0]\,
      O => \^m_axis_tvalid_pipe_reg_reg[1]_1\
    );
\frame_ptr_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFAAC0AA"
    )
        port map (
      I0 => I160(0),
      I1 => O(0),
      I2 => Q(2),
      I3 => \^m_axis_tvalid_pipe_reg_reg[1]_1\,
      I4 => Q(0),
      O => \frame_ptr_reg_reg[3]\
    );
full_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^co\(0),
      CO(2) => full_carry_n_1,
      CO(1) => full_carry_n_2,
      CO(0) => full_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_full_carry_O_UNCONNECTED(3 downto 0),
      S(3) => full_carry_i_1_n_0,
      S(2) => full_carry_i_2_n_0,
      S(1) => full_carry_i_3_n_0,
      S(0) => full_carry_i_4_n_0
    );
full_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => rd_ptr_reg_reg(11),
      I1 => \wr_ptr_reg_reg__0\(11),
      I2 => rd_ptr_reg_reg(10),
      I3 => wr_ptr_reg_reg(10),
      I4 => rd_ptr_reg_reg(9),
      I5 => wr_ptr_reg_reg(9),
      O => full_carry_i_1_n_0
    );
full_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(8),
      I1 => wr_ptr_reg_reg(8),
      I2 => rd_ptr_reg_reg(7),
      I3 => wr_ptr_reg_reg(7),
      I4 => wr_ptr_reg_reg(6),
      I5 => rd_ptr_reg_reg(6),
      O => full_carry_i_2_n_0
    );
full_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(5),
      I1 => wr_ptr_reg_reg(5),
      I2 => rd_ptr_reg_reg(4),
      I3 => wr_ptr_reg_reg(4),
      I4 => wr_ptr_reg_reg(3),
      I5 => rd_ptr_reg_reg(3),
      O => full_carry_i_3_n_0
    );
full_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      I1 => wr_ptr_reg_reg(0),
      I2 => rd_ptr_reg_reg(2),
      I3 => wr_ptr_reg_reg(2),
      I4 => rd_ptr_reg_reg(1),
      I5 => wr_ptr_reg_reg(1),
      O => full_carry_i_4_n_0
    );
\m_axis_tvalid_pipe_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D55"
    )
        port map (
      I0 => empty,
      I1 => \^m_axis_tvalid_pipe_reg_reg[1]_2\,
      I2 => tx_udp_payload_axis_tready,
      I3 => p_1_in_0(1),
      O => \m_axis_tvalid_pipe_reg[0]_i_1_n_0\
    );
\m_axis_tvalid_pipe_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_1_in_0(1),
      I1 => tx_udp_payload_axis_tready,
      I2 => \^m_axis_tvalid_pipe_reg_reg[1]_2\,
      O => \m_axis_tvalid_pipe_reg[1]_i_1_n_0\
    );
\m_axis_tvalid_pipe_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFFAAAAAAAA"
    )
        port map (
      I0 => p_1_in(0),
      I1 => \^co\(0),
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => tx_udp_payload_axis_tvalid,
      O => \m_axis_tvalid_pipe_reg_reg[0]_0\
    );
\m_axis_tvalid_pipe_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg[0]_i_1_n_0\,
      Q => p_1_in_0(1),
      R => sync_reg(0)
    );
\m_axis_tvalid_pipe_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg[1]_i_1_n_0\,
      Q => \^m_axis_tvalid_pipe_reg_reg[1]_2\,
      R => sync_reg(0)
    );
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => wr_ptr_reg_reg(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => rd_ptr_reg_reg_rep(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => \rd_ptr_reg_reg_rep[10]_0\,
      CLKBWRCLK => \rd_ptr_reg_reg_rep[10]_0\,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 10) => B"0000000000000000000000",
      DIADI(9 downto 0) => mem_reg_2(9 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000001111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 10) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 10),
      DOBDO(9 downto 0) => \^dobdo\(9 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => mem_reg_i_1_n_0,
      ENBWREN => \mem_reg_i_2__0_n_0\,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => mem_reg_1,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => s_udp_payload_fifo_tvalid,
      WEA(2) => s_udp_payload_fifo_tvalid,
      WEA(1) => s_udp_payload_fifo_tvalid,
      WEA(0) => s_udp_payload_fifo_tvalid,
      WEBWE(7 downto 0) => B"00000000"
    );
mem_reg_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^co\(0),
      O => mem_reg_i_1_n_0
    );
\mem_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555575FFFFFFFF"
    )
        port map (
      I0 => tx_udp_payload_axis_tvalid,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \^co\(0),
      I5 => p_1_in(0),
      O => \m_axis_tvalid_pipe_reg_reg[1]_0\
    );
mem_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFFF"
    )
        port map (
      I0 => \^co\(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(0),
      I4 => tx_udp_payload_axis_tvalid,
      O => \state_reg_reg[1]\
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^m_axis_tvalid_pipe_reg_reg[1]_2\,
      I1 => tx_udp_payload_axis_tready,
      I2 => p_1_in_0(1),
      O => \mem_reg_i_2__0_n_0\
    );
mem_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => tx_udp_payload_axis_tvalid,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      O => s_udp_payload_fifo_tvalid
    );
\rd_ptr_reg[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      O => \rd_ptr_reg[0]_i_2_n_0\
    );
\rd_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1_n_7\,
      Q => rd_ptr_reg_reg(0),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rd_ptr_reg_reg[0]_i_1_n_0\,
      CO(2) => \rd_ptr_reg_reg[0]_i_1_n_1\,
      CO(1) => \rd_ptr_reg_reg[0]_i_1_n_2\,
      CO(0) => \rd_ptr_reg_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rd_ptr_reg_reg[0]_i_1_n_4\,
      O(2) => \rd_ptr_reg_reg[0]_i_1_n_5\,
      O(1) => \rd_ptr_reg_reg[0]_i_1_n_6\,
      O(0) => \rd_ptr_reg_reg[0]_i_1_n_7\,
      S(3 downto 1) => rd_ptr_reg_reg(3 downto 1),
      S(0) => \rd_ptr_reg[0]_i_2_n_0\
    );
\rd_ptr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1_n_5\,
      Q => rd_ptr_reg_reg(10),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1_n_4\,
      Q => rd_ptr_reg_reg(11),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1_n_6\,
      Q => rd_ptr_reg_reg(1),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1_n_5\,
      Q => rd_ptr_reg_reg(2),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1_n_4\,
      Q => rd_ptr_reg_reg(3),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1_n_7\,
      Q => rd_ptr_reg_reg(4),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg[0]_i_1_n_0\,
      CO(3) => \rd_ptr_reg_reg[4]_i_1_n_0\,
      CO(2) => \rd_ptr_reg_reg[4]_i_1_n_1\,
      CO(1) => \rd_ptr_reg_reg[4]_i_1_n_2\,
      CO(0) => \rd_ptr_reg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg[4]_i_1_n_4\,
      O(2) => \rd_ptr_reg_reg[4]_i_1_n_5\,
      O(1) => \rd_ptr_reg_reg[4]_i_1_n_6\,
      O(0) => \rd_ptr_reg_reg[4]_i_1_n_7\,
      S(3 downto 0) => rd_ptr_reg_reg(7 downto 4)
    );
\rd_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1_n_6\,
      Q => rd_ptr_reg_reg(5),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1_n_5\,
      Q => rd_ptr_reg_reg(6),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1_n_4\,
      Q => rd_ptr_reg_reg(7),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1_n_7\,
      Q => rd_ptr_reg_reg(8),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg[4]_i_1_n_0\,
      CO(3) => \NLW_rd_ptr_reg_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \rd_ptr_reg_reg[8]_i_1_n_1\,
      CO(1) => \rd_ptr_reg_reg[8]_i_1_n_2\,
      CO(0) => \rd_ptr_reg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg[8]_i_1_n_4\,
      O(2) => \rd_ptr_reg_reg[8]_i_1_n_5\,
      O(1) => \rd_ptr_reg_reg[8]_i_1_n_6\,
      O(0) => \rd_ptr_reg_reg[8]_i_1_n_7\,
      S(3 downto 0) => rd_ptr_reg_reg(11 downto 8)
    );
\rd_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1_n_6\,
      Q => rd_ptr_reg_reg(9),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_rep[0]_i_1_n_0\,
      Q => rd_ptr_reg_reg_rep(0),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg_rep[10]_i_2_n_6\,
      Q => rd_ptr_reg_reg_rep(10),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg_rep[8]_i_1_n_0\,
      CO(3 downto 1) => \NLW_rd_ptr_reg_reg_rep[10]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rd_ptr_reg_reg_rep[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_rd_ptr_reg_reg_rep[10]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \rd_ptr_reg_reg_rep[10]_i_2_n_6\,
      O(0) => \rd_ptr_reg_reg_rep[10]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => rd_ptr_reg_reg(10 downto 9)
    );
\rd_ptr_reg_reg_rep[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_7\,
      Q => rd_ptr_reg_reg_rep(1),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_6\,
      Q => rd_ptr_reg_reg_rep(2),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_5\,
      Q => rd_ptr_reg_reg_rep(3),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg_rep[4]_i_1_n_4\,
      Q => rd_ptr_reg_reg_rep(4),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rd_ptr_reg_reg_rep[4]_i_1_n_0\,
      CO(2) => \rd_ptr_reg_reg_rep[4]_i_1_n_1\,
      CO(1) => \rd_ptr_reg_reg_rep[4]_i_1_n_2\,
      CO(0) => \rd_ptr_reg_reg_rep[4]_i_1_n_3\,
      CYINIT => rd_ptr_reg_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg_rep[4]_i_1_n_4\,
      O(2) => \rd_ptr_reg_reg_rep[4]_i_1_n_5\,
      O(1) => \rd_ptr_reg_reg_rep[4]_i_1_n_6\,
      O(0) => \rd_ptr_reg_reg_rep[4]_i_1_n_7\,
      S(3 downto 0) => rd_ptr_reg_reg(4 downto 1)
    );
\rd_ptr_reg_reg_rep[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg_rep[8]_i_1_n_7\,
      Q => rd_ptr_reg_reg_rep(5),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg_rep[8]_i_1_n_6\,
      Q => rd_ptr_reg_reg_rep(6),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg_rep[8]_i_1_n_5\,
      Q => rd_ptr_reg_reg_rep(7),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg_rep[8]_i_1_n_4\,
      Q => rd_ptr_reg_reg_rep(8),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg_rep[4]_i_1_n_0\,
      CO(3) => \rd_ptr_reg_reg_rep[8]_i_1_n_0\,
      CO(2) => \rd_ptr_reg_reg_rep[8]_i_1_n_1\,
      CO(1) => \rd_ptr_reg_reg_rep[8]_i_1_n_2\,
      CO(0) => \rd_ptr_reg_reg_rep[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg_rep[8]_i_1_n_4\,
      O(2) => \rd_ptr_reg_reg_rep[8]_i_1_n_5\,
      O(1) => \rd_ptr_reg_reg_rep[8]_i_1_n_6\,
      O(0) => \rd_ptr_reg_reg_rep[8]_i_1_n_7\,
      S(3 downto 0) => rd_ptr_reg_reg(8 downto 5)
    );
\rd_ptr_reg_reg_rep[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1_n_0\,
      D => \rd_ptr_reg_reg_rep[10]_i_2_n_7\,
      Q => rd_ptr_reg_reg_rep(9),
      R => sync_reg(0)
    );
\rd_ptr_reg_rep[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      O => \rd_ptr_reg_rep[0]_i_1_n_0\
    );
\rd_ptr_reg_rep[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => p_1_in_0(1),
      I1 => tx_udp_payload_axis_tready,
      I2 => \^m_axis_tvalid_pipe_reg_reg[1]_2\,
      I3 => empty,
      O => \rd_ptr_reg_rep[10]_i_1_n_0\
    );
\s_udp_hdr_ready_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^dobdo\(8),
      I1 => \^m_axis_tvalid_pipe_reg_reg[1]_2\,
      I2 => tx_udp_payload_axis_tready,
      O => mem_reg_0
    );
s_udp_hdr_ready_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0302000200020002"
    )
        port map (
      I0 => s_udp_hdr_ready_reg_reg,
      I1 => \out\(1),
      I2 => \out\(0),
      I3 => \out\(2),
      I4 => \^dobdo\(8),
      I5 => \^m_axis_tvalid_pipe_reg_reg[1]_2\,
      O => \state_reg_reg[1]_0\
    );
\state_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555111011101110"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => \frame_ptr_reg_reg[0]\,
      I3 => Q(1),
      I4 => mem_reg_2(8),
      I5 => p_0_in,
      O => D(0)
    );
\wr_ptr_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => tx_udp_payload_axis_tvalid,
      I4 => \^co\(0),
      O => p_0_in
    );
\wr_ptr_reg[0]_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      O => \wr_ptr_reg[0]_i_3__0_n_0\
    );
\wr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[0]_i_2_n_7\,
      Q => wr_ptr_reg_reg(0),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wr_ptr_reg_reg[0]_i_2_n_0\,
      CO(2) => \wr_ptr_reg_reg[0]_i_2_n_1\,
      CO(1) => \wr_ptr_reg_reg[0]_i_2_n_2\,
      CO(0) => \wr_ptr_reg_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wr_ptr_reg_reg[0]_i_2_n_4\,
      O(2) => \wr_ptr_reg_reg[0]_i_2_n_5\,
      O(1) => \wr_ptr_reg_reg[0]_i_2_n_6\,
      O(0) => \wr_ptr_reg_reg[0]_i_2_n_7\,
      S(3 downto 1) => wr_ptr_reg_reg(3 downto 1),
      S(0) => \wr_ptr_reg[0]_i_3__0_n_0\
    );
\wr_ptr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[8]_i_1_n_5\,
      Q => wr_ptr_reg_reg(10),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[8]_i_1_n_4\,
      Q => \wr_ptr_reg_reg__0\(11),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[0]_i_2_n_6\,
      Q => wr_ptr_reg_reg(1),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[0]_i_2_n_5\,
      Q => wr_ptr_reg_reg(2),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[0]_i_2_n_4\,
      Q => wr_ptr_reg_reg(3),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[4]_i_1__0_n_7\,
      Q => wr_ptr_reg_reg(4),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_ptr_reg_reg[0]_i_2_n_0\,
      CO(3) => \wr_ptr_reg_reg[4]_i_1__0_n_0\,
      CO(2) => \wr_ptr_reg_reg[4]_i_1__0_n_1\,
      CO(1) => \wr_ptr_reg_reg[4]_i_1__0_n_2\,
      CO(0) => \wr_ptr_reg_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wr_ptr_reg_reg[4]_i_1__0_n_4\,
      O(2) => \wr_ptr_reg_reg[4]_i_1__0_n_5\,
      O(1) => \wr_ptr_reg_reg[4]_i_1__0_n_6\,
      O(0) => \wr_ptr_reg_reg[4]_i_1__0_n_7\,
      S(3 downto 0) => wr_ptr_reg_reg(7 downto 4)
    );
\wr_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[4]_i_1__0_n_6\,
      Q => wr_ptr_reg_reg(5),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[4]_i_1__0_n_5\,
      Q => wr_ptr_reg_reg(6),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[4]_i_1__0_n_4\,
      Q => wr_ptr_reg_reg(7),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[8]_i_1_n_7\,
      Q => wr_ptr_reg_reg(8),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_ptr_reg_reg[4]_i_1__0_n_0\,
      CO(3) => \NLW_wr_ptr_reg_reg[8]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \wr_ptr_reg_reg[8]_i_1_n_1\,
      CO(1) => \wr_ptr_reg_reg[8]_i_1_n_2\,
      CO(0) => \wr_ptr_reg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wr_ptr_reg_reg[8]_i_1_n_4\,
      O(2) => \wr_ptr_reg_reg[8]_i_1_n_5\,
      O(1) => \wr_ptr_reg_reg[8]_i_1_n_6\,
      O(0) => \wr_ptr_reg_reg[8]_i_1_n_7\,
      S(3) => \wr_ptr_reg_reg__0\(11),
      S(2 downto 0) => wr_ptr_reg_reg(10 downto 8)
    );
\wr_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[8]_i_1_n_6\,
      Q => wr_ptr_reg_reg(9),
      R => sync_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_udp_ethernet_0_0_axis_fifo__parameterized0\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \rd_ptr_reg_reg[11]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_pipe_reg_reg[1]_0\ : out STD_LOGIC;
    match_cond_reg0 : out STD_LOGIC;
    rx_udp_payload_axis_tready : out STD_LOGIC;
    \rd_ptr_reg_reg_rep[10]_0\ : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : in STD_LOGIC;
    m_axis_rx_fifo_udp_payload_axis_tready : in STD_LOGIC;
    match_cond_reg : in STD_LOGIC;
    match_cond_reg_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_udp_ethernet_0_0_axis_fifo__parameterized0\ : entity is "axis_fifo";
end \design_1_axis_udp_ethernet_0_0_axis_fifo__parameterized0\;

architecture STRUCTURE of \design_1_axis_udp_ethernet_0_0_axis_fifo__parameterized0\ is
  signal empty : STD_LOGIC;
  signal \empty_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \empty_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \empty_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \empty_carry_i_4__2_n_0\ : STD_LOGIC;
  signal empty_carry_n_1 : STD_LOGIC;
  signal empty_carry_n_2 : STD_LOGIC;
  signal empty_carry_n_3 : STD_LOGIC;
  signal \full_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \full_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \full_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \full_carry_i_4__1_n_0\ : STD_LOGIC;
  signal full_carry_n_1 : STD_LOGIC;
  signal full_carry_n_2 : STD_LOGIC;
  signal full_carry_n_3 : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \^m_axis_tvalid_pipe_reg_reg[1]_0\ : STD_LOGIC;
  signal \mem_reg_i_2__1_n_0\ : STD_LOGIC;
  signal \mem_reg_i_3__0_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rd_ptr_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal rd_ptr_reg_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \rd_ptr_reg_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__2_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__2_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__2_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__2_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__2_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__2_n_7\ : STD_LOGIC;
  signal \^rd_ptr_reg_reg[11]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rd_ptr_reg_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__2_n_7\ : STD_LOGIC;
  signal rd_ptr_reg_reg_rep : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rd_ptr_reg_reg_rep[10]_i_2__0_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[10]_i_2__0_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[10]_i_2__0_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__2_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__2_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__2_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__2_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_rep[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_rep[10]_i_1__1_n_0\ : STD_LOGIC;
  signal rx_fifo_udp_payload_axis_tready : STD_LOGIC;
  signal \wr_ptr_reg[0]_i_3__1_n_0\ : STD_LOGIC;
  signal wr_ptr_reg_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wr_ptr_reg_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__1_n_4\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__1_n_5\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__1_n_6\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__1_n_7\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1__0_n_4\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1__0_n_5\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1__0_n_6\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1__0_n_7\ : STD_LOGIC;
  signal \wr_ptr_reg_reg__0\ : STD_LOGIC_VECTOR ( 11 to 11 );
  signal NLW_empty_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_full_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_rd_ptr_reg_reg[8]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rd_ptr_reg_reg_rep[10]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rd_ptr_reg_reg_rep[10]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wr_ptr_reg_reg[8]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tvalid_pipe_reg[0]_i_1\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \m_axis_tvalid_pipe_reg[1]_i_1\ : label is "soft_lutpair280";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d10";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 69632;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "core_inst/udp_rx_payload_fifo/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 9;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 9;
  attribute SOFT_HLUTNM of no_match_reg_i_2 : label is "soft_lutpair279";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg[0]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg[4]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg[8]_i_1__2\ : label is 11;
  attribute SOFT_HLUTNM of temp_m_udp_payload_axis_tvalid_reg_i_2 : label is "soft_lutpair279";
  attribute ADDER_THRESHOLD of \wr_ptr_reg_reg[0]_i_2__0\ : label is 11;
  attribute ADDER_THRESHOLD of \wr_ptr_reg_reg[4]_i_1__1\ : label is 11;
  attribute ADDER_THRESHOLD of \wr_ptr_reg_reg[8]_i_1__0\ : label is 11;
begin
  \m_axis_tvalid_pipe_reg_reg[1]_0\ <= \^m_axis_tvalid_pipe_reg_reg[1]_0\;
  \rd_ptr_reg_reg[11]_0\(0) <= \^rd_ptr_reg_reg[11]_0\(0);
empty_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => empty,
      CO(2) => empty_carry_n_1,
      CO(1) => empty_carry_n_2,
      CO(0) => empty_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_empty_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \empty_carry_i_1__2_n_0\,
      S(2) => \empty_carry_i_2__2_n_0\,
      S(1) => \empty_carry_i_3__2_n_0\,
      S(0) => \empty_carry_i_4__2_n_0\
    );
\empty_carry_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(11),
      I1 => \wr_ptr_reg_reg__0\(11),
      I2 => rd_ptr_reg_reg(10),
      I3 => wr_ptr_reg_reg(10),
      I4 => rd_ptr_reg_reg(9),
      I5 => wr_ptr_reg_reg(9),
      O => \empty_carry_i_1__2_n_0\
    );
\empty_carry_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(8),
      I1 => wr_ptr_reg_reg(8),
      I2 => rd_ptr_reg_reg(7),
      I3 => wr_ptr_reg_reg(7),
      I4 => wr_ptr_reg_reg(6),
      I5 => rd_ptr_reg_reg(6),
      O => \empty_carry_i_2__2_n_0\
    );
\empty_carry_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(5),
      I1 => wr_ptr_reg_reg(5),
      I2 => rd_ptr_reg_reg(4),
      I3 => wr_ptr_reg_reg(4),
      I4 => wr_ptr_reg_reg(3),
      I5 => rd_ptr_reg_reg(3),
      O => \empty_carry_i_3__2_n_0\
    );
\empty_carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(2),
      I1 => wr_ptr_reg_reg(2),
      I2 => wr_ptr_reg_reg(0),
      I3 => rd_ptr_reg_reg(0),
      I4 => wr_ptr_reg_reg(1),
      I5 => rd_ptr_reg_reg(1),
      O => \empty_carry_i_4__2_n_0\
    );
full_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \^rd_ptr_reg_reg[11]_0\(0),
      CO(2) => full_carry_n_1,
      CO(1) => full_carry_n_2,
      CO(0) => full_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_full_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \full_carry_i_1__0_n_0\,
      S(2) => \full_carry_i_2__1_n_0\,
      S(1) => \full_carry_i_3__1_n_0\,
      S(0) => \full_carry_i_4__1_n_0\
    );
\full_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => rd_ptr_reg_reg(11),
      I1 => \wr_ptr_reg_reg__0\(11),
      I2 => rd_ptr_reg_reg(10),
      I3 => wr_ptr_reg_reg(10),
      I4 => rd_ptr_reg_reg(9),
      I5 => wr_ptr_reg_reg(9),
      O => \full_carry_i_1__0_n_0\
    );
\full_carry_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(8),
      I1 => wr_ptr_reg_reg(8),
      I2 => rd_ptr_reg_reg(7),
      I3 => wr_ptr_reg_reg(7),
      I4 => wr_ptr_reg_reg(6),
      I5 => rd_ptr_reg_reg(6),
      O => \full_carry_i_2__1_n_0\
    );
\full_carry_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(5),
      I1 => wr_ptr_reg_reg(5),
      I2 => rd_ptr_reg_reg(4),
      I3 => wr_ptr_reg_reg(4),
      I4 => wr_ptr_reg_reg(3),
      I5 => rd_ptr_reg_reg(3),
      O => \full_carry_i_3__1_n_0\
    );
\full_carry_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(2),
      I1 => wr_ptr_reg_reg(2),
      I2 => wr_ptr_reg_reg(0),
      I3 => rd_ptr_reg_reg(0),
      I4 => wr_ptr_reg_reg(1),
      I5 => rd_ptr_reg_reg(1),
      O => \full_carry_i_4__1_n_0\
    );
\m_axis_tvalid_pipe_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5D55"
    )
        port map (
      I0 => empty,
      I1 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I2 => m_axis_rx_fifo_udp_payload_axis_tready,
      I3 => p_1_in(1),
      O => \m_axis_tvalid_pipe_reg[0]_i_1_n_0\
    );
\m_axis_tvalid_pipe_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_1_in(1),
      I1 => m_axis_rx_fifo_udp_payload_axis_tready,
      I2 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      O => \m_axis_tvalid_pipe_reg[1]_i_1_n_0\
    );
\m_axis_tvalid_pipe_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg[0]_i_1_n_0\,
      Q => p_1_in(1),
      R => sync_reg(0)
    );
\m_axis_tvalid_pipe_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg[1]_i_1_n_0\,
      Q => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      R => sync_reg(0)
    );
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => wr_ptr_reg_reg(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => rd_ptr_reg_reg_rep(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => \rd_ptr_reg_reg_rep[10]_0\,
      CLKBWRCLK => \rd_ptr_reg_reg_rep[10]_0\,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 10) => B"0000000000000000000000",
      DIADI(9 downto 0) => DIADI(9 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000001111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 10) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 10),
      DOBDO(9 downto 0) => DOBDO(9 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => rx_fifo_udp_payload_axis_tready,
      ENBWREN => \mem_reg_i_2__1_n_0\,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => \mem_reg_i_3__0_n_0\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => WEA(0),
      WEA(2) => WEA(0),
      WEA(1) => WEA(0),
      WEA(0) => WEA(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rd_ptr_reg_reg[11]_0\(0),
      O => rx_fifo_udp_payload_axis_tready
    );
\mem_reg_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I1 => m_axis_rx_fifo_udp_payload_axis_tready,
      I2 => p_1_in(1),
      O => \mem_reg_i_2__1_n_0\
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => m_axis_rx_fifo_udp_payload_axis_tready,
      I1 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      O => \mem_reg_i_3__0_n_0\
    );
no_match_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F705"
    )
        port map (
      I0 => match_cond_reg,
      I1 => \^rd_ptr_reg_reg[11]_0\(0),
      I2 => match_cond_reg_reg,
      I3 => DIADI(8),
      O => match_cond_reg0
    );
\rd_ptr_reg[0]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      O => \rd_ptr_reg[0]_i_2__2_n_0\
    );
\rd_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1__2_n_7\,
      Q => rd_ptr_reg_reg(0),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[0]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rd_ptr_reg_reg[0]_i_1__2_n_0\,
      CO(2) => \rd_ptr_reg_reg[0]_i_1__2_n_1\,
      CO(1) => \rd_ptr_reg_reg[0]_i_1__2_n_2\,
      CO(0) => \rd_ptr_reg_reg[0]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rd_ptr_reg_reg[0]_i_1__2_n_4\,
      O(2) => \rd_ptr_reg_reg[0]_i_1__2_n_5\,
      O(1) => \rd_ptr_reg_reg[0]_i_1__2_n_6\,
      O(0) => \rd_ptr_reg_reg[0]_i_1__2_n_7\,
      S(3 downto 1) => rd_ptr_reg_reg(3 downto 1),
      S(0) => \rd_ptr_reg[0]_i_2__2_n_0\
    );
\rd_ptr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1__2_n_5\,
      Q => rd_ptr_reg_reg(10),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1__2_n_4\,
      Q => rd_ptr_reg_reg(11),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1__2_n_6\,
      Q => rd_ptr_reg_reg(1),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1__2_n_5\,
      Q => rd_ptr_reg_reg(2),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1__2_n_4\,
      Q => rd_ptr_reg_reg(3),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1__2_n_7\,
      Q => rd_ptr_reg_reg(4),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg[0]_i_1__2_n_0\,
      CO(3) => \rd_ptr_reg_reg[4]_i_1__2_n_0\,
      CO(2) => \rd_ptr_reg_reg[4]_i_1__2_n_1\,
      CO(1) => \rd_ptr_reg_reg[4]_i_1__2_n_2\,
      CO(0) => \rd_ptr_reg_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg[4]_i_1__2_n_4\,
      O(2) => \rd_ptr_reg_reg[4]_i_1__2_n_5\,
      O(1) => \rd_ptr_reg_reg[4]_i_1__2_n_6\,
      O(0) => \rd_ptr_reg_reg[4]_i_1__2_n_7\,
      S(3 downto 0) => rd_ptr_reg_reg(7 downto 4)
    );
\rd_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1__2_n_6\,
      Q => rd_ptr_reg_reg(5),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1__2_n_5\,
      Q => rd_ptr_reg_reg(6),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1__2_n_4\,
      Q => rd_ptr_reg_reg(7),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1__2_n_7\,
      Q => rd_ptr_reg_reg(8),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg[4]_i_1__2_n_0\,
      CO(3) => \NLW_rd_ptr_reg_reg[8]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \rd_ptr_reg_reg[8]_i_1__2_n_1\,
      CO(1) => \rd_ptr_reg_reg[8]_i_1__2_n_2\,
      CO(0) => \rd_ptr_reg_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg[8]_i_1__2_n_4\,
      O(2) => \rd_ptr_reg_reg[8]_i_1__2_n_5\,
      O(1) => \rd_ptr_reg_reg[8]_i_1__2_n_6\,
      O(0) => \rd_ptr_reg_reg[8]_i_1__2_n_7\,
      S(3 downto 0) => rd_ptr_reg_reg(11 downto 8)
    );
\rd_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1__2_n_6\,
      Q => rd_ptr_reg_reg(9),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_rep[0]_i_1__1_n_0\,
      Q => rd_ptr_reg_reg_rep(0),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg_rep[10]_i_2__0_n_6\,
      Q => rd_ptr_reg_reg_rep(10),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[10]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg_rep[8]_i_1__2_n_0\,
      CO(3 downto 1) => \NLW_rd_ptr_reg_reg_rep[10]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rd_ptr_reg_reg_rep[10]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_rd_ptr_reg_reg_rep[10]_i_2__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \rd_ptr_reg_reg_rep[10]_i_2__0_n_6\,
      O(0) => \rd_ptr_reg_reg_rep[10]_i_2__0_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => rd_ptr_reg_reg(10 downto 9)
    );
\rd_ptr_reg_reg_rep[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg_rep[4]_i_1__2_n_7\,
      Q => rd_ptr_reg_reg_rep(1),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg_rep[4]_i_1__2_n_6\,
      Q => rd_ptr_reg_reg_rep(2),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg_rep[4]_i_1__2_n_5\,
      Q => rd_ptr_reg_reg_rep(3),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg_rep[4]_i_1__2_n_4\,
      Q => rd_ptr_reg_reg_rep(4),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rd_ptr_reg_reg_rep[4]_i_1__2_n_0\,
      CO(2) => \rd_ptr_reg_reg_rep[4]_i_1__2_n_1\,
      CO(1) => \rd_ptr_reg_reg_rep[4]_i_1__2_n_2\,
      CO(0) => \rd_ptr_reg_reg_rep[4]_i_1__2_n_3\,
      CYINIT => rd_ptr_reg_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg_rep[4]_i_1__2_n_4\,
      O(2) => \rd_ptr_reg_reg_rep[4]_i_1__2_n_5\,
      O(1) => \rd_ptr_reg_reg_rep[4]_i_1__2_n_6\,
      O(0) => \rd_ptr_reg_reg_rep[4]_i_1__2_n_7\,
      S(3 downto 0) => rd_ptr_reg_reg(4 downto 1)
    );
\rd_ptr_reg_reg_rep[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg_rep[8]_i_1__2_n_7\,
      Q => rd_ptr_reg_reg_rep(5),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg_rep[8]_i_1__2_n_6\,
      Q => rd_ptr_reg_reg_rep(6),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg_rep[8]_i_1__2_n_5\,
      Q => rd_ptr_reg_reg_rep(7),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg_rep[8]_i_1__2_n_4\,
      Q => rd_ptr_reg_reg_rep(8),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg_rep[4]_i_1__2_n_0\,
      CO(3) => \rd_ptr_reg_reg_rep[8]_i_1__2_n_0\,
      CO(2) => \rd_ptr_reg_reg_rep[8]_i_1__2_n_1\,
      CO(1) => \rd_ptr_reg_reg_rep[8]_i_1__2_n_2\,
      CO(0) => \rd_ptr_reg_reg_rep[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg_rep[8]_i_1__2_n_4\,
      O(2) => \rd_ptr_reg_reg_rep[8]_i_1__2_n_5\,
      O(1) => \rd_ptr_reg_reg_rep[8]_i_1__2_n_6\,
      O(0) => \rd_ptr_reg_reg_rep[8]_i_1__2_n_7\,
      S(3 downto 0) => rd_ptr_reg_reg(8 downto 5)
    );
\rd_ptr_reg_reg_rep[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => \rd_ptr_reg_rep[10]_i_1__1_n_0\,
      D => \rd_ptr_reg_reg_rep[10]_i_2__0_n_7\,
      Q => rd_ptr_reg_reg_rep(9),
      R => sync_reg(0)
    );
\rd_ptr_reg_rep[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      O => \rd_ptr_reg_rep[0]_i_1__1_n_0\
    );
\rd_ptr_reg_rep[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00DF"
    )
        port map (
      I0 => p_1_in(1),
      I1 => m_axis_rx_fifo_udp_payload_axis_tready,
      I2 => \^m_axis_tvalid_pipe_reg_reg[1]_0\,
      I3 => empty,
      O => \rd_ptr_reg_rep[10]_i_1__1_n_0\
    );
temp_m_udp_payload_axis_tvalid_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CE"
    )
        port map (
      I0 => match_cond_reg,
      I1 => match_cond_reg_reg,
      I2 => \^rd_ptr_reg_reg[11]_0\(0),
      O => rx_udp_payload_axis_tready
    );
\wr_ptr_reg[0]_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      O => \wr_ptr_reg[0]_i_3__1_n_0\
    );
\wr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[0]_i_2__0_n_7\,
      Q => wr_ptr_reg_reg(0),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wr_ptr_reg_reg[0]_i_2__0_n_0\,
      CO(2) => \wr_ptr_reg_reg[0]_i_2__0_n_1\,
      CO(1) => \wr_ptr_reg_reg[0]_i_2__0_n_2\,
      CO(0) => \wr_ptr_reg_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wr_ptr_reg_reg[0]_i_2__0_n_4\,
      O(2) => \wr_ptr_reg_reg[0]_i_2__0_n_5\,
      O(1) => \wr_ptr_reg_reg[0]_i_2__0_n_6\,
      O(0) => \wr_ptr_reg_reg[0]_i_2__0_n_7\,
      S(3 downto 1) => wr_ptr_reg_reg(3 downto 1),
      S(0) => \wr_ptr_reg[0]_i_3__1_n_0\
    );
\wr_ptr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[8]_i_1__0_n_5\,
      Q => wr_ptr_reg_reg(10),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[8]_i_1__0_n_4\,
      Q => \wr_ptr_reg_reg__0\(11),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[0]_i_2__0_n_6\,
      Q => wr_ptr_reg_reg(1),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[0]_i_2__0_n_5\,
      Q => wr_ptr_reg_reg(2),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[0]_i_2__0_n_4\,
      Q => wr_ptr_reg_reg(3),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[4]_i_1__1_n_7\,
      Q => wr_ptr_reg_reg(4),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_ptr_reg_reg[0]_i_2__0_n_0\,
      CO(3) => \wr_ptr_reg_reg[4]_i_1__1_n_0\,
      CO(2) => \wr_ptr_reg_reg[4]_i_1__1_n_1\,
      CO(1) => \wr_ptr_reg_reg[4]_i_1__1_n_2\,
      CO(0) => \wr_ptr_reg_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wr_ptr_reg_reg[4]_i_1__1_n_4\,
      O(2) => \wr_ptr_reg_reg[4]_i_1__1_n_5\,
      O(1) => \wr_ptr_reg_reg[4]_i_1__1_n_6\,
      O(0) => \wr_ptr_reg_reg[4]_i_1__1_n_7\,
      S(3 downto 0) => wr_ptr_reg_reg(7 downto 4)
    );
\wr_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[4]_i_1__1_n_6\,
      Q => wr_ptr_reg_reg(5),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[4]_i_1__1_n_5\,
      Q => wr_ptr_reg_reg(6),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[4]_i_1__1_n_4\,
      Q => wr_ptr_reg_reg(7),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[8]_i_1__0_n_7\,
      Q => wr_ptr_reg_reg(8),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_ptr_reg_reg[4]_i_1__1_n_0\,
      CO(3) => \NLW_wr_ptr_reg_reg[8]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \wr_ptr_reg_reg[8]_i_1__0_n_1\,
      CO(1) => \wr_ptr_reg_reg[8]_i_1__0_n_2\,
      CO(0) => \wr_ptr_reg_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wr_ptr_reg_reg[8]_i_1__0_n_4\,
      O(2) => \wr_ptr_reg_reg[8]_i_1__0_n_5\,
      O(1) => \wr_ptr_reg_reg[8]_i_1__0_n_6\,
      O(0) => \wr_ptr_reg_reg[8]_i_1__0_n_7\,
      S(3) => \wr_ptr_reg_reg__0\(11),
      S(2 downto 0) => wr_ptr_reg_reg(10 downto 8)
    );
\wr_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]_0\,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[8]_i_1__0_n_6\,
      Q => wr_ptr_reg_reg(9),
      R => sync_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_udp_ethernet_0_0_axis_fifo__parameterized0_0\ is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tx_fifo_udp_payload_axis_tready : out STD_LOGIC;
    tx_udp_payload_axis_tvalid : out STD_LOGIC;
    p_1_in : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg_0 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    mem_reg_1 : in STD_LOGIC;
    mem_reg_2 : in STD_LOGIC;
    mem_reg_3 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tx_fifo_udp_payload_axis_tvalid : in STD_LOGIC;
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_pipe_reg_reg[1]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_pipe_reg_reg[0]_0\ : in STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_udp_ethernet_0_0_axis_fifo__parameterized0_0\ : entity is "axis_fifo";
end \design_1_axis_udp_ethernet_0_0_axis_fifo__parameterized0_0\;

architecture STRUCTURE of \design_1_axis_udp_ethernet_0_0_axis_fifo__parameterized0_0\ is
  signal \^dobdo\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal empty : STD_LOGIC;
  signal \empty_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \empty_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \empty_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \empty_carry_i_4__3_n_0\ : STD_LOGIC;
  signal empty_carry_n_1 : STD_LOGIC;
  signal empty_carry_n_2 : STD_LOGIC;
  signal empty_carry_n_3 : STD_LOGIC;
  signal full : STD_LOGIC;
  signal \full_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \full_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \full_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \full_carry_i_4__0_n_0\ : STD_LOGIC;
  signal full_carry_n_1 : STD_LOGIC;
  signal full_carry_n_2 : STD_LOGIC;
  signal full_carry_n_3 : STD_LOGIC;
  signal \m_axis_tvalid_pipe_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \^p_1_in\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \rd_ptr_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal rd_ptr_reg_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \rd_ptr_reg_reg[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__3_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__3_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__3_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__3_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__3_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[0]_i_1__3_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal rd_ptr_reg_reg_rep : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \rd_ptr_reg_reg_rep[10]_i_2__1_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[10]_i_2__1_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[10]_i_2__1_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \rd_ptr_reg_reg_rep[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \rd_ptr_reg_rep[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \rd_ptr_reg_rep[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \^s_axis_tx_fifo_udp_payload_axis_tready\ : STD_LOGIC;
  signal \^tx_udp_payload_axis_tvalid\ : STD_LOGIC;
  signal \wr_ptr_reg[0]_i_3__2_n_0\ : STD_LOGIC;
  signal wr_ptr_reg_reg : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \wr_ptr_reg_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__2_n_4\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__2_n_5\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__2_n_6\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[4]_i_1__2_n_7\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1__1_n_4\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1__1_n_5\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1__1_n_6\ : STD_LOGIC;
  signal \wr_ptr_reg_reg[8]_i_1__1_n_7\ : STD_LOGIC;
  signal \wr_ptr_reg_reg__0\ : STD_LOGIC_VECTOR ( 11 to 11 );
  signal NLW_empty_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_full_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_CASCADEOUTA_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_CASCADEOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_INJECTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 10 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mem_reg_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mem_reg_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_rd_ptr_reg_reg[8]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_rd_ptr_reg_reg_rep[10]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_rd_ptr_reg_reg_rep[10]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_wr_ptr_reg_reg[8]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d10";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 69632;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "core_inst/udp_tx_payload_fifo/mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of mem_reg : label is "RAM_SDP";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 2047;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 9;
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of mem_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of mem_reg : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of mem_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of mem_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of mem_reg : label is 9;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg[0]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg[4]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \rd_ptr_reg_reg[8]_i_1__3\ : label is 11;
  attribute ADDER_THRESHOLD of \wr_ptr_reg_reg[0]_i_2__1\ : label is 11;
  attribute ADDER_THRESHOLD of \wr_ptr_reg_reg[4]_i_1__2\ : label is 11;
  attribute ADDER_THRESHOLD of \wr_ptr_reg_reg[8]_i_1__1\ : label is 11;
begin
  DOBDO(9 downto 0) <= \^dobdo\(9 downto 0);
  p_1_in(0) <= \^p_1_in\(0);
  s_axis_tx_fifo_udp_payload_axis_tready <= \^s_axis_tx_fifo_udp_payload_axis_tready\;
  tx_udp_payload_axis_tvalid <= \^tx_udp_payload_axis_tvalid\;
empty_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => empty,
      CO(2) => empty_carry_n_1,
      CO(1) => empty_carry_n_2,
      CO(0) => empty_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_empty_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \empty_carry_i_1__3_n_0\,
      S(2) => \empty_carry_i_2__3_n_0\,
      S(1) => \empty_carry_i_3__3_n_0\,
      S(0) => \empty_carry_i_4__3_n_0\
    );
\empty_carry_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(11),
      I1 => \wr_ptr_reg_reg__0\(11),
      I2 => rd_ptr_reg_reg(10),
      I3 => wr_ptr_reg_reg(10),
      I4 => rd_ptr_reg_reg(9),
      I5 => wr_ptr_reg_reg(9),
      O => \empty_carry_i_1__3_n_0\
    );
\empty_carry_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(8),
      I1 => wr_ptr_reg_reg(8),
      I2 => rd_ptr_reg_reg(7),
      I3 => wr_ptr_reg_reg(7),
      I4 => wr_ptr_reg_reg(6),
      I5 => rd_ptr_reg_reg(6),
      O => \empty_carry_i_2__3_n_0\
    );
\empty_carry_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(5),
      I1 => wr_ptr_reg_reg(5),
      I2 => rd_ptr_reg_reg(4),
      I3 => wr_ptr_reg_reg(4),
      I4 => wr_ptr_reg_reg(3),
      I5 => rd_ptr_reg_reg(3),
      O => \empty_carry_i_3__3_n_0\
    );
\empty_carry_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      I1 => wr_ptr_reg_reg(0),
      I2 => rd_ptr_reg_reg(2),
      I3 => wr_ptr_reg_reg(2),
      I4 => rd_ptr_reg_reg(1),
      I5 => wr_ptr_reg_reg(1),
      O => \empty_carry_i_4__3_n_0\
    );
full_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => full,
      CO(2) => full_carry_n_1,
      CO(1) => full_carry_n_2,
      CO(0) => full_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_full_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \full_carry_i_1__1_n_0\,
      S(2) => \full_carry_i_2__0_n_0\,
      S(1) => \full_carry_i_3__0_n_0\,
      S(0) => \full_carry_i_4__0_n_0\
    );
\full_carry_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6006000000006006"
    )
        port map (
      I0 => rd_ptr_reg_reg(11),
      I1 => \wr_ptr_reg_reg__0\(11),
      I2 => rd_ptr_reg_reg(10),
      I3 => wr_ptr_reg_reg(10),
      I4 => rd_ptr_reg_reg(9),
      I5 => wr_ptr_reg_reg(9),
      O => \full_carry_i_1__1_n_0\
    );
\full_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(8),
      I1 => wr_ptr_reg_reg(8),
      I2 => rd_ptr_reg_reg(7),
      I3 => wr_ptr_reg_reg(7),
      I4 => wr_ptr_reg_reg(6),
      I5 => rd_ptr_reg_reg(6),
      O => \full_carry_i_2__0_n_0\
    );
\full_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(5),
      I1 => wr_ptr_reg_reg(5),
      I2 => rd_ptr_reg_reg(4),
      I3 => wr_ptr_reg_reg(4),
      I4 => wr_ptr_reg_reg(3),
      I5 => rd_ptr_reg_reg(3),
      O => \full_carry_i_3__0_n_0\
    );
\full_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      I1 => wr_ptr_reg_reg(0),
      I2 => rd_ptr_reg_reg(2),
      I3 => wr_ptr_reg_reg(2),
      I4 => rd_ptr_reg_reg(1),
      I5 => wr_ptr_reg_reg(1),
      O => \full_carry_i_4__0_n_0\
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dobdo\(6),
      I1 => Q(5),
      O => mem_reg_0(3)
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dobdo\(5),
      I1 => Q(4),
      O => mem_reg_0(2)
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dobdo\(4),
      I1 => Q(3),
      O => mem_reg_0(1)
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dobdo\(3),
      I1 => Q(2),
      O => mem_reg_0(0)
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dobdo\(2),
      I1 => Q(1),
      O => DI(0)
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => Q(1),
      I2 => \^dobdo\(2),
      O => S(1)
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^dobdo\(1),
      I1 => Q(0),
      O => S(0)
    );
\m_axis_tvalid_pipe_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDD5DD55555555"
    )
        port map (
      I0 => empty,
      I1 => \^tx_udp_payload_axis_tvalid\,
      I2 => \m_axis_tvalid_pipe_reg_reg[0]_1\(0),
      I3 => \m_axis_tvalid_pipe_reg_reg[0]_0\,
      I4 => CO(0),
      I5 => \^p_1_in\(0),
      O => \m_axis_tvalid_pipe_reg[0]_i_1__0_n_0\
    );
\m_axis_tvalid_pipe_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg[0]_i_1__0_n_0\,
      Q => \^p_1_in\(0),
      R => sync_reg(0)
    );
\m_axis_tvalid_pipe_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => '1',
      D => \m_axis_tvalid_pipe_reg_reg[1]_0\,
      Q => \^tx_udp_payload_axis_tvalid\,
      R => sync_reg(0)
    );
mem_reg: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 4) => wr_ptr_reg_reg(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 4) => rd_ptr_reg_reg_rep(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CASCADEINA => '1',
      CASCADEINB => '1',
      CASCADEOUTA => NLW_mem_reg_CASCADEOUTA_UNCONNECTED,
      CASCADEOUTB => NLW_mem_reg_CASCADEOUTB_UNCONNECTED,
      CLKARDCLK => mem_reg_1,
      CLKBWRCLK => mem_reg_1,
      DBITERR => NLW_mem_reg_DBITERR_UNCONNECTED,
      DIADI(31 downto 10) => B"0000000000000000000000",
      DIADI(9 downto 0) => DIADI(9 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000001111111111",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(31 downto 0),
      DOBDO(31 downto 10) => NLW_mem_reg_DOBDO_UNCONNECTED(31 downto 10),
      DOBDO(9 downto 0) => \^dobdo\(9 downto 0),
      DOPADOP(3 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(3 downto 0),
      DOPBDOP(3 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_mem_reg_ECCPARITY_UNCONNECTED(7 downto 0),
      ENARDEN => \^s_axis_tx_fifo_udp_payload_axis_tready\,
      ENBWREN => mem_reg_2,
      INJECTDBITERR => NLW_mem_reg_INJECTDBITERR_UNCONNECTED,
      INJECTSBITERR => NLW_mem_reg_INJECTSBITERR_UNCONNECTED,
      RDADDRECC(8 downto 0) => NLW_mem_reg_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => mem_reg_3,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_mem_reg_SBITERR_UNCONNECTED,
      WEA(3) => s_axis_tx_fifo_udp_payload_axis_tvalid,
      WEA(2) => s_axis_tx_fifo_udp_payload_axis_tvalid,
      WEA(1) => s_axis_tx_fifo_udp_payload_axis_tvalid,
      WEA(0) => s_axis_tx_fifo_udp_payload_axis_tvalid,
      WEBWE(7 downto 0) => B"00000000"
    );
\rd_ptr_reg[0]_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      O => \rd_ptr_reg[0]_i_2__3_n_0\
    );
\rd_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1__3_n_7\,
      Q => rd_ptr_reg_reg(0),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[0]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rd_ptr_reg_reg[0]_i_1__3_n_0\,
      CO(2) => \rd_ptr_reg_reg[0]_i_1__3_n_1\,
      CO(1) => \rd_ptr_reg_reg[0]_i_1__3_n_2\,
      CO(0) => \rd_ptr_reg_reg[0]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \rd_ptr_reg_reg[0]_i_1__3_n_4\,
      O(2) => \rd_ptr_reg_reg[0]_i_1__3_n_5\,
      O(1) => \rd_ptr_reg_reg[0]_i_1__3_n_6\,
      O(0) => \rd_ptr_reg_reg[0]_i_1__3_n_7\,
      S(3 downto 1) => rd_ptr_reg_reg(3 downto 1),
      S(0) => \rd_ptr_reg[0]_i_2__3_n_0\
    );
\rd_ptr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1__3_n_5\,
      Q => rd_ptr_reg_reg(10),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1__3_n_4\,
      Q => rd_ptr_reg_reg(11),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1__3_n_6\,
      Q => rd_ptr_reg_reg(1),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1__3_n_5\,
      Q => rd_ptr_reg_reg(2),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[0]_i_1__3_n_4\,
      Q => rd_ptr_reg_reg(3),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1__3_n_7\,
      Q => rd_ptr_reg_reg(4),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg[0]_i_1__3_n_0\,
      CO(3) => \rd_ptr_reg_reg[4]_i_1__3_n_0\,
      CO(2) => \rd_ptr_reg_reg[4]_i_1__3_n_1\,
      CO(1) => \rd_ptr_reg_reg[4]_i_1__3_n_2\,
      CO(0) => \rd_ptr_reg_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg[4]_i_1__3_n_4\,
      O(2) => \rd_ptr_reg_reg[4]_i_1__3_n_5\,
      O(1) => \rd_ptr_reg_reg[4]_i_1__3_n_6\,
      O(0) => \rd_ptr_reg_reg[4]_i_1__3_n_7\,
      S(3 downto 0) => rd_ptr_reg_reg(7 downto 4)
    );
\rd_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1__3_n_6\,
      Q => rd_ptr_reg_reg(5),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1__3_n_5\,
      Q => rd_ptr_reg_reg(6),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[4]_i_1__3_n_4\,
      Q => rd_ptr_reg_reg(7),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1__3_n_7\,
      Q => rd_ptr_reg_reg(8),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg[4]_i_1__3_n_0\,
      CO(3) => \NLW_rd_ptr_reg_reg[8]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \rd_ptr_reg_reg[8]_i_1__3_n_1\,
      CO(1) => \rd_ptr_reg_reg[8]_i_1__3_n_2\,
      CO(0) => \rd_ptr_reg_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg[8]_i_1__3_n_4\,
      O(2) => \rd_ptr_reg_reg[8]_i_1__3_n_5\,
      O(1) => \rd_ptr_reg_reg[8]_i_1__3_n_6\,
      O(0) => \rd_ptr_reg_reg[8]_i_1__3_n_7\,
      S(3 downto 0) => rd_ptr_reg_reg(11 downto 8)
    );
\rd_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg[8]_i_1__3_n_6\,
      Q => rd_ptr_reg_reg(9),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_rep[0]_i_1__0_n_0\,
      Q => rd_ptr_reg_reg_rep(0),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg_rep[10]_i_2__1_n_6\,
      Q => rd_ptr_reg_reg_rep(10),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[10]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg_rep[8]_i_1__3_n_0\,
      CO(3 downto 1) => \NLW_rd_ptr_reg_reg_rep[10]_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \rd_ptr_reg_reg_rep[10]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_rd_ptr_reg_reg_rep[10]_i_2__1_O_UNCONNECTED\(3 downto 2),
      O(1) => \rd_ptr_reg_reg_rep[10]_i_2__1_n_6\,
      O(0) => \rd_ptr_reg_reg_rep[10]_i_2__1_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => rd_ptr_reg_reg(10 downto 9)
    );
\rd_ptr_reg_reg_rep[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg_rep[4]_i_1__3_n_7\,
      Q => rd_ptr_reg_reg_rep(1),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg_rep[4]_i_1__3_n_6\,
      Q => rd_ptr_reg_reg_rep(2),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg_rep[4]_i_1__3_n_5\,
      Q => rd_ptr_reg_reg_rep(3),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg_rep[4]_i_1__3_n_4\,
      Q => rd_ptr_reg_reg_rep(4),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \rd_ptr_reg_reg_rep[4]_i_1__3_n_0\,
      CO(2) => \rd_ptr_reg_reg_rep[4]_i_1__3_n_1\,
      CO(1) => \rd_ptr_reg_reg_rep[4]_i_1__3_n_2\,
      CO(0) => \rd_ptr_reg_reg_rep[4]_i_1__3_n_3\,
      CYINIT => rd_ptr_reg_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg_rep[4]_i_1__3_n_4\,
      O(2) => \rd_ptr_reg_reg_rep[4]_i_1__3_n_5\,
      O(1) => \rd_ptr_reg_reg_rep[4]_i_1__3_n_6\,
      O(0) => \rd_ptr_reg_reg_rep[4]_i_1__3_n_7\,
      S(3 downto 0) => rd_ptr_reg_reg(4 downto 1)
    );
\rd_ptr_reg_reg_rep[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg_rep[8]_i_1__3_n_7\,
      Q => rd_ptr_reg_reg_rep(5),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg_rep[8]_i_1__3_n_6\,
      Q => rd_ptr_reg_reg_rep(6),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg_rep[8]_i_1__3_n_5\,
      Q => rd_ptr_reg_reg_rep(7),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg_rep[8]_i_1__3_n_4\,
      Q => rd_ptr_reg_reg_rep(8),
      R => sync_reg(0)
    );
\rd_ptr_reg_reg_rep[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \rd_ptr_reg_reg_rep[4]_i_1__3_n_0\,
      CO(3) => \rd_ptr_reg_reg_rep[8]_i_1__3_n_0\,
      CO(2) => \rd_ptr_reg_reg_rep[8]_i_1__3_n_1\,
      CO(1) => \rd_ptr_reg_reg_rep[8]_i_1__3_n_2\,
      CO(0) => \rd_ptr_reg_reg_rep[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \rd_ptr_reg_reg_rep[8]_i_1__3_n_4\,
      O(2) => \rd_ptr_reg_reg_rep[8]_i_1__3_n_5\,
      O(1) => \rd_ptr_reg_reg_rep[8]_i_1__3_n_6\,
      O(0) => \rd_ptr_reg_reg_rep[8]_i_1__3_n_7\,
      S(3 downto 0) => rd_ptr_reg_reg(8 downto 5)
    );
\rd_ptr_reg_reg_rep[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => \rd_ptr_reg_rep[10]_i_1__0_n_0\,
      D => \rd_ptr_reg_reg_rep[10]_i_2__1_n_7\,
      Q => rd_ptr_reg_reg_rep(9),
      R => sync_reg(0)
    );
\rd_ptr_reg_rep[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rd_ptr_reg_reg(0),
      O => \rd_ptr_reg_rep[0]_i_1__0_n_0\
    );
\rd_ptr_reg_rep[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005575FFFF"
    )
        port map (
      I0 => \^p_1_in\(0),
      I1 => CO(0),
      I2 => \m_axis_tvalid_pipe_reg_reg[0]_0\,
      I3 => \m_axis_tvalid_pipe_reg_reg[0]_1\(0),
      I4 => \^tx_udp_payload_axis_tvalid\,
      I5 => empty,
      O => \rd_ptr_reg_rep[10]_i_1__0_n_0\
    );
s_axis_tx_fifo_udp_payload_axis_tready_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => full,
      O => \^s_axis_tx_fifo_udp_payload_axis_tready\
    );
\wr_ptr_reg[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s_axis_tx_fifo_udp_payload_axis_tvalid,
      I1 => full,
      O => p_0_in
    );
\wr_ptr_reg[0]_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => wr_ptr_reg_reg(0),
      O => \wr_ptr_reg[0]_i_3__2_n_0\
    );
\wr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[0]_i_2__1_n_7\,
      Q => wr_ptr_reg_reg(0),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \wr_ptr_reg_reg[0]_i_2__1_n_0\,
      CO(2) => \wr_ptr_reg_reg[0]_i_2__1_n_1\,
      CO(1) => \wr_ptr_reg_reg[0]_i_2__1_n_2\,
      CO(0) => \wr_ptr_reg_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \wr_ptr_reg_reg[0]_i_2__1_n_4\,
      O(2) => \wr_ptr_reg_reg[0]_i_2__1_n_5\,
      O(1) => \wr_ptr_reg_reg[0]_i_2__1_n_6\,
      O(0) => \wr_ptr_reg_reg[0]_i_2__1_n_7\,
      S(3 downto 1) => wr_ptr_reg_reg(3 downto 1),
      S(0) => \wr_ptr_reg[0]_i_3__2_n_0\
    );
\wr_ptr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[8]_i_1__1_n_5\,
      Q => wr_ptr_reg_reg(10),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[8]_i_1__1_n_4\,
      Q => \wr_ptr_reg_reg__0\(11),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[0]_i_2__1_n_6\,
      Q => wr_ptr_reg_reg(1),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[0]_i_2__1_n_5\,
      Q => wr_ptr_reg_reg(2),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[0]_i_2__1_n_4\,
      Q => wr_ptr_reg_reg(3),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[4]_i_1__2_n_7\,
      Q => wr_ptr_reg_reg(4),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_ptr_reg_reg[0]_i_2__1_n_0\,
      CO(3) => \wr_ptr_reg_reg[4]_i_1__2_n_0\,
      CO(2) => \wr_ptr_reg_reg[4]_i_1__2_n_1\,
      CO(1) => \wr_ptr_reg_reg[4]_i_1__2_n_2\,
      CO(0) => \wr_ptr_reg_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wr_ptr_reg_reg[4]_i_1__2_n_4\,
      O(2) => \wr_ptr_reg_reg[4]_i_1__2_n_5\,
      O(1) => \wr_ptr_reg_reg[4]_i_1__2_n_6\,
      O(0) => \wr_ptr_reg_reg[4]_i_1__2_n_7\,
      S(3 downto 0) => wr_ptr_reg_reg(7 downto 4)
    );
\wr_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[4]_i_1__2_n_6\,
      Q => wr_ptr_reg_reg(5),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[4]_i_1__2_n_5\,
      Q => wr_ptr_reg_reg(6),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[4]_i_1__2_n_4\,
      Q => wr_ptr_reg_reg(7),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[8]_i_1__1_n_7\,
      Q => wr_ptr_reg_reg(8),
      R => sync_reg(0)
    );
\wr_ptr_reg_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \wr_ptr_reg_reg[4]_i_1__2_n_0\,
      CO(3) => \NLW_wr_ptr_reg_reg[8]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \wr_ptr_reg_reg[8]_i_1__1_n_1\,
      CO(1) => \wr_ptr_reg_reg[8]_i_1__1_n_2\,
      CO(0) => \wr_ptr_reg_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \wr_ptr_reg_reg[8]_i_1__1_n_4\,
      O(2) => \wr_ptr_reg_reg[8]_i_1__1_n_5\,
      O(1) => \wr_ptr_reg_reg[8]_i_1__1_n_6\,
      O(0) => \wr_ptr_reg_reg[8]_i_1__1_n_7\,
      S(3) => \wr_ptr_reg_reg__0\(11),
      S(2 downto 0) => wr_ptr_reg_reg(10 downto 8)
    );
\wr_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg_1,
      CE => p_0_in,
      D => \wr_ptr_reg_reg[8]_i_1__1_n_6\,
      Q => wr_ptr_reg_reg(9),
      R => sync_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_eth_axis_rx is
  port (
    rx_axis_tready : out STD_LOGIC;
    rx_eth_payload_axis_tlast : out STD_LOGIC;
    rx_eth_payload_axis_tuser : out STD_LOGIC;
    rx_eth_payload_axis_tvalid : out STD_LOGIC;
    read_eth_header_next : out STD_LOGIC;
    s_eth_hdr_ready_reg_reg : out STD_LOGIC;
    m_eth_hdr_valid_reg_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC;
    \m_eth_type_reg_reg[2]_0\ : out STD_LOGIC;
    s_select_arp : out STD_LOGIC;
    s_select_none_reg_reg : out STD_LOGIC;
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    m_eth_payload_axis_tlast_reg_reg_0 : out STD_LOGIC;
    m_eth_payload_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_eth_src_mac_reg_reg[47]_0\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \m_eth_payload_axis_tdata_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_eth_payload_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    \m_axis_pipe_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    read_eth_header_reg : in STD_LOGIC;
    s_select_arp_reg : in STD_LOGIC;
    arp_rx_eth_payload_axis_tready : in STD_LOGIC;
    ip_rx_eth_hdr_ready : in STD_LOGIC;
    arp_rx_eth_hdr_ready : in STD_LOGIC;
    s_select_none_reg_reg_0 : in STD_LOGIC;
    s_select_ip_reg0 : in STD_LOGIC;
    rx_axis_tvalid : in STD_LOGIC;
    temp_m_eth_payload_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    \last_word_data_reg_reg[0]\ : in STD_LOGIC;
    s_select_ip_reg : in STD_LOGIC;
    ip_rx_eth_payload_axis_tready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_eth_axis_rx : entity is "eth_axis_rx";
end design_1_axis_udp_ethernet_0_0_eth_axis_rx;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_eth_axis_rx is
  signal \^q\ : STD_LOGIC;
  signal m_eth_hdr_valid_next2_out : STD_LOGIC;
  signal m_eth_hdr_valid_reg_i_1_n_0 : STD_LOGIC;
  signal m_eth_hdr_valid_reg_i_5_n_0 : STD_LOGIC;
  signal m_eth_hdr_valid_reg_i_6_n_0 : STD_LOGIC;
  signal m_eth_hdr_valid_reg_i_7_n_0 : STD_LOGIC;
  signal m_eth_hdr_valid_reg_i_8_n_0 : STD_LOGIC;
  signal \m_eth_payload_axis_tlast_reg_i_1__2_n_0\ : STD_LOGIC;
  signal m_eth_payload_axis_tready_int_early : STD_LOGIC;
  signal m_eth_payload_axis_tready_int_reg : STD_LOGIC;
  signal m_eth_payload_axis_tuser_reg : STD_LOGIC;
  signal \m_eth_payload_axis_tuser_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \m_eth_payload_axis_tvalid_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \m_eth_src_mac_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_eth_src_mac_reg[23]_i_1_n_0\ : STD_LOGIC;
  signal \m_eth_src_mac_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \m_eth_src_mac_reg[39]_i_1_n_0\ : STD_LOGIC;
  signal \m_eth_src_mac_reg[47]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_eth_src_mac_reg[47]_i_2_n_0\ : STD_LOGIC;
  signal \m_eth_src_mac_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \m_eth_type_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_eth_type_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \^m_eth_type_reg_reg[2]_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ptr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ptr_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \ptr_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \ptr_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \ptr_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \ptr_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal read_eth_header_reg_0 : STD_LOGIC;
  signal \read_eth_header_reg_i_1__0_n_0\ : STD_LOGIC;
  signal read_eth_header_reg_i_3_n_0 : STD_LOGIC;
  signal read_eth_payload_next : STD_LOGIC;
  signal read_eth_payload_reg : STD_LOGIC;
  signal read_eth_payload_reg_i_2_n_0 : STD_LOGIC;
  signal \^rx_axis_tready\ : STD_LOGIC;
  signal \^rx_eth_payload_axis_tlast\ : STD_LOGIC;
  signal \^rx_eth_payload_axis_tvalid\ : STD_LOGIC;
  signal rx_eth_type : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal s_axis_tready_next : STD_LOGIC;
  signal \^s_eth_hdr_ready_reg_reg\ : STD_LOGIC;
  signal \^s_select_arp\ : STD_LOGIC;
  signal store_eth_payload_int_to_temp : STD_LOGIC;
  signal temp_m_eth_payload_axis_tdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_m_eth_payload_axis_tlast_reg : STD_LOGIC;
  signal temp_m_eth_payload_axis_tuser_reg : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tvalid_reg_i_1__2_n_0\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tvalid_reg_i_2__0_n_0\ : STD_LOGIC;
  signal temp_m_eth_payload_axis_tvalid_reg_reg_n_0 : STD_LOGIC;
  signal transfer_in_save : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[2]_i_2__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \m_eth_hdr_valid_reg_i_2__0\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of m_eth_hdr_valid_reg_i_5 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of m_eth_hdr_valid_reg_i_6 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \m_eth_src_mac_reg[47]_i_2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ptr_reg[0]_i_1__1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \ptr_reg[2]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ptr_reg[3]_i_1__1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of read_eth_header_reg_i_3 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \s_eth_hdr_ready_reg_i_2__0\ : label is "soft_lutpair4";
begin
  Q <= \^q\;
  \m_eth_type_reg_reg[2]_0\ <= \^m_eth_type_reg_reg[2]_0\;
  rx_axis_tready <= \^rx_axis_tready\;
  rx_eth_payload_axis_tlast <= \^rx_eth_payload_axis_tlast\;
  rx_eth_payload_axis_tvalid <= \^rx_eth_payload_axis_tvalid\;
  s_eth_hdr_ready_reg_reg <= \^s_eth_hdr_ready_reg_reg\;
  s_select_arp <= \^s_select_arp\;
\FSM_sequential_state_reg[2]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^rx_eth_payload_axis_tlast\,
      I1 => \last_word_data_reg_reg[0]\,
      O => m_eth_payload_axis_tlast_reg_reg_0
    );
m_eth_hdr_valid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF22070000"
    )
        port map (
      I0 => \^s_select_arp\,
      I1 => arp_rx_eth_hdr_ready,
      I2 => ip_rx_eth_hdr_ready,
      I3 => \^m_eth_type_reg_reg[2]_0\,
      I4 => \^q\,
      I5 => m_eth_hdr_valid_next2_out,
      O => m_eth_hdr_valid_reg_i_1_n_0
    );
\m_eth_hdr_valid_reg_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => rx_eth_type(2),
      I1 => rx_eth_type(1),
      I2 => rx_eth_type(0),
      I3 => rx_eth_type(11),
      I4 => m_eth_hdr_valid_reg_i_5_n_0,
      O => \^s_select_arp\
    );
m_eth_hdr_valid_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => m_eth_hdr_valid_reg_i_6_n_0,
      I1 => m_eth_hdr_valid_reg_i_7_n_0,
      I2 => rx_eth_type(2),
      I3 => rx_eth_type(1),
      I4 => rx_eth_type(0),
      I5 => rx_eth_type(11),
      O => \^m_eth_type_reg_reg[2]_0\
    );
m_eth_hdr_valid_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008000000"
    )
        port map (
      I0 => \m_eth_src_mac_reg[47]_i_2_n_0\,
      I1 => ptr_reg(3),
      I2 => ptr_reg(1),
      I3 => ptr_reg(0),
      I4 => ptr_reg(2),
      I5 => \m_axis_pipe_reg_reg[0]_0\(8),
      O => m_eth_hdr_valid_next2_out
    );
m_eth_hdr_valid_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => m_eth_hdr_valid_reg_i_7_n_0,
      I1 => rx_eth_type(6),
      I2 => rx_eth_type(5),
      I3 => rx_eth_type(4),
      I4 => rx_eth_type(3),
      O => m_eth_hdr_valid_reg_i_5_n_0
    );
m_eth_hdr_valid_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_eth_type(3),
      I1 => rx_eth_type(4),
      I2 => rx_eth_type(5),
      I3 => rx_eth_type(6),
      O => m_eth_hdr_valid_reg_i_6_n_0
    );
m_eth_hdr_valid_reg_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => rx_eth_type(12),
      I1 => rx_eth_type(14),
      I2 => rx_eth_type(10),
      I3 => rx_eth_type(7),
      I4 => m_eth_hdr_valid_reg_i_8_n_0,
      O => m_eth_hdr_valid_reg_i_7_n_0
    );
m_eth_hdr_valid_reg_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => rx_eth_type(8),
      I1 => rx_eth_type(9),
      I2 => rx_eth_type(15),
      I3 => rx_eth_type(13),
      O => m_eth_hdr_valid_reg_i_8_n_0
    );
m_eth_hdr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => m_eth_hdr_valid_reg_i_1_n_0,
      Q => \^q\,
      R => sync_reg(0)
    );
\m_eth_payload_axis_tdata_reg[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD52A00"
    )
        port map (
      I0 => m_eth_payload_axis_tready_int_reg,
      I1 => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      I2 => \^rx_eth_payload_axis_tvalid\,
      I3 => \m_axis_pipe_reg_reg[0]_0\(0),
      I4 => temp_m_eth_payload_axis_tdata_reg(0),
      O => p_1_in(0)
    );
\m_eth_payload_axis_tdata_reg[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD52A00"
    )
        port map (
      I0 => m_eth_payload_axis_tready_int_reg,
      I1 => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      I2 => \^rx_eth_payload_axis_tvalid\,
      I3 => \m_axis_pipe_reg_reg[0]_0\(1),
      I4 => temp_m_eth_payload_axis_tdata_reg(1),
      O => p_1_in(1)
    );
\m_eth_payload_axis_tdata_reg[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD52A00"
    )
        port map (
      I0 => m_eth_payload_axis_tready_int_reg,
      I1 => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      I2 => \^rx_eth_payload_axis_tvalid\,
      I3 => \m_axis_pipe_reg_reg[0]_0\(2),
      I4 => temp_m_eth_payload_axis_tdata_reg(2),
      O => p_1_in(2)
    );
\m_eth_payload_axis_tdata_reg[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD52A00"
    )
        port map (
      I0 => m_eth_payload_axis_tready_int_reg,
      I1 => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      I2 => \^rx_eth_payload_axis_tvalid\,
      I3 => \m_axis_pipe_reg_reg[0]_0\(3),
      I4 => temp_m_eth_payload_axis_tdata_reg(3),
      O => p_1_in(3)
    );
\m_eth_payload_axis_tdata_reg[4]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD52A00"
    )
        port map (
      I0 => m_eth_payload_axis_tready_int_reg,
      I1 => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      I2 => \^rx_eth_payload_axis_tvalid\,
      I3 => \m_axis_pipe_reg_reg[0]_0\(4),
      I4 => temp_m_eth_payload_axis_tdata_reg(4),
      O => p_1_in(4)
    );
\m_eth_payload_axis_tdata_reg[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD52A00"
    )
        port map (
      I0 => m_eth_payload_axis_tready_int_reg,
      I1 => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      I2 => \^rx_eth_payload_axis_tvalid\,
      I3 => \m_axis_pipe_reg_reg[0]_0\(5),
      I4 => temp_m_eth_payload_axis_tdata_reg(5),
      O => p_1_in(5)
    );
\m_eth_payload_axis_tdata_reg[6]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD52A00"
    )
        port map (
      I0 => m_eth_payload_axis_tready_int_reg,
      I1 => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      I2 => \^rx_eth_payload_axis_tvalid\,
      I3 => \m_axis_pipe_reg_reg[0]_0\(6),
      I4 => temp_m_eth_payload_axis_tdata_reg(6),
      O => p_1_in(6)
    );
\m_eth_payload_axis_tdata_reg[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"73"
    )
        port map (
      I0 => \^rx_eth_payload_axis_tvalid\,
      I1 => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      I2 => m_eth_payload_axis_tready_int_reg,
      O => m_eth_payload_axis_tuser_reg
    );
\m_eth_payload_axis_tdata_reg[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD52A00"
    )
        port map (
      I0 => m_eth_payload_axis_tready_int_reg,
      I1 => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      I2 => \^rx_eth_payload_axis_tvalid\,
      I3 => \m_axis_pipe_reg_reg[0]_0\(7),
      I4 => temp_m_eth_payload_axis_tdata_reg(7),
      O => p_1_in(7)
    );
\m_eth_payload_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => m_eth_payload_axis_tuser_reg,
      D => p_1_in(0),
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(0),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => m_eth_payload_axis_tuser_reg,
      D => p_1_in(1),
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(1),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => m_eth_payload_axis_tuser_reg,
      D => p_1_in(2),
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(2),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => m_eth_payload_axis_tuser_reg,
      D => p_1_in(3),
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(3),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => m_eth_payload_axis_tuser_reg,
      D => p_1_in(4),
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(4),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => m_eth_payload_axis_tuser_reg,
      D => p_1_in(5),
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(5),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => m_eth_payload_axis_tuser_reg,
      D => p_1_in(6),
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(6),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => m_eth_payload_axis_tuser_reg,
      D => p_1_in(7),
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(7),
      R => '0'
    );
\m_eth_payload_axis_tlast_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD52A00"
    )
        port map (
      I0 => m_eth_payload_axis_tready_int_reg,
      I1 => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      I2 => \^rx_eth_payload_axis_tvalid\,
      I3 => \m_axis_pipe_reg_reg[0]_0\(8),
      I4 => temp_m_eth_payload_axis_tlast_reg,
      O => \m_eth_payload_axis_tlast_reg_i_1__2_n_0\
    );
m_eth_payload_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => m_eth_payload_axis_tuser_reg,
      D => \m_eth_payload_axis_tlast_reg_i_1__2_n_0\,
      Q => \^rx_eth_payload_axis_tlast\,
      R => '0'
    );
\m_eth_payload_axis_tready_int_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"15555555FFFFFFFF"
    )
        port map (
      I0 => temp_m_eth_payload_axis_tvalid_reg_reg_n_0,
      I1 => read_eth_payload_reg,
      I2 => rx_axis_tvalid,
      I3 => \^rx_axis_tready\,
      I4 => \^rx_eth_payload_axis_tvalid\,
      I5 => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      O => m_eth_payload_axis_tready_int_early
    );
m_eth_payload_axis_tready_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => m_eth_payload_axis_tready_int_early,
      Q => m_eth_payload_axis_tready_int_reg,
      R => sync_reg(0)
    );
\m_eth_payload_axis_tuser_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFD52A00"
    )
        port map (
      I0 => m_eth_payload_axis_tready_int_reg,
      I1 => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      I2 => \^rx_eth_payload_axis_tvalid\,
      I3 => \m_axis_pipe_reg_reg[0]_0\(9),
      I4 => temp_m_eth_payload_axis_tuser_reg,
      O => \m_eth_payload_axis_tuser_reg_i_1__0_n_0\
    );
m_eth_payload_axis_tuser_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => m_eth_payload_axis_tuser_reg,
      D => \m_eth_payload_axis_tuser_reg_i_1__0_n_0\,
      Q => rx_eth_payload_axis_tuser,
      R => '0'
    );
\m_eth_payload_axis_tvalid_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB8B8B8BF8888888"
    )
        port map (
      I0 => \^rx_eth_payload_axis_tvalid\,
      I1 => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      I2 => m_eth_payload_axis_tready_int_reg,
      I3 => read_eth_payload_reg,
      I4 => transfer_in_save,
      I5 => temp_m_eth_payload_axis_tvalid_reg_reg_n_0,
      O => \m_eth_payload_axis_tvalid_reg_i_1__2_n_0\
    );
m_eth_payload_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => \m_eth_payload_axis_tvalid_reg_i_1__2_n_0\,
      Q => \^rx_eth_payload_axis_tvalid\,
      R => sync_reg(0)
    );
\m_eth_src_mac_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => ptr_reg(0),
      I1 => ptr_reg(2),
      I2 => ptr_reg(1),
      I3 => \m_eth_src_mac_reg[47]_i_2_n_0\,
      I4 => ptr_reg(3),
      O => \m_eth_src_mac_reg[15]_i_1_n_0\
    );
\m_eth_src_mac_reg[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => ptr_reg(1),
      I1 => ptr_reg(3),
      I2 => \m_eth_src_mac_reg[47]_i_2_n_0\,
      I3 => ptr_reg(2),
      I4 => ptr_reg(0),
      O => \m_eth_src_mac_reg[23]_i_1_n_0\
    );
\m_eth_src_mac_reg[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000040"
    )
        port map (
      I0 => ptr_reg(1),
      I1 => ptr_reg(3),
      I2 => \m_eth_src_mac_reg[47]_i_2_n_0\,
      I3 => ptr_reg(0),
      I4 => ptr_reg(2),
      O => \m_eth_src_mac_reg[31]_i_1_n_0\
    );
\m_eth_src_mac_reg[39]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => ptr_reg(1),
      I1 => \m_eth_src_mac_reg[47]_i_2_n_0\,
      I2 => ptr_reg(2),
      I3 => ptr_reg(0),
      I4 => ptr_reg(3),
      O => \m_eth_src_mac_reg[39]_i_1_n_0\
    );
\m_eth_src_mac_reg[47]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \m_eth_src_mac_reg[47]_i_2_n_0\,
      I1 => ptr_reg(1),
      I2 => ptr_reg(2),
      I3 => ptr_reg(0),
      I4 => ptr_reg(3),
      O => \m_eth_src_mac_reg[47]_i_1__0_n_0\
    );
\m_eth_src_mac_reg[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => rx_axis_tvalid,
      I1 => \^rx_axis_tready\,
      I2 => read_eth_header_reg_0,
      O => \m_eth_src_mac_reg[47]_i_2_n_0\
    );
\m_eth_src_mac_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => ptr_reg(2),
      I1 => ptr_reg(0),
      I2 => ptr_reg(1),
      I3 => \m_eth_src_mac_reg[47]_i_2_n_0\,
      I4 => ptr_reg(3),
      O => \m_eth_src_mac_reg[7]_i_1_n_0\
    );
\m_eth_src_mac_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[7]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(0),
      Q => \m_eth_src_mac_reg_reg[47]_0\(0),
      R => '0'
    );
\m_eth_src_mac_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[15]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(2),
      Q => \m_eth_src_mac_reg_reg[47]_0\(10),
      R => '0'
    );
\m_eth_src_mac_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[15]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(3),
      Q => \m_eth_src_mac_reg_reg[47]_0\(11),
      R => '0'
    );
\m_eth_src_mac_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[15]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(4),
      Q => \m_eth_src_mac_reg_reg[47]_0\(12),
      R => '0'
    );
\m_eth_src_mac_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[15]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(5),
      Q => \m_eth_src_mac_reg_reg[47]_0\(13),
      R => '0'
    );
\m_eth_src_mac_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[15]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(6),
      Q => \m_eth_src_mac_reg_reg[47]_0\(14),
      R => '0'
    );
\m_eth_src_mac_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[15]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(7),
      Q => \m_eth_src_mac_reg_reg[47]_0\(15),
      R => '0'
    );
\m_eth_src_mac_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[23]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(0),
      Q => \m_eth_src_mac_reg_reg[47]_0\(16),
      R => '0'
    );
\m_eth_src_mac_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[23]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(1),
      Q => \m_eth_src_mac_reg_reg[47]_0\(17),
      R => '0'
    );
\m_eth_src_mac_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[23]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(2),
      Q => \m_eth_src_mac_reg_reg[47]_0\(18),
      R => '0'
    );
\m_eth_src_mac_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[23]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(3),
      Q => \m_eth_src_mac_reg_reg[47]_0\(19),
      R => '0'
    );
\m_eth_src_mac_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[7]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(1),
      Q => \m_eth_src_mac_reg_reg[47]_0\(1),
      R => '0'
    );
\m_eth_src_mac_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[23]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(4),
      Q => \m_eth_src_mac_reg_reg[47]_0\(20),
      R => '0'
    );
\m_eth_src_mac_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[23]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(5),
      Q => \m_eth_src_mac_reg_reg[47]_0\(21),
      R => '0'
    );
\m_eth_src_mac_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[23]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(6),
      Q => \m_eth_src_mac_reg_reg[47]_0\(22),
      R => '0'
    );
\m_eth_src_mac_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[23]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(7),
      Q => \m_eth_src_mac_reg_reg[47]_0\(23),
      R => '0'
    );
\m_eth_src_mac_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[31]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(0),
      Q => \m_eth_src_mac_reg_reg[47]_0\(24),
      R => '0'
    );
\m_eth_src_mac_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[31]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(1),
      Q => \m_eth_src_mac_reg_reg[47]_0\(25),
      R => '0'
    );
\m_eth_src_mac_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[31]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(2),
      Q => \m_eth_src_mac_reg_reg[47]_0\(26),
      R => '0'
    );
\m_eth_src_mac_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[31]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(3),
      Q => \m_eth_src_mac_reg_reg[47]_0\(27),
      R => '0'
    );
\m_eth_src_mac_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[31]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(4),
      Q => \m_eth_src_mac_reg_reg[47]_0\(28),
      R => '0'
    );
\m_eth_src_mac_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[31]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(5),
      Q => \m_eth_src_mac_reg_reg[47]_0\(29),
      R => '0'
    );
\m_eth_src_mac_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[7]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(2),
      Q => \m_eth_src_mac_reg_reg[47]_0\(2),
      R => '0'
    );
\m_eth_src_mac_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[31]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(6),
      Q => \m_eth_src_mac_reg_reg[47]_0\(30),
      R => '0'
    );
\m_eth_src_mac_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[31]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(7),
      Q => \m_eth_src_mac_reg_reg[47]_0\(31),
      R => '0'
    );
\m_eth_src_mac_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[39]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(0),
      Q => \m_eth_src_mac_reg_reg[47]_0\(32),
      R => '0'
    );
\m_eth_src_mac_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[39]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(1),
      Q => \m_eth_src_mac_reg_reg[47]_0\(33),
      R => '0'
    );
\m_eth_src_mac_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[39]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(2),
      Q => \m_eth_src_mac_reg_reg[47]_0\(34),
      R => '0'
    );
\m_eth_src_mac_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[39]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(3),
      Q => \m_eth_src_mac_reg_reg[47]_0\(35),
      R => '0'
    );
\m_eth_src_mac_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[39]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(4),
      Q => \m_eth_src_mac_reg_reg[47]_0\(36),
      R => '0'
    );
\m_eth_src_mac_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[39]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(5),
      Q => \m_eth_src_mac_reg_reg[47]_0\(37),
      R => '0'
    );
\m_eth_src_mac_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[39]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(6),
      Q => \m_eth_src_mac_reg_reg[47]_0\(38),
      R => '0'
    );
\m_eth_src_mac_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[39]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(7),
      Q => \m_eth_src_mac_reg_reg[47]_0\(39),
      R => '0'
    );
\m_eth_src_mac_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[7]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(3),
      Q => \m_eth_src_mac_reg_reg[47]_0\(3),
      R => '0'
    );
\m_eth_src_mac_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[47]_i_1__0_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(0),
      Q => \m_eth_src_mac_reg_reg[47]_0\(40),
      R => '0'
    );
\m_eth_src_mac_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[47]_i_1__0_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(1),
      Q => \m_eth_src_mac_reg_reg[47]_0\(41),
      R => '0'
    );
\m_eth_src_mac_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[47]_i_1__0_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(2),
      Q => \m_eth_src_mac_reg_reg[47]_0\(42),
      R => '0'
    );
\m_eth_src_mac_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[47]_i_1__0_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(3),
      Q => \m_eth_src_mac_reg_reg[47]_0\(43),
      R => '0'
    );
\m_eth_src_mac_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[47]_i_1__0_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(4),
      Q => \m_eth_src_mac_reg_reg[47]_0\(44),
      R => '0'
    );
\m_eth_src_mac_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[47]_i_1__0_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(5),
      Q => \m_eth_src_mac_reg_reg[47]_0\(45),
      R => '0'
    );
\m_eth_src_mac_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[47]_i_1__0_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(6),
      Q => \m_eth_src_mac_reg_reg[47]_0\(46),
      R => '0'
    );
\m_eth_src_mac_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[47]_i_1__0_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(7),
      Q => \m_eth_src_mac_reg_reg[47]_0\(47),
      R => '0'
    );
\m_eth_src_mac_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[7]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(4),
      Q => \m_eth_src_mac_reg_reg[47]_0\(4),
      R => '0'
    );
\m_eth_src_mac_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[7]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(5),
      Q => \m_eth_src_mac_reg_reg[47]_0\(5),
      R => '0'
    );
\m_eth_src_mac_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[7]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(6),
      Q => \m_eth_src_mac_reg_reg[47]_0\(6),
      R => '0'
    );
\m_eth_src_mac_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[7]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(7),
      Q => \m_eth_src_mac_reg_reg[47]_0\(7),
      R => '0'
    );
\m_eth_src_mac_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[15]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(0),
      Q => \m_eth_src_mac_reg_reg[47]_0\(8),
      R => '0'
    );
\m_eth_src_mac_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_src_mac_reg[15]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(1),
      Q => \m_eth_src_mac_reg_reg[47]_0\(9),
      R => '0'
    );
\m_eth_type_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => ptr_reg(0),
      I1 => ptr_reg(2),
      I2 => ptr_reg(1),
      I3 => ptr_reg(3),
      I4 => \m_eth_src_mac_reg[47]_i_2_n_0\,
      O => \m_eth_type_reg[15]_i_1_n_0\
    );
\m_eth_type_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => transfer_in_save,
      I1 => read_eth_header_reg_0,
      I2 => ptr_reg(3),
      I3 => ptr_reg(1),
      I4 => ptr_reg(0),
      I5 => ptr_reg(2),
      O => \m_eth_type_reg[7]_i_1_n_0\
    );
\m_eth_type_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_type_reg[7]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(0),
      Q => rx_eth_type(0),
      R => '0'
    );
\m_eth_type_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_type_reg[15]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(2),
      Q => rx_eth_type(10),
      R => '0'
    );
\m_eth_type_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_type_reg[15]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(3),
      Q => rx_eth_type(11),
      R => '0'
    );
\m_eth_type_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_type_reg[15]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(4),
      Q => rx_eth_type(12),
      R => '0'
    );
\m_eth_type_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_type_reg[15]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(5),
      Q => rx_eth_type(13),
      R => '0'
    );
\m_eth_type_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_type_reg[15]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(6),
      Q => rx_eth_type(14),
      R => '0'
    );
\m_eth_type_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_type_reg[15]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(7),
      Q => rx_eth_type(15),
      R => '0'
    );
\m_eth_type_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_type_reg[7]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(1),
      Q => rx_eth_type(1),
      R => '0'
    );
\m_eth_type_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_type_reg[7]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(2),
      Q => rx_eth_type(2),
      R => '0'
    );
\m_eth_type_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_type_reg[7]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(3),
      Q => rx_eth_type(3),
      R => '0'
    );
\m_eth_type_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_type_reg[7]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(4),
      Q => rx_eth_type(4),
      R => '0'
    );
\m_eth_type_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_type_reg[7]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(5),
      Q => rx_eth_type(5),
      R => '0'
    );
\m_eth_type_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_type_reg[7]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(6),
      Q => rx_eth_type(6),
      R => '0'
    );
\m_eth_type_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_type_reg[7]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(7),
      Q => rx_eth_type(7),
      R => '0'
    );
\m_eth_type_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_type_reg[15]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(0),
      Q => rx_eth_type(8),
      R => '0'
    );
\m_eth_type_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => \m_eth_type_reg[15]_i_1_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(1),
      Q => rx_eth_type(9),
      R => '0'
    );
mem_reg_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^rx_axis_tready\,
      I1 => rx_axis_tvalid,
      O => s_axis_tready_reg_reg_0
    );
\ptr_reg[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3F7F4000"
    )
        port map (
      I0 => \m_axis_pipe_reg_reg[0]_0\(8),
      I1 => rx_axis_tvalid,
      I2 => \^rx_axis_tready\,
      I3 => read_eth_header_reg_0,
      I4 => ptr_reg(0),
      O => \ptr_reg[0]_i_1__1_n_0\
    );
\ptr_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"14CCCCCC44CCCCCC"
    )
        port map (
      I0 => \m_axis_pipe_reg_reg[0]_0\(8),
      I1 => ptr_reg(1),
      I2 => read_eth_header_reg_0,
      I3 => \^rx_axis_tready\,
      I4 => rx_axis_tvalid,
      I5 => ptr_reg(0),
      O => \ptr_reg[1]_i_1__1_n_0\
    );
\ptr_reg[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C0C0C0C6CCCCCCC"
    )
        port map (
      I0 => ptr_reg(0),
      I1 => ptr_reg(2),
      I2 => transfer_in_save,
      I3 => read_eth_header_reg_0,
      I4 => ptr_reg(1),
      I5 => \m_axis_pipe_reg_reg[0]_0\(8),
      O => \ptr_reg[2]_i_1__1_n_0\
    );
\ptr_reg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rx_axis_tready\,
      I1 => rx_axis_tvalid,
      O => transfer_in_save
    );
\ptr_reg[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06666666"
    )
        port map (
      I0 => \ptr_reg[3]_i_2_n_0\,
      I1 => ptr_reg(3),
      I2 => \m_axis_pipe_reg_reg[0]_0\(8),
      I3 => \^rx_axis_tready\,
      I4 => rx_axis_tvalid,
      O => \ptr_reg[3]_i_1__1_n_0\
    );
\ptr_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => ptr_reg(0),
      I1 => ptr_reg(2),
      I2 => rx_axis_tvalid,
      I3 => \^rx_axis_tready\,
      I4 => read_eth_header_reg_0,
      I5 => ptr_reg(1),
      O => \ptr_reg[3]_i_2_n_0\
    );
\ptr_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => sync_reg(0),
      I1 => \^rx_eth_payload_axis_tlast\,
      I2 => s_select_arp_reg,
      I3 => arp_rx_eth_payload_axis_tready,
      I4 => \^rx_eth_payload_axis_tvalid\,
      O => SR(0)
    );
\ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => \ptr_reg[0]_i_1__1_n_0\,
      Q => ptr_reg(0),
      R => sync_reg(0)
    );
\ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => \ptr_reg[1]_i_1__1_n_0\,
      Q => ptr_reg(1),
      R => sync_reg(0)
    );
\ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => \ptr_reg[2]_i_1__1_n_0\,
      Q => ptr_reg(2),
      R => sync_reg(0)
    );
\ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => \ptr_reg[3]_i_1__1_n_0\,
      Q => ptr_reg(3),
      R => sync_reg(0)
    );
read_eth_header_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \^s_eth_hdr_ready_reg_reg\,
      I1 => read_eth_header_reg,
      I2 => \^rx_eth_payload_axis_tlast\,
      I3 => s_select_arp_reg,
      I4 => arp_rx_eth_payload_axis_tready,
      I5 => \^rx_eth_payload_axis_tvalid\,
      O => read_eth_header_next
    );
\read_eth_header_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFA000"
    )
        port map (
      I0 => \m_axis_pipe_reg_reg[0]_0\(8),
      I1 => read_eth_payload_reg_i_2_n_0,
      I2 => \^rx_axis_tready\,
      I3 => rx_axis_tvalid,
      I4 => read_eth_header_reg_0,
      I5 => sync_reg(0),
      O => \read_eth_header_reg_i_1__0_n_0\
    );
read_eth_header_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => arp_rx_eth_hdr_ready,
      I1 => m_eth_hdr_valid_reg_i_7_n_0,
      I2 => m_eth_hdr_valid_reg_i_6_n_0,
      I3 => read_eth_header_reg_i_3_n_0,
      I4 => \^q\,
      O => \^s_eth_hdr_ready_reg_reg\
    );
read_eth_header_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => rx_eth_type(11),
      I1 => rx_eth_type(0),
      I2 => rx_eth_type(1),
      I3 => rx_eth_type(2),
      O => read_eth_header_reg_i_3_n_0
    );
read_eth_header_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => \read_eth_header_reg_i_1__0_n_0\,
      Q => read_eth_header_reg_0,
      R => '0'
    );
read_eth_payload_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFFFFFF80008000"
    )
        port map (
      I0 => read_eth_payload_reg_i_2_n_0,
      I1 => read_eth_header_reg_0,
      I2 => rx_axis_tvalid,
      I3 => \^rx_axis_tready\,
      I4 => \m_axis_pipe_reg_reg[0]_0\(8),
      I5 => read_eth_payload_reg,
      O => read_eth_payload_next
    );
read_eth_payload_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \m_axis_pipe_reg_reg[0]_0\(8),
      I1 => ptr_reg(2),
      I2 => ptr_reg(0),
      I3 => ptr_reg(1),
      I4 => ptr_reg(3),
      O => read_eth_payload_reg_i_2_n_0
    );
read_eth_payload_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => read_eth_payload_next,
      Q => read_eth_payload_reg,
      R => sync_reg(0)
    );
\s_axis_tready_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2AA80AAAAAAAA"
    )
        port map (
      I0 => m_eth_payload_axis_tready_int_early,
      I1 => \^s_select_arp\,
      I2 => arp_rx_eth_hdr_ready,
      I3 => ip_rx_eth_hdr_ready,
      I4 => \^m_eth_type_reg_reg[2]_0\,
      I5 => \^q\,
      O => s_axis_tready_next
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => s_axis_tready_next,
      Q => \^rx_axis_tready\,
      R => sync_reg(0)
    );
\s_eth_hdr_ready_reg_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^rx_eth_payload_axis_tvalid\,
      I1 => s_select_ip_reg,
      I2 => ip_rx_eth_payload_axis_tready,
      I3 => \^rx_eth_payload_axis_tlast\,
      O => m_eth_payload_axis_tvalid_reg_reg_0
    );
s_eth_hdr_ready_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\,
      I1 => ip_rx_eth_hdr_ready,
      I2 => \^m_eth_type_reg_reg[2]_0\,
      O => m_eth_hdr_valid_reg_reg_0
    );
s_select_none_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002E220000"
    )
        port map (
      I0 => s_select_none_reg_reg_0,
      I1 => s_select_ip_reg0,
      I2 => \^s_select_arp\,
      I3 => \^m_eth_type_reg_reg[2]_0\,
      I4 => \^rx_eth_payload_axis_tvalid\,
      I5 => sync_reg(0),
      O => s_select_none_reg_reg
    );
\temp_m_eth_payload_axis_tdata_reg[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => m_eth_payload_axis_tready_int_reg,
      I1 => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      I2 => \^rx_eth_payload_axis_tvalid\,
      O => store_eth_payload_int_to_temp
    );
\temp_m_eth_payload_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => store_eth_payload_int_to_temp,
      D => \m_axis_pipe_reg_reg[0]_0\(0),
      Q => temp_m_eth_payload_axis_tdata_reg(0),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => store_eth_payload_int_to_temp,
      D => \m_axis_pipe_reg_reg[0]_0\(1),
      Q => temp_m_eth_payload_axis_tdata_reg(1),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => store_eth_payload_int_to_temp,
      D => \m_axis_pipe_reg_reg[0]_0\(2),
      Q => temp_m_eth_payload_axis_tdata_reg(2),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => store_eth_payload_int_to_temp,
      D => \m_axis_pipe_reg_reg[0]_0\(3),
      Q => temp_m_eth_payload_axis_tdata_reg(3),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => store_eth_payload_int_to_temp,
      D => \m_axis_pipe_reg_reg[0]_0\(4),
      Q => temp_m_eth_payload_axis_tdata_reg(4),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => store_eth_payload_int_to_temp,
      D => \m_axis_pipe_reg_reg[0]_0\(5),
      Q => temp_m_eth_payload_axis_tdata_reg(5),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => store_eth_payload_int_to_temp,
      D => \m_axis_pipe_reg_reg[0]_0\(6),
      Q => temp_m_eth_payload_axis_tdata_reg(6),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => store_eth_payload_int_to_temp,
      D => \m_axis_pipe_reg_reg[0]_0\(7),
      Q => temp_m_eth_payload_axis_tdata_reg(7),
      R => '0'
    );
temp_m_eth_payload_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => store_eth_payload_int_to_temp,
      D => \m_axis_pipe_reg_reg[0]_0\(8),
      Q => temp_m_eth_payload_axis_tlast_reg,
      R => '0'
    );
temp_m_eth_payload_axis_tuser_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => store_eth_payload_int_to_temp,
      D => \m_axis_pipe_reg_reg[0]_0\(9),
      Q => temp_m_eth_payload_axis_tuser_reg,
      R => '0'
    );
\temp_m_eth_payload_axis_tvalid_reg_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BFF000008000"
    )
        port map (
      I0 => \temp_m_eth_payload_axis_tvalid_reg_i_2__0_n_0\,
      I1 => \^rx_eth_payload_axis_tvalid\,
      I2 => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      I3 => m_eth_payload_axis_tready_int_reg,
      I4 => sync_reg(0),
      I5 => temp_m_eth_payload_axis_tvalid_reg_reg_n_0,
      O => \temp_m_eth_payload_axis_tvalid_reg_i_1__2_n_0\
    );
\temp_m_eth_payload_axis_tvalid_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => read_eth_payload_reg,
      I1 => rx_axis_tvalid,
      I2 => \^rx_axis_tready\,
      O => \temp_m_eth_payload_axis_tvalid_reg_i_2__0_n_0\
    );
temp_m_eth_payload_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_eth_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => \temp_m_eth_payload_axis_tvalid_reg_i_1__2_n_0\,
      Q => temp_m_eth_payload_axis_tvalid_reg_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_eth_axis_tx is
  port (
    m_axis_tready_int_reg : out STD_LOGIC;
    send_eth_payload_reg : out STD_LOGIC;
    tx_eth_payload_axis_tready : out STD_LOGIC;
    tx_eth_hdr_ready : out STD_LOGIC;
    tx_axis_tlast : out STD_LOGIC;
    tx_axis_tuser : out STD_LOGIC;
    tx_axis_tvalid : out STD_LOGIC;
    \m_axis_tdata_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    tx_eth_type : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    flush_save : in STD_LOGIC;
    m_axis_tlast_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser_int : in STD_LOGIC;
    tx_eth_payload_axis_tlast : in STD_LOGIC;
    tx_eth_payload_axis_tvalid : in STD_LOGIC;
    temp_m_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    \m_axis_tdata_reg_reg[7]_1\ : in STD_LOGIC;
    tx_eth_payload_axis_tuser : in STD_LOGIC;
    Q : in STD_LOGIC;
    \temp_m_axis_tdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \eth_dest_mac_reg_reg[47]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_eth_axis_tx : entity is "eth_axis_tx";
end design_1_axis_udp_ethernet_0_0_eth_axis_tx;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_eth_axis_tx is
  signal data1 : STD_LOGIC_VECTOR ( 3 to 3 );
  signal data10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data11 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data12 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data13 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \eth_dest_mac_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \eth_dest_mac_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \eth_dest_mac_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \eth_dest_mac_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \eth_dest_mac_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \eth_dest_mac_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \eth_dest_mac_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \eth_dest_mac_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \eth_type_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal m_axis_tdata_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \m_axis_tlast_reg_i_1__0_n_0\ : STD_LOGIC;
  signal m_axis_tready_int_early : STD_LOGIC;
  signal \^m_axis_tready_int_reg\ : STD_LOGIC;
  signal m_axis_tready_int_reg_i_2_n_0 : STD_LOGIC;
  signal \m_axis_tuser_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tvalid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ptr_next : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal ptr_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \ptr_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \ptr_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal s_eth_hdr_ready_next : STD_LOGIC;
  signal s_eth_payload_axis_tready_next : STD_LOGIC;
  signal send_eth_header_next : STD_LOGIC;
  signal send_eth_header_reg : STD_LOGIC;
  signal send_eth_header_reg_i_2_n_0 : STD_LOGIC;
  signal send_eth_payload_next : STD_LOGIC;
  signal \^send_eth_payload_reg\ : STD_LOGIC;
  signal store_eth_hdr : STD_LOGIC;
  signal temp_m_axis_tdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_m_axis_tdata_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \temp_m_axis_tdata_reg_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal temp_m_axis_tlast_reg : STD_LOGIC;
  signal temp_m_axis_tuser_reg : STD_LOGIC;
  signal temp_m_axis_tvalid_reg_i_1_n_0 : STD_LOGIC;
  signal temp_m_axis_tvalid_reg_i_2_n_0 : STD_LOGIC;
  signal temp_m_axis_tvalid_reg_reg_n_0 : STD_LOGIC;
  signal \^tx_axis_tvalid\ : STD_LOGIC;
  signal \^tx_eth_hdr_ready\ : STD_LOGIC;
  signal \^tx_eth_payload_axis_tready\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \m_axis_tdata_reg[0]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \m_axis_tdata_reg[1]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \m_axis_tdata_reg[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \m_axis_tdata_reg[3]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \m_axis_tdata_reg[4]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \m_axis_tdata_reg[5]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \m_axis_tdata_reg[6]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \m_axis_tdata_reg[7]_i_2\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of m_axis_tready_int_reg_i_2 : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ptr_reg[1]_i_1__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ptr_reg[2]_i_1__2\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \ptr_reg[3]_i_3\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of send_eth_header_reg_i_1 : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \temp_m_axis_tdata_reg[1]_i_2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \temp_m_axis_tdata_reg[2]_i_5\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of temp_m_axis_tvalid_reg_i_2 : label is "soft_lutpair6";
begin
  m_axis_tready_int_reg <= \^m_axis_tready_int_reg\;
  send_eth_payload_reg <= \^send_eth_payload_reg\;
  tx_axis_tvalid <= \^tx_axis_tvalid\;
  tx_eth_hdr_ready <= \^tx_eth_hdr_ready\;
  tx_eth_payload_axis_tready <= \^tx_eth_payload_axis_tready\;
\eth_dest_mac_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(0),
      Q => \eth_dest_mac_reg_reg_n_0_[0]\,
      R => '0'
    );
\eth_dest_mac_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(10),
      Q => data9(2),
      R => '0'
    );
\eth_dest_mac_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(11),
      Q => data9(3),
      R => '0'
    );
\eth_dest_mac_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(12),
      Q => data9(4),
      R => '0'
    );
\eth_dest_mac_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(13),
      Q => data9(5),
      R => '0'
    );
\eth_dest_mac_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(14),
      Q => data9(6),
      R => '0'
    );
\eth_dest_mac_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(15),
      Q => data9(7),
      R => '0'
    );
\eth_dest_mac_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(16),
      Q => data10(0),
      R => '0'
    );
\eth_dest_mac_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(17),
      Q => data10(1),
      R => '0'
    );
\eth_dest_mac_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(18),
      Q => data10(2),
      R => '0'
    );
\eth_dest_mac_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(19),
      Q => data10(3),
      R => '0'
    );
\eth_dest_mac_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(1),
      Q => \eth_dest_mac_reg_reg_n_0_[1]\,
      R => '0'
    );
\eth_dest_mac_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(20),
      Q => data10(4),
      R => '0'
    );
\eth_dest_mac_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(21),
      Q => data10(5),
      R => '0'
    );
\eth_dest_mac_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(22),
      Q => data10(6),
      R => '0'
    );
\eth_dest_mac_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(23),
      Q => data10(7),
      R => '0'
    );
\eth_dest_mac_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(24),
      Q => data11(0),
      R => '0'
    );
\eth_dest_mac_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(25),
      Q => data11(1),
      R => '0'
    );
\eth_dest_mac_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(26),
      Q => data11(2),
      R => '0'
    );
\eth_dest_mac_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(27),
      Q => data11(3),
      R => '0'
    );
\eth_dest_mac_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(28),
      Q => data11(4),
      R => '0'
    );
\eth_dest_mac_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(29),
      Q => data11(5),
      R => '0'
    );
\eth_dest_mac_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(2),
      Q => \eth_dest_mac_reg_reg_n_0_[2]\,
      R => '0'
    );
\eth_dest_mac_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(30),
      Q => data11(6),
      R => '0'
    );
\eth_dest_mac_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(31),
      Q => data11(7),
      R => '0'
    );
\eth_dest_mac_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(32),
      Q => data12(0),
      R => '0'
    );
\eth_dest_mac_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(33),
      Q => data12(1),
      R => '0'
    );
\eth_dest_mac_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(34),
      Q => data12(2),
      R => '0'
    );
\eth_dest_mac_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(35),
      Q => data12(3),
      R => '0'
    );
\eth_dest_mac_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(36),
      Q => data12(4),
      R => '0'
    );
\eth_dest_mac_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(37),
      Q => data12(5),
      R => '0'
    );
\eth_dest_mac_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(38),
      Q => data12(6),
      R => '0'
    );
\eth_dest_mac_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(39),
      Q => data12(7),
      R => '0'
    );
\eth_dest_mac_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(3),
      Q => \eth_dest_mac_reg_reg_n_0_[3]\,
      R => '0'
    );
\eth_dest_mac_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(40),
      Q => data13(0),
      R => '0'
    );
\eth_dest_mac_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(41),
      Q => data13(1),
      R => '0'
    );
\eth_dest_mac_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(42),
      Q => data13(2),
      R => '0'
    );
\eth_dest_mac_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(43),
      Q => data13(3),
      R => '0'
    );
\eth_dest_mac_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(44),
      Q => data13(4),
      R => '0'
    );
\eth_dest_mac_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(45),
      Q => data13(5),
      R => '0'
    );
\eth_dest_mac_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(46),
      Q => data13(6),
      R => '0'
    );
\eth_dest_mac_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(47),
      Q => data13(7),
      R => '0'
    );
\eth_dest_mac_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(4),
      Q => \eth_dest_mac_reg_reg_n_0_[4]\,
      R => '0'
    );
\eth_dest_mac_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(5),
      Q => \eth_dest_mac_reg_reg_n_0_[5]\,
      R => '0'
    );
\eth_dest_mac_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(6),
      Q => \eth_dest_mac_reg_reg_n_0_[6]\,
      R => '0'
    );
\eth_dest_mac_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(7),
      Q => \eth_dest_mac_reg_reg_n_0_[7]\,
      R => '0'
    );
\eth_dest_mac_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(8),
      Q => data9(0),
      R => '0'
    );
\eth_dest_mac_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => \eth_dest_mac_reg_reg[47]_0\(9),
      Q => data9(1),
      R => '0'
    );
\eth_type_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^tx_eth_hdr_ready\,
      I1 => Q,
      O => store_eth_hdr
    );
\eth_type_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => tx_eth_type(1),
      Q => data1(3),
      R => '0'
    );
\eth_type_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => store_eth_hdr,
      D => tx_eth_type(0),
      Q => \eth_type_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_axis_tdata_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_int(0),
      I1 => \m_axis_tdata_reg_reg[7]_1\,
      I2 => temp_m_axis_tdata_reg(0),
      O => p_1_in(0)
    );
\m_axis_tdata_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_int(1),
      I1 => \m_axis_tdata_reg_reg[7]_1\,
      I2 => temp_m_axis_tdata_reg(1),
      O => p_1_in(1)
    );
\m_axis_tdata_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_int(2),
      I1 => \m_axis_tdata_reg_reg[7]_1\,
      I2 => temp_m_axis_tdata_reg(2),
      O => p_1_in(2)
    );
\m_axis_tdata_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_int(3),
      I1 => \m_axis_tdata_reg_reg[7]_1\,
      I2 => temp_m_axis_tdata_reg(3),
      O => p_1_in(3)
    );
\m_axis_tdata_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_int(4),
      I1 => \m_axis_tdata_reg_reg[7]_1\,
      I2 => temp_m_axis_tdata_reg(4),
      O => p_1_in(4)
    );
\m_axis_tdata_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_int(5),
      I1 => \m_axis_tdata_reg_reg[7]_1\,
      I2 => temp_m_axis_tdata_reg(5),
      O => p_1_in(5)
    );
\m_axis_tdata_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_int(6),
      I1 => \m_axis_tdata_reg_reg[7]_1\,
      I2 => temp_m_axis_tdata_reg(6),
      O => p_1_in(6)
    );
\m_axis_tdata_reg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_axis_tdata_int(7),
      I1 => \m_axis_tdata_reg_reg[7]_1\,
      I2 => temp_m_axis_tdata_reg(7),
      O => p_1_in(7)
    );
\m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => m_axis_tlast_reg_reg_0(0),
      D => p_1_in(0),
      Q => \m_axis_tdata_reg_reg[7]_0\(0),
      R => '0'
    );
\m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => m_axis_tlast_reg_reg_0(0),
      D => p_1_in(1),
      Q => \m_axis_tdata_reg_reg[7]_0\(1),
      R => '0'
    );
\m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => m_axis_tlast_reg_reg_0(0),
      D => p_1_in(2),
      Q => \m_axis_tdata_reg_reg[7]_0\(2),
      R => '0'
    );
\m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => m_axis_tlast_reg_reg_0(0),
      D => p_1_in(3),
      Q => \m_axis_tdata_reg_reg[7]_0\(3),
      R => '0'
    );
\m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => m_axis_tlast_reg_reg_0(0),
      D => p_1_in(4),
      Q => \m_axis_tdata_reg_reg[7]_0\(4),
      R => '0'
    );
\m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => m_axis_tlast_reg_reg_0(0),
      D => p_1_in(5),
      Q => \m_axis_tdata_reg_reg[7]_0\(5),
      R => '0'
    );
\m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => m_axis_tlast_reg_reg_0(0),
      D => p_1_in(6),
      Q => \m_axis_tdata_reg_reg[7]_0\(6),
      R => '0'
    );
\m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => m_axis_tlast_reg_reg_0(0),
      D => p_1_in(7),
      Q => \m_axis_tdata_reg_reg[7]_0\(7),
      R => '0'
    );
\m_axis_tlast_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => tx_eth_payload_axis_tlast,
      I1 => \^send_eth_payload_reg\,
      I2 => \^tx_eth_payload_axis_tready\,
      I3 => tx_eth_payload_axis_tvalid,
      I4 => \m_axis_tdata_reg_reg[7]_1\,
      I5 => temp_m_axis_tlast_reg,
      O => \m_axis_tlast_reg_i_1__0_n_0\
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => m_axis_tlast_reg_reg_0(0),
      D => \m_axis_tlast_reg_i_1__0_n_0\,
      Q => tx_axis_tlast,
      R => '0'
    );
m_axis_tready_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF04445555"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_n_0,
      I1 => m_axis_tready_int_reg_i_2_n_0,
      I2 => send_eth_header_reg,
      I3 => \^m_axis_tready_int_reg\,
      I4 => \^tx_axis_tvalid\,
      I5 => temp_m_axis_tvalid_reg_reg_0,
      O => m_axis_tready_int_early
    );
m_axis_tready_int_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => tx_eth_payload_axis_tvalid,
      I1 => \^tx_eth_payload_axis_tready\,
      I2 => \^send_eth_payload_reg\,
      O => m_axis_tready_int_reg_i_2_n_0
    );
m_axis_tready_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => '1',
      D => m_axis_tready_int_early,
      Q => \^m_axis_tready_int_reg\,
      R => sync_reg(0)
    );
\m_axis_tuser_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000FFFF80000000"
    )
        port map (
      I0 => tx_eth_payload_axis_tuser,
      I1 => \^send_eth_payload_reg\,
      I2 => \^tx_eth_payload_axis_tready\,
      I3 => tx_eth_payload_axis_tvalid,
      I4 => \m_axis_tdata_reg_reg[7]_1\,
      I5 => temp_m_axis_tuser_reg,
      O => \m_axis_tuser_reg_i_1__0_n_0\
    );
m_axis_tuser_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => m_axis_tlast_reg_reg_0(0),
      D => \m_axis_tuser_reg_i_1__0_n_0\,
      Q => tx_axis_tuser,
      R => '0'
    );
\m_axis_tvalid_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EE2EFFFFEE2E0000"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_reg_n_0,
      I1 => \^m_axis_tready_int_reg\,
      I2 => m_axis_tready_int_reg_i_2_n_0,
      I3 => send_eth_header_reg,
      I4 => m_axis_tlast_reg_reg_0(0),
      I5 => \^tx_axis_tvalid\,
      O => \m_axis_tvalid_reg_i_1__0_n_0\
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => '1',
      D => \m_axis_tvalid_reg_i_1__0_n_0\,
      Q => \^tx_axis_tvalid\,
      R => sync_reg(0)
    );
\ptr_reg[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => send_eth_header_reg,
      I1 => \^m_axis_tready_int_reg\,
      I2 => ptr_reg(0),
      O => ptr_next(0)
    );
\ptr_reg[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0880"
    )
        port map (
      I0 => send_eth_header_reg,
      I1 => \^m_axis_tready_int_reg\,
      I2 => ptr_reg(1),
      I3 => ptr_reg(0),
      O => ptr_next(1)
    );
\ptr_reg[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08808080"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => send_eth_header_reg,
      I2 => ptr_reg(2),
      I3 => ptr_reg(1),
      I4 => ptr_reg(0),
      O => ptr_next(2)
    );
\ptr_reg[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8000"
    )
        port map (
      I0 => tx_eth_payload_axis_tvalid,
      I1 => \^tx_eth_payload_axis_tready\,
      I2 => \^send_eth_payload_reg\,
      I3 => tx_eth_payload_axis_tlast,
      I4 => \ptr_reg[3]_i_3_n_0\,
      I5 => store_eth_hdr,
      O => \ptr_reg[3]_i_1__2_n_0\
    );
\ptr_reg[3]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0880808080808080"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => send_eth_header_reg,
      I2 => ptr_reg(3),
      I3 => ptr_reg(0),
      I4 => ptr_reg(1),
      I5 => ptr_reg(2),
      O => ptr_next(3)
    );
\ptr_reg[3]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_axis_tready_int_reg\,
      I1 => send_eth_header_reg,
      O => \ptr_reg[3]_i_3_n_0\
    );
\ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => \ptr_reg[3]_i_1__2_n_0\,
      D => ptr_next(0),
      Q => ptr_reg(0),
      R => sync_reg(0)
    );
\ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => \ptr_reg[3]_i_1__2_n_0\,
      D => ptr_next(1),
      Q => ptr_reg(1),
      R => sync_reg(0)
    );
\ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => \ptr_reg[3]_i_1__2_n_0\,
      D => ptr_next(2),
      Q => ptr_reg(2),
      R => sync_reg(0)
    );
\ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => \ptr_reg[3]_i_1__2_n_0\,
      D => ptr_next(3),
      Q => ptr_reg(3),
      R => sync_reg(0)
    );
\s_eth_hdr_ready_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BA00BA0030003075"
    )
        port map (
      I0 => \^send_eth_payload_reg\,
      I1 => m_axis_tready_int_reg_i_2_n_0,
      I2 => tx_eth_payload_axis_tlast,
      I3 => send_eth_header_reg_i_2_n_0,
      I4 => send_eth_header_reg,
      I5 => store_eth_hdr,
      O => s_eth_hdr_ready_next
    );
s_eth_hdr_ready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => '1',
      D => s_eth_hdr_ready_next,
      Q => \^tx_eth_hdr_ready\,
      R => sync_reg(0)
    );
\s_eth_payload_axis_tready_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF4CCC00000000"
    )
        port map (
      I0 => tx_eth_payload_axis_tlast,
      I1 => \^send_eth_payload_reg\,
      I2 => \^tx_eth_payload_axis_tready\,
      I3 => tx_eth_payload_axis_tvalid,
      I4 => send_eth_header_reg_i_2_n_0,
      I5 => m_axis_tready_int_early,
      O => s_eth_payload_axis_tready_next
    );
s_eth_payload_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => '1',
      D => s_eth_payload_axis_tready_next,
      Q => \^tx_eth_payload_axis_tready\,
      R => sync_reg(0)
    );
send_eth_header_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => \^tx_eth_hdr_ready\,
      I1 => Q,
      I2 => send_eth_header_reg,
      I3 => send_eth_header_reg_i_2_n_0,
      O => send_eth_header_next
    );
send_eth_header_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => send_eth_header_reg,
      I1 => \^m_axis_tready_int_reg\,
      I2 => ptr_reg(3),
      I3 => ptr_reg(2),
      I4 => ptr_reg(1),
      I5 => ptr_reg(0),
      O => send_eth_header_reg_i_2_n_0
    );
send_eth_header_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => '1',
      D => send_eth_header_next,
      Q => send_eth_header_reg,
      R => sync_reg(0)
    );
send_eth_payload_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AA3FAAFFAA"
    )
        port map (
      I0 => send_eth_header_reg_i_2_n_0,
      I1 => tx_eth_payload_axis_tvalid,
      I2 => \^tx_eth_payload_axis_tready\,
      I3 => \^send_eth_payload_reg\,
      I4 => tx_eth_payload_axis_tlast,
      I5 => store_eth_hdr,
      O => send_eth_payload_next
    );
send_eth_payload_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => '1',
      D => send_eth_payload_next,
      Q => \^send_eth_payload_reg\,
      R => sync_reg(0)
    );
\temp_m_axis_tdata_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => ptr_reg(3),
      I1 => send_eth_header_reg,
      I2 => \^m_axis_tready_int_reg\,
      I3 => \temp_m_axis_tdata_reg[0]_i_2_n_0\,
      I4 => \temp_m_axis_tdata_reg[7]_i_4_n_0\,
      I5 => \temp_m_axis_tdata_reg_reg[7]_0\(0),
      O => m_axis_tdata_int(0)
    );
\temp_m_axis_tdata_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => data9(0),
      I1 => ptr_reg(0),
      I2 => \eth_dest_mac_reg_reg_n_0_[0]\,
      I3 => ptr_reg(1),
      I4 => ptr_reg(2),
      I5 => \temp_m_axis_tdata_reg[0]_i_3_n_0\,
      O => \temp_m_axis_tdata_reg[0]_i_2_n_0\
    );
\temp_m_axis_tdata_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data10(0),
      I1 => data11(0),
      I2 => ptr_reg(1),
      I3 => data12(0),
      I4 => ptr_reg(0),
      I5 => data13(0),
      O => \temp_m_axis_tdata_reg[0]_i_3_n_0\
    );
\temp_m_axis_tdata_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8CAFAF8F8C8F8C"
    )
        port map (
      I0 => \ptr_reg[3]_i_3_n_0\,
      I1 => \temp_m_axis_tdata_reg[2]_i_3_n_0\,
      I2 => \temp_m_axis_tdata_reg[1]_i_2_n_0\,
      I3 => \temp_m_axis_tdata_reg[2]_i_2_n_0\,
      I4 => ptr_reg(3),
      I5 => \temp_m_axis_tdata_reg_reg[1]_i_3_n_0\,
      O => m_axis_tdata_int(1)
    );
\temp_m_axis_tdata_reg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^send_eth_payload_reg\,
      I1 => \^tx_eth_payload_axis_tready\,
      I2 => tx_eth_payload_axis_tvalid,
      I3 => \temp_m_axis_tdata_reg_reg[7]_0\(1),
      O => \temp_m_axis_tdata_reg[1]_i_2_n_0\
    );
\temp_m_axis_tdata_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data10(1),
      I1 => data11(1),
      I2 => ptr_reg(1),
      I3 => data12(1),
      I4 => ptr_reg(0),
      I5 => data13(1),
      O => \temp_m_axis_tdata_reg[1]_i_4_n_0\
    );
\temp_m_axis_tdata_reg[1]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => data1(3),
      I1 => ptr_reg(1),
      I2 => \eth_dest_mac_reg_reg_n_0_[1]\,
      I3 => ptr_reg(0),
      I4 => data9(1),
      O => \temp_m_axis_tdata_reg[1]_i_5_n_0\
    );
\temp_m_axis_tdata_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCFC0000EEFEEEFE"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg[2]_i_2_n_0\,
      I1 => \temp_m_axis_tdata_reg[2]_i_3_n_0\,
      I2 => \temp_m_axis_tdata_reg[2]_i_4_n_0\,
      I3 => ptr_reg(3),
      I4 => \ptr_reg[3]_i_3_n_0\,
      I5 => \temp_m_axis_tdata_reg[2]_i_5_n_0\,
      O => m_axis_tdata_int(2)
    );
\temp_m_axis_tdata_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ptr_reg(1),
      I1 => ptr_reg(2),
      I2 => ptr_reg(3),
      O => \temp_m_axis_tdata_reg[2]_i_2_n_0\
    );
\temp_m_axis_tdata_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20000000FFFFFFFF"
    )
        port map (
      I0 => ptr_reg(0),
      I1 => ptr_reg(1),
      I2 => ptr_reg(2),
      I3 => ptr_reg(3),
      I4 => \eth_type_reg_reg_n_0_[2]\,
      I5 => \ptr_reg[3]_i_3_n_0\,
      O => \temp_m_axis_tdata_reg[2]_i_3_n_0\
    );
\temp_m_axis_tdata_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => data9(2),
      I1 => ptr_reg(0),
      I2 => \eth_dest_mac_reg_reg_n_0_[2]\,
      I3 => ptr_reg(1),
      I4 => ptr_reg(2),
      I5 => \temp_m_axis_tdata_reg[2]_i_6_n_0\,
      O => \temp_m_axis_tdata_reg[2]_i_4_n_0\
    );
\temp_m_axis_tdata_reg[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^send_eth_payload_reg\,
      I1 => \^tx_eth_payload_axis_tready\,
      I2 => tx_eth_payload_axis_tvalid,
      I3 => \temp_m_axis_tdata_reg_reg[7]_0\(2),
      O => \temp_m_axis_tdata_reg[2]_i_5_n_0\
    );
\temp_m_axis_tdata_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data10(2),
      I1 => data11(2),
      I2 => ptr_reg(1),
      I3 => data12(2),
      I4 => ptr_reg(0),
      I5 => data13(2),
      O => \temp_m_axis_tdata_reg[2]_i_6_n_0\
    );
\temp_m_axis_tdata_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"551055100000FFFF"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg[3]_i_2_n_0\,
      I1 => ptr_reg(2),
      I2 => \temp_m_axis_tdata_reg[3]_i_3_n_0\,
      I3 => \temp_m_axis_tdata_reg[3]_i_4_n_0\,
      I4 => \temp_m_axis_tdata_reg[3]_i_5_n_0\,
      I5 => \ptr_reg[3]_i_3_n_0\,
      O => m_axis_tdata_int(3)
    );
\temp_m_axis_tdata_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8CCC80CC8CCC8CCC"
    )
        port map (
      I0 => \temp_m_axis_tdata_reg[3]_i_5_n_0\,
      I1 => ptr_reg(3),
      I2 => ptr_reg(1),
      I3 => ptr_reg(2),
      I4 => ptr_reg(0),
      I5 => data1(3),
      O => \temp_m_axis_tdata_reg[3]_i_2_n_0\
    );
\temp_m_axis_tdata_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data10(3),
      I1 => data11(3),
      I2 => ptr_reg(1),
      I3 => data12(3),
      I4 => ptr_reg(0),
      I5 => data13(3),
      O => \temp_m_axis_tdata_reg[3]_i_3_n_0\
    );
\temp_m_axis_tdata_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABAAABABAAAAAAA"
    )
        port map (
      I0 => ptr_reg(3),
      I1 => ptr_reg(1),
      I2 => ptr_reg(2),
      I3 => ptr_reg(0),
      I4 => \eth_dest_mac_reg_reg_n_0_[3]\,
      I5 => data9(3),
      O => \temp_m_axis_tdata_reg[3]_i_4_n_0\
    );
\temp_m_axis_tdata_reg[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^send_eth_payload_reg\,
      I1 => \^tx_eth_payload_axis_tready\,
      I2 => tx_eth_payload_axis_tvalid,
      I3 => \temp_m_axis_tdata_reg_reg[7]_0\(3),
      O => \temp_m_axis_tdata_reg[3]_i_5_n_0\
    );
\temp_m_axis_tdata_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => ptr_reg(3),
      I1 => send_eth_header_reg,
      I2 => \^m_axis_tready_int_reg\,
      I3 => \temp_m_axis_tdata_reg[4]_i_2_n_0\,
      I4 => \temp_m_axis_tdata_reg[7]_i_4_n_0\,
      I5 => \temp_m_axis_tdata_reg_reg[7]_0\(4),
      O => m_axis_tdata_int(4)
    );
\temp_m_axis_tdata_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => data9(4),
      I1 => ptr_reg(0),
      I2 => \eth_dest_mac_reg_reg_n_0_[4]\,
      I3 => ptr_reg(1),
      I4 => ptr_reg(2),
      I5 => \temp_m_axis_tdata_reg[4]_i_3_n_0\,
      O => \temp_m_axis_tdata_reg[4]_i_2_n_0\
    );
\temp_m_axis_tdata_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data10(4),
      I1 => data11(4),
      I2 => ptr_reg(1),
      I3 => data12(4),
      I4 => ptr_reg(0),
      I5 => data13(4),
      O => \temp_m_axis_tdata_reg[4]_i_3_n_0\
    );
\temp_m_axis_tdata_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => ptr_reg(3),
      I1 => send_eth_header_reg,
      I2 => \^m_axis_tready_int_reg\,
      I3 => \temp_m_axis_tdata_reg[5]_i_2_n_0\,
      I4 => \temp_m_axis_tdata_reg[7]_i_4_n_0\,
      I5 => \temp_m_axis_tdata_reg_reg[7]_0\(5),
      O => m_axis_tdata_int(5)
    );
\temp_m_axis_tdata_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => data9(5),
      I1 => ptr_reg(0),
      I2 => \eth_dest_mac_reg_reg_n_0_[5]\,
      I3 => ptr_reg(1),
      I4 => ptr_reg(2),
      I5 => \temp_m_axis_tdata_reg[5]_i_3_n_0\,
      O => \temp_m_axis_tdata_reg[5]_i_2_n_0\
    );
\temp_m_axis_tdata_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data10(5),
      I1 => data11(5),
      I2 => ptr_reg(1),
      I3 => data12(5),
      I4 => ptr_reg(0),
      I5 => data13(5),
      O => \temp_m_axis_tdata_reg[5]_i_3_n_0\
    );
\temp_m_axis_tdata_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => ptr_reg(3),
      I1 => send_eth_header_reg,
      I2 => \^m_axis_tready_int_reg\,
      I3 => \temp_m_axis_tdata_reg[6]_i_2_n_0\,
      I4 => \temp_m_axis_tdata_reg[7]_i_4_n_0\,
      I5 => \temp_m_axis_tdata_reg_reg[7]_0\(6),
      O => m_axis_tdata_int(6)
    );
\temp_m_axis_tdata_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => data9(6),
      I1 => ptr_reg(0),
      I2 => \eth_dest_mac_reg_reg_n_0_[6]\,
      I3 => ptr_reg(1),
      I4 => ptr_reg(2),
      I5 => \temp_m_axis_tdata_reg[6]_i_3_n_0\,
      O => \temp_m_axis_tdata_reg[6]_i_2_n_0\
    );
\temp_m_axis_tdata_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data10(6),
      I1 => data11(6),
      I2 => ptr_reg(1),
      I3 => data12(6),
      I4 => ptr_reg(0),
      I5 => data13(6),
      O => \temp_m_axis_tdata_reg[6]_i_3_n_0\
    );
\temp_m_axis_tdata_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000FFFF40004000"
    )
        port map (
      I0 => ptr_reg(3),
      I1 => send_eth_header_reg,
      I2 => \^m_axis_tready_int_reg\,
      I3 => \temp_m_axis_tdata_reg[7]_i_3_n_0\,
      I4 => \temp_m_axis_tdata_reg[7]_i_4_n_0\,
      I5 => \temp_m_axis_tdata_reg_reg[7]_0\(7),
      O => m_axis_tdata_int(7)
    );
\temp_m_axis_tdata_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => data9(7),
      I1 => ptr_reg(0),
      I2 => \eth_dest_mac_reg_reg_n_0_[7]\,
      I3 => ptr_reg(1),
      I4 => ptr_reg(2),
      I5 => \temp_m_axis_tdata_reg[7]_i_5_n_0\,
      O => \temp_m_axis_tdata_reg[7]_i_3_n_0\
    );
\temp_m_axis_tdata_reg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFAAAAAAAAAAAA"
    )
        port map (
      I0 => m_axis_tready_int_reg_i_2_n_0,
      I1 => ptr_reg(1),
      I2 => ptr_reg(2),
      I3 => ptr_reg(3),
      I4 => \^m_axis_tready_int_reg\,
      I5 => send_eth_header_reg,
      O => \temp_m_axis_tdata_reg[7]_i_4_n_0\
    );
\temp_m_axis_tdata_reg[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data10(7),
      I1 => data11(7),
      I2 => ptr_reg(1),
      I3 => data12(7),
      I4 => ptr_reg(0),
      I5 => data13(7),
      O => \temp_m_axis_tdata_reg[7]_i_5_n_0\
    );
\temp_m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => E(0),
      D => m_axis_tdata_int(0),
      Q => temp_m_axis_tdata_reg(0),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => E(0),
      D => m_axis_tdata_int(1),
      Q => temp_m_axis_tdata_reg(1),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \temp_m_axis_tdata_reg[1]_i_4_n_0\,
      I1 => \temp_m_axis_tdata_reg[1]_i_5_n_0\,
      O => \temp_m_axis_tdata_reg_reg[1]_i_3_n_0\,
      S => ptr_reg(2)
    );
\temp_m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => E(0),
      D => m_axis_tdata_int(2),
      Q => temp_m_axis_tdata_reg(2),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => E(0),
      D => m_axis_tdata_int(3),
      Q => temp_m_axis_tdata_reg(3),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => E(0),
      D => m_axis_tdata_int(4),
      Q => temp_m_axis_tdata_reg(4),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => E(0),
      D => m_axis_tdata_int(5),
      Q => temp_m_axis_tdata_reg(5),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => E(0),
      D => m_axis_tdata_int(6),
      Q => temp_m_axis_tdata_reg(6),
      R => '0'
    );
\temp_m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => E(0),
      D => m_axis_tdata_int(7),
      Q => temp_m_axis_tdata_reg(7),
      R => '0'
    );
temp_m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => E(0),
      D => flush_save,
      Q => temp_m_axis_tlast_reg,
      R => '0'
    );
temp_m_axis_tuser_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => E(0),
      D => m_axis_tuser_int,
      Q => temp_m_axis_tuser_reg,
      R => '0'
    );
temp_m_axis_tvalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000F75F00000450"
    )
        port map (
      I0 => temp_m_axis_tvalid_reg_i_2_n_0,
      I1 => \^tx_axis_tvalid\,
      I2 => temp_m_axis_tvalid_reg_reg_0,
      I3 => \^m_axis_tready_int_reg\,
      I4 => sync_reg(0),
      I5 => temp_m_axis_tvalid_reg_reg_n_0,
      O => temp_m_axis_tvalid_reg_i_1_n_0
    );
temp_m_axis_tvalid_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1555FFFF"
    )
        port map (
      I0 => send_eth_header_reg,
      I1 => tx_eth_payload_axis_tvalid,
      I2 => \^tx_eth_payload_axis_tready\,
      I3 => \^send_eth_payload_reg\,
      I4 => \^m_axis_tready_int_reg\,
      O => temp_m_axis_tvalid_reg_i_2_n_0
    );
temp_m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_axis_tvalid_reg_reg_0,
      CE => '1',
      D => temp_m_axis_tvalid_reg_i_1_n_0,
      Q => temp_m_axis_tvalid_reg_reg_n_0,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_iddr is
  port (
    \gmii_rxd_d0_reg[6]\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    gmii_rx_dv_d00 : out STD_LOGIC;
    gmii_rx_dv_d20 : out STD_LOGIC;
    gmii_rx_dv_d30 : out STD_LOGIC;
    gmii_rx_dv_d40 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    mii_odd_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gmii_rx_dv_d0 : in STD_LOGIC;
    gmii_rx_dv_d2_reg : in STD_LOGIC;
    gmii_rx_dv_d2 : in STD_LOGIC;
    gmii_rx_dv_d3 : in STD_LOGIC;
    \gmii_rxd_d0_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    clk_io : in STD_LOGIC;
    input_d : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_iddr : entity is "iddr";
end design_1_axis_udp_ethernet_0_0_iddr;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_iddr is
  signal mac_gmii_rxd : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \^q1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gmii_rx_dv_d1_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of gmii_rx_dv_d2_i_1 : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of gmii_rx_dv_d3_i_1 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of gmii_rx_dv_d4_i_1 : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \gmii_rxd_d0[4]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gmii_rxd_d0[5]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \gmii_rxd_d0[6]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \gmii_rxd_d0[7]_i_1\ : label is "soft_lutpair49";
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \iddr[0].iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \iddr[0].iddr_inst\ : label is "TRUE";
  attribute BOX_TYPE of \iddr[1].iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \iddr[1].iddr_inst\ : label is "TRUE";
  attribute BOX_TYPE of \iddr[2].iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \iddr[2].iddr_inst\ : label is "TRUE";
  attribute BOX_TYPE of \iddr[3].iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \iddr[3].iddr_inst\ : label is "TRUE";
  attribute BOX_TYPE of \iddr[4].iddr_inst\ : label is "PRIMITIVE";
  attribute \__SRVAL\ of \iddr[4].iddr_inst\ : label is "TRUE";
begin
  q1(4 downto 0) <= \^q1\(4 downto 0);
gmii_rx_dv_d1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q1\(0),
      I1 => gmii_rx_dv_d0,
      O => gmii_rx_dv_d00
    );
gmii_rx_dv_d2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q1\(0),
      I1 => gmii_rx_dv_d2_reg,
      O => gmii_rx_dv_d20
    );
gmii_rx_dv_d3_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q1\(0),
      I1 => gmii_rx_dv_d2,
      O => gmii_rx_dv_d30
    );
gmii_rx_dv_d4_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q1\(0),
      I1 => gmii_rx_dv_d3,
      O => gmii_rx_dv_d40
    );
\gmii_rxd_d0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(1),
      I1 => \gmii_rxd_d0_reg[7]\(0),
      I2 => mac_gmii_rxd(4),
      O => D(0)
    );
\gmii_rxd_d0[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(2),
      I1 => \gmii_rxd_d0_reg[7]\(0),
      I2 => mac_gmii_rxd(5),
      O => D(1)
    );
\gmii_rxd_d0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(3),
      I1 => \gmii_rxd_d0_reg[7]\(0),
      I2 => mac_gmii_rxd(6),
      O => D(2)
    );
\gmii_rxd_d0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q1\(4),
      I1 => \gmii_rxd_d0_reg[7]\(0),
      I2 => mac_gmii_rxd(7),
      O => D(3)
    );
\iddr[0].iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_io,
      CE => '1',
      D => input_d(0),
      Q1 => \^q1\(0),
      Q2 => q2(0),
      R => '0',
      S => '0'
    );
\iddr[1].iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_io,
      CE => '1',
      D => input_d(1),
      Q1 => \^q1\(1),
      Q2 => mac_gmii_rxd(4),
      R => '0',
      S => '0'
    );
\iddr[2].iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_io,
      CE => '1',
      D => input_d(2),
      Q1 => \^q1\(2),
      Q2 => mac_gmii_rxd(5),
      R => '0',
      S => '0'
    );
\iddr[3].iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_io,
      CE => '1',
      D => input_d(3),
      Q1 => \^q1\(3),
      Q2 => mac_gmii_rxd(6),
      R => '0',
      S => '0'
    );
\iddr[4].iddr_inst\: unisim.vcomponents.IDDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE_PIPELINED",
      INIT_Q1 => '0',
      INIT_Q2 => '0',
      IS_C_INVERTED => '0',
      IS_D_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk_io,
      CE => '1',
      D => input_d(4),
      Q1 => \^q1\(4),
      Q2 => mac_gmii_rxd(7),
      R => '0',
      S => '0'
    );
mii_odd_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFFFFFFFF"
    )
        port map (
      I0 => mii_odd_i_2(0),
      I1 => mii_odd_i_2(1),
      I2 => \^q1\(0),
      I3 => \^q1\(4),
      I4 => \^q1\(1),
      I5 => \^q1\(3),
      O => \gmii_rxd_d0_reg[6]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_ip_eth_rx is
  port (
    s_eth_payload_axis_tready_reg_reg_0 : out STD_LOGIC;
    ip_rx_ip_hdr_valid : out STD_LOGIC;
    ip_rx_eth_hdr_ready : out STD_LOGIC;
    m_ip_payload_axis_tlast_reg_reg_0 : out STD_LOGIC;
    m_ip_payload_axis_tuser_reg_reg_0 : out STD_LOGIC;
    m_ip_payload_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    \word_count_reg_reg[0]_0\ : out STD_LOGIC;
    \m_ip_protocol_reg_reg[3]_0\ : out STD_LOGIC;
    m_ip_payload_axis_tlast_reg_reg_1 : out STD_LOGIC;
    m_udp_payload_axis_tlast_int : out STD_LOGIC;
    m_ip_payload_axis_tlast_reg_reg_2 : out STD_LOGIC;
    m_ip_payload_axis_tvalid_reg_reg_1 : out STD_LOGIC;
    m_ip_hdr_valid_reg_reg_0 : out STD_LOGIC;
    s_select_udp_reg0 : out STD_LOGIC;
    \m_ip_source_ip_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_ip_payload_axis_tdata_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_ip_payload_axis_tuser_reg_reg_1 : in STD_LOGIC;
    ip_rx_ip_payload_axis_tready : in STD_LOGIC;
    udp_rx_ip_payload_axis_tready : in STD_LOGIC;
    m_ip_payload_axis_tready_int_reg_reg_0 : in STD_LOGIC;
    m_ip_payload_axis_tready_int_reg_reg_1 : in STD_LOGIC;
    rx_eth_payload_axis_tlast : in STD_LOGIC;
    \m_ip_version_reg_reg[3]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \hdr_sum_reg_reg[0]_0\ : in STD_LOGIC;
    rx_eth_payload_axis_tvalid : in STD_LOGIC;
    s_eth_hdr_ready_reg_reg_0 : in STD_LOGIC;
    rx_eth_payload_axis_tuser : in STD_LOGIC;
    \last_word_data_reg_reg[0]_0\ : in STD_LOGIC;
    s_eth_hdr_ready_reg_reg_1 : in STD_LOGIC;
    \FSM_sequential_state_reg_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg_reg[0]_1\ : in STD_LOGIC;
    udp_rx_ip_hdr_ready : in STD_LOGIC;
    temp_m_udp_payload_axis_tlast_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_ip_eth_rx : entity is "ip_eth_rx";
end design_1_axis_udp_ethernet_0_0_ip_eth_rx;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_ip_eth_rx is
  signal \FSM_sequential_state_reg[0]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal hdr_ptr_next : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \hdr_ptr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \hdr_ptr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \hdr_ptr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \hdr_ptr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \hdr_ptr_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \hdr_ptr_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal hdr_sum_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \hdr_sum_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_3__0_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_6__0_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_1__0_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_1__0_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_6__0_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_6__0_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_6__0_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_6__0_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_6__0_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_6__0_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_6__0_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_6__0_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_7__0_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_7__0_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_7__0_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_7__0_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_7__0_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_7__0_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_7__0_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_7__0_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_1_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_6_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_6_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_6_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_6_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_6_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_6_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_6_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_7__0_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_7__0_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_8__0_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_8__0_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_8__0_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_8__0_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_8__0_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_8__0_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_8__0_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_8__0_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_1_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_1_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_1_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_7_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_8_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_8_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_8_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_8_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_8_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_8_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_8_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_1_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_1_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_1_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_6_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_6_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_6_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_6_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_6_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_6_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_6_n_7\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal in29 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal in30 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal in31 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ip_rx_eth_hdr_ready\ : STD_LOGIC;
  signal \^ip_rx_ip_hdr_valid\ : STD_LOGIC;
  signal last_word_data_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_ip_hdr_valid_next : STD_LOGIC;
  signal m_ip_hdr_valid_reg_i_2_n_0 : STD_LOGIC;
  signal m_ip_hdr_valid_reg_i_3_n_0 : STD_LOGIC;
  signal \m_ip_ihl_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \m_ip_ihl_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_ip_ihl_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_ip_ihl_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_ip_ihl_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_ip_length_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_ip_length_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_ip_length_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \m_ip_length_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \m_ip_length_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \m_ip_length_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \m_ip_length_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \m_ip_length_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \m_ip_length_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_ip_length_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_ip_length_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_ip_length_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_ip_length_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_ip_length_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_ip_length_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_ip_length_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_ip_length_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal m_ip_payload_axis_tdata_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \m_ip_payload_axis_tdata_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal m_ip_payload_axis_tlast_int : STD_LOGIC;
  signal \m_ip_payload_axis_tlast_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^m_ip_payload_axis_tlast_reg_reg_0\ : STD_LOGIC;
  signal m_ip_payload_axis_tready_int_early : STD_LOGIC;
  signal m_ip_payload_axis_tready_int_reg : STD_LOGIC;
  signal m_ip_payload_axis_tready_int_reg_i_3_n_0 : STD_LOGIC;
  signal m_ip_payload_axis_tready_int_reg_i_4_n_0 : STD_LOGIC;
  signal m_ip_payload_axis_tuser_int : STD_LOGIC;
  signal m_ip_payload_axis_tuser_reg : STD_LOGIC;
  signal m_ip_payload_axis_tuser_reg_i_1_n_0 : STD_LOGIC;
  signal m_ip_payload_axis_tvalid_int : STD_LOGIC;
  signal \m_ip_payload_axis_tvalid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^m_ip_payload_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal \^m_ip_protocol_reg_reg[3]_0\ : STD_LOGIC;
  signal \m_ip_protocol_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_ip_protocol_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_ip_protocol_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_ip_protocol_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_ip_protocol_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_ip_protocol_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_ip_protocol_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_ip_protocol_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_ip_source_ip_reg[23]_i_2_n_0\ : STD_LOGIC;
  signal \m_ip_source_ip_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \m_ip_source_ip_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_ip_version_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_ip_version_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_ip_version_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_ip_version_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal s_eth_hdr_ready_next : STD_LOGIC;
  signal s_eth_payload_axis_tready_next : STD_LOGIC;
  signal s_eth_payload_axis_tready_reg_i_2_n_0 : STD_LOGIC;
  signal s_eth_payload_axis_tready_reg_i_3_n_0 : STD_LOGIC;
  signal s_eth_payload_axis_tready_reg_i_4_n_0 : STD_LOGIC;
  signal s_eth_payload_axis_tready_reg_i_5_n_0 : STD_LOGIC;
  signal s_eth_payload_axis_tready_reg_i_6_n_0 : STD_LOGIC;
  signal \^s_eth_payload_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal \sel0__1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal state_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal store_ip_length_0 : STD_LOGIC;
  signal store_ip_length_1 : STD_LOGIC;
  signal store_ip_protocol : STD_LOGIC;
  signal store_ip_source_ip_0 : STD_LOGIC;
  signal store_ip_source_ip_1 : STD_LOGIC;
  signal store_ip_source_ip_2 : STD_LOGIC;
  signal store_ip_source_ip_3 : STD_LOGIC;
  signal store_ip_version_ihl : STD_LOGIC;
  signal store_last_word : STD_LOGIC;
  signal temp_m_ip_payload_axis_tdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal temp_m_ip_payload_axis_tlast_reg : STD_LOGIC;
  signal temp_m_ip_payload_axis_tuser_reg : STD_LOGIC;
  signal temp_m_ip_payload_axis_tuser_reg_i_2_n_0 : STD_LOGIC;
  signal temp_m_ip_payload_axis_tuser_reg_i_3_n_0 : STD_LOGIC;
  signal temp_m_ip_payload_axis_tuser_reg_i_4_n_0 : STD_LOGIC;
  signal temp_m_ip_payload_axis_tuser_reg_i_5_n_0 : STD_LOGIC;
  signal temp_m_ip_payload_axis_tvalid_reg : STD_LOGIC;
  signal \temp_m_ip_payload_axis_tvalid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_n_1\ : STD_LOGIC;
  signal \word_count_next0_carry__0_n_2\ : STD_LOGIC;
  signal \word_count_next0_carry__0_n_3\ : STD_LOGIC;
  signal \word_count_next0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_n_1\ : STD_LOGIC;
  signal \word_count_next0_carry__1_n_2\ : STD_LOGIC;
  signal \word_count_next0_carry__1_n_3\ : STD_LOGIC;
  signal \word_count_next0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__2_n_2\ : STD_LOGIC;
  signal \word_count_next0_carry__2_n_3\ : STD_LOGIC;
  signal word_count_next0_carry_i_1_n_0 : STD_LOGIC;
  signal word_count_next0_carry_i_2_n_0 : STD_LOGIC;
  signal word_count_next0_carry_i_3_n_0 : STD_LOGIC;
  signal word_count_next0_carry_i_4_n_0 : STD_LOGIC;
  signal word_count_next0_carry_n_0 : STD_LOGIC;
  signal word_count_next0_carry_n_1 : STD_LOGIC;
  signal word_count_next0_carry_n_2 : STD_LOGIC;
  signal word_count_next0_carry_n_3 : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \word_count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \word_count_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \word_count_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \word_count_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \word_count_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \word_count_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \word_count_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \word_count_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \word_count_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \word_count_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \word_count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \word_count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \word_count_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \word_count_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \word_count_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \word_count_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \word_count_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \^word_count_reg_reg[0]_0\ : STD_LOGIC;
  signal \NLW_hdr_sum_reg_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_hdr_sum_reg_reg[15]_i_7__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdr_sum_reg_reg[15]_i_7__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hdr_sum_reg_reg[3]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hdr_sum_reg_reg[3]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_word_count_next0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_word_count_next0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_word_count_next0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_word_count_next0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[0]_i_3__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[0]_i_4\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[0]_i_7\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_3__0\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_4__0\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[2]_i_3\ : label is "soft_lutpair197";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[0]\ : label is "STATE_READ_HEADER:001,STATE_READ_PAYLOAD:011,STATE_READ_PAYLOAD_LAST:100,STATE_WAIT_LAST:010,STATE_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[1]\ : label is "STATE_READ_HEADER:001,STATE_READ_PAYLOAD:011,STATE_READ_PAYLOAD_LAST:100,STATE_WAIT_LAST:010,STATE_IDLE:000";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[2]\ : label is "STATE_READ_HEADER:001,STATE_READ_PAYLOAD:011,STATE_READ_PAYLOAD_LAST:100,STATE_WAIT_LAST:010,STATE_IDLE:000";
  attribute SOFT_HLUTNM of \hdr_ptr_reg[1]_i_1__0\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \hdr_ptr_reg[2]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \hdr_ptr_reg[3]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \hdr_ptr_reg[5]_i_3\ : label is "soft_lutpair195";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \hdr_sum_reg_reg[11]_i_1__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \hdr_sum_reg_reg[11]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \hdr_sum_reg_reg[11]_i_6__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \hdr_sum_reg_reg[11]_i_7__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \hdr_sum_reg_reg[15]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \hdr_sum_reg_reg[15]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \hdr_sum_reg_reg[15]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \hdr_sum_reg_reg[15]_i_7__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \hdr_sum_reg_reg[15]_i_8__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \hdr_sum_reg_reg[3]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \hdr_sum_reg_reg[3]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \hdr_sum_reg_reg[3]_i_8\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \hdr_sum_reg_reg[7]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \hdr_sum_reg_reg[7]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \hdr_sum_reg_reg[7]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \last_word_data_reg[6]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \last_word_data_reg[7]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of m_ip_hdr_valid_reg_i_2 : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of m_ip_hdr_valid_reg_i_3 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \m_ip_ihl_reg[3]_i_2\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \m_ip_payload_axis_tdata_reg[7]_i_3\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \m_ip_payload_axis_tdata_reg[7]_i_4\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \m_ip_payload_axis_tdata_reg[7]_i_5\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \m_ip_source_ip_reg[7]_i_2\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of m_udp_payload_axis_tready_int_reg_i_3 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of s_eth_payload_axis_tready_reg_i_3 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of s_eth_payload_axis_tready_reg_i_4 : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of s_eth_payload_axis_tready_reg_i_5 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of s_eth_payload_axis_tready_reg_i_6 : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \s_ip_payload_axis_tready_reg_i_3__0\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of s_select_udp_reg_i_2 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of temp_m_udp_payload_axis_tlast_reg_i_1 : label is "soft_lutpair194";
  attribute ADDER_THRESHOLD of word_count_next0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of word_count_next0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_inferred__0/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_inferred__0/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_inferred__0/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_inferred__0/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \word_count_reg[10]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \word_count_reg[11]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \word_count_reg[12]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \word_count_reg[13]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \word_count_reg[14]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \word_count_reg[15]_i_2\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \word_count_reg[1]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \word_count_reg[2]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \word_count_reg[3]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \word_count_reg[4]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \word_count_reg[5]_i_1\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \word_count_reg[6]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \word_count_reg[7]_i_1\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \word_count_reg[8]_i_1\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \word_count_reg[9]_i_1\ : label is "soft_lutpair204";
begin
  ip_rx_eth_hdr_ready <= \^ip_rx_eth_hdr_ready\;
  ip_rx_ip_hdr_valid <= \^ip_rx_ip_hdr_valid\;
  m_ip_payload_axis_tlast_reg_reg_0 <= \^m_ip_payload_axis_tlast_reg_reg_0\;
  m_ip_payload_axis_tvalid_reg_reg_0 <= \^m_ip_payload_axis_tvalid_reg_reg_0\;
  \m_ip_protocol_reg_reg[3]_0\ <= \^m_ip_protocol_reg_reg[3]_0\;
  s_eth_payload_axis_tready_reg_reg_0 <= \^s_eth_payload_axis_tready_reg_reg_0\;
  \word_count_reg_reg[0]_0\ <= \^word_count_reg_reg[0]_0\;
\FSM_sequential_state_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBABBBABABABA"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_i_2_n_0\,
      I1 => \FSM_sequential_state_reg[0]_i_3_n_0\,
      I2 => \FSM_sequential_state_reg[0]_i_4_n_0\,
      I3 => \FSM_sequential_state_reg[0]_i_5_n_0\,
      I4 => \FSM_sequential_state_reg[0]_i_6_n_0\,
      I5 => \^word_count_reg_reg[0]_0\,
      O => \FSM_sequential_state_reg[0]_i_1_n_0\
    );
\FSM_sequential_state_reg[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => in31(1),
      I1 => in31(0),
      I2 => in31(14),
      I3 => \m_ip_ihl_reg_reg_n_0_[0]\,
      O => \FSM_sequential_state_reg[0]_i_10_n_0\
    );
\FSM_sequential_state_reg[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => in31(15),
      I1 => \m_ip_ihl_reg_reg_n_0_[2]\,
      I2 => in31(13),
      I3 => in31(11),
      O => \FSM_sequential_state_reg[0]_i_11_n_0\
    );
\FSM_sequential_state_reg[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => in31(3),
      I1 => \m_ip_version_reg_reg_n_0_[0]\,
      I2 => in31(10),
      I3 => \m_ip_ihl_reg_reg_n_0_[1]\,
      O => \FSM_sequential_state_reg[0]_i_12_n_0\
    );
\FSM_sequential_state_reg[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => in31(12),
      I1 => in31(6),
      I2 => in31(4),
      I3 => in31(2),
      O => \FSM_sequential_state_reg[0]_i_13_n_0\
    );
\FSM_sequential_state_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \FSM_sequential_state_reg_reg[0]_0\,
      I1 => \^ip_rx_eth_hdr_ready\,
      I2 => \FSM_sequential_state_reg_reg[0]_1\,
      I3 => state_reg(1),
      I4 => state_reg(0),
      I5 => state_reg(2),
      O => \FSM_sequential_state_reg[0]_i_2_n_0\
    );
\FSM_sequential_state_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8000FFFF"
    )
        port map (
      I0 => rx_eth_payload_axis_tlast,
      I1 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I2 => \hdr_sum_reg_reg[0]_0\,
      I3 => rx_eth_payload_axis_tvalid,
      I4 => state_reg(0),
      I5 => state_reg(2),
      O => \FSM_sequential_state_reg[0]_i_3_n_0\
    );
\FSM_sequential_state_reg[0]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ip_rx_ip_hdr_valid\,
      I1 => \^m_ip_protocol_reg_reg[3]_0\,
      I2 => udp_rx_ip_hdr_ready,
      O => m_ip_hdr_valid_reg_reg_0
    );
\FSM_sequential_state_reg[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => state_reg(0),
      I1 => rx_eth_payload_axis_tvalid,
      I2 => \hdr_sum_reg_reg[0]_0\,
      I3 => \^s_eth_payload_axis_tready_reg_reg_0\,
      O => \FSM_sequential_state_reg[0]_i_4_n_0\
    );
\FSM_sequential_state_reg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_i_8_n_0\,
      I1 => \FSM_sequential_state_reg[0]_i_9_n_0\,
      I2 => \FSM_sequential_state_reg[0]_i_10_n_0\,
      I3 => \FSM_sequential_state_reg[0]_i_11_n_0\,
      I4 => \FSM_sequential_state_reg[0]_i_12_n_0\,
      I5 => \FSM_sequential_state_reg[0]_i_13_n_0\,
      O => \FSM_sequential_state_reg[0]_i_5_n_0\
    );
\FSM_sequential_state_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => state_reg(1),
      I1 => \hdr_ptr_reg[5]_i_3_n_0\,
      I2 => \hdr_ptr_reg_reg_n_0_[4]\,
      I3 => \hdr_ptr_reg_reg_n_0_[3]\,
      I4 => \hdr_ptr_reg_reg_n_0_[5]\,
      I5 => \hdr_ptr_reg_reg_n_0_[2]\,
      O => \FSM_sequential_state_reg[0]_i_6_n_0\
    );
\FSM_sequential_state_reg[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => \sel0__1\(0),
      I1 => temp_m_ip_payload_axis_tuser_reg_i_2_n_0,
      I2 => state_reg(1),
      O => \^word_count_reg_reg[0]_0\
    );
\FSM_sequential_state_reg[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => in31(5),
      I1 => \m_ip_version_reg_reg_n_0_[2]\,
      I2 => in31(8),
      I3 => \m_ip_version_reg_reg_n_0_[3]\,
      O => \FSM_sequential_state_reg[0]_i_8_n_0\
    );
\FSM_sequential_state_reg[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \m_ip_version_reg_reg_n_0_[1]\,
      I1 => \m_ip_ihl_reg_reg_n_0_[3]\,
      I2 => in31(9),
      I3 => in31(7),
      O => \FSM_sequential_state_reg[0]_i_9_n_0\
    );
\FSM_sequential_state_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FF00FF02FF00"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_2_n_0\,
      I1 => rx_eth_payload_axis_tlast,
      I2 => state_reg(2),
      I3 => \FSM_sequential_state_reg[1]_i_3_n_0\,
      I4 => \FSM_sequential_state_reg[1]_i_4__0_n_0\,
      I5 => \last_word_data_reg_reg[0]_0\,
      O => \FSM_sequential_state_reg[1]_i_1_n_0\
    );
\FSM_sequential_state_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100000000000000"
    )
        port map (
      I0 => \hdr_ptr_reg_reg_n_0_[2]\,
      I1 => \hdr_ptr_reg_reg_n_0_[5]\,
      I2 => \hdr_ptr_reg_reg_n_0_[3]\,
      I3 => \hdr_ptr_reg_reg_n_0_[4]\,
      I4 => \hdr_ptr_reg_reg_n_0_[0]\,
      I5 => \hdr_ptr_reg_reg_n_0_[1]\,
      O => \FSM_sequential_state_reg[1]_i_2_n_0\
    );
\FSM_sequential_state_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0222222222222222"
    )
        port map (
      I0 => state_reg(1),
      I1 => state_reg(2),
      I2 => rx_eth_payload_axis_tlast,
      I3 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I4 => \hdr_sum_reg_reg[0]_0\,
      I5 => rx_eth_payload_axis_tvalid,
      O => \FSM_sequential_state_reg[1]_i_3_n_0\
    );
\FSM_sequential_state_reg[1]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I1 => m_ip_payload_axis_tready_int_reg_reg_0,
      I2 => udp_rx_ip_payload_axis_tready,
      O => m_ip_payload_axis_tvalid_reg_reg_1
    );
\FSM_sequential_state_reg[1]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rx_eth_payload_axis_tvalid,
      I1 => \hdr_sum_reg_reg[0]_0\,
      I2 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I3 => state_reg(0),
      O => \FSM_sequential_state_reg[1]_i_4__0_n_0\
    );
\FSM_sequential_state_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0088000000883F00"
    )
        port map (
      I0 => \last_word_data_reg_reg[0]_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_0\,
      I2 => rx_eth_payload_axis_tlast,
      I3 => state_reg(2),
      I4 => state_reg(0),
      I5 => state_reg(1),
      O => \FSM_sequential_state_reg[2]_i_1_n_0\
    );
\FSM_sequential_state_reg[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I1 => \hdr_sum_reg_reg[0]_0\,
      I2 => rx_eth_payload_axis_tvalid,
      O => \FSM_sequential_state_reg[2]_i_3_n_0\
    );
\FSM_sequential_state_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => '1',
      D => \FSM_sequential_state_reg[0]_i_1_n_0\,
      Q => state_reg(0),
      R => sync_reg(0)
    );
\FSM_sequential_state_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => '1',
      D => \FSM_sequential_state_reg[1]_i_1_n_0\,
      Q => state_reg(1),
      R => sync_reg(0)
    );
\FSM_sequential_state_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => '1',
      D => \FSM_sequential_state_reg[2]_i_1_n_0\,
      Q => state_reg(2),
      R => sync_reg(0)
    );
\hdr_ptr_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => state_reg(0),
      I1 => state_reg(1),
      I2 => state_reg(2),
      O => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_ptr_reg[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \hdr_ptr_reg_reg_n_0_[0]\,
      O => \hdr_ptr_reg[0]_i_2_n_0\
    );
\hdr_ptr_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"60"
    )
        port map (
      I0 => \hdr_ptr_reg_reg_n_0_[0]\,
      I1 => \hdr_ptr_reg_reg_n_0_[1]\,
      I2 => state_reg(0),
      O => \hdr_ptr_reg[1]_i_1__0_n_0\
    );
\hdr_ptr_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A80"
    )
        port map (
      I0 => state_reg(0),
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \hdr_ptr_reg_reg_n_0_[2]\,
      O => hdr_ptr_next(2)
    );
\hdr_ptr_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F800000"
    )
        port map (
      I0 => \hdr_ptr_reg_reg_n_0_[1]\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => \hdr_ptr_reg_reg_n_0_[2]\,
      I3 => \hdr_ptr_reg_reg_n_0_[3]\,
      I4 => state_reg(0),
      O => hdr_ptr_next(3)
    );
\hdr_ptr_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88882888"
    )
        port map (
      I0 => state_reg(0),
      I1 => \hdr_ptr_reg_reg_n_0_[4]\,
      I2 => \hdr_ptr_reg_reg_n_0_[3]\,
      I3 => \hdr_ptr_reg_reg_n_0_[2]\,
      I4 => \hdr_ptr_reg[5]_i_3_n_0\,
      O => \hdr_ptr_reg[4]_i_1__0_n_0\
    );
\hdr_ptr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000011111111"
    )
        port map (
      I0 => state_reg(2),
      I1 => state_reg(1),
      I2 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I3 => \hdr_sum_reg_reg[0]_0\,
      I4 => rx_eth_payload_axis_tvalid,
      I5 => state_reg(0),
      O => \hdr_ptr_reg[5]_i_1_n_0\
    );
\hdr_ptr_reg[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0007080F000F000"
    )
        port map (
      I0 => \hdr_ptr_reg_reg_n_0_[3]\,
      I1 => \hdr_ptr_reg_reg_n_0_[2]\,
      I2 => state_reg(0),
      I3 => \hdr_ptr_reg_reg_n_0_[5]\,
      I4 => \hdr_ptr_reg[5]_i_3_n_0\,
      I5 => \hdr_ptr_reg_reg_n_0_[4]\,
      O => \hdr_ptr_reg[5]_i_2__0_n_0\
    );
\hdr_ptr_reg[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \hdr_ptr_reg_reg_n_0_[0]\,
      I1 => \hdr_ptr_reg_reg_n_0_[1]\,
      O => \hdr_ptr_reg[5]_i_3_n_0\
    );
\hdr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => \hdr_ptr_reg[0]_i_2_n_0\,
      Q => \hdr_ptr_reg_reg_n_0_[0]\,
      R => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => \hdr_ptr_reg[1]_i_1__0_n_0\,
      Q => \hdr_ptr_reg_reg_n_0_[1]\,
      R => '0'
    );
\hdr_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => hdr_ptr_next(2),
      Q => \hdr_ptr_reg_reg_n_0_[2]\,
      R => '0'
    );
\hdr_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => hdr_ptr_next(3),
      Q => \hdr_ptr_reg_reg_n_0_[3]\,
      R => '0'
    );
\hdr_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => \hdr_ptr_reg[4]_i_1__0_n_0\,
      Q => \hdr_ptr_reg_reg_n_0_[4]\,
      R => '0'
    );
\hdr_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => \hdr_ptr_reg[5]_i_2__0_n_0\,
      Q => \hdr_ptr_reg_reg_n_0_[5]\,
      R => '0'
    );
\hdr_sum_reg[11]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdr_sum_reg(8),
      I1 => \m_ip_version_reg_reg[3]_0\(0),
      O => \hdr_sum_reg[11]_i_10_n_0\
    );
\hdr_sum_reg[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[11]_i_6__0_n_4\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => \hdr_sum_reg_reg[15]_i_8__0_n_7\,
      O => \hdr_sum_reg[11]_i_2_n_0\
    );
\hdr_sum_reg[11]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[11]_i_6__0_n_5\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => \hdr_sum_reg_reg[11]_i_7__0_n_4\,
      O => \hdr_sum_reg[11]_i_3_n_0\
    );
\hdr_sum_reg[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[11]_i_6__0_n_6\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => \hdr_sum_reg_reg[11]_i_7__0_n_5\,
      O => \hdr_sum_reg[11]_i_4_n_0\
    );
\hdr_sum_reg[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[11]_i_6__0_n_7\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => \hdr_sum_reg_reg[11]_i_7__0_n_6\,
      O => \hdr_sum_reg[11]_i_5_n_0\
    );
\hdr_sum_reg[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdr_sum_reg(10),
      I1 => \m_ip_version_reg_reg[3]_0\(2),
      O => \hdr_sum_reg[11]_i_8_n_0\
    );
\hdr_sum_reg[11]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdr_sum_reg(9),
      I1 => \m_ip_version_reg_reg[3]_0\(1),
      O => \hdr_sum_reg[11]_i_9_n_0\
    );
\hdr_sum_reg[15]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdr_sum_reg(14),
      I1 => \m_ip_version_reg_reg[3]_0\(6),
      O => \hdr_sum_reg[15]_i_10_n_0\
    );
\hdr_sum_reg[15]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdr_sum_reg(13),
      I1 => \m_ip_version_reg_reg[3]_0\(5),
      O => \hdr_sum_reg[15]_i_11_n_0\
    );
\hdr_sum_reg[15]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdr_sum_reg(12),
      I1 => \m_ip_version_reg_reg[3]_0\(4),
      O => \hdr_sum_reg[15]_i_12_n_0\
    );
\hdr_sum_reg[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdr_sum_reg(11),
      I1 => \m_ip_version_reg_reg[3]_0\(3),
      O => \hdr_sum_reg[15]_i_13_n_0\
    );
\hdr_sum_reg[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[15]_i_6_n_4\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => \hdr_sum_reg_reg[15]_i_7__0_n_7\,
      O => \hdr_sum_reg[15]_i_2_n_0\
    );
\hdr_sum_reg[15]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[15]_i_6_n_5\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => \hdr_sum_reg_reg[15]_i_8__0_n_4\,
      O => \hdr_sum_reg[15]_i_3_n_0\
    );
\hdr_sum_reg[15]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[15]_i_6_n_6\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => \hdr_sum_reg_reg[15]_i_8__0_n_5\,
      O => \hdr_sum_reg[15]_i_4_n_0\
    );
\hdr_sum_reg[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[15]_i_6_n_7\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => \hdr_sum_reg_reg[15]_i_8__0_n_6\,
      O => \hdr_sum_reg[15]_i_5_n_0\
    );
\hdr_sum_reg[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdr_sum_reg(15),
      I1 => \m_ip_version_reg_reg[3]_0\(7),
      O => \hdr_sum_reg[15]_i_9_n_0\
    );
\hdr_sum_reg[3]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdr_sum_reg(2),
      I1 => \m_ip_version_reg_reg[3]_0\(2),
      O => \hdr_sum_reg[3]_i_10_n_0\
    );
\hdr_sum_reg[3]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdr_sum_reg(1),
      I1 => \m_ip_version_reg_reg[3]_0\(1),
      O => \hdr_sum_reg[3]_i_11_n_0\
    );
\hdr_sum_reg[3]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdr_sum_reg(0),
      I1 => \m_ip_version_reg_reg[3]_0\(0),
      O => \hdr_sum_reg[3]_i_12_n_0\
    );
\hdr_sum_reg[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[3]_i_7_n_3\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => \hdr_sum_reg_reg[15]_i_7__0_n_2\,
      O => p_1_in
    );
\hdr_sum_reg[3]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[3]_i_8_n_4\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => hdr_sum_reg(3),
      O => \hdr_sum_reg[3]_i_3__0_n_0\
    );
\hdr_sum_reg[3]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[3]_i_8_n_5\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => hdr_sum_reg(2),
      O => \hdr_sum_reg[3]_i_4_n_0\
    );
\hdr_sum_reg[3]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[3]_i_8_n_6\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => hdr_sum_reg(1),
      O => \hdr_sum_reg[3]_i_5_n_0\
    );
\hdr_sum_reg[3]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => \hdr_sum_reg_reg[15]_i_7__0_n_2\,
      I1 => \hdr_sum_reg_reg[3]_i_7_n_3\,
      I2 => hdr_sum_reg(0),
      I3 => \hdr_ptr_reg_reg_n_0_[0]\,
      I4 => \hdr_sum_reg_reg[3]_i_8_n_7\,
      O => \hdr_sum_reg[3]_i_6__0_n_0\
    );
\hdr_sum_reg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdr_sum_reg(3),
      I1 => \m_ip_version_reg_reg[3]_0\(3),
      O => \hdr_sum_reg[3]_i_9_n_0\
    );
\hdr_sum_reg[7]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdr_sum_reg(4),
      I1 => \m_ip_version_reg_reg[3]_0\(4),
      O => \hdr_sum_reg[7]_i_10_n_0\
    );
\hdr_sum_reg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[7]_i_6_n_4\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => \hdr_sum_reg_reg[11]_i_7__0_n_7\,
      O => \hdr_sum_reg[7]_i_2_n_0\
    );
\hdr_sum_reg[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[7]_i_6_n_5\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => hdr_sum_reg(6),
      O => \hdr_sum_reg[7]_i_3_n_0\
    );
\hdr_sum_reg[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[7]_i_6_n_6\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => hdr_sum_reg(5),
      O => \hdr_sum_reg[7]_i_4_n_0\
    );
\hdr_sum_reg[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[7]_i_6_n_7\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => hdr_sum_reg(4),
      O => \hdr_sum_reg[7]_i_5_n_0\
    );
\hdr_sum_reg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdr_sum_reg(7),
      I1 => \m_ip_version_reg_reg[3]_0\(7),
      O => \hdr_sum_reg[7]_i_7_n_0\
    );
\hdr_sum_reg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdr_sum_reg(6),
      I1 => \m_ip_version_reg_reg[3]_0\(6),
      O => \hdr_sum_reg[7]_i_8_n_0\
    );
\hdr_sum_reg[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hdr_sum_reg(5),
      I1 => \m_ip_version_reg_reg[3]_0\(5),
      O => \hdr_sum_reg[7]_i_9_n_0\
    );
\hdr_sum_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => in31(0),
      Q => hdr_sum_reg(0),
      R => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_sum_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => in31(10),
      Q => hdr_sum_reg(10),
      R => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_sum_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => in31(11),
      Q => hdr_sum_reg(11),
      R => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_sum_reg_reg[11]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[7]_i_1_n_0\,
      CO(3) => \hdr_sum_reg_reg[11]_i_1__0_n_0\,
      CO(2) => \hdr_sum_reg_reg[11]_i_1__0_n_1\,
      CO(1) => \hdr_sum_reg_reg[11]_i_1__0_n_2\,
      CO(0) => \hdr_sum_reg_reg[11]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in31(11 downto 8),
      S(3) => \hdr_sum_reg[11]_i_2_n_0\,
      S(2) => \hdr_sum_reg[11]_i_3_n_0\,
      S(1) => \hdr_sum_reg[11]_i_4_n_0\,
      S(0) => \hdr_sum_reg[11]_i_5_n_0\
    );
\hdr_sum_reg_reg[11]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[7]_i_6_n_0\,
      CO(3) => \hdr_sum_reg_reg[11]_i_6__0_n_0\,
      CO(2) => \hdr_sum_reg_reg[11]_i_6__0_n_1\,
      CO(1) => \hdr_sum_reg_reg[11]_i_6__0_n_2\,
      CO(0) => \hdr_sum_reg_reg[11]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdr_sum_reg_reg[11]_i_6__0_n_4\,
      O(2) => \hdr_sum_reg_reg[11]_i_6__0_n_5\,
      O(1) => \hdr_sum_reg_reg[11]_i_6__0_n_6\,
      O(0) => \hdr_sum_reg_reg[11]_i_6__0_n_7\,
      S(3 downto 0) => hdr_sum_reg(11 downto 8)
    );
\hdr_sum_reg_reg[11]_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdr_sum_reg_reg[11]_i_7__0_n_0\,
      CO(2) => \hdr_sum_reg_reg[11]_i_7__0_n_1\,
      CO(1) => \hdr_sum_reg_reg[11]_i_7__0_n_2\,
      CO(0) => \hdr_sum_reg_reg[11]_i_7__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => hdr_sum_reg(10 downto 8),
      DI(0) => '0',
      O(3) => \hdr_sum_reg_reg[11]_i_7__0_n_4\,
      O(2) => \hdr_sum_reg_reg[11]_i_7__0_n_5\,
      O(1) => \hdr_sum_reg_reg[11]_i_7__0_n_6\,
      O(0) => \hdr_sum_reg_reg[11]_i_7__0_n_7\,
      S(3) => \hdr_sum_reg[11]_i_8_n_0\,
      S(2) => \hdr_sum_reg[11]_i_9_n_0\,
      S(1) => \hdr_sum_reg[11]_i_10_n_0\,
      S(0) => hdr_sum_reg(7)
    );
\hdr_sum_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => in31(12),
      Q => hdr_sum_reg(12),
      R => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_sum_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => in31(13),
      Q => hdr_sum_reg(13),
      R => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_sum_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => in31(14),
      Q => hdr_sum_reg(14),
      R => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_sum_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => in31(15),
      Q => hdr_sum_reg(15),
      R => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_sum_reg_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[11]_i_1__0_n_0\,
      CO(3) => \NLW_hdr_sum_reg_reg[15]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \hdr_sum_reg_reg[15]_i_1_n_1\,
      CO(1) => \hdr_sum_reg_reg[15]_i_1_n_2\,
      CO(0) => \hdr_sum_reg_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in31(15 downto 12),
      S(3) => \hdr_sum_reg[15]_i_2_n_0\,
      S(2) => \hdr_sum_reg[15]_i_3_n_0\,
      S(1) => \hdr_sum_reg[15]_i_4_n_0\,
      S(0) => \hdr_sum_reg[15]_i_5_n_0\
    );
\hdr_sum_reg_reg[15]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[11]_i_6__0_n_0\,
      CO(3) => \hdr_sum_reg_reg[15]_i_6_n_0\,
      CO(2) => \hdr_sum_reg_reg[15]_i_6_n_1\,
      CO(1) => \hdr_sum_reg_reg[15]_i_6_n_2\,
      CO(0) => \hdr_sum_reg_reg[15]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdr_sum_reg_reg[15]_i_6_n_4\,
      O(2) => \hdr_sum_reg_reg[15]_i_6_n_5\,
      O(1) => \hdr_sum_reg_reg[15]_i_6_n_6\,
      O(0) => \hdr_sum_reg_reg[15]_i_6_n_7\,
      S(3 downto 0) => hdr_sum_reg(15 downto 12)
    );
\hdr_sum_reg_reg[15]_i_7__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[15]_i_8__0_n_0\,
      CO(3 downto 2) => \NLW_hdr_sum_reg_reg[15]_i_7__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \hdr_sum_reg_reg[15]_i_7__0_n_2\,
      CO(0) => \NLW_hdr_sum_reg_reg[15]_i_7__0_CO_UNCONNECTED\(0),
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => hdr_sum_reg(15),
      O(3 downto 1) => \NLW_hdr_sum_reg_reg[15]_i_7__0_O_UNCONNECTED\(3 downto 1),
      O(0) => \hdr_sum_reg_reg[15]_i_7__0_n_7\,
      S(3 downto 1) => B"001",
      S(0) => \hdr_sum_reg[15]_i_9_n_0\
    );
\hdr_sum_reg_reg[15]_i_8__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[11]_i_7__0_n_0\,
      CO(3) => \hdr_sum_reg_reg[15]_i_8__0_n_0\,
      CO(2) => \hdr_sum_reg_reg[15]_i_8__0_n_1\,
      CO(1) => \hdr_sum_reg_reg[15]_i_8__0_n_2\,
      CO(0) => \hdr_sum_reg_reg[15]_i_8__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => hdr_sum_reg(14 downto 11),
      O(3) => \hdr_sum_reg_reg[15]_i_8__0_n_4\,
      O(2) => \hdr_sum_reg_reg[15]_i_8__0_n_5\,
      O(1) => \hdr_sum_reg_reg[15]_i_8__0_n_6\,
      O(0) => \hdr_sum_reg_reg[15]_i_8__0_n_7\,
      S(3) => \hdr_sum_reg[15]_i_10_n_0\,
      S(2) => \hdr_sum_reg[15]_i_11_n_0\,
      S(1) => \hdr_sum_reg[15]_i_12_n_0\,
      S(0) => \hdr_sum_reg[15]_i_13_n_0\
    );
\hdr_sum_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => in31(1),
      Q => hdr_sum_reg(1),
      R => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_sum_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => in31(2),
      Q => hdr_sum_reg(2),
      R => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_sum_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => in31(3),
      Q => hdr_sum_reg(3),
      R => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_sum_reg_reg[3]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdr_sum_reg_reg[3]_i_1_n_0\,
      CO(2) => \hdr_sum_reg_reg[3]_i_1_n_1\,
      CO(1) => \hdr_sum_reg_reg[3]_i_1_n_2\,
      CO(0) => \hdr_sum_reg_reg[3]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => p_1_in,
      O(3 downto 0) => in31(3 downto 0),
      S(3) => \hdr_sum_reg[3]_i_3__0_n_0\,
      S(2) => \hdr_sum_reg[3]_i_4_n_0\,
      S(1) => \hdr_sum_reg[3]_i_5_n_0\,
      S(0) => \hdr_sum_reg[3]_i_6__0_n_0\
    );
\hdr_sum_reg_reg[3]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[15]_i_6_n_0\,
      CO(3 downto 1) => \NLW_hdr_sum_reg_reg[3]_i_7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \hdr_sum_reg_reg[3]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_hdr_sum_reg_reg[3]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\hdr_sum_reg_reg[3]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdr_sum_reg_reg[3]_i_8_n_0\,
      CO(2) => \hdr_sum_reg_reg[3]_i_8_n_1\,
      CO(1) => \hdr_sum_reg_reg[3]_i_8_n_2\,
      CO(0) => \hdr_sum_reg_reg[3]_i_8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => hdr_sum_reg(3 downto 0),
      O(3) => \hdr_sum_reg_reg[3]_i_8_n_4\,
      O(2) => \hdr_sum_reg_reg[3]_i_8_n_5\,
      O(1) => \hdr_sum_reg_reg[3]_i_8_n_6\,
      O(0) => \hdr_sum_reg_reg[3]_i_8_n_7\,
      S(3) => \hdr_sum_reg[3]_i_9_n_0\,
      S(2) => \hdr_sum_reg[3]_i_10_n_0\,
      S(1) => \hdr_sum_reg[3]_i_11_n_0\,
      S(0) => \hdr_sum_reg[3]_i_12_n_0\
    );
\hdr_sum_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => in31(4),
      Q => hdr_sum_reg(4),
      R => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_sum_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => in31(5),
      Q => hdr_sum_reg(5),
      R => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_sum_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => in31(6),
      Q => hdr_sum_reg(6),
      R => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_sum_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => in31(7),
      Q => hdr_sum_reg(7),
      R => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_sum_reg_reg[7]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[3]_i_1_n_0\,
      CO(3) => \hdr_sum_reg_reg[7]_i_1_n_0\,
      CO(2) => \hdr_sum_reg_reg[7]_i_1_n_1\,
      CO(1) => \hdr_sum_reg_reg[7]_i_1_n_2\,
      CO(0) => \hdr_sum_reg_reg[7]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => in31(7 downto 4),
      S(3) => \hdr_sum_reg[7]_i_2_n_0\,
      S(2) => \hdr_sum_reg[7]_i_3_n_0\,
      S(1) => \hdr_sum_reg[7]_i_4_n_0\,
      S(0) => \hdr_sum_reg[7]_i_5_n_0\
    );
\hdr_sum_reg_reg[7]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[3]_i_8_n_0\,
      CO(3) => \hdr_sum_reg_reg[7]_i_6_n_0\,
      CO(2) => \hdr_sum_reg_reg[7]_i_6_n_1\,
      CO(1) => \hdr_sum_reg_reg[7]_i_6_n_2\,
      CO(0) => \hdr_sum_reg_reg[7]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => hdr_sum_reg(7 downto 4),
      O(3) => \hdr_sum_reg_reg[7]_i_6_n_4\,
      O(2) => \hdr_sum_reg_reg[7]_i_6_n_5\,
      O(1) => \hdr_sum_reg_reg[7]_i_6_n_6\,
      O(0) => \hdr_sum_reg_reg[7]_i_6_n_7\,
      S(3) => \hdr_sum_reg[7]_i_7_n_0\,
      S(2) => \hdr_sum_reg[7]_i_8_n_0\,
      S(1) => \hdr_sum_reg[7]_i_9_n_0\,
      S(0) => \hdr_sum_reg[7]_i_10_n_0\
    );
\hdr_sum_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => in31(8),
      Q => hdr_sum_reg(8),
      R => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_sum_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \hdr_ptr_reg[5]_i_1_n_0\,
      D => in31(9),
      Q => hdr_sum_reg(9),
      R => \hdr_ptr_reg[0]_i_1_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_ip_length_reg_reg_n_0_[8]\,
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_ip_length_reg_reg_n_0_[7]\,
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_ip_length_reg_reg_n_0_[6]\,
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_ip_length_reg_reg_n_0_[5]\,
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_ip_length_reg_reg_n_0_[12]\,
      O => \i__carry__1_i_1__1_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_ip_length_reg_reg_n_0_[11]\,
      O => \i__carry__1_i_2__1_n_0\
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_ip_length_reg_reg_n_0_[10]\,
      O => \i__carry__1_i_3__1_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_ip_length_reg_reg_n_0_[9]\,
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_ip_length_reg_reg_n_0_[15]\,
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_ip_length_reg_reg_n_0_[14]\,
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_ip_length_reg_reg_n_0_[13]\,
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_ip_length_reg_reg_n_0_[3]\,
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_ip_length_reg_reg_n_0_[2]\,
      O => \i__carry_i_2__1_n_0\
    );
\last_word_data_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200C2000"
    )
        port map (
      I0 => \m_ip_version_reg_reg[3]_0\(0),
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      I4 => last_word_data_reg(0),
      O => m_ip_payload_axis_tdata_int(0)
    );
\last_word_data_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200C2000"
    )
        port map (
      I0 => \m_ip_version_reg_reg[3]_0\(1),
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      I4 => last_word_data_reg(1),
      O => m_ip_payload_axis_tdata_int(1)
    );
\last_word_data_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200C2000"
    )
        port map (
      I0 => \m_ip_version_reg_reg[3]_0\(2),
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      I4 => last_word_data_reg(2),
      O => m_ip_payload_axis_tdata_int(2)
    );
\last_word_data_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200C2000"
    )
        port map (
      I0 => \m_ip_version_reg_reg[3]_0\(3),
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      I4 => last_word_data_reg(3),
      O => m_ip_payload_axis_tdata_int(3)
    );
\last_word_data_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200C2000"
    )
        port map (
      I0 => \m_ip_version_reg_reg[3]_0\(4),
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      I4 => last_word_data_reg(4),
      O => m_ip_payload_axis_tdata_int(4)
    );
\last_word_data_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200C2000"
    )
        port map (
      I0 => \m_ip_version_reg_reg[3]_0\(5),
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      I4 => last_word_data_reg(5),
      O => m_ip_payload_axis_tdata_int(5)
    );
\last_word_data_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200C2000"
    )
        port map (
      I0 => \m_ip_version_reg_reg[3]_0\(6),
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      I4 => last_word_data_reg(6),
      O => m_ip_payload_axis_tdata_int(6)
    );
\last_word_data_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => state_reg(2),
      I1 => state_reg(0),
      I2 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I3 => \hdr_sum_reg_reg[0]_0\,
      I4 => rx_eth_payload_axis_tvalid,
      I5 => \last_word_data_reg_reg[0]_0\,
      O => store_last_word
    );
\last_word_data_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"200C2000"
    )
        port map (
      I0 => \m_ip_version_reg_reg[3]_0\(7),
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      I4 => last_word_data_reg(7),
      O => m_ip_payload_axis_tdata_int(7)
    );
\last_word_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_last_word,
      D => m_ip_payload_axis_tdata_int(0),
      Q => last_word_data_reg(0),
      R => '0'
    );
\last_word_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_last_word,
      D => m_ip_payload_axis_tdata_int(1),
      Q => last_word_data_reg(1),
      R => '0'
    );
\last_word_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_last_word,
      D => m_ip_payload_axis_tdata_int(2),
      Q => last_word_data_reg(2),
      R => '0'
    );
\last_word_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_last_word,
      D => m_ip_payload_axis_tdata_int(3),
      Q => last_word_data_reg(3),
      R => '0'
    );
\last_word_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_last_word,
      D => m_ip_payload_axis_tdata_int(4),
      Q => last_word_data_reg(4),
      R => '0'
    );
\last_word_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_last_word,
      D => m_ip_payload_axis_tdata_int(5),
      Q => last_word_data_reg(5),
      R => '0'
    );
\last_word_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_last_word,
      D => m_ip_payload_axis_tdata_int(6),
      Q => last_word_data_reg(6),
      R => '0'
    );
\last_word_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_last_word,
      D => m_ip_payload_axis_tdata_int(7),
      Q => last_word_data_reg(7),
      R => '0'
    );
m_ip_hdr_valid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF08"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_2_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3_n_0\,
      I2 => \FSM_sequential_state_reg[0]_i_5_n_0\,
      I3 => m_ip_hdr_valid_reg_i_2_n_0,
      I4 => m_ip_hdr_valid_reg_i_3_n_0,
      O => m_ip_hdr_valid_next
    );
m_ip_hdr_valid_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ip_rx_ip_hdr_valid\,
      I1 => \^m_ip_protocol_reg_reg[3]_0\,
      I2 => udp_rx_ip_hdr_ready,
      O => m_ip_hdr_valid_reg_i_2_n_0
    );
m_ip_hdr_valid_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF55C55"
    )
        port map (
      I0 => m_ip_hdr_valid_reg_i_2_n_0,
      I1 => s_eth_hdr_ready_reg_reg_0,
      I2 => state_reg(1),
      I3 => state_reg(0),
      I4 => state_reg(2),
      O => m_ip_hdr_valid_reg_i_3_n_0
    );
m_ip_hdr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => '1',
      D => m_ip_hdr_valid_next,
      Q => \^ip_rx_ip_hdr_valid\,
      R => sync_reg(0)
    );
\m_ip_ihl_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \m_ip_ihl_reg[3]_i_2_n_0\,
      I1 => \hdr_ptr_reg_reg_n_0_[3]\,
      I2 => \hdr_ptr_reg_reg_n_0_[2]\,
      I3 => \hdr_ptr_reg_reg_n_0_[1]\,
      I4 => \hdr_ptr_reg_reg_n_0_[5]\,
      I5 => \hdr_ptr_reg_reg_n_0_[4]\,
      O => store_ip_version_ihl
    );
\m_ip_ihl_reg[3]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_4__0_n_0\,
      I1 => state_reg(1),
      I2 => state_reg(2),
      I3 => \hdr_ptr_reg_reg_n_0_[0]\,
      O => \m_ip_ihl_reg[3]_i_2_n_0\
    );
\m_ip_ihl_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_version_ihl,
      D => \m_ip_version_reg_reg[3]_0\(0),
      Q => \m_ip_ihl_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_ip_ihl_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_version_ihl,
      D => \m_ip_version_reg_reg[3]_0\(1),
      Q => \m_ip_ihl_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_ip_ihl_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_version_ihl,
      D => \m_ip_version_reg_reg[3]_0\(2),
      Q => \m_ip_ihl_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_ip_ihl_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_version_ihl,
      D => \m_ip_version_reg_reg[3]_0\(3),
      Q => \m_ip_ihl_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_ip_length_reg[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \m_ip_ihl_reg[3]_i_2_n_0\,
      I1 => \hdr_ptr_reg_reg_n_0_[1]\,
      I2 => \hdr_ptr_reg_reg_n_0_[4]\,
      I3 => \hdr_ptr_reg_reg_n_0_[3]\,
      I4 => \hdr_ptr_reg_reg_n_0_[5]\,
      I5 => \hdr_ptr_reg_reg_n_0_[2]\,
      O => store_ip_length_1
    );
\m_ip_length_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_4__0_n_0\,
      I1 => \hdr_ptr_reg_reg_n_0_[1]\,
      I2 => \hdr_ptr_reg_reg_n_0_[0]\,
      I3 => \hdr_ptr_reg_reg_n_0_[2]\,
      I4 => \hdr_ptr_reg_reg_n_0_[3]\,
      I5 => \m_ip_length_reg[7]_i_2_n_0\,
      O => store_ip_length_0
    );
\m_ip_length_reg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \hdr_ptr_reg_reg_n_0_[4]\,
      I1 => \hdr_ptr_reg_reg_n_0_[5]\,
      I2 => state_reg(2),
      I3 => state_reg(1),
      O => \m_ip_length_reg[7]_i_2_n_0\
    );
\m_ip_length_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_length_0,
      D => \m_ip_version_reg_reg[3]_0\(0),
      Q => \m_ip_length_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_ip_length_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_length_1,
      D => \m_ip_version_reg_reg[3]_0\(2),
      Q => \m_ip_length_reg_reg_n_0_[10]\,
      R => '0'
    );
\m_ip_length_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_length_1,
      D => \m_ip_version_reg_reg[3]_0\(3),
      Q => \m_ip_length_reg_reg_n_0_[11]\,
      R => '0'
    );
\m_ip_length_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_length_1,
      D => \m_ip_version_reg_reg[3]_0\(4),
      Q => \m_ip_length_reg_reg_n_0_[12]\,
      R => '0'
    );
\m_ip_length_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_length_1,
      D => \m_ip_version_reg_reg[3]_0\(5),
      Q => \m_ip_length_reg_reg_n_0_[13]\,
      R => '0'
    );
\m_ip_length_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_length_1,
      D => \m_ip_version_reg_reg[3]_0\(6),
      Q => \m_ip_length_reg_reg_n_0_[14]\,
      R => '0'
    );
\m_ip_length_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_length_1,
      D => \m_ip_version_reg_reg[3]_0\(7),
      Q => \m_ip_length_reg_reg_n_0_[15]\,
      R => '0'
    );
\m_ip_length_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_length_0,
      D => \m_ip_version_reg_reg[3]_0\(1),
      Q => \m_ip_length_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_ip_length_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_length_0,
      D => \m_ip_version_reg_reg[3]_0\(2),
      Q => \m_ip_length_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_ip_length_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_length_0,
      D => \m_ip_version_reg_reg[3]_0\(3),
      Q => \m_ip_length_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_ip_length_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_length_0,
      D => \m_ip_version_reg_reg[3]_0\(4),
      Q => \m_ip_length_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_ip_length_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_length_0,
      D => \m_ip_version_reg_reg[3]_0\(5),
      Q => \m_ip_length_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_ip_length_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_length_0,
      D => \m_ip_version_reg_reg[3]_0\(6),
      Q => \m_ip_length_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_ip_length_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_length_0,
      D => \m_ip_version_reg_reg[3]_0\(7),
      Q => \m_ip_length_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_ip_length_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_length_1,
      D => \m_ip_version_reg_reg[3]_0\(0),
      Q => \m_ip_length_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_ip_length_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_length_1,
      D => \m_ip_version_reg_reg[3]_0\(1),
      Q => \m_ip_length_reg_reg_n_0_[9]\,
      R => '0'
    );
\m_ip_payload_axis_tdata_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFF4440000"
    )
        port map (
      I0 => \m_ip_payload_axis_tdata_reg[7]_i_3_n_0\,
      I1 => \m_ip_version_reg_reg[3]_0\(0),
      I2 => \m_ip_payload_axis_tdata_reg[7]_i_4_n_0\,
      I3 => last_word_data_reg(0),
      I4 => \m_ip_payload_axis_tdata_reg[7]_i_5_n_0\,
      I5 => temp_m_ip_payload_axis_tdata_reg(0),
      O => \m_ip_payload_axis_tdata_reg[0]_i_1__0_n_0\
    );
\m_ip_payload_axis_tdata_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFF4440000"
    )
        port map (
      I0 => \m_ip_payload_axis_tdata_reg[7]_i_3_n_0\,
      I1 => \m_ip_version_reg_reg[3]_0\(1),
      I2 => \m_ip_payload_axis_tdata_reg[7]_i_4_n_0\,
      I3 => last_word_data_reg(1),
      I4 => \m_ip_payload_axis_tdata_reg[7]_i_5_n_0\,
      I5 => temp_m_ip_payload_axis_tdata_reg(1),
      O => \m_ip_payload_axis_tdata_reg[1]_i_1__0_n_0\
    );
\m_ip_payload_axis_tdata_reg[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFF4440000"
    )
        port map (
      I0 => \m_ip_payload_axis_tdata_reg[7]_i_3_n_0\,
      I1 => \m_ip_version_reg_reg[3]_0\(2),
      I2 => \m_ip_payload_axis_tdata_reg[7]_i_4_n_0\,
      I3 => last_word_data_reg(2),
      I4 => \m_ip_payload_axis_tdata_reg[7]_i_5_n_0\,
      I5 => temp_m_ip_payload_axis_tdata_reg(2),
      O => \m_ip_payload_axis_tdata_reg[2]_i_1__0_n_0\
    );
\m_ip_payload_axis_tdata_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFF4440000"
    )
        port map (
      I0 => \m_ip_payload_axis_tdata_reg[7]_i_3_n_0\,
      I1 => \m_ip_version_reg_reg[3]_0\(3),
      I2 => \m_ip_payload_axis_tdata_reg[7]_i_4_n_0\,
      I3 => last_word_data_reg(3),
      I4 => \m_ip_payload_axis_tdata_reg[7]_i_5_n_0\,
      I5 => temp_m_ip_payload_axis_tdata_reg(3),
      O => \m_ip_payload_axis_tdata_reg[3]_i_1__0_n_0\
    );
\m_ip_payload_axis_tdata_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFF4440000"
    )
        port map (
      I0 => \m_ip_payload_axis_tdata_reg[7]_i_3_n_0\,
      I1 => \m_ip_version_reg_reg[3]_0\(4),
      I2 => \m_ip_payload_axis_tdata_reg[7]_i_4_n_0\,
      I3 => last_word_data_reg(4),
      I4 => \m_ip_payload_axis_tdata_reg[7]_i_5_n_0\,
      I5 => temp_m_ip_payload_axis_tdata_reg(4),
      O => \m_ip_payload_axis_tdata_reg[4]_i_1__0_n_0\
    );
\m_ip_payload_axis_tdata_reg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFF4440000"
    )
        port map (
      I0 => \m_ip_payload_axis_tdata_reg[7]_i_3_n_0\,
      I1 => \m_ip_version_reg_reg[3]_0\(5),
      I2 => \m_ip_payload_axis_tdata_reg[7]_i_4_n_0\,
      I3 => last_word_data_reg(5),
      I4 => \m_ip_payload_axis_tdata_reg[7]_i_5_n_0\,
      I5 => temp_m_ip_payload_axis_tdata_reg(5),
      O => \m_ip_payload_axis_tdata_reg[5]_i_1__0_n_0\
    );
\m_ip_payload_axis_tdata_reg[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFF4440000"
    )
        port map (
      I0 => \m_ip_payload_axis_tdata_reg[7]_i_3_n_0\,
      I1 => \m_ip_version_reg_reg[3]_0\(6),
      I2 => \m_ip_payload_axis_tdata_reg[7]_i_4_n_0\,
      I3 => last_word_data_reg(6),
      I4 => \m_ip_payload_axis_tdata_reg[7]_i_5_n_0\,
      I5 => temp_m_ip_payload_axis_tdata_reg(6),
      O => \m_ip_payload_axis_tdata_reg[6]_i_1__0_n_0\
    );
\m_ip_payload_axis_tdata_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
        port map (
      I0 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I1 => m_ip_payload_axis_tready_int_reg,
      I2 => udp_rx_ip_payload_axis_tready,
      I3 => m_ip_payload_axis_tready_int_reg_reg_0,
      I4 => m_ip_payload_axis_tready_int_reg_reg_1,
      O => m_ip_payload_axis_tuser_reg
    );
\m_ip_payload_axis_tdata_reg[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444FFFFF4440000"
    )
        port map (
      I0 => \m_ip_payload_axis_tdata_reg[7]_i_3_n_0\,
      I1 => \m_ip_version_reg_reg[3]_0\(7),
      I2 => \m_ip_payload_axis_tdata_reg[7]_i_4_n_0\,
      I3 => last_word_data_reg(7),
      I4 => \m_ip_payload_axis_tdata_reg[7]_i_5_n_0\,
      I5 => temp_m_ip_payload_axis_tdata_reg(7),
      O => \m_ip_payload_axis_tdata_reg[7]_i_2__0_n_0\
    );
\m_ip_payload_axis_tdata_reg[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => state_reg(1),
      I1 => state_reg(2),
      I2 => state_reg(0),
      O => \m_ip_payload_axis_tdata_reg[7]_i_3_n_0\
    );
\m_ip_payload_axis_tdata_reg[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => state_reg(2),
      I1 => state_reg(0),
      I2 => state_reg(1),
      O => \m_ip_payload_axis_tdata_reg[7]_i_4_n_0\
    );
\m_ip_payload_axis_tdata_reg[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA80AAAA"
    )
        port map (
      I0 => m_ip_payload_axis_tready_int_reg,
      I1 => udp_rx_ip_payload_axis_tready,
      I2 => m_ip_payload_axis_tready_int_reg_reg_0,
      I3 => m_ip_payload_axis_tready_int_reg_reg_1,
      I4 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      O => \m_ip_payload_axis_tdata_reg[7]_i_5_n_0\
    );
\m_ip_payload_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => m_ip_payload_axis_tuser_reg,
      D => \m_ip_payload_axis_tdata_reg[0]_i_1__0_n_0\,
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(0),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => m_ip_payload_axis_tuser_reg,
      D => \m_ip_payload_axis_tdata_reg[1]_i_1__0_n_0\,
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(1),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => m_ip_payload_axis_tuser_reg,
      D => \m_ip_payload_axis_tdata_reg[2]_i_1__0_n_0\,
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(2),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => m_ip_payload_axis_tuser_reg,
      D => \m_ip_payload_axis_tdata_reg[3]_i_1__0_n_0\,
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(3),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => m_ip_payload_axis_tuser_reg,
      D => \m_ip_payload_axis_tdata_reg[4]_i_1__0_n_0\,
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(4),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => m_ip_payload_axis_tuser_reg,
      D => \m_ip_payload_axis_tdata_reg[5]_i_1__0_n_0\,
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(5),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => m_ip_payload_axis_tuser_reg,
      D => \m_ip_payload_axis_tdata_reg[6]_i_1__0_n_0\,
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(6),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => m_ip_payload_axis_tuser_reg,
      D => \m_ip_payload_axis_tdata_reg[7]_i_2__0_n_0\,
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(7),
      R => '0'
    );
\m_ip_payload_axis_tlast_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2008FFFF20080000"
    )
        port map (
      I0 => rx_eth_payload_axis_tlast,
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      I4 => \m_ip_payload_axis_tdata_reg[7]_i_5_n_0\,
      I5 => temp_m_ip_payload_axis_tlast_reg,
      O => \m_ip_payload_axis_tlast_reg_i_1__0_n_0\
    );
m_ip_payload_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => m_ip_payload_axis_tuser_reg,
      D => \m_ip_payload_axis_tlast_reg_i_1__0_n_0\,
      Q => \^m_ip_payload_axis_tlast_reg_reg_0\,
      R => '0'
    );
m_ip_payload_axis_tready_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF15FF15FF15"
    )
        port map (
      I0 => temp_m_ip_payload_axis_tvalid_reg,
      I1 => m_ip_payload_axis_tvalid_int,
      I2 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I3 => m_ip_payload_axis_tready_int_reg_reg_1,
      I4 => m_ip_payload_axis_tready_int_reg_reg_0,
      I5 => udp_rx_ip_payload_axis_tready,
      O => m_ip_payload_axis_tready_int_early
    );
\m_ip_payload_axis_tready_int_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888800008808"
    )
        port map (
      I0 => \hdr_sum_reg_reg[0]_0\,
      I1 => rx_eth_payload_axis_tvalid,
      I2 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I3 => m_ip_payload_axis_tready_int_reg_i_3_n_0,
      I4 => \m_ip_payload_axis_tdata_reg[7]_i_3_n_0\,
      I5 => m_ip_payload_axis_tlast_int,
      O => m_ip_payload_axis_tvalid_int
    );
m_ip_payload_axis_tready_int_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => temp_m_ip_payload_axis_tuser_reg_i_5_n_0,
      I1 => temp_m_ip_payload_axis_tuser_reg_i_4_n_0,
      I2 => temp_m_ip_payload_axis_tuser_reg_i_3_n_0,
      I3 => m_ip_payload_axis_tready_int_reg_i_4_n_0,
      I4 => \sel0__1\(0),
      O => m_ip_payload_axis_tready_int_reg_i_3_n_0
    );
m_ip_payload_axis_tready_int_reg_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \sel0__1\(1),
      I1 => \sel0__1\(2),
      I2 => \sel0__1\(3),
      O => m_ip_payload_axis_tready_int_reg_i_4_n_0
    );
m_ip_payload_axis_tready_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => '1',
      D => m_ip_payload_axis_tready_int_early,
      Q => m_ip_payload_axis_tready_int_reg,
      R => sync_reg(0)
    );
m_ip_payload_axis_tuser_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_ip_payload_axis_tuser_int,
      I1 => \m_ip_payload_axis_tdata_reg[7]_i_5_n_0\,
      I2 => temp_m_ip_payload_axis_tuser_reg,
      O => m_ip_payload_axis_tuser_reg_i_1_n_0
    );
m_ip_payload_axis_tuser_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => m_ip_payload_axis_tuser_reg,
      D => m_ip_payload_axis_tuser_reg_i_1_n_0,
      Q => m_ip_payload_axis_tuser_reg_reg_0,
      R => '0'
    );
\m_ip_payload_axis_tvalid_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => m_ip_payload_axis_tvalid_int,
      I1 => m_ip_payload_axis_tready_int_reg,
      I2 => temp_m_ip_payload_axis_tvalid_reg,
      I3 => m_ip_payload_axis_tuser_reg,
      I4 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      O => \m_ip_payload_axis_tvalid_reg_i_1__0_n_0\
    );
m_ip_payload_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => '1',
      D => \m_ip_payload_axis_tvalid_reg_i_1__0_n_0\,
      Q => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      R => sync_reg(0)
    );
\m_ip_protocol_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000080000"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_4__0_n_0\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => \hdr_ptr_reg_reg_n_0_[2]\,
      I3 => \hdr_ptr_reg_reg_n_0_[1]\,
      I4 => \hdr_ptr_reg_reg_n_0_[3]\,
      I5 => \m_ip_length_reg[7]_i_2_n_0\,
      O => store_ip_protocol
    );
\m_ip_protocol_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_protocol,
      D => \m_ip_version_reg_reg[3]_0\(0),
      Q => \m_ip_protocol_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_ip_protocol_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_protocol,
      D => \m_ip_version_reg_reg[3]_0\(1),
      Q => \m_ip_protocol_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_ip_protocol_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_protocol,
      D => \m_ip_version_reg_reg[3]_0\(2),
      Q => \m_ip_protocol_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_ip_protocol_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_protocol,
      D => \m_ip_version_reg_reg[3]_0\(3),
      Q => \m_ip_protocol_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_ip_protocol_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_protocol,
      D => \m_ip_version_reg_reg[3]_0\(4),
      Q => \m_ip_protocol_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_ip_protocol_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_protocol,
      D => \m_ip_version_reg_reg[3]_0\(5),
      Q => \m_ip_protocol_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_ip_protocol_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_protocol,
      D => \m_ip_version_reg_reg[3]_0\(6),
      Q => \m_ip_protocol_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_ip_protocol_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_protocol,
      D => \m_ip_version_reg_reg[3]_0\(7),
      Q => \m_ip_protocol_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_ip_source_ip_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_4__0_n_0\,
      I1 => \hdr_ptr_reg_reg_n_0_[1]\,
      I2 => \hdr_ptr_reg_reg_n_0_[0]\,
      I3 => \hdr_ptr_reg_reg_n_0_[4]\,
      I4 => \hdr_ptr_reg_reg_n_0_[5]\,
      I5 => \m_ip_source_ip_reg[23]_i_2_n_0\,
      O => store_ip_source_ip_1
    );
\m_ip_source_ip_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_4__0_n_0\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => \m_ip_source_ip_reg[23]_i_2_n_0\,
      I3 => \hdr_ptr_reg_reg_n_0_[1]\,
      I4 => \hdr_ptr_reg_reg_n_0_[4]\,
      I5 => \hdr_ptr_reg_reg_n_0_[5]\,
      O => store_ip_source_ip_2
    );
\m_ip_source_ip_reg[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \hdr_ptr_reg_reg_n_0_[2]\,
      I1 => \hdr_ptr_reg_reg_n_0_[3]\,
      I2 => state_reg(2),
      I3 => state_reg(1),
      O => \m_ip_source_ip_reg[23]_i_2_n_0\
    );
\m_ip_source_ip_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \m_ip_ihl_reg[3]_i_2_n_0\,
      I1 => \hdr_ptr_reg_reg_n_0_[1]\,
      I2 => \hdr_ptr_reg_reg_n_0_[4]\,
      I3 => \hdr_ptr_reg_reg_n_0_[5]\,
      I4 => \hdr_ptr_reg_reg_n_0_[3]\,
      I5 => \hdr_ptr_reg_reg_n_0_[2]\,
      O => store_ip_source_ip_3
    );
\m_ip_source_ip_reg[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => \m_ip_protocol_reg_reg_n_0_[3]\,
      I1 => \m_ip_protocol_reg_reg_n_0_[5]\,
      I2 => \m_ip_protocol_reg_reg_n_0_[7]\,
      I3 => \m_ip_protocol_reg_reg_n_0_[6]\,
      I4 => \m_ip_source_ip_reg[31]_i_3_n_0\,
      O => \^m_ip_protocol_reg_reg[3]_0\
    );
\m_ip_source_ip_reg[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \m_ip_protocol_reg_reg_n_0_[4]\,
      I1 => \m_ip_protocol_reg_reg_n_0_[0]\,
      I2 => \m_ip_protocol_reg_reg_n_0_[2]\,
      I3 => \m_ip_protocol_reg_reg_n_0_[1]\,
      O => \m_ip_source_ip_reg[31]_i_3_n_0\
    );
\m_ip_source_ip_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_4__0_n_0\,
      I1 => \m_ip_source_ip_reg[7]_i_2_n_0\,
      I2 => \hdr_ptr_reg_reg_n_0_[4]\,
      I3 => \hdr_ptr_reg_reg_n_0_[5]\,
      I4 => state_reg(2),
      I5 => state_reg(1),
      O => store_ip_source_ip_0
    );
\m_ip_source_ip_reg[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \hdr_ptr_reg_reg_n_0_[1]\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => \hdr_ptr_reg_reg_n_0_[2]\,
      I3 => \hdr_ptr_reg_reg_n_0_[3]\,
      O => \m_ip_source_ip_reg[7]_i_2_n_0\
    );
\m_ip_source_ip_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_0,
      D => \m_ip_version_reg_reg[3]_0\(0),
      Q => \m_ip_source_ip_reg_reg[31]_0\(0),
      R => '0'
    );
\m_ip_source_ip_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_1,
      D => \m_ip_version_reg_reg[3]_0\(2),
      Q => \m_ip_source_ip_reg_reg[31]_0\(10),
      R => '0'
    );
\m_ip_source_ip_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_1,
      D => \m_ip_version_reg_reg[3]_0\(3),
      Q => \m_ip_source_ip_reg_reg[31]_0\(11),
      R => '0'
    );
\m_ip_source_ip_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_1,
      D => \m_ip_version_reg_reg[3]_0\(4),
      Q => \m_ip_source_ip_reg_reg[31]_0\(12),
      R => '0'
    );
\m_ip_source_ip_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_1,
      D => \m_ip_version_reg_reg[3]_0\(5),
      Q => \m_ip_source_ip_reg_reg[31]_0\(13),
      R => '0'
    );
\m_ip_source_ip_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_1,
      D => \m_ip_version_reg_reg[3]_0\(6),
      Q => \m_ip_source_ip_reg_reg[31]_0\(14),
      R => '0'
    );
\m_ip_source_ip_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_1,
      D => \m_ip_version_reg_reg[3]_0\(7),
      Q => \m_ip_source_ip_reg_reg[31]_0\(15),
      R => '0'
    );
\m_ip_source_ip_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_2,
      D => \m_ip_version_reg_reg[3]_0\(0),
      Q => \m_ip_source_ip_reg_reg[31]_0\(16),
      R => '0'
    );
\m_ip_source_ip_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_2,
      D => \m_ip_version_reg_reg[3]_0\(1),
      Q => \m_ip_source_ip_reg_reg[31]_0\(17),
      R => '0'
    );
\m_ip_source_ip_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_2,
      D => \m_ip_version_reg_reg[3]_0\(2),
      Q => \m_ip_source_ip_reg_reg[31]_0\(18),
      R => '0'
    );
\m_ip_source_ip_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_2,
      D => \m_ip_version_reg_reg[3]_0\(3),
      Q => \m_ip_source_ip_reg_reg[31]_0\(19),
      R => '0'
    );
\m_ip_source_ip_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_0,
      D => \m_ip_version_reg_reg[3]_0\(1),
      Q => \m_ip_source_ip_reg_reg[31]_0\(1),
      R => '0'
    );
\m_ip_source_ip_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_2,
      D => \m_ip_version_reg_reg[3]_0\(4),
      Q => \m_ip_source_ip_reg_reg[31]_0\(20),
      R => '0'
    );
\m_ip_source_ip_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_2,
      D => \m_ip_version_reg_reg[3]_0\(5),
      Q => \m_ip_source_ip_reg_reg[31]_0\(21),
      R => '0'
    );
\m_ip_source_ip_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_2,
      D => \m_ip_version_reg_reg[3]_0\(6),
      Q => \m_ip_source_ip_reg_reg[31]_0\(22),
      R => '0'
    );
\m_ip_source_ip_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_2,
      D => \m_ip_version_reg_reg[3]_0\(7),
      Q => \m_ip_source_ip_reg_reg[31]_0\(23),
      R => '0'
    );
\m_ip_source_ip_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_3,
      D => \m_ip_version_reg_reg[3]_0\(0),
      Q => \m_ip_source_ip_reg_reg[31]_0\(24),
      R => '0'
    );
\m_ip_source_ip_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_3,
      D => \m_ip_version_reg_reg[3]_0\(1),
      Q => \m_ip_source_ip_reg_reg[31]_0\(25),
      R => '0'
    );
\m_ip_source_ip_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_3,
      D => \m_ip_version_reg_reg[3]_0\(2),
      Q => \m_ip_source_ip_reg_reg[31]_0\(26),
      R => '0'
    );
\m_ip_source_ip_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_3,
      D => \m_ip_version_reg_reg[3]_0\(3),
      Q => \m_ip_source_ip_reg_reg[31]_0\(27),
      R => '0'
    );
\m_ip_source_ip_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_3,
      D => \m_ip_version_reg_reg[3]_0\(4),
      Q => \m_ip_source_ip_reg_reg[31]_0\(28),
      R => '0'
    );
\m_ip_source_ip_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_3,
      D => \m_ip_version_reg_reg[3]_0\(5),
      Q => \m_ip_source_ip_reg_reg[31]_0\(29),
      R => '0'
    );
\m_ip_source_ip_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_0,
      D => \m_ip_version_reg_reg[3]_0\(2),
      Q => \m_ip_source_ip_reg_reg[31]_0\(2),
      R => '0'
    );
\m_ip_source_ip_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_3,
      D => \m_ip_version_reg_reg[3]_0\(6),
      Q => \m_ip_source_ip_reg_reg[31]_0\(30),
      R => '0'
    );
\m_ip_source_ip_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_3,
      D => \m_ip_version_reg_reg[3]_0\(7),
      Q => \m_ip_source_ip_reg_reg[31]_0\(31),
      R => '0'
    );
\m_ip_source_ip_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_0,
      D => \m_ip_version_reg_reg[3]_0\(3),
      Q => \m_ip_source_ip_reg_reg[31]_0\(3),
      R => '0'
    );
\m_ip_source_ip_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_0,
      D => \m_ip_version_reg_reg[3]_0\(4),
      Q => \m_ip_source_ip_reg_reg[31]_0\(4),
      R => '0'
    );
\m_ip_source_ip_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_0,
      D => \m_ip_version_reg_reg[3]_0\(5),
      Q => \m_ip_source_ip_reg_reg[31]_0\(5),
      R => '0'
    );
\m_ip_source_ip_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_0,
      D => \m_ip_version_reg_reg[3]_0\(6),
      Q => \m_ip_source_ip_reg_reg[31]_0\(6),
      R => '0'
    );
\m_ip_source_ip_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_0,
      D => \m_ip_version_reg_reg[3]_0\(7),
      Q => \m_ip_source_ip_reg_reg[31]_0\(7),
      R => '0'
    );
\m_ip_source_ip_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_1,
      D => \m_ip_version_reg_reg[3]_0\(0),
      Q => \m_ip_source_ip_reg_reg[31]_0\(8),
      R => '0'
    );
\m_ip_source_ip_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_source_ip_1,
      D => \m_ip_version_reg_reg[3]_0\(1),
      Q => \m_ip_source_ip_reg_reg[31]_0\(9),
      R => '0'
    );
\m_ip_version_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_version_ihl,
      D => \m_ip_version_reg_reg[3]_0\(4),
      Q => \m_ip_version_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_ip_version_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_version_ihl,
      D => \m_ip_version_reg_reg[3]_0\(5),
      Q => \m_ip_version_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_ip_version_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_version_ihl,
      D => \m_ip_version_reg_reg[3]_0\(6),
      Q => \m_ip_version_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_ip_version_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => store_ip_version_ihl,
      D => \m_ip_version_reg_reg[3]_0\(7),
      Q => \m_ip_version_reg_reg_n_0_[3]\,
      R => '0'
    );
m_udp_payload_axis_tready_int_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => \^m_ip_payload_axis_tlast_reg_reg_0\,
      I1 => temp_m_udp_payload_axis_tlast_reg_reg(0),
      I2 => temp_m_udp_payload_axis_tlast_reg_reg(1),
      I3 => m_ip_payload_axis_tready_int_reg_reg_0,
      I4 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      O => m_ip_payload_axis_tlast_reg_reg_1
    );
s_eth_hdr_ready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000A0AAA0A03"
    )
        port map (
      I0 => s_eth_hdr_ready_reg_reg_0,
      I1 => s_eth_hdr_ready_reg_reg_1,
      I2 => m_ip_hdr_valid_reg_i_2_n_0,
      I3 => state_reg(1),
      I4 => state_reg(0),
      I5 => state_reg(2),
      O => s_eth_hdr_ready_next
    );
s_eth_hdr_ready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => '1',
      D => s_eth_hdr_ready_next,
      Q => \^ip_rx_eth_hdr_ready\,
      R => sync_reg(0)
    );
s_eth_payload_axis_tready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFEFEEEE"
    )
        port map (
      I0 => s_eth_payload_axis_tready_reg_i_2_n_0,
      I1 => s_eth_payload_axis_tready_reg_i_3_n_0,
      I2 => s_eth_payload_axis_tready_reg_i_4_n_0,
      I3 => \FSM_sequential_state_reg[0]_i_5_n_0\,
      I4 => s_eth_payload_axis_tready_reg_i_5_n_0,
      I5 => \FSM_sequential_state_reg[0]_i_2_n_0\,
      O => s_eth_payload_axis_tready_next
    );
s_eth_payload_axis_tready_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AABF"
    )
        port map (
      I0 => ip_rx_ip_payload_axis_tready,
      I1 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I2 => m_ip_payload_axis_tvalid_int,
      I3 => temp_m_ip_payload_axis_tvalid_reg,
      I4 => s_eth_payload_axis_tready_reg_i_6_n_0,
      O => s_eth_payload_axis_tready_reg_i_2_n_0
    );
s_eth_payload_axis_tready_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => s_eth_hdr_ready_reg_reg_0,
      I1 => state_reg(2),
      I2 => state_reg(1),
      I3 => state_reg(0),
      O => s_eth_payload_axis_tready_reg_i_3_n_0
    );
s_eth_payload_axis_tready_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => rx_eth_payload_axis_tvalid,
      I1 => \hdr_sum_reg_reg[0]_0\,
      I2 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I3 => \FSM_sequential_state_reg[1]_i_2_n_0\,
      O => s_eth_payload_axis_tready_reg_i_4_n_0
    );
s_eth_payload_axis_tready_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => state_reg(2),
      I1 => state_reg(0),
      I2 => state_reg(1),
      I3 => s_eth_hdr_ready_reg_reg_0,
      O => s_eth_payload_axis_tready_reg_i_5_n_0
    );
s_eth_payload_axis_tready_reg_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFBEFEB"
    )
        port map (
      I0 => s_eth_hdr_ready_reg_reg_0,
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      I4 => rx_eth_payload_axis_tlast,
      O => s_eth_payload_axis_tready_reg_i_6_n_0
    );
s_eth_payload_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => '1',
      D => s_eth_payload_axis_tready_next,
      Q => \^s_eth_payload_axis_tready_reg_reg_0\,
      R => sync_reg(0)
    );
\s_ip_payload_axis_tready_reg_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^m_ip_payload_axis_tlast_reg_reg_0\,
      I1 => udp_rx_ip_payload_axis_tready,
      I2 => m_ip_payload_axis_tready_int_reg_reg_0,
      I3 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      O => m_ip_payload_axis_tlast_reg_reg_2
    );
s_select_udp_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA8F"
    )
        port map (
      I0 => \^m_ip_payload_axis_tlast_reg_reg_0\,
      I1 => udp_rx_ip_payload_axis_tready,
      I2 => m_ip_payload_axis_tready_int_reg_reg_0,
      I3 => m_ip_payload_axis_tready_int_reg_reg_1,
      O => s_select_udp_reg0
    );
\temp_m_ip_payload_axis_tdata_reg[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07000000"
    )
        port map (
      I0 => udp_rx_ip_payload_axis_tready,
      I1 => m_ip_payload_axis_tready_int_reg_reg_0,
      I2 => m_ip_payload_axis_tready_int_reg_reg_1,
      I3 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I4 => m_ip_payload_axis_tready_int_reg,
      O => \temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\
    );
\temp_m_ip_payload_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => m_ip_payload_axis_tdata_int(0),
      Q => temp_m_ip_payload_axis_tdata_reg(0),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => m_ip_payload_axis_tdata_int(1),
      Q => temp_m_ip_payload_axis_tdata_reg(1),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => m_ip_payload_axis_tdata_int(2),
      Q => temp_m_ip_payload_axis_tdata_reg(2),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => m_ip_payload_axis_tdata_int(3),
      Q => temp_m_ip_payload_axis_tdata_reg(3),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => m_ip_payload_axis_tdata_int(4),
      Q => temp_m_ip_payload_axis_tdata_reg(4),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => m_ip_payload_axis_tdata_int(5),
      Q => temp_m_ip_payload_axis_tdata_reg(5),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => m_ip_payload_axis_tdata_int(6),
      Q => temp_m_ip_payload_axis_tdata_reg(6),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => m_ip_payload_axis_tdata_int(7),
      Q => temp_m_ip_payload_axis_tdata_reg(7),
      R => '0'
    );
temp_m_ip_payload_axis_tlast_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2008"
    )
        port map (
      I0 => rx_eth_payload_axis_tlast,
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => state_reg(1),
      O => m_ip_payload_axis_tlast_int
    );
temp_m_ip_payload_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => m_ip_payload_axis_tlast_int,
      Q => temp_m_ip_payload_axis_tlast_reg,
      R => '0'
    );
temp_m_ip_payload_axis_tuser_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0C20082008200820"
    )
        port map (
      I0 => rx_eth_payload_axis_tuser,
      I1 => state_reg(0),
      I2 => state_reg(2),
      I3 => state_reg(1),
      I4 => s_eth_hdr_ready_reg_reg_0,
      I5 => temp_m_ip_payload_axis_tuser_reg_i_2_n_0,
      O => m_ip_payload_axis_tuser_int
    );
temp_m_ip_payload_axis_tuser_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \sel0__1\(1),
      I1 => \sel0__1\(2),
      I2 => \sel0__1\(3),
      I3 => temp_m_ip_payload_axis_tuser_reg_i_3_n_0,
      I4 => temp_m_ip_payload_axis_tuser_reg_i_4_n_0,
      I5 => temp_m_ip_payload_axis_tuser_reg_i_5_n_0,
      O => temp_m_ip_payload_axis_tuser_reg_i_2_n_0
    );
temp_m_ip_payload_axis_tuser_reg_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sel0__1\(5),
      I1 => \sel0__1\(6),
      I2 => \sel0__1\(4),
      I3 => \sel0__1\(7),
      O => temp_m_ip_payload_axis_tuser_reg_i_3_n_0
    );
temp_m_ip_payload_axis_tuser_reg_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sel0__1\(12),
      I1 => \sel0__1\(13),
      I2 => \sel0__1\(14),
      I3 => \sel0__1\(15),
      O => temp_m_ip_payload_axis_tuser_reg_i_4_n_0
    );
temp_m_ip_payload_axis_tuser_reg_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sel0__1\(9),
      I1 => \sel0__1\(10),
      I2 => \sel0__1\(8),
      I3 => \sel0__1\(11),
      O => temp_m_ip_payload_axis_tuser_reg_i_5_n_0
    );
temp_m_ip_payload_axis_tuser_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \temp_m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => m_ip_payload_axis_tuser_int,
      Q => temp_m_ip_payload_axis_tuser_reg,
      R => '0'
    );
\temp_m_ip_payload_axis_tvalid_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500000045405500"
    )
        port map (
      I0 => sync_reg(0),
      I1 => m_ip_payload_axis_tvalid_int,
      I2 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I3 => temp_m_ip_payload_axis_tvalid_reg,
      I4 => m_ip_payload_axis_tready_int_reg,
      I5 => ip_rx_ip_payload_axis_tready,
      O => \temp_m_ip_payload_axis_tvalid_reg_i_1__0_n_0\
    );
temp_m_ip_payload_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => '1',
      D => \temp_m_ip_payload_axis_tvalid_reg_i_1__0_n_0\,
      Q => temp_m_ip_payload_axis_tvalid_reg,
      R => '0'
    );
temp_m_udp_payload_axis_tlast_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^m_ip_payload_axis_tlast_reg_reg_0\,
      I1 => temp_m_udp_payload_axis_tlast_reg_reg(1),
      O => m_udp_payload_axis_tlast_int
    );
word_count_next0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => word_count_next0_carry_n_0,
      CO(2) => word_count_next0_carry_n_1,
      CO(1) => word_count_next0_carry_n_2,
      CO(0) => word_count_next0_carry_n_3,
      CYINIT => \sel0__1\(0),
      DI(3 downto 0) => \sel0__1\(4 downto 1),
      O(3 downto 0) => in30(4 downto 1),
      S(3) => word_count_next0_carry_i_1_n_0,
      S(2) => word_count_next0_carry_i_2_n_0,
      S(1) => word_count_next0_carry_i_3_n_0,
      S(0) => word_count_next0_carry_i_4_n_0
    );
\word_count_next0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => word_count_next0_carry_n_0,
      CO(3) => \word_count_next0_carry__0_n_0\,
      CO(2) => \word_count_next0_carry__0_n_1\,
      CO(1) => \word_count_next0_carry__0_n_2\,
      CO(0) => \word_count_next0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sel0__1\(8 downto 5),
      O(3 downto 0) => in30(8 downto 5),
      S(3) => \word_count_next0_carry__0_i_1_n_0\,
      S(2) => \word_count_next0_carry__0_i_2_n_0\,
      S(1) => \word_count_next0_carry__0_i_3_n_0\,
      S(0) => \word_count_next0_carry__0_i_4_n_0\
    );
\word_count_next0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__1\(8),
      O => \word_count_next0_carry__0_i_1_n_0\
    );
\word_count_next0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__1\(7),
      O => \word_count_next0_carry__0_i_2_n_0\
    );
\word_count_next0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__1\(6),
      O => \word_count_next0_carry__0_i_3_n_0\
    );
\word_count_next0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__1\(5),
      O => \word_count_next0_carry__0_i_4_n_0\
    );
\word_count_next0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_carry__0_n_0\,
      CO(3) => \word_count_next0_carry__1_n_0\,
      CO(2) => \word_count_next0_carry__1_n_1\,
      CO(1) => \word_count_next0_carry__1_n_2\,
      CO(0) => \word_count_next0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sel0__1\(12 downto 9),
      O(3 downto 0) => in30(12 downto 9),
      S(3) => \word_count_next0_carry__1_i_1_n_0\,
      S(2) => \word_count_next0_carry__1_i_2_n_0\,
      S(1) => \word_count_next0_carry__1_i_3_n_0\,
      S(0) => \word_count_next0_carry__1_i_4_n_0\
    );
\word_count_next0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__1\(12),
      O => \word_count_next0_carry__1_i_1_n_0\
    );
\word_count_next0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__1\(11),
      O => \word_count_next0_carry__1_i_2_n_0\
    );
\word_count_next0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__1\(10),
      O => \word_count_next0_carry__1_i_3_n_0\
    );
\word_count_next0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__1\(9),
      O => \word_count_next0_carry__1_i_4_n_0\
    );
\word_count_next0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_word_count_next0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \word_count_next0_carry__2_n_2\,
      CO(0) => \word_count_next0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \sel0__1\(14 downto 13),
      O(3) => \NLW_word_count_next0_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => in30(15 downto 13),
      S(3) => '0',
      S(2) => \word_count_next0_carry__2_i_1_n_0\,
      S(1) => \word_count_next0_carry__2_i_2_n_0\,
      S(0) => \word_count_next0_carry__2_i_3_n_0\
    );
\word_count_next0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__1\(15),
      O => \word_count_next0_carry__2_i_1_n_0\
    );
\word_count_next0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__1\(14),
      O => \word_count_next0_carry__2_i_2_n_0\
    );
\word_count_next0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__1\(13),
      O => \word_count_next0_carry__2_i_3_n_0\
    );
word_count_next0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__1\(4),
      O => word_count_next0_carry_i_1_n_0
    );
word_count_next0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__1\(3),
      O => word_count_next0_carry_i_2_n_0
    );
word_count_next0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__1\(2),
      O => word_count_next0_carry_i_3_n_0
    );
word_count_next0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__1\(1),
      O => word_count_next0_carry_i_4_n_0
    );
\word_count_next0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \word_count_next0_inferred__0/i__carry_n_0\,
      CO(2) => \word_count_next0_inferred__0/i__carry_n_1\,
      CO(1) => \word_count_next0_inferred__0/i__carry_n_2\,
      CO(0) => \word_count_next0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \m_ip_length_reg_reg_n_0_[3]\,
      DI(1) => \m_ip_length_reg_reg_n_0_[2]\,
      DI(0) => '0',
      O(3 downto 0) => in29(4 downto 1),
      S(3) => \m_ip_length_reg_reg_n_0_[4]\,
      S(2) => \i__carry_i_1__1_n_0\,
      S(1) => \i__carry_i_2__1_n_0\,
      S(0) => \m_ip_length_reg_reg_n_0_[1]\
    );
\word_count_next0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_inferred__0/i__carry_n_0\,
      CO(3) => \word_count_next0_inferred__0/i__carry__0_n_0\,
      CO(2) => \word_count_next0_inferred__0/i__carry__0_n_1\,
      CO(1) => \word_count_next0_inferred__0/i__carry__0_n_2\,
      CO(0) => \word_count_next0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_ip_length_reg_reg_n_0_[8]\,
      DI(2) => \m_ip_length_reg_reg_n_0_[7]\,
      DI(1) => \m_ip_length_reg_reg_n_0_[6]\,
      DI(0) => \m_ip_length_reg_reg_n_0_[5]\,
      O(3 downto 0) => in29(8 downto 5),
      S(3) => \i__carry__0_i_1__1_n_0\,
      S(2) => \i__carry__0_i_2__1_n_0\,
      S(1) => \i__carry__0_i_3__1_n_0\,
      S(0) => \i__carry__0_i_4__1_n_0\
    );
\word_count_next0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_inferred__0/i__carry__0_n_0\,
      CO(3) => \word_count_next0_inferred__0/i__carry__1_n_0\,
      CO(2) => \word_count_next0_inferred__0/i__carry__1_n_1\,
      CO(1) => \word_count_next0_inferred__0/i__carry__1_n_2\,
      CO(0) => \word_count_next0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \m_ip_length_reg_reg_n_0_[12]\,
      DI(2) => \m_ip_length_reg_reg_n_0_[11]\,
      DI(1) => \m_ip_length_reg_reg_n_0_[10]\,
      DI(0) => \m_ip_length_reg_reg_n_0_[9]\,
      O(3 downto 0) => in29(12 downto 9),
      S(3) => \i__carry__1_i_1__1_n_0\,
      S(2) => \i__carry__1_i_2__1_n_0\,
      S(1) => \i__carry__1_i_3__1_n_0\,
      S(0) => \i__carry__1_i_4__0_n_0\
    );
\word_count_next0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_inferred__0/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_word_count_next0_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \word_count_next0_inferred__0/i__carry__2_n_2\,
      CO(0) => \word_count_next0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \m_ip_length_reg_reg_n_0_[14]\,
      DI(0) => \m_ip_length_reg_reg_n_0_[13]\,
      O(3) => \NLW_word_count_next0_inferred__0/i__carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => in29(15 downto 13),
      S(3) => '0',
      S(2) => \i__carry__2_i_1__0_n_0\,
      S(1) => \i__carry__2_i_2__0_n_0\,
      S(0) => \i__carry__2_i_3__0_n_0\
    );
\word_count_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF3200"
    )
        port map (
      I0 => \m_ip_length_reg_reg_n_0_[0]\,
      I1 => state_reg(2),
      I2 => state_reg(1),
      I3 => \word_count_reg[15]_i_1_n_0\,
      I4 => \sel0__1\(0),
      O => \word_count_reg[0]_i_1_n_0\
    );
\word_count_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in30(10),
      I1 => state_reg(1),
      I2 => in29(10),
      O => \word_count_reg[10]_i_1_n_0\
    );
\word_count_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in30(11),
      I1 => state_reg(1),
      I2 => in29(11),
      O => \word_count_reg[11]_i_1_n_0\
    );
\word_count_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in30(12),
      I1 => state_reg(1),
      I2 => in29(12),
      O => \word_count_reg[12]_i_1_n_0\
    );
\word_count_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in30(13),
      I1 => state_reg(1),
      I2 => in29(13),
      O => \word_count_reg[13]_i_1_n_0\
    );
\word_count_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in30(14),
      I1 => state_reg(1),
      I2 => in29(14),
      O => \word_count_reg[14]_i_1_n_0\
    );
\word_count_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3010101010101010"
    )
        port map (
      I0 => state_reg(1),
      I1 => state_reg(2),
      I2 => state_reg(0),
      I3 => \^s_eth_payload_axis_tready_reg_reg_0\,
      I4 => \hdr_sum_reg_reg[0]_0\,
      I5 => rx_eth_payload_axis_tvalid,
      O => \word_count_reg[15]_i_1_n_0\
    );
\word_count_reg[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in30(15),
      I1 => state_reg(1),
      I2 => in29(15),
      O => \word_count_reg[15]_i_2_n_0\
    );
\word_count_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in30(1),
      I1 => state_reg(1),
      I2 => in29(1),
      O => \word_count_reg[1]_i_1_n_0\
    );
\word_count_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in30(2),
      I1 => state_reg(1),
      I2 => in29(2),
      O => \word_count_reg[2]_i_1_n_0\
    );
\word_count_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in30(3),
      I1 => state_reg(1),
      I2 => in29(3),
      O => \word_count_reg[3]_i_1_n_0\
    );
\word_count_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in30(4),
      I1 => state_reg(1),
      I2 => in29(4),
      O => \word_count_reg[4]_i_1_n_0\
    );
\word_count_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in30(5),
      I1 => state_reg(1),
      I2 => in29(5),
      O => \word_count_reg[5]_i_1_n_0\
    );
\word_count_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in30(6),
      I1 => state_reg(1),
      I2 => in29(6),
      O => \word_count_reg[6]_i_1_n_0\
    );
\word_count_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in30(7),
      I1 => state_reg(1),
      I2 => in29(7),
      O => \word_count_reg[7]_i_1_n_0\
    );
\word_count_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in30(8),
      I1 => state_reg(1),
      I2 => in29(8),
      O => \word_count_reg[8]_i_1_n_0\
    );
\word_count_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in30(9),
      I1 => state_reg(1),
      I2 => in29(9),
      O => \word_count_reg[9]_i_1_n_0\
    );
\word_count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => '1',
      D => \word_count_reg[0]_i_1_n_0\,
      Q => \sel0__1\(0),
      R => '0'
    );
\word_count_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \word_count_reg[15]_i_1_n_0\,
      D => \word_count_reg[10]_i_1_n_0\,
      Q => \sel0__1\(10),
      R => '0'
    );
\word_count_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \word_count_reg[15]_i_1_n_0\,
      D => \word_count_reg[11]_i_1_n_0\,
      Q => \sel0__1\(11),
      R => '0'
    );
\word_count_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \word_count_reg[15]_i_1_n_0\,
      D => \word_count_reg[12]_i_1_n_0\,
      Q => \sel0__1\(12),
      R => '0'
    );
\word_count_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \word_count_reg[15]_i_1_n_0\,
      D => \word_count_reg[13]_i_1_n_0\,
      Q => \sel0__1\(13),
      R => '0'
    );
\word_count_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \word_count_reg[15]_i_1_n_0\,
      D => \word_count_reg[14]_i_1_n_0\,
      Q => \sel0__1\(14),
      R => '0'
    );
\word_count_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \word_count_reg[15]_i_1_n_0\,
      D => \word_count_reg[15]_i_2_n_0\,
      Q => \sel0__1\(15),
      R => '0'
    );
\word_count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \word_count_reg[15]_i_1_n_0\,
      D => \word_count_reg[1]_i_1_n_0\,
      Q => \sel0__1\(1),
      R => '0'
    );
\word_count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \word_count_reg[15]_i_1_n_0\,
      D => \word_count_reg[2]_i_1_n_0\,
      Q => \sel0__1\(2),
      R => '0'
    );
\word_count_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \word_count_reg[15]_i_1_n_0\,
      D => \word_count_reg[3]_i_1_n_0\,
      Q => \sel0__1\(3),
      R => '0'
    );
\word_count_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \word_count_reg[15]_i_1_n_0\,
      D => \word_count_reg[4]_i_1_n_0\,
      Q => \sel0__1\(4),
      R => '0'
    );
\word_count_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \word_count_reg[15]_i_1_n_0\,
      D => \word_count_reg[5]_i_1_n_0\,
      Q => \sel0__1\(5),
      R => '0'
    );
\word_count_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \word_count_reg[15]_i_1_n_0\,
      D => \word_count_reg[6]_i_1_n_0\,
      Q => \sel0__1\(6),
      R => '0'
    );
\word_count_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \word_count_reg[15]_i_1_n_0\,
      D => \word_count_reg[7]_i_1_n_0\,
      Q => \sel0__1\(7),
      R => '0'
    );
\word_count_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \word_count_reg[15]_i_1_n_0\,
      D => \word_count_reg[8]_i_1_n_0\,
      Q => \sel0__1\(8),
      R => '0'
    );
\word_count_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tuser_reg_reg_1,
      CE => \word_count_reg[15]_i_1_n_0\,
      D => \word_count_reg[9]_i_1_n_0\,
      Q => \sel0__1\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_ip_eth_tx is
  port (
    ip_tx_eth_payload_axis_tlast : out STD_LOGIC;
    m_eth_payload_axis_tready_int_reg_reg_0 : out STD_LOGIC;
    m_eth_payload_axis_tuser_reg_reg_0 : out STD_LOGIC;
    s_ip_payload_axis_tready_reg_reg_0 : out STD_LOGIC;
    ip_tx_eth_hdr_valid : out STD_LOGIC;
    m_eth_payload_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    current_s_tlast : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_ip_payload_axis_tready_reg_reg_1 : out STD_LOGIC;
    m_eth_type_reg0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    outgoing_ip_hdr_valid_next : out STD_LOGIC;
    \m_eth_dest_mac_reg_reg[47]_0\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \m_eth_payload_axis_tdata_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_eth_payload_axis_tdata_reg_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_eth_payload_axis_tlast_reg_reg_0 : in STD_LOGIC;
    ip_tx_ip_protocol : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_ip_payload_axis_tready_reg_reg_2 : in STD_LOGIC;
    grant_valid : in STD_LOGIC;
    m_eth_payload_axis_tready_int_reg_0 : in STD_LOGIC;
    grant_encoded : in STD_LOGIC;
    \m_eth_payload_axis_tdata_reg_reg[6]_0\ : in STD_LOGIC;
    ip_tx_ip_payload_axis_tlast : in STD_LOGIC;
    arp_tx_eth_payload_axis_tlast : in STD_LOGIC;
    ip_tx_ip_payload_axis_tvalid : in STD_LOGIC;
    ip_tx_ip_payload_axis_tuser : in STD_LOGIC;
    \FSM_onehot_state_reg_reg[0]_0\ : in STD_LOGIC;
    outgoing_ip_hdr_valid_reg : in STD_LOGIC;
    m_eth_hdr_valid_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_m_eth_payload_axis_tdata_reg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    arp_response_valid : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    drop_packet_reg : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    outgoing_ip_hdr_valid_reg_reg : in STD_LOGIC;
    \m_eth_dest_mac_reg_reg[47]_1\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \temp_m_eth_payload_axis_tdata_reg_reg[7]_2\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_eth_dest_mac_reg_reg[47]_2\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \ip_length_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ip_ttl_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ip_source_ip_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ip_dest_ip_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_ip_eth_tx : entity is "ip_eth_tx";
end design_1_axis_udp_ethernet_0_0_ip_eth_tx;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_ip_eth_tx is
  signal \FSM_onehot_state_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal b : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal b2_in : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal b4_in : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal b6_in : STD_LOGIC_VECTOR ( 14 to 14 );
  signal data0 : STD_LOGIC;
  signal \data13__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal data17 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data2 : STD_LOGIC;
  signal data3 : STD_LOGIC;
  signal data4 : STD_LOGIC;
  signal data5 : STD_LOGIC;
  signal data6 : STD_LOGIC;
  signal data7 : STD_LOGIC;
  signal g0_b0_n_0 : STD_LOGIC;
  signal hdr_ptr_next : STD_LOGIC;
  signal \hdr_ptr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg[5]_i_3__0_n_0\ : STD_LOGIC;
  signal hdr_sum_next : STD_LOGIC;
  signal \hdr_sum_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_10_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_11_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_12_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_13_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_14_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_15_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_16_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_17_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_18_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_19_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_21_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_22_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_23_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_24_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_25_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_26_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_27_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_28_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_32_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_33_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_34_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_35_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_36_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_37_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[11]_i_9_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_10_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_11_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_12_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_13_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_14_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_15_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_16_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_17_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_18_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_19_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_20_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_22_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_23_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_24_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_25_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_26_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_27_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_28_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_29_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_31_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_34_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_35_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[15]_i_9_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_10_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_13_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_14_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_15_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_16_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_17_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_24_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_25_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_26_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_27_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_28_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_29_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_30_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_31_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_33_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_34_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_36_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_37_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_38_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_39_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_40_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_41_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_42_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_43_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_12_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_13_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_14_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_15_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_16_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_17_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_18_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_19_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_20_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_21_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_23_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_24_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_25_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_26_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_27_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_28_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_29_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_30_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_33_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_34_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_35_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_36_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg[7]_i_37_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_1_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_1_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_1_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_1_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_1_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_20_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_20_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_20_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_20_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_20_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_20_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_20_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_20_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_29_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_29_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_29_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_29_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_29_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_29_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_29_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_29_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_30_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_30_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_30_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_30_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_30_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_30_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_30_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_31_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_31_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_31_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_31_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_31_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_31_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_31_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_31_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_6_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_6_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_6_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_6_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_6_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_6_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_6_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_7_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_7_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_7_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_7_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_7_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_7_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[11]_i_7_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_21_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_21_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_21_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_21_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_21_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_21_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_21_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_21_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_2_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_2_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_2_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_2_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_30_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_30_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_30_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_30_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_30_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_30_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_30_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_30_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_32_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_32_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_32_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_32_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_32_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_32_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_32_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_32_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_33_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_33_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_33_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_33_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_33_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_33_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_33_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_33_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_7_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_7_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_7_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_7_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_7_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_7_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_7_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_8_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_8_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_8_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_8_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_8_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_8_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[15]_i_8_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_11_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_11_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_11_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_11_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_11_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_11_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_11_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_11_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_12_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_12_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_12_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_12_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_12_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_12_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_12_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_12_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_20_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_20_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_20_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_21_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_21_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_21_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_23_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_23_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_2_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_2_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_2_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_2_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_32_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_32_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_32_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_32_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_32_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_32_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_32_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_32_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_35_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_35_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_35_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_35_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_35_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_35_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_35_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[3]_i_35_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_22_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_22_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_22_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_22_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_22_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_22_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_22_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_22_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_31_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_31_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_31_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_31_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_31_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_31_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_31_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_31_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_32_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_32_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_32_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_32_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_32_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_32_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_32_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_3_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_3_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_8_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_8_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_8_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_8_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_8_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_8_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_8_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_9_n_1\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_9_n_2\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_9_n_3\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_9_n_4\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_9_n_5\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_9_n_6\ : STD_LOGIC;
  signal \hdr_sum_reg_reg[7]_i_9_n_7\ : STD_LOGIC;
  signal \hdr_sum_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \hdr_sum_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \hdr_sum_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \hdr_sum_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \hdr_sum_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \hdr_sum_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \hdr_sum_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \hdr_sum_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \hdr_sum_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \hdr_sum_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \hdr_sum_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \hdr_sum_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \hdr_sum_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \hdr_sum_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \hdr_sum_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \hdr_sum_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal in22 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal in23 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \ip_dest_ip_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \ip_dest_ip_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \ip_dest_ip_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \ip_dest_ip_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \ip_dest_ip_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \ip_dest_ip_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \ip_dest_ip_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ip_dest_ip_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal ip_length_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \ip_source_ip_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \ip_source_ip_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \^ip_tx_eth_hdr_valid\ : STD_LOGIC;
  signal \^ip_tx_eth_payload_axis_tlast\ : STD_LOGIC;
  signal \last_word_data_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[0]_i_7_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[1]_i_4__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[3]_i_4__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[5]_i_4__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_9_n_0\ : STD_LOGIC;
  signal \last_word_data_reg_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \last_word_data_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \last_word_data_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \last_word_data_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \last_word_data_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \last_word_data_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \last_word_data_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \last_word_data_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \last_word_data_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal m_eth_dest_mac_reg : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal m_eth_hdr_valid_next : STD_LOGIC;
  signal m_eth_hdr_valid_reg_i_2_n_0 : STD_LOGIC;
  signal \m_eth_payload_axis_tdata_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_eth_payload_axis_tdata_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_eth_payload_axis_tdata_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_eth_payload_axis_tdata_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_eth_payload_axis_tdata_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_eth_payload_axis_tdata_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_eth_payload_axis_tdata_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_eth_payload_axis_tdata_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \^m_eth_payload_axis_tdata_reg_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_eth_payload_axis_tlast_int : STD_LOGIC;
  signal m_eth_payload_axis_tlast_reg_i_2_n_0 : STD_LOGIC;
  signal m_eth_payload_axis_tready_int_early : STD_LOGIC;
  signal m_eth_payload_axis_tready_int_reg_i_3_n_0 : STD_LOGIC;
  signal \^m_eth_payload_axis_tready_int_reg_reg_0\ : STD_LOGIC;
  signal m_eth_payload_axis_tuser_int : STD_LOGIC;
  signal m_eth_payload_axis_tuser_reg_i_1_n_0 : STD_LOGIC;
  signal m_eth_payload_axis_tvalid_int : STD_LOGIC;
  signal m_eth_payload_axis_tvalid_reg_i_1_n_0 : STD_LOGIC;
  signal \^m_eth_payload_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal outgoing_ip_hdr_ready : STD_LOGIC;
  signal p_0_out : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal s_ip_hdr_ready_next : STD_LOGIC;
  signal s_ip_hdr_ready_reg_i_2_n_0 : STD_LOGIC;
  signal s_ip_payload_axis_tready_next : STD_LOGIC;
  signal s_ip_payload_axis_tready_reg_i_3_n_0 : STD_LOGIC;
  signal \^s_ip_payload_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal \^s_ip_payload_axis_tready_reg_reg_1\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \sel0__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal store_ip_hdr : STD_LOGIC;
  signal store_last_word : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal temp_m_eth_payload_axis_tlast_reg : STD_LOGIC;
  signal temp_m_eth_payload_axis_tuser_reg : STD_LOGIC;
  signal temp_m_eth_payload_axis_tuser_reg_i_2_n_0 : STD_LOGIC;
  signal temp_m_eth_payload_axis_tvalid_reg : STD_LOGIC;
  signal \temp_m_eth_payload_axis_tvalid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal word_count_next : STD_LOGIC;
  signal \word_count_next0_carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_n_1\ : STD_LOGIC;
  signal \word_count_next0_carry__0_n_2\ : STD_LOGIC;
  signal \word_count_next0_carry__0_n_3\ : STD_LOGIC;
  signal \word_count_next0_carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_n_1\ : STD_LOGIC;
  signal \word_count_next0_carry__1_n_2\ : STD_LOGIC;
  signal \word_count_next0_carry__1_n_3\ : STD_LOGIC;
  signal \word_count_next0_carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__2_n_2\ : STD_LOGIC;
  signal \word_count_next0_carry__2_n_3\ : STD_LOGIC;
  signal \word_count_next0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal word_count_next0_carry_n_0 : STD_LOGIC;
  signal word_count_next0_carry_n_1 : STD_LOGIC;
  signal word_count_next0_carry_n_2 : STD_LOGIC;
  signal word_count_next0_carry_n_3 : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \word_count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \word_count_reg[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_reg[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_reg[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_reg[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \word_count_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_reg[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \word_count_reg[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \NLW_hdr_sum_reg_reg[11]_i_30_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_hdr_sum_reg_reg[15]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_hdr_sum_reg_reg[3]_i_18_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hdr_sum_reg_reg[3]_i_18_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdr_sum_reg_reg[3]_i_19_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hdr_sum_reg_reg[3]_i_19_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdr_sum_reg_reg[3]_i_20_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hdr_sum_reg_reg[3]_i_20_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_hdr_sum_reg_reg[3]_i_21_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hdr_sum_reg_reg[3]_i_21_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_hdr_sum_reg_reg[3]_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hdr_sum_reg_reg[3]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdr_sum_reg_reg[3]_i_23_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hdr_sum_reg_reg[3]_i_23_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdr_sum_reg_reg[3]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_hdr_sum_reg_reg[3]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_hdr_sum_reg_reg[7]_i_32_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_word_count_next0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_word_count_next0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_word_count_next0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_word_count_next0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state_reg[1]_i_2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \FSM_onehot_state_reg[2]_i_2\ : label is "soft_lutpair214";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg_reg[0]\ : label is "STATE_WRITE_HEADER:0010,STATE_WRITE_PAYLOAD:0100,STATE_WRITE_PAYLOAD_LAST:1000,STATE_WAIT_LAST:100,STATE_IDLE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg_reg[1]\ : label is "STATE_WRITE_HEADER:0010,STATE_WRITE_PAYLOAD:0100,STATE_WRITE_PAYLOAD_LAST:1000,STATE_WAIT_LAST:100,STATE_IDLE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg_reg[2]\ : label is "STATE_WRITE_HEADER:0010,STATE_WRITE_PAYLOAD:0100,STATE_WRITE_PAYLOAD_LAST:1000,STATE_WAIT_LAST:100,STATE_IDLE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg_reg[3]\ : label is "STATE_WRITE_HEADER:0010,STATE_WRITE_PAYLOAD:0100,STATE_WRITE_PAYLOAD_LAST:1000,STATE_WAIT_LAST:100,STATE_IDLE:0001";
  attribute SOFT_HLUTNM of g0_b0 : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \hdr_ptr_reg[1]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \hdr_ptr_reg[2]_i_1__0\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \hdr_ptr_reg[4]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \hdr_sum_reg[0]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \hdr_sum_reg[1]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \hdr_sum_reg[2]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \hdr_sum_reg[3]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \hdr_sum_reg[3]_i_17\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \hdr_sum_reg[3]_i_34\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \hdr_sum_reg[3]_i_8\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \hdr_sum_reg[4]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \hdr_sum_reg[5]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \hdr_sum_reg[6]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \hdr_sum_reg[7]_i_2__0\ : label is "soft_lutpair218";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \hdr_sum_reg_reg[11]_i_1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \hdr_sum_reg_reg[11]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \hdr_sum_reg_reg[15]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \hdr_sum_reg_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \hdr_sum_reg_reg[3]_i_2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \hdr_sum_reg_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \hdr_sum_reg_reg[7]_i_3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \hdr_sum_reg_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \last_word_data_reg[4]_i_7\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[0]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[10]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[11]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[12]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[13]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[14]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[15]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[16]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[17]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[18]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[19]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[1]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[20]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[21]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[22]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[23]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[24]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[25]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[26]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[27]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[28]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[29]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[2]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[30]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[31]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[32]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[33]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[34]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[35]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[36]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[37]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[38]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[39]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[3]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[40]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[41]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[42]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[43]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[44]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[45]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[46]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[47]_i_2\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[4]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[5]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[6]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[7]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[8]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \m_eth_dest_mac_reg[9]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of m_eth_hdr_valid_reg_i_2 : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tdata_reg[1]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tdata_reg[3]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tdata_reg[4]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tdata_reg[5]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \m_eth_payload_axis_tdata_reg[7]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of m_eth_payload_axis_tlast_reg_i_2 : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of m_eth_payload_axis_tuser_reg_i_1 : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \m_eth_type_reg[11]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \temp_m_eth_payload_axis_tdata_reg[0]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \temp_m_eth_payload_axis_tdata_reg[1]_i_1__0\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \temp_m_eth_payload_axis_tdata_reg[2]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \temp_m_eth_payload_axis_tdata_reg[3]_i_1__0\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \temp_m_eth_payload_axis_tdata_reg[4]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \temp_m_eth_payload_axis_tdata_reg[5]_i_1__0\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \temp_m_eth_payload_axis_tdata_reg[6]_i_1__0\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \temp_m_eth_payload_axis_tdata_reg[7]_i_2\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of temp_m_eth_payload_axis_tlast_reg_i_1 : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \temp_m_eth_payload_axis_tlast_reg_i_1__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of temp_m_eth_payload_axis_tuser_reg_i_2 : label is "soft_lutpair223";
  attribute ADDER_THRESHOLD of word_count_next0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS of word_count_next0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_inferred__0/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_inferred__0/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_inferred__0/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_inferred__0/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  ip_tx_eth_hdr_valid <= \^ip_tx_eth_hdr_valid\;
  ip_tx_eth_payload_axis_tlast <= \^ip_tx_eth_payload_axis_tlast\;
  \m_eth_payload_axis_tdata_reg_reg[7]_1\(7 downto 0) <= \^m_eth_payload_axis_tdata_reg_reg[7]_1\(7 downto 0);
  m_eth_payload_axis_tready_int_reg_reg_0 <= \^m_eth_payload_axis_tready_int_reg_reg_0\;
  m_eth_payload_axis_tvalid_reg_reg_0 <= \^m_eth_payload_axis_tvalid_reg_reg_0\;
  s_ip_payload_axis_tready_reg_reg_0 <= \^s_ip_payload_axis_tready_reg_reg_0\;
  s_ip_payload_axis_tready_reg_reg_1 <= \^s_ip_payload_axis_tready_reg_reg_1\;
\FSM_onehot_state_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A8FFA8FFA8FFA8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_reg[0]_0\,
      I1 => \FSM_onehot_state_reg_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I3 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      I4 => outgoing_ip_hdr_ready,
      I5 => outgoing_ip_hdr_valid_reg,
      O => \FSM_onehot_state_reg[0]_i_1_n_0\
    );
\FSM_onehot_state_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBAAAAAAAA"
    )
        port map (
      I0 => store_ip_hdr,
      I1 => \FSM_onehot_state_reg[1]_i_2_n_0\,
      I2 => sel0(2),
      I3 => sel0(3),
      I4 => sel0(5),
      I5 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      O => \FSM_onehot_state_reg[1]_i_1_n_0\
    );
\FSM_onehot_state_reg[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sel0(4),
      I1 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I2 => sel0(1),
      I3 => sel0(0),
      O => \FSM_onehot_state_reg[1]_i_2_n_0\
    );
\FSM_onehot_state_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFFFAAAAEFFFAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg[2]_i_2_n_0\,
      I1 => \FSM_onehot_state_reg[3]_i_2_n_0\,
      I2 => \^s_ip_payload_axis_tready_reg_reg_0\,
      I3 => ip_tx_ip_payload_axis_tvalid,
      I4 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I5 => ip_tx_ip_payload_axis_tlast,
      O => \FSM_onehot_state_reg[2]_i_1_n_0\
    );
\FSM_onehot_state_reg[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => \last_word_data_reg[6]_i_4_n_0\,
      O => \FSM_onehot_state_reg[2]_i_2_n_0\
    );
\FSM_onehot_state_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FFF5FFF00004000"
    )
        port map (
      I0 => ip_tx_ip_payload_axis_tlast,
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \^s_ip_payload_axis_tready_reg_reg_0\,
      I3 => ip_tx_ip_payload_axis_tvalid,
      I4 => \FSM_onehot_state_reg[3]_i_2_n_0\,
      I5 => \FSM_onehot_state_reg_reg_n_0_[3]\,
      O => \FSM_onehot_state_reg[3]_i_1_n_0\
    );
\FSM_onehot_state_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg[3]_i_3_n_0\,
      I1 => \sel0__0\(4),
      I2 => \sel0__0\(5),
      I3 => \sel0__0\(11),
      I4 => \sel0__0\(14),
      I5 => \FSM_onehot_state_reg[3]_i_4_n_0\,
      O => \FSM_onehot_state_reg[3]_i_2_n_0\
    );
\FSM_onehot_state_reg[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sel0__0\(7),
      I1 => \sel0__0\(9),
      I2 => \sel0__0\(6),
      I3 => \sel0__0\(8),
      O => \FSM_onehot_state_reg[3]_i_3_n_0\
    );
\FSM_onehot_state_reg[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sel0__0\(3),
      I1 => \sel0__0\(1),
      I2 => \sel0__0\(13),
      I3 => \sel0__0\(2),
      I4 => \FSM_onehot_state_reg[3]_i_5_n_0\,
      O => \FSM_onehot_state_reg[3]_i_4_n_0\
    );
\FSM_onehot_state_reg[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \sel0__0\(0),
      I1 => \sel0__0\(10),
      I2 => \sel0__0\(12),
      I3 => \sel0__0\(15),
      O => \FSM_onehot_state_reg[3]_i_5_n_0\
    );
\FSM_onehot_state_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => '1',
      D => \FSM_onehot_state_reg[0]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_reg_n_0_[0]\,
      S => sync_reg(0)
    );
\FSM_onehot_state_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => '1',
      D => \FSM_onehot_state_reg[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_reg_n_0_[1]\,
      R => sync_reg(0)
    );
\FSM_onehot_state_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => '1',
      D => \FSM_onehot_state_reg[2]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_reg_n_0_[2]\,
      R => sync_reg(0)
    );
\FSM_onehot_state_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => '1',
      D => \FSM_onehot_state_reg[3]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_reg_n_0_[3]\,
      R => sync_reg(0)
    );
\FSM_sequential_state_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAAFF3F0000"
    )
        port map (
      I0 => arp_response_valid,
      I1 => ip_tx_ip_payload_axis_tlast,
      I2 => ip_tx_ip_payload_axis_tvalid,
      I3 => \^s_ip_payload_axis_tready_reg_reg_1\,
      I4 => Q(1),
      I5 => Q(0),
      O => D(0)
    );
g0_b0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000003FE"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      I4 => sel0(4),
      O => g0_b0_n_0
    );
\hdr_ptr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"808F0F0FFF80F000"
    )
        port map (
      I0 => outgoing_ip_hdr_ready,
      I1 => outgoing_ip_hdr_valid_reg,
      I2 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I4 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I5 => sel0(0),
      O => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_ptr_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      O => \hdr_ptr_reg[1]_i_1_n_0\
    );
\hdr_ptr_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(1),
      I2 => sel0(0),
      O => \hdr_ptr_reg[2]_i_1__0_n_0\
    );
\hdr_ptr_reg[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      O => \hdr_ptr_reg[3]_i_1__0_n_0\
    );
\hdr_ptr_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(2),
      I3 => sel0(1),
      I4 => sel0(0),
      O => \hdr_ptr_reg[4]_i_1_n_0\
    );
\hdr_ptr_reg[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      O => \hdr_ptr_reg[5]_i_1__0_n_0\
    );
\hdr_ptr_reg[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I2 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      O => hdr_ptr_next
    );
\hdr_ptr_reg[5]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(2),
      I4 => sel0(3),
      I5 => sel0(4),
      O => \hdr_ptr_reg[5]_i_3__0_n_0\
    );
\hdr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => '1',
      D => \hdr_ptr_reg[0]_i_1_n_0\,
      Q => sel0(0),
      R => '0'
    );
\hdr_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_ptr_next,
      D => \hdr_ptr_reg[1]_i_1_n_0\,
      Q => sel0(1),
      R => \hdr_ptr_reg[5]_i_1__0_n_0\
    );
\hdr_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_ptr_next,
      D => \hdr_ptr_reg[2]_i_1__0_n_0\,
      Q => sel0(2),
      R => \hdr_ptr_reg[5]_i_1__0_n_0\
    );
\hdr_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_ptr_next,
      D => \hdr_ptr_reg[3]_i_1__0_n_0\,
      Q => sel0(3),
      R => \hdr_ptr_reg[5]_i_1__0_n_0\
    );
\hdr_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_ptr_next,
      D => \hdr_ptr_reg[4]_i_1_n_0\,
      Q => sel0(4),
      R => \hdr_ptr_reg[5]_i_1__0_n_0\
    );
\hdr_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_ptr_next,
      D => \hdr_ptr_reg[5]_i_3__0_n_0\,
      Q => sel0(5),
      R => \hdr_ptr_reg[5]_i_1__0_n_0\
    );
\hdr_sum_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[3]_i_2_n_7\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => \hdr_sum_reg[0]_i_1_n_0\
    );
\hdr_sum_reg[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAC0C000CAC"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[9]\,
      I1 => \hdr_sum_reg_reg[11]_i_20_n_6\,
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => sel0(2),
      I5 => \hdr_sum_reg[11]_i_23_n_0\,
      O => \hdr_sum_reg[11]_i_10_n_0\
    );
\hdr_sum_reg[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAC0C000CAC"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[8]\,
      I1 => \hdr_sum_reg_reg[11]_i_20_n_7\,
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => sel0(2),
      I5 => \hdr_sum_reg[11]_i_24_n_0\,
      O => \hdr_sum_reg[11]_i_11_n_0\
    );
\hdr_sum_reg[11]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[11]\,
      I1 => b(11),
      O => \hdr_sum_reg[11]_i_12_n_0\
    );
\hdr_sum_reg[11]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[10]\,
      I1 => b(10),
      O => \hdr_sum_reg[11]_i_13_n_0\
    );
\hdr_sum_reg[11]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[9]\,
      I1 => b(9),
      O => \hdr_sum_reg[11]_i_14_n_0\
    );
\hdr_sum_reg[11]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[8]\,
      I1 => b(8),
      O => \hdr_sum_reg[11]_i_15_n_0\
    );
\hdr_sum_reg[11]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[11]\,
      I1 => data17(3),
      O => \hdr_sum_reg[11]_i_16_n_0\
    );
\hdr_sum_reg[11]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[10]\,
      I1 => data17(2),
      O => \hdr_sum_reg[11]_i_17_n_0\
    );
\hdr_sum_reg[11]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[9]\,
      I1 => data17(1),
      O => \hdr_sum_reg[11]_i_18_n_0\
    );
\hdr_sum_reg[11]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[8]\,
      I1 => data17(0),
      O => \hdr_sum_reg[11]_i_19_n_0\
    );
\hdr_sum_reg[11]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \hdr_sum_reg_reg[15]_i_32_n_6\,
      I1 => \hdr_sum_reg_reg[15]_i_33_n_6\,
      I2 => sel0(1),
      I3 => \hdr_sum_reg_reg[11]_i_29_n_4\,
      I4 => sel0(0),
      I5 => \hdr_sum_reg_reg_n_0_[11]\,
      O => \hdr_sum_reg[11]_i_21_n_0\
    );
\hdr_sum_reg[11]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \hdr_sum_reg_reg[15]_i_32_n_7\,
      I1 => \hdr_sum_reg_reg[15]_i_33_n_7\,
      I2 => sel0(1),
      I3 => \hdr_sum_reg_reg[11]_i_29_n_5\,
      I4 => sel0(0),
      I5 => \hdr_sum_reg_reg_n_0_[10]\,
      O => \hdr_sum_reg[11]_i_22_n_0\
    );
\hdr_sum_reg[11]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \hdr_sum_reg_reg[11]_i_30_n_4\,
      I1 => \hdr_sum_reg_reg[11]_i_31_n_4\,
      I2 => sel0(1),
      I3 => \hdr_sum_reg_reg[11]_i_29_n_6\,
      I4 => sel0(0),
      I5 => \hdr_sum_reg_reg_n_0_[9]\,
      O => \hdr_sum_reg[11]_i_23_n_0\
    );
\hdr_sum_reg[11]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \hdr_sum_reg_reg[11]_i_30_n_5\,
      I1 => \hdr_sum_reg_reg[11]_i_31_n_5\,
      I2 => sel0(1),
      I3 => \hdr_sum_reg_reg[11]_i_29_n_7\,
      I4 => sel0(0),
      I5 => \hdr_sum_reg_reg_n_0_[8]\,
      O => \hdr_sum_reg[11]_i_24_n_0\
    );
\hdr_sum_reg[11]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[11]\,
      I1 => ip_length_reg(11),
      O => \hdr_sum_reg[11]_i_25_n_0\
    );
\hdr_sum_reg[11]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[10]\,
      I1 => ip_length_reg(10),
      O => \hdr_sum_reg[11]_i_26_n_0\
    );
\hdr_sum_reg[11]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[9]\,
      I1 => ip_length_reg(9),
      O => \hdr_sum_reg[11]_i_27_n_0\
    );
\hdr_sum_reg[11]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[8]\,
      I1 => ip_length_reg(8),
      O => \hdr_sum_reg[11]_i_28_n_0\
    );
\hdr_sum_reg[11]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \hdr_sum_reg_reg[11]_i_6_n_4\,
      I1 => sel0(0),
      I2 => \hdr_sum_reg_reg[11]_i_7_n_4\,
      I3 => sel0(3),
      I4 => \hdr_sum_reg[11]_i_8_n_0\,
      O => p_0_out(11)
    );
\hdr_sum_reg[11]_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[9]\,
      I1 => \data13__0\(1),
      O => \hdr_sum_reg[11]_i_32_n_0\
    );
\hdr_sum_reg[11]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[8]\,
      I1 => \data13__0\(0),
      O => \hdr_sum_reg[11]_i_33_n_0\
    );
\hdr_sum_reg[11]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[7]\,
      I1 => \ip_source_ip_reg_reg_n_0_[7]\,
      O => \hdr_sum_reg[11]_i_34_n_0\
    );
\hdr_sum_reg[11]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[6]\,
      I1 => \ip_source_ip_reg_reg_n_0_[6]\,
      O => \hdr_sum_reg[11]_i_35_n_0\
    );
\hdr_sum_reg[11]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[7]\,
      I1 => b2_in(7),
      O => \hdr_sum_reg[11]_i_36_n_0\
    );
\hdr_sum_reg[11]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[6]\,
      I1 => b2_in(6),
      O => \hdr_sum_reg[11]_i_37_n_0\
    );
\hdr_sum_reg[11]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \hdr_sum_reg_reg[11]_i_6_n_5\,
      I1 => sel0(0),
      I2 => \hdr_sum_reg_reg[11]_i_7_n_5\,
      I3 => sel0(3),
      I4 => \hdr_sum_reg[11]_i_9_n_0\,
      O => p_0_out(10)
    );
\hdr_sum_reg[11]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \hdr_sum_reg_reg[11]_i_6_n_6\,
      I1 => sel0(0),
      I2 => \hdr_sum_reg_reg[11]_i_7_n_6\,
      I3 => sel0(3),
      I4 => \hdr_sum_reg[11]_i_10_n_0\,
      O => p_0_out(9)
    );
\hdr_sum_reg[11]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \hdr_sum_reg_reg[11]_i_6_n_7\,
      I1 => sel0(0),
      I2 => \hdr_sum_reg_reg[11]_i_7_n_7\,
      I3 => sel0(3),
      I4 => \hdr_sum_reg[11]_i_11_n_0\,
      O => p_0_out(8)
    );
\hdr_sum_reg[11]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAC0C000CAC"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[11]\,
      I1 => \hdr_sum_reg_reg[11]_i_20_n_4\,
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => sel0(2),
      I5 => \hdr_sum_reg[11]_i_21_n_0\,
      O => \hdr_sum_reg[11]_i_8_n_0\
    );
\hdr_sum_reg[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAC0C000CAC"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[10]\,
      I1 => \hdr_sum_reg_reg[11]_i_20_n_5\,
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => sel0(2),
      I5 => \hdr_sum_reg[11]_i_22_n_0\,
      O => \hdr_sum_reg[11]_i_9_n_0\
    );
\hdr_sum_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(2),
      I2 => sel0(3),
      I3 => hdr_sum_next,
      O => \hdr_sum_reg[15]_i_1_n_0\
    );
\hdr_sum_reg[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAC0C000CAC"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[14]\,
      I1 => \hdr_sum_reg_reg[15]_i_21_n_5\,
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => sel0(2),
      I5 => \hdr_sum_reg[15]_i_23_n_0\,
      O => \hdr_sum_reg[15]_i_10_n_0\
    );
\hdr_sum_reg[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAC0C000CAC"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[13]\,
      I1 => \hdr_sum_reg_reg[15]_i_21_n_6\,
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => sel0(2),
      I5 => \hdr_sum_reg[15]_i_24_n_0\,
      O => \hdr_sum_reg[15]_i_11_n_0\
    );
\hdr_sum_reg[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAC0C000CAC"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[12]\,
      I1 => \hdr_sum_reg_reg[15]_i_21_n_7\,
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => sel0(2),
      I5 => \hdr_sum_reg[15]_i_25_n_0\,
      O => \hdr_sum_reg[15]_i_12_n_0\
    );
\hdr_sum_reg[15]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[15]\,
      I1 => b(15),
      O => \hdr_sum_reg[15]_i_13_n_0\
    );
\hdr_sum_reg[15]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[14]\,
      I1 => b(14),
      O => \hdr_sum_reg[15]_i_14_n_0\
    );
\hdr_sum_reg[15]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[13]\,
      I1 => b(13),
      O => \hdr_sum_reg[15]_i_15_n_0\
    );
\hdr_sum_reg[15]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[12]\,
      I1 => b(12),
      O => \hdr_sum_reg[15]_i_16_n_0\
    );
\hdr_sum_reg[15]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[15]\,
      I1 => data17(7),
      O => \hdr_sum_reg[15]_i_17_n_0\
    );
\hdr_sum_reg[15]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[14]\,
      I1 => data17(6),
      O => \hdr_sum_reg[15]_i_18_n_0\
    );
\hdr_sum_reg[15]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[13]\,
      I1 => data17(5),
      O => \hdr_sum_reg[15]_i_19_n_0\
    );
\hdr_sum_reg[15]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[12]\,
      I1 => data17(4),
      O => \hdr_sum_reg[15]_i_20_n_0\
    );
\hdr_sum_reg[15]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \hdr_sum_reg_reg[3]_i_20_n_6\,
      I1 => \hdr_sum_reg_reg[3]_i_21_n_6\,
      I2 => sel0(1),
      I3 => \hdr_sum_reg_reg[15]_i_30_n_4\,
      I4 => sel0(0),
      I5 => \hdr_sum_reg_reg[3]_i_23_n_6\,
      O => \hdr_sum_reg[15]_i_22_n_0\
    );
\hdr_sum_reg[15]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \hdr_sum_reg_reg[3]_i_20_n_7\,
      I1 => \hdr_sum_reg_reg[3]_i_21_n_7\,
      I2 => sel0(1),
      I3 => \hdr_sum_reg_reg[15]_i_30_n_5\,
      I4 => sel0(0),
      I5 => \hdr_sum_reg[15]_i_31_n_0\,
      O => \hdr_sum_reg[15]_i_23_n_0\
    );
\hdr_sum_reg[15]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \hdr_sum_reg_reg[15]_i_32_n_4\,
      I1 => \hdr_sum_reg_reg[15]_i_33_n_4\,
      I2 => sel0(1),
      I3 => \hdr_sum_reg_reg[15]_i_30_n_6\,
      I4 => sel0(0),
      I5 => \hdr_sum_reg_reg_n_0_[13]\,
      O => \hdr_sum_reg[15]_i_24_n_0\
    );
\hdr_sum_reg[15]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \hdr_sum_reg_reg[15]_i_32_n_5\,
      I1 => \hdr_sum_reg_reg[15]_i_33_n_5\,
      I2 => sel0(1),
      I3 => \hdr_sum_reg_reg[15]_i_30_n_7\,
      I4 => sel0(0),
      I5 => \hdr_sum_reg_reg_n_0_[12]\,
      O => \hdr_sum_reg[15]_i_25_n_0\
    );
\hdr_sum_reg[15]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[15]\,
      I1 => ip_length_reg(15),
      O => \hdr_sum_reg[15]_i_26_n_0\
    );
\hdr_sum_reg[15]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[14]\,
      I1 => ip_length_reg(14),
      O => \hdr_sum_reg[15]_i_27_n_0\
    );
\hdr_sum_reg[15]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[13]\,
      I1 => ip_length_reg(13),
      O => \hdr_sum_reg[15]_i_28_n_0\
    );
\hdr_sum_reg[15]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[12]\,
      I1 => ip_length_reg(12),
      O => \hdr_sum_reg[15]_i_29_n_0\
    );
\hdr_sum_reg[15]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[14]\,
      I1 => b6_in(14),
      O => \hdr_sum_reg[15]_i_31_n_0\
    );
\hdr_sum_reg[15]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[15]\,
      I1 => b4_in(15),
      O => \hdr_sum_reg[15]_i_34_n_0\
    );
\hdr_sum_reg[15]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[14]\,
      I1 => b4_in(14),
      O => \hdr_sum_reg[15]_i_35_n_0\
    );
\hdr_sum_reg[15]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \hdr_sum_reg_reg[15]_i_7_n_4\,
      I1 => sel0(0),
      I2 => \hdr_sum_reg_reg[15]_i_8_n_4\,
      I3 => sel0(3),
      I4 => \hdr_sum_reg[15]_i_9_n_0\,
      O => p_0_out(15)
    );
\hdr_sum_reg[15]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \hdr_sum_reg_reg[15]_i_7_n_5\,
      I1 => sel0(0),
      I2 => \hdr_sum_reg_reg[15]_i_8_n_5\,
      I3 => sel0(3),
      I4 => \hdr_sum_reg[15]_i_10_n_0\,
      O => p_0_out(14)
    );
\hdr_sum_reg[15]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \hdr_sum_reg_reg[15]_i_7_n_6\,
      I1 => sel0(0),
      I2 => \hdr_sum_reg_reg[15]_i_8_n_6\,
      I3 => sel0(3),
      I4 => \hdr_sum_reg[15]_i_11_n_0\,
      O => p_0_out(13)
    );
\hdr_sum_reg[15]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \hdr_sum_reg_reg[15]_i_7_n_7\,
      I1 => sel0(0),
      I2 => \hdr_sum_reg_reg[15]_i_8_n_7\,
      I3 => sel0(3),
      I4 => \hdr_sum_reg[15]_i_12_n_0\,
      O => p_0_out(12)
    );
\hdr_sum_reg[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAC0C000CAC"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[15]\,
      I1 => \hdr_sum_reg_reg[15]_i_21_n_4\,
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => sel0(2),
      I5 => \hdr_sum_reg[15]_i_22_n_0\,
      O => \hdr_sum_reg[15]_i_9_n_0\
    );
\hdr_sum_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[3]_i_2_n_6\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => \hdr_sum_reg[1]_i_1_n_0\
    );
\hdr_sum_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[3]_i_2_n_5\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => \hdr_sum_reg[2]_i_1_n_0\
    );
\hdr_sum_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[3]_i_2_n_4\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => \hdr_sum_reg[3]_i_1_n_0\
    );
\hdr_sum_reg[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5,
      I1 => data4,
      I2 => sel0(1),
      I3 => data3,
      I4 => sel0(0),
      I5 => data2,
      O => \hdr_sum_reg[3]_i_10_n_0\
    );
\hdr_sum_reg[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAC0C000CAC"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[3]\,
      I1 => \hdr_sum_reg_reg[3]_i_32_n_4\,
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => sel0(2),
      I5 => \hdr_sum_reg[3]_i_33_n_0\,
      O => \hdr_sum_reg[3]_i_13_n_0\
    );
\hdr_sum_reg[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAC0C000CAC"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[2]\,
      I1 => \hdr_sum_reg_reg[3]_i_32_n_5\,
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => sel0(2),
      I5 => \hdr_sum_reg[3]_i_34_n_0\,
      O => \hdr_sum_reg[3]_i_14_n_0\
    );
\hdr_sum_reg[3]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F3B8B8F0C0B8B8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[3]_i_32_n_6\,
      I1 => \hdr_sum_reg[3]_i_17_n_0\,
      I2 => \hdr_sum_reg_reg_n_0_[1]\,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \hdr_sum_reg_reg[3]_i_35_n_6\,
      O => \hdr_sum_reg[3]_i_15_n_0\
    );
\hdr_sum_reg[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFCBBBB03008888"
    )
        port map (
      I0 => \hdr_sum_reg_reg[3]_i_32_n_7\,
      I1 => \hdr_sum_reg[3]_i_17_n_0\,
      I2 => sel0(1),
      I3 => \hdr_sum_reg_reg[3]_i_35_n_7\,
      I4 => sel0(0),
      I5 => \hdr_sum_reg_reg_n_0_[0]\,
      O => \hdr_sum_reg[3]_i_16_n_0\
    );
\hdr_sum_reg[3]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(3),
      I2 => sel0(2),
      O => \hdr_sum_reg[3]_i_17_n_0\
    );
\hdr_sum_reg[3]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[3]\,
      I1 => b(3),
      O => \hdr_sum_reg[3]_i_24_n_0\
    );
\hdr_sum_reg[3]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[2]\,
      I1 => b(2),
      O => \hdr_sum_reg[3]_i_25_n_0\
    );
\hdr_sum_reg[3]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[1]\,
      I1 => b(1),
      O => \hdr_sum_reg[3]_i_26_n_0\
    );
\hdr_sum_reg[3]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[0]\,
      I1 => b(0),
      O => \hdr_sum_reg[3]_i_27_n_0\
    );
\hdr_sum_reg[3]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[3]\,
      I1 => \ip_dest_ip_reg_reg_n_0_[3]\,
      O => \hdr_sum_reg[3]_i_28_n_0\
    );
\hdr_sum_reg[3]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[2]\,
      I1 => \ip_dest_ip_reg_reg_n_0_[2]\,
      O => \hdr_sum_reg[3]_i_29_n_0\
    );
\hdr_sum_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB88B8888888B8"
    )
        port map (
      I0 => \hdr_sum_reg[3]_i_8_n_0\,
      I1 => sel0(3),
      I2 => data0,
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => \hdr_sum_reg[3]_i_10_n_0\,
      O => \hdr_sum_reg[3]_i_3_n_0\
    );
\hdr_sum_reg[3]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[1]\,
      I1 => \ip_dest_ip_reg_reg_n_0_[1]\,
      O => \hdr_sum_reg[3]_i_30_n_0\
    );
\hdr_sum_reg[3]_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[0]\,
      I1 => \ip_dest_ip_reg_reg_n_0_[0]\,
      O => \hdr_sum_reg[3]_i_31_n_0\
    );
\hdr_sum_reg[3]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \hdr_sum_reg_reg[7]_i_32_n_6\,
      I1 => sel0(1),
      I2 => \hdr_sum_reg_reg[3]_i_35_n_4\,
      I3 => sel0(0),
      I4 => \hdr_sum_reg_reg_n_0_[3]\,
      O => \hdr_sum_reg[3]_i_33_n_0\
    );
\hdr_sum_reg[3]_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC773088"
    )
        port map (
      I0 => b2_in(2),
      I1 => sel0(1),
      I2 => \hdr_sum_reg_reg[3]_i_35_n_5\,
      I3 => sel0(0),
      I4 => \hdr_sum_reg_reg_n_0_[2]\,
      O => \hdr_sum_reg[3]_i_34_n_0\
    );
\hdr_sum_reg[3]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[15]\,
      I1 => b2_in(15),
      O => \hdr_sum_reg[3]_i_36_n_0\
    );
\hdr_sum_reg[3]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[14]\,
      I1 => b2_in(14),
      O => \hdr_sum_reg[3]_i_37_n_0\
    );
\hdr_sum_reg[3]_i_38\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[14]\,
      I1 => b6_in(14),
      O => \hdr_sum_reg[3]_i_38_n_0\
    );
\hdr_sum_reg[3]_i_39\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[3]\,
      I1 => ip_length_reg(3),
      O => \hdr_sum_reg[3]_i_39_n_0\
    );
\hdr_sum_reg[3]_i_40\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[2]\,
      I1 => ip_length_reg(2),
      O => \hdr_sum_reg[3]_i_40_n_0\
    );
\hdr_sum_reg[3]_i_41\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[1]\,
      I1 => ip_length_reg(1),
      O => \hdr_sum_reg[3]_i_41_n_0\
    );
\hdr_sum_reg[3]_i_42\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[0]\,
      I1 => ip_length_reg(0),
      O => \hdr_sum_reg[3]_i_42_n_0\
    );
\hdr_sum_reg[3]_i_43\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[0]\,
      I1 => b4_in(4),
      O => \hdr_sum_reg[3]_i_43_n_0\
    );
\hdr_sum_reg[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \hdr_sum_reg_reg[3]_i_11_n_4\,
      I1 => sel0(0),
      I2 => \hdr_sum_reg_reg[3]_i_12_n_4\,
      I3 => sel0(3),
      I4 => \hdr_sum_reg[3]_i_13_n_0\,
      O => p_0_out(3)
    );
\hdr_sum_reg[3]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \hdr_sum_reg_reg[3]_i_11_n_5\,
      I1 => sel0(0),
      I2 => \hdr_sum_reg_reg[3]_i_12_n_5\,
      I3 => sel0(3),
      I4 => \hdr_sum_reg[3]_i_14_n_0\,
      O => p_0_out(2)
    );
\hdr_sum_reg[3]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \hdr_sum_reg_reg[3]_i_11_n_6\,
      I1 => sel0(0),
      I2 => \hdr_sum_reg_reg[3]_i_12_n_6\,
      I3 => sel0(3),
      I4 => \hdr_sum_reg[3]_i_15_n_0\,
      O => p_0_out(1)
    );
\hdr_sum_reg[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => \hdr_sum_reg[3]_i_3_n_0\,
      I1 => \hdr_sum_reg[3]_i_16_n_0\,
      I2 => sel0(3),
      I3 => \hdr_sum_reg_reg[3]_i_12_n_7\,
      I4 => \hdr_sum_reg[3]_i_17_n_0\,
      I5 => \hdr_sum_reg_reg[3]_i_11_n_7\,
      O => \hdr_sum_reg[3]_i_7_n_0\
    );
\hdr_sum_reg[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEA202A"
    )
        port map (
      I0 => data6,
      I1 => sel0(0),
      I2 => sel0(3),
      I3 => sel0(2),
      I4 => data7,
      O => \hdr_sum_reg[3]_i_8_n_0\
    );
\hdr_sum_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[7]_i_3_n_7\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => \hdr_sum_reg[4]_i_1_n_0\
    );
\hdr_sum_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[7]_i_3_n_6\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => \hdr_sum_reg[5]_i_1_n_0\
    );
\hdr_sum_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[7]_i_3_n_5\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => \hdr_sum_reg[6]_i_1_n_0\
    );
\hdr_sum_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => g0_b0_n_0,
      I1 => sel0(5),
      I2 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I3 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      O => hdr_sum_next
    );
\hdr_sum_reg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAC0C000CAC"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[7]\,
      I1 => \hdr_sum_reg_reg[7]_i_22_n_4\,
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => sel0(2),
      I5 => \hdr_sum_reg[7]_i_23_n_0\,
      O => \hdr_sum_reg[7]_i_10_n_0\
    );
\hdr_sum_reg[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAC0C000CAC"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[6]\,
      I1 => \hdr_sum_reg_reg[7]_i_22_n_5\,
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => sel0(2),
      I5 => \hdr_sum_reg[7]_i_24_n_0\,
      O => \hdr_sum_reg[7]_i_11_n_0\
    );
\hdr_sum_reg[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAC0C000CAC"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[5]\,
      I1 => \hdr_sum_reg_reg[7]_i_22_n_6\,
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => sel0(2),
      I5 => \hdr_sum_reg[7]_i_25_n_0\,
      O => \hdr_sum_reg[7]_i_12_n_0\
    );
\hdr_sum_reg[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFFFCAC0C000CAC"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[4]\,
      I1 => \hdr_sum_reg_reg[7]_i_22_n_7\,
      I2 => sel0(0),
      I3 => sel0(3),
      I4 => sel0(2),
      I5 => \hdr_sum_reg[7]_i_26_n_0\,
      O => \hdr_sum_reg[7]_i_13_n_0\
    );
\hdr_sum_reg[7]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[7]\,
      I1 => b(7),
      O => \hdr_sum_reg[7]_i_14_n_0\
    );
\hdr_sum_reg[7]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[6]\,
      I1 => b(6),
      O => \hdr_sum_reg[7]_i_15_n_0\
    );
\hdr_sum_reg[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[5]\,
      I1 => b(5),
      O => \hdr_sum_reg[7]_i_16_n_0\
    );
\hdr_sum_reg[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[4]\,
      I1 => b(4),
      O => \hdr_sum_reg[7]_i_17_n_0\
    );
\hdr_sum_reg[7]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[7]\,
      I1 => \ip_dest_ip_reg_reg_n_0_[7]\,
      O => \hdr_sum_reg[7]_i_18_n_0\
    );
\hdr_sum_reg[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[6]\,
      I1 => \ip_dest_ip_reg_reg_n_0_[6]\,
      O => \hdr_sum_reg[7]_i_19_n_0\
    );
\hdr_sum_reg[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[5]\,
      I1 => \ip_dest_ip_reg_reg_n_0_[5]\,
      O => \hdr_sum_reg[7]_i_20_n_0\
    );
\hdr_sum_reg[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[4]\,
      I1 => \ip_dest_ip_reg_reg_n_0_[4]\,
      O => \hdr_sum_reg[7]_i_21_n_0\
    );
\hdr_sum_reg[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \hdr_sum_reg_reg[11]_i_30_n_6\,
      I1 => \hdr_sum_reg_reg[11]_i_31_n_6\,
      I2 => sel0(1),
      I3 => \hdr_sum_reg_reg[7]_i_31_n_4\,
      I4 => sel0(0),
      I5 => \hdr_sum_reg_reg_n_0_[7]\,
      O => \hdr_sum_reg[7]_i_23_n_0\
    );
\hdr_sum_reg[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5F50CFCFAFA0C0C0"
    )
        port map (
      I0 => \ip_source_ip_reg_reg_n_0_[6]\,
      I1 => \hdr_sum_reg_reg[11]_i_31_n_7\,
      I2 => sel0(1),
      I3 => \hdr_sum_reg_reg[7]_i_31_n_5\,
      I4 => sel0(0),
      I5 => \hdr_sum_reg_reg_n_0_[6]\,
      O => \hdr_sum_reg[7]_i_24_n_0\
    );
\hdr_sum_reg[7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \hdr_sum_reg_reg[7]_i_32_n_4\,
      I1 => sel0(1),
      I2 => \hdr_sum_reg_reg[7]_i_31_n_6\,
      I3 => sel0(0),
      I4 => \hdr_sum_reg_reg_n_0_[5]\,
      O => \hdr_sum_reg[7]_i_25_n_0\
    );
\hdr_sum_reg[7]_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBB3088"
    )
        port map (
      I0 => \hdr_sum_reg_reg[7]_i_32_n_5\,
      I1 => sel0(1),
      I2 => \hdr_sum_reg_reg[7]_i_31_n_7\,
      I3 => sel0(0),
      I4 => \hdr_sum_reg_reg_n_0_[4]\,
      O => \hdr_sum_reg[7]_i_26_n_0\
    );
\hdr_sum_reg[7]_i_27\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[7]\,
      I1 => ip_length_reg(7),
      O => \hdr_sum_reg[7]_i_27_n_0\
    );
\hdr_sum_reg[7]_i_28\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[6]\,
      I1 => ip_length_reg(6),
      O => \hdr_sum_reg[7]_i_28_n_0\
    );
\hdr_sum_reg[7]_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[5]\,
      I1 => ip_length_reg(5),
      O => \hdr_sum_reg[7]_i_29_n_0\
    );
\hdr_sum_reg[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA8"
    )
        port map (
      I0 => \hdr_sum_reg_reg[7]_i_3_n_4\,
      I1 => sel0(1),
      I2 => sel0(2),
      I3 => sel0(3),
      O => \hdr_sum_reg[7]_i_2__0_n_0\
    );
\hdr_sum_reg[7]_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[4]\,
      I1 => ip_length_reg(4),
      O => \hdr_sum_reg[7]_i_30_n_0\
    );
\hdr_sum_reg[7]_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[4]\,
      I1 => b4_in(4),
      O => \hdr_sum_reg[7]_i_33_n_0\
    );
\hdr_sum_reg[7]_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[5]\,
      I1 => b2_in(5),
      O => \hdr_sum_reg[7]_i_34_n_0\
    );
\hdr_sum_reg[7]_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[4]\,
      I1 => b2_in(4),
      O => \hdr_sum_reg[7]_i_35_n_0\
    );
\hdr_sum_reg[7]_i_36\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[3]\,
      I1 => b2_in(3),
      O => \hdr_sum_reg[7]_i_36_n_0\
    );
\hdr_sum_reg[7]_i_37\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[2]\,
      I1 => b2_in(2),
      O => \hdr_sum_reg[7]_i_37_n_0\
    );
\hdr_sum_reg[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \hdr_sum_reg_reg[7]_i_8_n_4\,
      I1 => sel0(0),
      I2 => \hdr_sum_reg_reg[7]_i_9_n_4\,
      I3 => sel0(3),
      I4 => \hdr_sum_reg[7]_i_10_n_0\,
      O => p_0_out(7)
    );
\hdr_sum_reg[7]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \hdr_sum_reg_reg[7]_i_8_n_5\,
      I1 => sel0(0),
      I2 => \hdr_sum_reg_reg[7]_i_9_n_5\,
      I3 => sel0(3),
      I4 => \hdr_sum_reg[7]_i_11_n_0\,
      O => p_0_out(6)
    );
\hdr_sum_reg[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \hdr_sum_reg_reg[7]_i_8_n_6\,
      I1 => sel0(0),
      I2 => \hdr_sum_reg_reg[7]_i_9_n_6\,
      I3 => sel0(3),
      I4 => \hdr_sum_reg[7]_i_12_n_0\,
      O => p_0_out(5)
    );
\hdr_sum_reg[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E2FFE200"
    )
        port map (
      I0 => \hdr_sum_reg_reg[7]_i_8_n_7\,
      I1 => sel0(0),
      I2 => \hdr_sum_reg_reg[7]_i_9_n_7\,
      I3 => sel0(3),
      I4 => \hdr_sum_reg[7]_i_13_n_0\,
      O => p_0_out(4)
    );
\hdr_sum_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_sum_next,
      D => \hdr_sum_reg[0]_i_1_n_0\,
      Q => \hdr_sum_reg_reg_n_0_[0]\,
      R => '0'
    );
\hdr_sum_reg_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_sum_next,
      D => \hdr_sum_reg_reg[11]_i_1_n_5\,
      Q => \hdr_sum_reg_reg_n_0_[10]\,
      S => \hdr_sum_reg[15]_i_1_n_0\
    );
\hdr_sum_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_sum_next,
      D => \hdr_sum_reg_reg[11]_i_1_n_4\,
      Q => \hdr_sum_reg_reg_n_0_[11]\,
      R => \hdr_sum_reg[15]_i_1_n_0\
    );
\hdr_sum_reg_reg[11]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[7]_i_3_n_0\,
      CO(3) => \hdr_sum_reg_reg[11]_i_1_n_0\,
      CO(2) => \hdr_sum_reg_reg[11]_i_1_n_1\,
      CO(1) => \hdr_sum_reg_reg[11]_i_1_n_2\,
      CO(0) => \hdr_sum_reg_reg[11]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdr_sum_reg_reg[11]_i_1_n_4\,
      O(2) => \hdr_sum_reg_reg[11]_i_1_n_5\,
      O(1) => \hdr_sum_reg_reg[11]_i_1_n_6\,
      O(0) => \hdr_sum_reg_reg[11]_i_1_n_7\,
      S(3 downto 0) => p_0_out(11 downto 8)
    );
\hdr_sum_reg_reg[11]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[7]_i_22_n_0\,
      CO(3) => \hdr_sum_reg_reg[11]_i_20_n_0\,
      CO(2) => \hdr_sum_reg_reg[11]_i_20_n_1\,
      CO(1) => \hdr_sum_reg_reg[11]_i_20_n_2\,
      CO(0) => \hdr_sum_reg_reg[11]_i_20_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[11]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[10]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[9]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[8]\,
      O(3) => \hdr_sum_reg_reg[11]_i_20_n_4\,
      O(2) => \hdr_sum_reg_reg[11]_i_20_n_5\,
      O(1) => \hdr_sum_reg_reg[11]_i_20_n_6\,
      O(0) => \hdr_sum_reg_reg[11]_i_20_n_7\,
      S(3) => \hdr_sum_reg[11]_i_25_n_0\,
      S(2) => \hdr_sum_reg[11]_i_26_n_0\,
      S(1) => \hdr_sum_reg[11]_i_27_n_0\,
      S(0) => \hdr_sum_reg[11]_i_28_n_0\
    );
\hdr_sum_reg_reg[11]_i_29\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[7]_i_31_n_0\,
      CO(3) => \hdr_sum_reg_reg[11]_i_29_n_0\,
      CO(2) => \hdr_sum_reg_reg[11]_i_29_n_1\,
      CO(1) => \hdr_sum_reg_reg[11]_i_29_n_2\,
      CO(0) => \hdr_sum_reg_reg[11]_i_29_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[11]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[10]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[9]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[8]\,
      O(3) => \hdr_sum_reg_reg[11]_i_29_n_4\,
      O(2) => \hdr_sum_reg_reg[11]_i_29_n_5\,
      O(1) => \hdr_sum_reg_reg[11]_i_29_n_6\,
      O(0) => \hdr_sum_reg_reg[11]_i_29_n_7\,
      S(3) => \hdr_sum_reg_reg_n_0_[11]\,
      S(2) => \hdr_sum_reg_reg_n_0_[10]\,
      S(1) => \hdr_sum_reg_reg_n_0_[9]\,
      S(0) => \hdr_sum_reg_reg_n_0_[8]\
    );
\hdr_sum_reg_reg[11]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdr_sum_reg_reg[11]_i_30_n_0\,
      CO(2) => \hdr_sum_reg_reg[11]_i_30_n_1\,
      CO(1) => \hdr_sum_reg_reg[11]_i_30_n_2\,
      CO(0) => \hdr_sum_reg_reg[11]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[9]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[8]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[7]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[6]\,
      O(3) => \hdr_sum_reg_reg[11]_i_30_n_4\,
      O(2) => \hdr_sum_reg_reg[11]_i_30_n_5\,
      O(1) => \hdr_sum_reg_reg[11]_i_30_n_6\,
      O(0) => \NLW_hdr_sum_reg_reg[11]_i_30_O_UNCONNECTED\(0),
      S(3) => \hdr_sum_reg[11]_i_32_n_0\,
      S(2) => \hdr_sum_reg[11]_i_33_n_0\,
      S(1) => \hdr_sum_reg[11]_i_34_n_0\,
      S(0) => \hdr_sum_reg[11]_i_35_n_0\
    );
\hdr_sum_reg_reg[11]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[7]_i_32_n_0\,
      CO(3) => \hdr_sum_reg_reg[11]_i_31_n_0\,
      CO(2) => \hdr_sum_reg_reg[11]_i_31_n_1\,
      CO(1) => \hdr_sum_reg_reg[11]_i_31_n_2\,
      CO(0) => \hdr_sum_reg_reg[11]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[9]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[8]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[7]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[6]\,
      O(3) => \hdr_sum_reg_reg[11]_i_31_n_4\,
      O(2) => \hdr_sum_reg_reg[11]_i_31_n_5\,
      O(1) => \hdr_sum_reg_reg[11]_i_31_n_6\,
      O(0) => \hdr_sum_reg_reg[11]_i_31_n_7\,
      S(3) => \hdr_sum_reg_reg_n_0_[9]\,
      S(2) => \hdr_sum_reg_reg_n_0_[8]\,
      S(1) => \hdr_sum_reg[11]_i_36_n_0\,
      S(0) => \hdr_sum_reg[11]_i_37_n_0\
    );
\hdr_sum_reg_reg[11]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[7]_i_8_n_0\,
      CO(3) => \hdr_sum_reg_reg[11]_i_6_n_0\,
      CO(2) => \hdr_sum_reg_reg[11]_i_6_n_1\,
      CO(1) => \hdr_sum_reg_reg[11]_i_6_n_2\,
      CO(0) => \hdr_sum_reg_reg[11]_i_6_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[11]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[10]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[9]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[8]\,
      O(3) => \hdr_sum_reg_reg[11]_i_6_n_4\,
      O(2) => \hdr_sum_reg_reg[11]_i_6_n_5\,
      O(1) => \hdr_sum_reg_reg[11]_i_6_n_6\,
      O(0) => \hdr_sum_reg_reg[11]_i_6_n_7\,
      S(3) => \hdr_sum_reg[11]_i_12_n_0\,
      S(2) => \hdr_sum_reg[11]_i_13_n_0\,
      S(1) => \hdr_sum_reg[11]_i_14_n_0\,
      S(0) => \hdr_sum_reg[11]_i_15_n_0\
    );
\hdr_sum_reg_reg[11]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[7]_i_9_n_0\,
      CO(3) => \hdr_sum_reg_reg[11]_i_7_n_0\,
      CO(2) => \hdr_sum_reg_reg[11]_i_7_n_1\,
      CO(1) => \hdr_sum_reg_reg[11]_i_7_n_2\,
      CO(0) => \hdr_sum_reg_reg[11]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[11]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[10]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[9]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[8]\,
      O(3) => \hdr_sum_reg_reg[11]_i_7_n_4\,
      O(2) => \hdr_sum_reg_reg[11]_i_7_n_5\,
      O(1) => \hdr_sum_reg_reg[11]_i_7_n_6\,
      O(0) => \hdr_sum_reg_reg[11]_i_7_n_7\,
      S(3) => \hdr_sum_reg[11]_i_16_n_0\,
      S(2) => \hdr_sum_reg[11]_i_17_n_0\,
      S(1) => \hdr_sum_reg[11]_i_18_n_0\,
      S(0) => \hdr_sum_reg[11]_i_19_n_0\
    );
\hdr_sum_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_sum_next,
      D => \hdr_sum_reg_reg[15]_i_2_n_7\,
      Q => \hdr_sum_reg_reg_n_0_[12]\,
      R => \hdr_sum_reg[15]_i_1_n_0\
    );
\hdr_sum_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_sum_next,
      D => \hdr_sum_reg_reg[15]_i_2_n_6\,
      Q => \hdr_sum_reg_reg_n_0_[13]\,
      R => \hdr_sum_reg[15]_i_1_n_0\
    );
\hdr_sum_reg_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_sum_next,
      D => \hdr_sum_reg_reg[15]_i_2_n_5\,
      Q => \hdr_sum_reg_reg_n_0_[14]\,
      S => \hdr_sum_reg[15]_i_1_n_0\
    );
\hdr_sum_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_sum_next,
      D => \hdr_sum_reg_reg[15]_i_2_n_4\,
      Q => \hdr_sum_reg_reg_n_0_[15]\,
      R => \hdr_sum_reg[15]_i_1_n_0\
    );
\hdr_sum_reg_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[11]_i_1_n_0\,
      CO(3) => \NLW_hdr_sum_reg_reg[15]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \hdr_sum_reg_reg[15]_i_2_n_1\,
      CO(1) => \hdr_sum_reg_reg[15]_i_2_n_2\,
      CO(0) => \hdr_sum_reg_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdr_sum_reg_reg[15]_i_2_n_4\,
      O(2) => \hdr_sum_reg_reg[15]_i_2_n_5\,
      O(1) => \hdr_sum_reg_reg[15]_i_2_n_6\,
      O(0) => \hdr_sum_reg_reg[15]_i_2_n_7\,
      S(3 downto 0) => p_0_out(15 downto 12)
    );
\hdr_sum_reg_reg[15]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[11]_i_20_n_0\,
      CO(3) => \hdr_sum_reg_reg[15]_i_21_n_0\,
      CO(2) => \hdr_sum_reg_reg[15]_i_21_n_1\,
      CO(1) => \hdr_sum_reg_reg[15]_i_21_n_2\,
      CO(0) => \hdr_sum_reg_reg[15]_i_21_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[15]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[14]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[13]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[12]\,
      O(3) => \hdr_sum_reg_reg[15]_i_21_n_4\,
      O(2) => \hdr_sum_reg_reg[15]_i_21_n_5\,
      O(1) => \hdr_sum_reg_reg[15]_i_21_n_6\,
      O(0) => \hdr_sum_reg_reg[15]_i_21_n_7\,
      S(3) => \hdr_sum_reg[15]_i_26_n_0\,
      S(2) => \hdr_sum_reg[15]_i_27_n_0\,
      S(1) => \hdr_sum_reg[15]_i_28_n_0\,
      S(0) => \hdr_sum_reg[15]_i_29_n_0\
    );
\hdr_sum_reg_reg[15]_i_30\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[11]_i_29_n_0\,
      CO(3) => \hdr_sum_reg_reg[15]_i_30_n_0\,
      CO(2) => \hdr_sum_reg_reg[15]_i_30_n_1\,
      CO(1) => \hdr_sum_reg_reg[15]_i_30_n_2\,
      CO(0) => \hdr_sum_reg_reg[15]_i_30_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[15]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[14]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[13]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[12]\,
      O(3) => \hdr_sum_reg_reg[15]_i_30_n_4\,
      O(2) => \hdr_sum_reg_reg[15]_i_30_n_5\,
      O(1) => \hdr_sum_reg_reg[15]_i_30_n_6\,
      O(0) => \hdr_sum_reg_reg[15]_i_30_n_7\,
      S(3) => \hdr_sum_reg[15]_i_34_n_0\,
      S(2) => \hdr_sum_reg[15]_i_35_n_0\,
      S(1) => \hdr_sum_reg_reg_n_0_[13]\,
      S(0) => \hdr_sum_reg_reg_n_0_[12]\
    );
\hdr_sum_reg_reg[15]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[11]_i_30_n_0\,
      CO(3) => \hdr_sum_reg_reg[15]_i_32_n_0\,
      CO(2) => \hdr_sum_reg_reg[15]_i_32_n_1\,
      CO(1) => \hdr_sum_reg_reg[15]_i_32_n_2\,
      CO(0) => \hdr_sum_reg_reg[15]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[13]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[12]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[11]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[10]\,
      O(3) => \hdr_sum_reg_reg[15]_i_32_n_4\,
      O(2) => \hdr_sum_reg_reg[15]_i_32_n_5\,
      O(1) => \hdr_sum_reg_reg[15]_i_32_n_6\,
      O(0) => \hdr_sum_reg_reg[15]_i_32_n_7\,
      S(3) => \hdr_sum_reg_reg_n_0_[13]\,
      S(2) => \hdr_sum_reg_reg_n_0_[12]\,
      S(1) => \hdr_sum_reg_reg_n_0_[11]\,
      S(0) => \hdr_sum_reg_reg_n_0_[10]\
    );
\hdr_sum_reg_reg[15]_i_33\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[11]_i_31_n_0\,
      CO(3) => \hdr_sum_reg_reg[15]_i_33_n_0\,
      CO(2) => \hdr_sum_reg_reg[15]_i_33_n_1\,
      CO(1) => \hdr_sum_reg_reg[15]_i_33_n_2\,
      CO(0) => \hdr_sum_reg_reg[15]_i_33_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[13]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[12]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[11]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[10]\,
      O(3) => \hdr_sum_reg_reg[15]_i_33_n_4\,
      O(2) => \hdr_sum_reg_reg[15]_i_33_n_5\,
      O(1) => \hdr_sum_reg_reg[15]_i_33_n_6\,
      O(0) => \hdr_sum_reg_reg[15]_i_33_n_7\,
      S(3) => \hdr_sum_reg_reg_n_0_[13]\,
      S(2) => \hdr_sum_reg_reg_n_0_[12]\,
      S(1) => \hdr_sum_reg_reg_n_0_[11]\,
      S(0) => \hdr_sum_reg_reg_n_0_[10]\
    );
\hdr_sum_reg_reg[15]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[11]_i_6_n_0\,
      CO(3) => \hdr_sum_reg_reg[15]_i_7_n_0\,
      CO(2) => \hdr_sum_reg_reg[15]_i_7_n_1\,
      CO(1) => \hdr_sum_reg_reg[15]_i_7_n_2\,
      CO(0) => \hdr_sum_reg_reg[15]_i_7_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[15]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[14]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[13]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[12]\,
      O(3) => \hdr_sum_reg_reg[15]_i_7_n_4\,
      O(2) => \hdr_sum_reg_reg[15]_i_7_n_5\,
      O(1) => \hdr_sum_reg_reg[15]_i_7_n_6\,
      O(0) => \hdr_sum_reg_reg[15]_i_7_n_7\,
      S(3) => \hdr_sum_reg[15]_i_13_n_0\,
      S(2) => \hdr_sum_reg[15]_i_14_n_0\,
      S(1) => \hdr_sum_reg[15]_i_15_n_0\,
      S(0) => \hdr_sum_reg[15]_i_16_n_0\
    );
\hdr_sum_reg_reg[15]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[11]_i_7_n_0\,
      CO(3) => \hdr_sum_reg_reg[15]_i_8_n_0\,
      CO(2) => \hdr_sum_reg_reg[15]_i_8_n_1\,
      CO(1) => \hdr_sum_reg_reg[15]_i_8_n_2\,
      CO(0) => \hdr_sum_reg_reg[15]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[15]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[14]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[13]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[12]\,
      O(3) => \hdr_sum_reg_reg[15]_i_8_n_4\,
      O(2) => \hdr_sum_reg_reg[15]_i_8_n_5\,
      O(1) => \hdr_sum_reg_reg[15]_i_8_n_6\,
      O(0) => \hdr_sum_reg_reg[15]_i_8_n_7\,
      S(3) => \hdr_sum_reg[15]_i_17_n_0\,
      S(2) => \hdr_sum_reg[15]_i_18_n_0\,
      S(1) => \hdr_sum_reg[15]_i_19_n_0\,
      S(0) => \hdr_sum_reg[15]_i_20_n_0\
    );
\hdr_sum_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_sum_next,
      D => \hdr_sum_reg[1]_i_1_n_0\,
      Q => \hdr_sum_reg_reg_n_0_[1]\,
      R => '0'
    );
\hdr_sum_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_sum_next,
      D => \hdr_sum_reg[2]_i_1_n_0\,
      Q => \hdr_sum_reg_reg_n_0_[2]\,
      R => '0'
    );
\hdr_sum_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_sum_next,
      D => \hdr_sum_reg[3]_i_1_n_0\,
      Q => \hdr_sum_reg_reg_n_0_[3]\,
      R => '0'
    );
\hdr_sum_reg_reg[3]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdr_sum_reg_reg[3]_i_11_n_0\,
      CO(2) => \hdr_sum_reg_reg[3]_i_11_n_1\,
      CO(1) => \hdr_sum_reg_reg[3]_i_11_n_2\,
      CO(0) => \hdr_sum_reg_reg[3]_i_11_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[3]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[2]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[1]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[0]\,
      O(3) => \hdr_sum_reg_reg[3]_i_11_n_4\,
      O(2) => \hdr_sum_reg_reg[3]_i_11_n_5\,
      O(1) => \hdr_sum_reg_reg[3]_i_11_n_6\,
      O(0) => \hdr_sum_reg_reg[3]_i_11_n_7\,
      S(3) => \hdr_sum_reg[3]_i_24_n_0\,
      S(2) => \hdr_sum_reg[3]_i_25_n_0\,
      S(1) => \hdr_sum_reg[3]_i_26_n_0\,
      S(0) => \hdr_sum_reg[3]_i_27_n_0\
    );
\hdr_sum_reg_reg[3]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdr_sum_reg_reg[3]_i_12_n_0\,
      CO(2) => \hdr_sum_reg_reg[3]_i_12_n_1\,
      CO(1) => \hdr_sum_reg_reg[3]_i_12_n_2\,
      CO(0) => \hdr_sum_reg_reg[3]_i_12_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[3]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[2]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[1]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[0]\,
      O(3) => \hdr_sum_reg_reg[3]_i_12_n_4\,
      O(2) => \hdr_sum_reg_reg[3]_i_12_n_5\,
      O(1) => \hdr_sum_reg_reg[3]_i_12_n_6\,
      O(0) => \hdr_sum_reg_reg[3]_i_12_n_7\,
      S(3) => \hdr_sum_reg[3]_i_28_n_0\,
      S(2) => \hdr_sum_reg[3]_i_29_n_0\,
      S(1) => \hdr_sum_reg[3]_i_30_n_0\,
      S(0) => \hdr_sum_reg[3]_i_31_n_0\
    );
\hdr_sum_reg_reg[3]_i_18\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[15]_i_7_n_0\,
      CO(3 downto 1) => \NLW_hdr_sum_reg_reg[3]_i_18_CO_UNCONNECTED\(3 downto 1),
      CO(0) => data6,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_hdr_sum_reg_reg[3]_i_18_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\hdr_sum_reg_reg[3]_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[15]_i_8_n_0\,
      CO(3 downto 1) => \NLW_hdr_sum_reg_reg[3]_i_19_CO_UNCONNECTED\(3 downto 1),
      CO(0) => data7,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_hdr_sum_reg_reg[3]_i_19_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\hdr_sum_reg_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdr_sum_reg_reg[3]_i_2_n_0\,
      CO(2) => \hdr_sum_reg_reg[3]_i_2_n_1\,
      CO(1) => \hdr_sum_reg_reg[3]_i_2_n_2\,
      CO(0) => \hdr_sum_reg_reg[3]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \hdr_sum_reg[3]_i_3_n_0\,
      O(3) => \hdr_sum_reg_reg[3]_i_2_n_4\,
      O(2) => \hdr_sum_reg_reg[3]_i_2_n_5\,
      O(1) => \hdr_sum_reg_reg[3]_i_2_n_6\,
      O(0) => \hdr_sum_reg_reg[3]_i_2_n_7\,
      S(3 downto 1) => p_0_out(3 downto 1),
      S(0) => \hdr_sum_reg[3]_i_7_n_0\
    );
\hdr_sum_reg_reg[3]_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[15]_i_32_n_0\,
      CO(3) => \NLW_hdr_sum_reg_reg[3]_i_20_CO_UNCONNECTED\(3),
      CO(2) => data5,
      CO(1) => \NLW_hdr_sum_reg_reg[3]_i_20_CO_UNCONNECTED\(1),
      CO(0) => \hdr_sum_reg_reg[3]_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \hdr_sum_reg_reg_n_0_[15]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[14]\,
      O(3 downto 2) => \NLW_hdr_sum_reg_reg[3]_i_20_O_UNCONNECTED\(3 downto 2),
      O(1) => \hdr_sum_reg_reg[3]_i_20_n_6\,
      O(0) => \hdr_sum_reg_reg[3]_i_20_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \hdr_sum_reg_reg_n_0_[15]\,
      S(0) => \hdr_sum_reg_reg_n_0_[14]\
    );
\hdr_sum_reg_reg[3]_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[15]_i_33_n_0\,
      CO(3) => \NLW_hdr_sum_reg_reg[3]_i_21_CO_UNCONNECTED\(3),
      CO(2) => data4,
      CO(1) => \NLW_hdr_sum_reg_reg[3]_i_21_CO_UNCONNECTED\(1),
      CO(0) => \hdr_sum_reg_reg[3]_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \hdr_sum_reg_reg_n_0_[15]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[14]\,
      O(3 downto 2) => \NLW_hdr_sum_reg_reg[3]_i_21_O_UNCONNECTED\(3 downto 2),
      O(1) => \hdr_sum_reg_reg[3]_i_21_n_6\,
      O(0) => \hdr_sum_reg_reg[3]_i_21_n_7\,
      S(3 downto 2) => B"01",
      S(1) => \hdr_sum_reg[3]_i_36_n_0\,
      S(0) => \hdr_sum_reg[3]_i_37_n_0\
    );
\hdr_sum_reg_reg[3]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[15]_i_30_n_0\,
      CO(3 downto 1) => \NLW_hdr_sum_reg_reg[3]_i_22_CO_UNCONNECTED\(3 downto 1),
      CO(0) => data3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_hdr_sum_reg_reg[3]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\hdr_sum_reg_reg[3]_i_23\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_hdr_sum_reg_reg[3]_i_23_CO_UNCONNECTED\(3),
      CO(2) => data2,
      CO(1) => \NLW_hdr_sum_reg_reg[3]_i_23_CO_UNCONNECTED\(1),
      CO(0) => \hdr_sum_reg_reg[3]_i_23_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \hdr_sum_reg_reg_n_0_[15]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[14]\,
      O(3 downto 2) => \NLW_hdr_sum_reg_reg[3]_i_23_O_UNCONNECTED\(3 downto 2),
      O(1) => \hdr_sum_reg_reg[3]_i_23_n_6\,
      O(0) => \NLW_hdr_sum_reg_reg[3]_i_23_O_UNCONNECTED\(0),
      S(3 downto 2) => B"01",
      S(1) => \hdr_sum_reg_reg_n_0_[15]\,
      S(0) => \hdr_sum_reg[3]_i_38_n_0\
    );
\hdr_sum_reg_reg[3]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdr_sum_reg_reg[3]_i_32_n_0\,
      CO(2) => \hdr_sum_reg_reg[3]_i_32_n_1\,
      CO(1) => \hdr_sum_reg_reg[3]_i_32_n_2\,
      CO(0) => \hdr_sum_reg_reg[3]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[3]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[2]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[1]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[0]\,
      O(3) => \hdr_sum_reg_reg[3]_i_32_n_4\,
      O(2) => \hdr_sum_reg_reg[3]_i_32_n_5\,
      O(1) => \hdr_sum_reg_reg[3]_i_32_n_6\,
      O(0) => \hdr_sum_reg_reg[3]_i_32_n_7\,
      S(3) => \hdr_sum_reg[3]_i_39_n_0\,
      S(2) => \hdr_sum_reg[3]_i_40_n_0\,
      S(1) => \hdr_sum_reg[3]_i_41_n_0\,
      S(0) => \hdr_sum_reg[3]_i_42_n_0\
    );
\hdr_sum_reg_reg[3]_i_35\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdr_sum_reg_reg[3]_i_35_n_0\,
      CO(2) => \hdr_sum_reg_reg[3]_i_35_n_1\,
      CO(1) => \hdr_sum_reg_reg[3]_i_35_n_2\,
      CO(0) => \hdr_sum_reg_reg[3]_i_35_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[3]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[2]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[1]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[0]\,
      O(3) => \hdr_sum_reg_reg[3]_i_35_n_4\,
      O(2) => \hdr_sum_reg_reg[3]_i_35_n_5\,
      O(1) => \hdr_sum_reg_reg[3]_i_35_n_6\,
      O(0) => \hdr_sum_reg_reg[3]_i_35_n_7\,
      S(3) => \hdr_sum_reg_reg_n_0_[3]\,
      S(2) => \hdr_sum_reg_reg_n_0_[2]\,
      S(1) => \hdr_sum_reg_reg_n_0_[1]\,
      S(0) => \hdr_sum_reg[3]_i_43_n_0\
    );
\hdr_sum_reg_reg[3]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[15]_i_21_n_0\,
      CO(3 downto 1) => \NLW_hdr_sum_reg_reg[3]_i_9_CO_UNCONNECTED\(3 downto 1),
      CO(0) => data0,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_hdr_sum_reg_reg[3]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\hdr_sum_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_sum_next,
      D => \hdr_sum_reg[4]_i_1_n_0\,
      Q => \hdr_sum_reg_reg_n_0_[4]\,
      R => '0'
    );
\hdr_sum_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_sum_next,
      D => \hdr_sum_reg[5]_i_1_n_0\,
      Q => \hdr_sum_reg_reg_n_0_[5]\,
      R => '0'
    );
\hdr_sum_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_sum_next,
      D => \hdr_sum_reg[6]_i_1_n_0\,
      Q => \hdr_sum_reg_reg_n_0_[6]\,
      R => '0'
    );
\hdr_sum_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_sum_next,
      D => \hdr_sum_reg[7]_i_2__0_n_0\,
      Q => \hdr_sum_reg_reg_n_0_[7]\,
      R => '0'
    );
\hdr_sum_reg_reg[7]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[3]_i_32_n_0\,
      CO(3) => \hdr_sum_reg_reg[7]_i_22_n_0\,
      CO(2) => \hdr_sum_reg_reg[7]_i_22_n_1\,
      CO(1) => \hdr_sum_reg_reg[7]_i_22_n_2\,
      CO(0) => \hdr_sum_reg_reg[7]_i_22_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[7]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[6]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[5]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[4]\,
      O(3) => \hdr_sum_reg_reg[7]_i_22_n_4\,
      O(2) => \hdr_sum_reg_reg[7]_i_22_n_5\,
      O(1) => \hdr_sum_reg_reg[7]_i_22_n_6\,
      O(0) => \hdr_sum_reg_reg[7]_i_22_n_7\,
      S(3) => \hdr_sum_reg[7]_i_27_n_0\,
      S(2) => \hdr_sum_reg[7]_i_28_n_0\,
      S(1) => \hdr_sum_reg[7]_i_29_n_0\,
      S(0) => \hdr_sum_reg[7]_i_30_n_0\
    );
\hdr_sum_reg_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[3]_i_2_n_0\,
      CO(3) => \hdr_sum_reg_reg[7]_i_3_n_0\,
      CO(2) => \hdr_sum_reg_reg[7]_i_3_n_1\,
      CO(1) => \hdr_sum_reg_reg[7]_i_3_n_2\,
      CO(0) => \hdr_sum_reg_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \hdr_sum_reg_reg[7]_i_3_n_4\,
      O(2) => \hdr_sum_reg_reg[7]_i_3_n_5\,
      O(1) => \hdr_sum_reg_reg[7]_i_3_n_6\,
      O(0) => \hdr_sum_reg_reg[7]_i_3_n_7\,
      S(3 downto 0) => p_0_out(7 downto 4)
    );
\hdr_sum_reg_reg[7]_i_31\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[3]_i_35_n_0\,
      CO(3) => \hdr_sum_reg_reg[7]_i_31_n_0\,
      CO(2) => \hdr_sum_reg_reg[7]_i_31_n_1\,
      CO(1) => \hdr_sum_reg_reg[7]_i_31_n_2\,
      CO(0) => \hdr_sum_reg_reg[7]_i_31_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[7]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[6]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[5]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[4]\,
      O(3) => \hdr_sum_reg_reg[7]_i_31_n_4\,
      O(2) => \hdr_sum_reg_reg[7]_i_31_n_5\,
      O(1) => \hdr_sum_reg_reg[7]_i_31_n_6\,
      O(0) => \hdr_sum_reg_reg[7]_i_31_n_7\,
      S(3) => \hdr_sum_reg_reg_n_0_[7]\,
      S(2) => \hdr_sum_reg_reg_n_0_[6]\,
      S(1) => \hdr_sum_reg_reg_n_0_[5]\,
      S(0) => \hdr_sum_reg[7]_i_33_n_0\
    );
\hdr_sum_reg_reg[7]_i_32\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \hdr_sum_reg_reg[7]_i_32_n_0\,
      CO(2) => \hdr_sum_reg_reg[7]_i_32_n_1\,
      CO(1) => \hdr_sum_reg_reg[7]_i_32_n_2\,
      CO(0) => \hdr_sum_reg_reg[7]_i_32_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[5]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[4]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[3]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[2]\,
      O(3) => \hdr_sum_reg_reg[7]_i_32_n_4\,
      O(2) => \hdr_sum_reg_reg[7]_i_32_n_5\,
      O(1) => \hdr_sum_reg_reg[7]_i_32_n_6\,
      O(0) => \NLW_hdr_sum_reg_reg[7]_i_32_O_UNCONNECTED\(0),
      S(3) => \hdr_sum_reg[7]_i_34_n_0\,
      S(2) => \hdr_sum_reg[7]_i_35_n_0\,
      S(1) => \hdr_sum_reg[7]_i_36_n_0\,
      S(0) => \hdr_sum_reg[7]_i_37_n_0\
    );
\hdr_sum_reg_reg[7]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[3]_i_11_n_0\,
      CO(3) => \hdr_sum_reg_reg[7]_i_8_n_0\,
      CO(2) => \hdr_sum_reg_reg[7]_i_8_n_1\,
      CO(1) => \hdr_sum_reg_reg[7]_i_8_n_2\,
      CO(0) => \hdr_sum_reg_reg[7]_i_8_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[7]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[6]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[5]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[4]\,
      O(3) => \hdr_sum_reg_reg[7]_i_8_n_4\,
      O(2) => \hdr_sum_reg_reg[7]_i_8_n_5\,
      O(1) => \hdr_sum_reg_reg[7]_i_8_n_6\,
      O(0) => \hdr_sum_reg_reg[7]_i_8_n_7\,
      S(3) => \hdr_sum_reg[7]_i_14_n_0\,
      S(2) => \hdr_sum_reg[7]_i_15_n_0\,
      S(1) => \hdr_sum_reg[7]_i_16_n_0\,
      S(0) => \hdr_sum_reg[7]_i_17_n_0\
    );
\hdr_sum_reg_reg[7]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => \hdr_sum_reg_reg[3]_i_12_n_0\,
      CO(3) => \hdr_sum_reg_reg[7]_i_9_n_0\,
      CO(2) => \hdr_sum_reg_reg[7]_i_9_n_1\,
      CO(1) => \hdr_sum_reg_reg[7]_i_9_n_2\,
      CO(0) => \hdr_sum_reg_reg[7]_i_9_n_3\,
      CYINIT => '0',
      DI(3) => \hdr_sum_reg_reg_n_0_[7]\,
      DI(2) => \hdr_sum_reg_reg_n_0_[6]\,
      DI(1) => \hdr_sum_reg_reg_n_0_[5]\,
      DI(0) => \hdr_sum_reg_reg_n_0_[4]\,
      O(3) => \hdr_sum_reg_reg[7]_i_9_n_4\,
      O(2) => \hdr_sum_reg_reg[7]_i_9_n_5\,
      O(1) => \hdr_sum_reg_reg[7]_i_9_n_6\,
      O(0) => \hdr_sum_reg_reg[7]_i_9_n_7\,
      S(3) => \hdr_sum_reg[7]_i_18_n_0\,
      S(2) => \hdr_sum_reg[7]_i_19_n_0\,
      S(1) => \hdr_sum_reg[7]_i_20_n_0\,
      S(0) => \hdr_sum_reg[7]_i_21_n_0\
    );
\hdr_sum_reg_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_sum_next,
      D => \hdr_sum_reg_reg[11]_i_1_n_7\,
      Q => \hdr_sum_reg_reg_n_0_[8]\,
      S => \hdr_sum_reg[15]_i_1_n_0\
    );
\hdr_sum_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => hdr_sum_next,
      D => \hdr_sum_reg_reg[11]_i_1_n_6\,
      Q => \hdr_sum_reg_reg_n_0_[9]\,
      R => \hdr_sum_reg[15]_i_1_n_0\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(8),
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(7),
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(6),
      O => \i__carry__0_i_3__2_n_0\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(5),
      O => \i__carry__0_i_4__2_n_0\
    );
\i__carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(12),
      O => \i__carry__1_i_1__2_n_0\
    );
\i__carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(11),
      O => \i__carry__1_i_2__2_n_0\
    );
\i__carry__1_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(10),
      O => \i__carry__1_i_3__2_n_0\
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(9),
      O => \i__carry__1_i_4__1_n_0\
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(15),
      O => \i__carry__2_i_1__1_n_0\
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(14),
      O => \i__carry__2_i_2__1_n_0\
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(13),
      O => \i__carry__2_i_3__1_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(4),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(3),
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(2),
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(1),
      O => \i__carry_i_4__1_n_0\
    );
\ip_dest_ip_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(0),
      Q => \ip_dest_ip_reg_reg_n_0_[0]\,
      R => '0'
    );
\ip_dest_ip_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(10),
      Q => data17(2),
      R => '0'
    );
\ip_dest_ip_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(11),
      Q => data17(3),
      R => '0'
    );
\ip_dest_ip_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(12),
      Q => data17(4),
      R => '0'
    );
\ip_dest_ip_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(13),
      Q => data17(5),
      R => '0'
    );
\ip_dest_ip_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(14),
      Q => data17(6),
      R => '0'
    );
\ip_dest_ip_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(15),
      Q => data17(7),
      R => '0'
    );
\ip_dest_ip_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(16),
      Q => b(0),
      R => '0'
    );
\ip_dest_ip_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(17),
      Q => b(1),
      R => '0'
    );
\ip_dest_ip_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(18),
      Q => b(2),
      R => '0'
    );
\ip_dest_ip_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(19),
      Q => b(3),
      R => '0'
    );
\ip_dest_ip_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(1),
      Q => \ip_dest_ip_reg_reg_n_0_[1]\,
      R => '0'
    );
\ip_dest_ip_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(20),
      Q => b(4),
      R => '0'
    );
\ip_dest_ip_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(21),
      Q => b(5),
      R => '0'
    );
\ip_dest_ip_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(22),
      Q => b(6),
      R => '0'
    );
\ip_dest_ip_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(23),
      Q => b(7),
      R => '0'
    );
\ip_dest_ip_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(24),
      Q => b(8),
      R => '0'
    );
\ip_dest_ip_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(25),
      Q => b(9),
      R => '0'
    );
\ip_dest_ip_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(26),
      Q => b(10),
      R => '0'
    );
\ip_dest_ip_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(27),
      Q => b(11),
      R => '0'
    );
\ip_dest_ip_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(28),
      Q => b(12),
      R => '0'
    );
\ip_dest_ip_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(29),
      Q => b(13),
      R => '0'
    );
\ip_dest_ip_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(2),
      Q => \ip_dest_ip_reg_reg_n_0_[2]\,
      R => '0'
    );
\ip_dest_ip_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(30),
      Q => b(14),
      R => '0'
    );
\ip_dest_ip_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(31),
      Q => b(15),
      R => '0'
    );
\ip_dest_ip_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(3),
      Q => \ip_dest_ip_reg_reg_n_0_[3]\,
      R => '0'
    );
\ip_dest_ip_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(4),
      Q => \ip_dest_ip_reg_reg_n_0_[4]\,
      R => '0'
    );
\ip_dest_ip_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(5),
      Q => \ip_dest_ip_reg_reg_n_0_[5]\,
      R => '0'
    );
\ip_dest_ip_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(6),
      Q => \ip_dest_ip_reg_reg_n_0_[6]\,
      R => '0'
    );
\ip_dest_ip_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(7),
      Q => \ip_dest_ip_reg_reg_n_0_[7]\,
      R => '0'
    );
\ip_dest_ip_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(8),
      Q => data17(0),
      R => '0'
    );
\ip_dest_ip_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_dest_ip_reg_reg[31]_0\(9),
      Q => data17(1),
      R => '0'
    );
\ip_flags_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => '1',
      Q => b6_in(14),
      R => '0'
    );
\ip_length_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_length_reg_reg[15]_0\(0),
      Q => ip_length_reg(0),
      R => '0'
    );
\ip_length_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_length_reg_reg[15]_0\(10),
      Q => ip_length_reg(10),
      R => '0'
    );
\ip_length_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_length_reg_reg[15]_0\(11),
      Q => ip_length_reg(11),
      R => '0'
    );
\ip_length_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_length_reg_reg[15]_0\(12),
      Q => ip_length_reg(12),
      R => '0'
    );
\ip_length_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_length_reg_reg[15]_0\(13),
      Q => ip_length_reg(13),
      R => '0'
    );
\ip_length_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_length_reg_reg[15]_0\(14),
      Q => ip_length_reg(14),
      R => '0'
    );
\ip_length_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_length_reg_reg[15]_0\(15),
      Q => ip_length_reg(15),
      R => '0'
    );
\ip_length_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_length_reg_reg[15]_0\(1),
      Q => ip_length_reg(1),
      R => '0'
    );
\ip_length_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_length_reg_reg[15]_0\(2),
      Q => ip_length_reg(2),
      R => '0'
    );
\ip_length_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_length_reg_reg[15]_0\(3),
      Q => ip_length_reg(3),
      R => '0'
    );
\ip_length_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_length_reg_reg[15]_0\(4),
      Q => ip_length_reg(4),
      R => '0'
    );
\ip_length_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_length_reg_reg[15]_0\(5),
      Q => ip_length_reg(5),
      R => '0'
    );
\ip_length_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_length_reg_reg[15]_0\(6),
      Q => ip_length_reg(6),
      R => '0'
    );
\ip_length_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_length_reg_reg[15]_0\(7),
      Q => ip_length_reg(7),
      R => '0'
    );
\ip_length_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_length_reg_reg[15]_0\(8),
      Q => ip_length_reg(8),
      R => '0'
    );
\ip_length_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_length_reg_reg[15]_0\(9),
      Q => ip_length_reg(9),
      R => '0'
    );
\ip_protocol_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => ip_tx_ip_protocol(0),
      Q => b4_in(4),
      R => '0'
    );
\ip_source_ip_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_source_ip_reg_reg[31]_0\(4),
      Q => b2_in(2),
      R => '0'
    );
\ip_source_ip_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_source_ip_reg_reg[31]_0\(5),
      Q => b2_in(3),
      R => '0'
    );
\ip_source_ip_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_source_ip_reg_reg[31]_0\(6),
      Q => b2_in(4),
      R => '0'
    );
\ip_source_ip_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_source_ip_reg_reg[31]_0\(7),
      Q => b2_in(5),
      R => '0'
    );
\ip_source_ip_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_source_ip_reg_reg[31]_0\(8),
      Q => b2_in(6),
      R => '0'
    );
\ip_source_ip_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_source_ip_reg_reg[31]_0\(9),
      Q => b2_in(7),
      R => '0'
    );
\ip_source_ip_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_source_ip_reg_reg[31]_0\(10),
      Q => b2_in(14),
      R => '0'
    );
\ip_source_ip_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_source_ip_reg_reg[31]_0\(11),
      Q => b2_in(15),
      R => '0'
    );
\ip_source_ip_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_source_ip_reg_reg[31]_0\(0),
      Q => \ip_source_ip_reg_reg_n_0_[6]\,
      R => '0'
    );
\ip_source_ip_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_source_ip_reg_reg[31]_0\(1),
      Q => \ip_source_ip_reg_reg_n_0_[7]\,
      R => '0'
    );
\ip_source_ip_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_source_ip_reg_reg[31]_0\(2),
      Q => \data13__0\(0),
      R => '0'
    );
\ip_source_ip_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_source_ip_reg_reg[31]_0\(3),
      Q => \data13__0\(1),
      R => '0'
    );
\ip_ttl_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_ttl_reg_reg[7]_0\(0),
      Q => b4_in(14),
      R => '0'
    );
\ip_ttl_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \ip_ttl_reg_reg[7]_0\(1),
      Q => b4_in(15),
      R => '0'
    );
\last_word_data_reg[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF44F4"
    )
        port map (
      I0 => \last_word_data_reg_reg[0]_i_2_n_0\,
      I1 => \last_word_data_reg[7]_i_5_n_0\,
      I2 => \last_word_data_reg[0]_i_3_n_0\,
      I3 => \last_word_data_reg[6]_i_4_n_0\,
      I4 => \last_word_data_reg[0]_i_4_n_0\,
      O => \last_word_data_reg[0]_i_1__0_n_0\
    );
\last_word_data_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ip_dest_ip_reg_reg_n_0_[0]\,
      I1 => data17(0),
      I2 => sel0(1),
      I3 => b(0),
      I4 => sel0(0),
      I5 => b(8),
      O => \last_word_data_reg[0]_i_3_n_0\
    );
\last_word_data_reg[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I1 => store_ip_hdr,
      I2 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I3 => \temp_m_eth_payload_axis_tdata_reg_reg[7]_1\(0),
      I4 => \FSM_onehot_state_reg_reg_n_0_[3]\,
      I5 => \last_word_data_reg_reg_n_0_[0]\,
      O => \last_word_data_reg[0]_i_4_n_0\
    );
\last_word_data_reg[0]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEBEEEFE"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => ip_length_reg(8),
      I4 => ip_length_reg(0),
      O => \last_word_data_reg[0]_i_5__0_n_0\
    );
\last_word_data_reg[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFFFDDD"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(2),
      I2 => \hdr_sum_reg_reg_n_0_[0]\,
      I3 => sel0(0),
      I4 => \hdr_sum_reg_reg_n_0_[8]\,
      I5 => \last_word_data_reg[0]_i_7_n_0\,
      O => \last_word_data_reg[0]_i_6_n_0\
    );
\last_word_data_reg[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0022C000"
    )
        port map (
      I0 => b4_in(4),
      I1 => sel0(2),
      I2 => \data13__0\(0),
      I3 => sel0(1),
      I4 => sel0(0),
      O => \last_word_data_reg[0]_i_7_n_0\
    );
\last_word_data_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \last_word_data_reg_reg[1]_i_2_n_0\,
      I1 => sel0(5),
      I2 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I3 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I4 => sel0(4),
      I5 => \last_word_data_reg[1]_i_3_n_0\,
      O => \last_word_data_reg[1]_i_1__0_n_0\
    );
\last_word_data_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \last_word_data_reg[6]_i_4_n_0\,
      I1 => \last_word_data_reg[1]_i_6_n_0\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[3]\,
      I3 => \last_word_data_reg_reg_n_0_[1]\,
      I4 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I5 => \temp_m_eth_payload_axis_tdata_reg_reg[7]_1\(1),
      O => \last_word_data_reg[1]_i_3_n_0\
    );
\last_word_data_reg[1]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
        port map (
      I0 => sel0(2),
      I1 => ip_length_reg(1),
      I2 => sel0(0),
      I3 => ip_length_reg(9),
      I4 => sel0(1),
      O => \last_word_data_reg[1]_i_4__0_n_0\
    );
\last_word_data_reg[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF74CC74FFFFFFFF"
    )
        port map (
      I0 => \data13__0\(1),
      I1 => sel0(2),
      I2 => \hdr_sum_reg_reg_n_0_[9]\,
      I3 => sel0(0),
      I4 => \hdr_sum_reg_reg_n_0_[1]\,
      I5 => sel0(1),
      O => \last_word_data_reg[1]_i_5_n_0\
    );
\last_word_data_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ip_dest_ip_reg_reg_n_0_[1]\,
      I1 => data17(1),
      I2 => sel0(1),
      I3 => b(1),
      I4 => sel0(0),
      I5 => b(9),
      O => \last_word_data_reg[1]_i_6_n_0\
    );
\last_word_data_reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \last_word_data_reg[2]_i_2_n_0\,
      I1 => \last_word_data_reg[2]_i_3_n_0\,
      I2 => \last_word_data_reg[6]_i_4_n_0\,
      I3 => \last_word_data_reg[2]_i_4_n_0\,
      O => \last_word_data_reg[2]_i_1__0_n_0\
    );
\last_word_data_reg[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => \last_word_data_reg[7]_i_5_n_0\,
      I1 => \last_word_data_reg[2]_i_5_n_0\,
      I2 => \last_word_data_reg[2]_i_6_n_0\,
      I3 => sel0(3),
      O => \last_word_data_reg[2]_i_2_n_0\
    );
\last_word_data_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ip_dest_ip_reg_reg_n_0_[2]\,
      I1 => data17(2),
      I2 => sel0(1),
      I3 => b(2),
      I4 => sel0(0),
      I5 => b(10),
      O => \last_word_data_reg[2]_i_3_n_0\
    );
\last_word_data_reg[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I1 => store_ip_hdr,
      I2 => \FSM_onehot_state_reg_reg_n_0_[3]\,
      I3 => \last_word_data_reg_reg_n_0_[2]\,
      I4 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I5 => \temp_m_eth_payload_axis_tdata_reg_reg[7]_1\(2),
      O => \last_word_data_reg[2]_i_4_n_0\
    );
\last_word_data_reg[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1101010110010001"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(2),
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => ip_length_reg(2),
      I5 => ip_length_reg(10),
      O => \last_word_data_reg[2]_i_5_n_0\
    );
\last_word_data_reg[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5F5FCFC0FFFF"
    )
        port map (
      I0 => b2_in(2),
      I1 => \hdr_sum_reg_reg_n_0_[2]\,
      I2 => sel0(0),
      I3 => \hdr_sum_reg_reg_n_0_[10]\,
      I4 => sel0(1),
      I5 => sel0(2),
      O => \last_word_data_reg[2]_i_6_n_0\
    );
\last_word_data_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \last_word_data_reg_reg[3]_i_2_n_0\,
      I1 => sel0(5),
      I2 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I3 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I4 => sel0(4),
      I5 => \last_word_data_reg[3]_i_3_n_0\,
      O => \last_word_data_reg[3]_i_1__0_n_0\
    );
\last_word_data_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \last_word_data_reg[6]_i_4_n_0\,
      I1 => \last_word_data_reg[3]_i_6_n_0\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[3]\,
      I3 => \last_word_data_reg_reg_n_0_[3]\,
      I4 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I5 => \temp_m_eth_payload_axis_tdata_reg_reg[7]_1\(3),
      O => \last_word_data_reg[3]_i_3_n_0\
    );
\last_word_data_reg[3]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
        port map (
      I0 => sel0(2),
      I1 => ip_length_reg(3),
      I2 => sel0(0),
      I3 => ip_length_reg(11),
      I4 => sel0(1),
      O => \last_word_data_reg[3]_i_4__0_n_0\
    );
\last_word_data_reg[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF5F5FCFC0FFFF"
    )
        port map (
      I0 => b2_in(3),
      I1 => \hdr_sum_reg_reg_n_0_[3]\,
      I2 => sel0(0),
      I3 => \hdr_sum_reg_reg_n_0_[11]\,
      I4 => sel0(1),
      I5 => sel0(2),
      O => \last_word_data_reg[3]_i_5_n_0\
    );
\last_word_data_reg[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ip_dest_ip_reg_reg_n_0_[3]\,
      I1 => data17(3),
      I2 => sel0(1),
      I3 => b(3),
      I4 => sel0(0),
      I5 => b(11),
      O => \last_word_data_reg[3]_i_6_n_0\
    );
\last_word_data_reg[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \last_word_data_reg_reg[4]_i_2_n_0\,
      I1 => sel0(5),
      I2 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I3 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I4 => sel0(4),
      I5 => \last_word_data_reg[4]_i_3_n_0\,
      O => \last_word_data_reg[4]_i_1__0_n_0\
    );
\last_word_data_reg[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \last_word_data_reg[6]_i_4_n_0\,
      I1 => \last_word_data_reg[4]_i_6_n_0\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I3 => \temp_m_eth_payload_axis_tdata_reg_reg[7]_1\(4),
      I4 => \FSM_onehot_state_reg_reg_n_0_[3]\,
      I5 => \last_word_data_reg_reg_n_0_[4]\,
      O => \last_word_data_reg[4]_i_3_n_0\
    );
\last_word_data_reg[4]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
        port map (
      I0 => sel0(2),
      I1 => ip_length_reg(4),
      I2 => sel0(0),
      I3 => ip_length_reg(12),
      I4 => sel0(1),
      O => \last_word_data_reg[4]_i_4__0_n_0\
    );
\last_word_data_reg[4]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FDFFFDDD"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(2),
      I2 => \hdr_sum_reg_reg_n_0_[4]\,
      I3 => sel0(0),
      I4 => \hdr_sum_reg_reg_n_0_[12]\,
      I5 => \last_word_data_reg[4]_i_7_n_0\,
      O => \last_word_data_reg[4]_i_5_n_0\
    );
\last_word_data_reg[4]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ip_dest_ip_reg_reg_n_0_[4]\,
      I1 => data17(4),
      I2 => sel0(1),
      I3 => b(4),
      I4 => sel0(0),
      I5 => b(12),
      O => \last_word_data_reg[4]_i_6_n_0\
    );
\last_word_data_reg[4]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20203000"
    )
        port map (
      I0 => b2_in(4),
      I1 => sel0(1),
      I2 => sel0(0),
      I3 => b4_in(4),
      I4 => sel0(2),
      O => \last_word_data_reg[4]_i_7_n_0\
    );
\last_word_data_reg[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00001000"
    )
        port map (
      I0 => \last_word_data_reg_reg[5]_i_2_n_0\,
      I1 => sel0(5),
      I2 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I3 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I4 => sel0(4),
      I5 => \last_word_data_reg[5]_i_3_n_0\,
      O => \last_word_data_reg[5]_i_1__0_n_0\
    );
\last_word_data_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF444F444F444"
    )
        port map (
      I0 => \last_word_data_reg[6]_i_4_n_0\,
      I1 => \last_word_data_reg[5]_i_6_n_0\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[3]\,
      I3 => \last_word_data_reg_reg_n_0_[5]\,
      I4 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I5 => \temp_m_eth_payload_axis_tdata_reg_reg[7]_1\(5),
      O => \last_word_data_reg[5]_i_3_n_0\
    );
\last_word_data_reg[5]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
        port map (
      I0 => sel0(2),
      I1 => ip_length_reg(5),
      I2 => sel0(0),
      I3 => ip_length_reg(13),
      I4 => sel0(1),
      O => \last_word_data_reg[5]_i_4__0_n_0\
    );
\last_word_data_reg[5]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FACFFFFFFACFF"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[5]\,
      I1 => \hdr_sum_reg_reg_n_0_[13]\,
      I2 => sel0(0),
      I3 => sel0(1),
      I4 => sel0(2),
      I5 => b2_in(5),
      O => \last_word_data_reg[5]_i_5_n_0\
    );
\last_word_data_reg[5]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ip_dest_ip_reg_reg_n_0_[5]\,
      I1 => data17(5),
      I2 => sel0(1),
      I3 => b(5),
      I4 => sel0(0),
      I5 => b(13),
      O => \last_word_data_reg[5]_i_6_n_0\
    );
\last_word_data_reg[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \last_word_data_reg[6]_i_2_n_0\,
      I1 => \last_word_data_reg[6]_i_3_n_0\,
      I2 => \last_word_data_reg[6]_i_4_n_0\,
      I3 => \last_word_data_reg[6]_i_5_n_0\,
      O => \last_word_data_reg[6]_i_1__0_n_0\
    );
\last_word_data_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"020202A2A2A202A2"
    )
        port map (
      I0 => \last_word_data_reg[7]_i_5_n_0\,
      I1 => \last_word_data_reg[6]_i_6_n_0\,
      I2 => sel0(3),
      I3 => \last_word_data_reg[6]_i_7_n_0\,
      I4 => sel0(2),
      I5 => \last_word_data_reg[6]_i_8_n_0\,
      O => \last_word_data_reg[6]_i_2_n_0\
    );
\last_word_data_reg[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ip_dest_ip_reg_reg_n_0_[6]\,
      I1 => data17(6),
      I2 => sel0(1),
      I3 => b(6),
      I4 => sel0(0),
      I5 => b(14),
      O => \last_word_data_reg[6]_i_3_n_0\
    );
\last_word_data_reg[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFBFFF"
    )
        port map (
      I0 => sel0(5),
      I1 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \last_word_data_reg[6]_i_4_n_0\
    );
\last_word_data_reg[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I1 => store_ip_hdr,
      I2 => \FSM_onehot_state_reg_reg_n_0_[3]\,
      I3 => \last_word_data_reg_reg_n_0_[6]\,
      I4 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I5 => \temp_m_eth_payload_axis_tdata_reg_reg[7]_1\(6),
      O => \last_word_data_reg[6]_i_5_n_0\
    );
\last_word_data_reg[6]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCF4477FFFFCCCC"
    )
        port map (
      I0 => b6_in(14),
      I1 => sel0(2),
      I2 => ip_length_reg(6),
      I3 => ip_length_reg(14),
      I4 => sel0(0),
      I5 => sel0(1),
      O => \last_word_data_reg[6]_i_6_n_0\
    );
\last_word_data_reg[6]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0AFCF"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[6]\,
      I1 => \hdr_sum_reg_reg_n_0_[14]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => b4_in(14),
      O => \last_word_data_reg[6]_i_7_n_0\
    );
\last_word_data_reg[6]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47CC47FF"
    )
        port map (
      I0 => \ip_source_ip_reg_reg_n_0_[6]\,
      I1 => sel0(1),
      I2 => b2_in(6),
      I3 => sel0(0),
      I4 => b2_in(14),
      O => \last_word_data_reg[6]_i_8_n_0\
    );
\last_word_data_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => ip_tx_ip_payload_axis_tlast,
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \^s_ip_payload_axis_tready_reg_reg_0\,
      I3 => ip_tx_ip_payload_axis_tvalid,
      I4 => \FSM_onehot_state_reg[3]_i_2_n_0\,
      O => store_last_word
    );
\last_word_data_reg[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF4700"
    )
        port map (
      I0 => \last_word_data_reg_reg[7]_i_3_n_0\,
      I1 => sel0(3),
      I2 => \last_word_data_reg[7]_i_4__1_n_0\,
      I3 => \last_word_data_reg[7]_i_5_n_0\,
      I4 => \last_word_data_reg[7]_i_6_n_0\,
      O => \last_word_data_reg[7]_i_2__0_n_0\
    );
\last_word_data_reg[7]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABFFFFF"
    )
        port map (
      I0 => sel0(2),
      I1 => ip_length_reg(7),
      I2 => sel0(0),
      I3 => ip_length_reg(15),
      I4 => sel0(1),
      O => \last_word_data_reg[7]_i_4__1_n_0\
    );
\last_word_data_reg[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => sel0(5),
      I1 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => sel0(4),
      O => \last_word_data_reg[7]_i_5_n_0\
    );
\last_word_data_reg[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888FFFFF888F888"
    )
        port map (
      I0 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I1 => \temp_m_eth_payload_axis_tdata_reg_reg[7]_1\(7),
      I2 => \FSM_onehot_state_reg_reg_n_0_[3]\,
      I3 => \last_word_data_reg_reg_n_0_[7]\,
      I4 => \last_word_data_reg[6]_i_4_n_0\,
      I5 => \last_word_data_reg[7]_i_9_n_0\,
      O => \last_word_data_reg[7]_i_6_n_0\
    );
\last_word_data_reg[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0AFCF"
    )
        port map (
      I0 => \hdr_sum_reg_reg_n_0_[7]\,
      I1 => \hdr_sum_reg_reg_n_0_[15]\,
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => b4_in(15),
      O => \last_word_data_reg[7]_i_7_n_0\
    );
\last_word_data_reg[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47CC47FF"
    )
        port map (
      I0 => \ip_source_ip_reg_reg_n_0_[7]\,
      I1 => sel0(1),
      I2 => b2_in(7),
      I3 => sel0(0),
      I4 => b2_in(15),
      O => \last_word_data_reg[7]_i_8_n_0\
    );
\last_word_data_reg[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ip_dest_ip_reg_reg_n_0_[7]\,
      I1 => data17(7),
      I2 => sel0(1),
      I3 => b(7),
      I4 => sel0(0),
      I5 => b(15),
      O => \last_word_data_reg[7]_i_9_n_0\
    );
\last_word_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_last_word,
      D => \last_word_data_reg[0]_i_1__0_n_0\,
      Q => \last_word_data_reg_reg_n_0_[0]\,
      R => '0'
    );
\last_word_data_reg_reg[0]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_word_data_reg[0]_i_5__0_n_0\,
      I1 => \last_word_data_reg[0]_i_6_n_0\,
      O => \last_word_data_reg_reg[0]_i_2_n_0\,
      S => sel0(3)
    );
\last_word_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_last_word,
      D => \last_word_data_reg[1]_i_1__0_n_0\,
      Q => \last_word_data_reg_reg_n_0_[1]\,
      R => '0'
    );
\last_word_data_reg_reg[1]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_word_data_reg[1]_i_4__0_n_0\,
      I1 => \last_word_data_reg[1]_i_5_n_0\,
      O => \last_word_data_reg_reg[1]_i_2_n_0\,
      S => sel0(3)
    );
\last_word_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_last_word,
      D => \last_word_data_reg[2]_i_1__0_n_0\,
      Q => \last_word_data_reg_reg_n_0_[2]\,
      R => '0'
    );
\last_word_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_last_word,
      D => \last_word_data_reg[3]_i_1__0_n_0\,
      Q => \last_word_data_reg_reg_n_0_[3]\,
      R => '0'
    );
\last_word_data_reg_reg[3]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_word_data_reg[3]_i_4__0_n_0\,
      I1 => \last_word_data_reg[3]_i_5_n_0\,
      O => \last_word_data_reg_reg[3]_i_2_n_0\,
      S => sel0(3)
    );
\last_word_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_last_word,
      D => \last_word_data_reg[4]_i_1__0_n_0\,
      Q => \last_word_data_reg_reg_n_0_[4]\,
      R => '0'
    );
\last_word_data_reg_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_word_data_reg[4]_i_4__0_n_0\,
      I1 => \last_word_data_reg[4]_i_5_n_0\,
      O => \last_word_data_reg_reg[4]_i_2_n_0\,
      S => sel0(3)
    );
\last_word_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_last_word,
      D => \last_word_data_reg[5]_i_1__0_n_0\,
      Q => \last_word_data_reg_reg_n_0_[5]\,
      R => '0'
    );
\last_word_data_reg_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_word_data_reg[5]_i_4__0_n_0\,
      I1 => \last_word_data_reg[5]_i_5_n_0\,
      O => \last_word_data_reg_reg[5]_i_2_n_0\,
      S => sel0(3)
    );
\last_word_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_last_word,
      D => \last_word_data_reg[6]_i_1__0_n_0\,
      Q => \last_word_data_reg_reg_n_0_[6]\,
      R => '0'
    );
\last_word_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_last_word,
      D => \last_word_data_reg[7]_i_2__0_n_0\,
      Q => \last_word_data_reg_reg_n_0_[7]\,
      R => '0'
    );
\last_word_data_reg_reg[7]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_word_data_reg[7]_i_7_n_0\,
      I1 => \last_word_data_reg[7]_i_8_n_0\,
      O => \last_word_data_reg_reg[7]_i_3_n_0\,
      S => sel0(2)
    );
\m_eth_dest_mac_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(0),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(0),
      O => \m_eth_dest_mac_reg_reg[47]_0\(0)
    );
\m_eth_dest_mac_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(10),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(10),
      O => \m_eth_dest_mac_reg_reg[47]_0\(10)
    );
\m_eth_dest_mac_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(11),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(11),
      O => \m_eth_dest_mac_reg_reg[47]_0\(11)
    );
\m_eth_dest_mac_reg[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(12),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(12),
      O => \m_eth_dest_mac_reg_reg[47]_0\(12)
    );
\m_eth_dest_mac_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(13),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(13),
      O => \m_eth_dest_mac_reg_reg[47]_0\(13)
    );
\m_eth_dest_mac_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(14),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(14),
      O => \m_eth_dest_mac_reg_reg[47]_0\(14)
    );
\m_eth_dest_mac_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(15),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(15),
      O => \m_eth_dest_mac_reg_reg[47]_0\(15)
    );
\m_eth_dest_mac_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(16),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(16),
      O => \m_eth_dest_mac_reg_reg[47]_0\(16)
    );
\m_eth_dest_mac_reg[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(17),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(17),
      O => \m_eth_dest_mac_reg_reg[47]_0\(17)
    );
\m_eth_dest_mac_reg[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(18),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(18),
      O => \m_eth_dest_mac_reg_reg[47]_0\(18)
    );
\m_eth_dest_mac_reg[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(19),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(19),
      O => \m_eth_dest_mac_reg_reg[47]_0\(19)
    );
\m_eth_dest_mac_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(1),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(1),
      O => \m_eth_dest_mac_reg_reg[47]_0\(1)
    );
\m_eth_dest_mac_reg[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(20),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(20),
      O => \m_eth_dest_mac_reg_reg[47]_0\(20)
    );
\m_eth_dest_mac_reg[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(21),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(21),
      O => \m_eth_dest_mac_reg_reg[47]_0\(21)
    );
\m_eth_dest_mac_reg[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(22),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(22),
      O => \m_eth_dest_mac_reg_reg[47]_0\(22)
    );
\m_eth_dest_mac_reg[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(23),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(23),
      O => \m_eth_dest_mac_reg_reg[47]_0\(23)
    );
\m_eth_dest_mac_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(24),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(24),
      O => \m_eth_dest_mac_reg_reg[47]_0\(24)
    );
\m_eth_dest_mac_reg[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(25),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(25),
      O => \m_eth_dest_mac_reg_reg[47]_0\(25)
    );
\m_eth_dest_mac_reg[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(26),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(26),
      O => \m_eth_dest_mac_reg_reg[47]_0\(26)
    );
\m_eth_dest_mac_reg[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(27),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(27),
      O => \m_eth_dest_mac_reg_reg[47]_0\(27)
    );
\m_eth_dest_mac_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(28),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(28),
      O => \m_eth_dest_mac_reg_reg[47]_0\(28)
    );
\m_eth_dest_mac_reg[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(29),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(29),
      O => \m_eth_dest_mac_reg_reg[47]_0\(29)
    );
\m_eth_dest_mac_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(2),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(2),
      O => \m_eth_dest_mac_reg_reg[47]_0\(2)
    );
\m_eth_dest_mac_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(30),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(30),
      O => \m_eth_dest_mac_reg_reg[47]_0\(30)
    );
\m_eth_dest_mac_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(31),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(31),
      O => \m_eth_dest_mac_reg_reg[47]_0\(31)
    );
\m_eth_dest_mac_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(32),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(32),
      O => \m_eth_dest_mac_reg_reg[47]_0\(32)
    );
\m_eth_dest_mac_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(33),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(33),
      O => \m_eth_dest_mac_reg_reg[47]_0\(33)
    );
\m_eth_dest_mac_reg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(34),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(34),
      O => \m_eth_dest_mac_reg_reg[47]_0\(34)
    );
\m_eth_dest_mac_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(35),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(35),
      O => \m_eth_dest_mac_reg_reg[47]_0\(35)
    );
\m_eth_dest_mac_reg[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(36),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(36),
      O => \m_eth_dest_mac_reg_reg[47]_0\(36)
    );
\m_eth_dest_mac_reg[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(37),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(37),
      O => \m_eth_dest_mac_reg_reg[47]_0\(37)
    );
\m_eth_dest_mac_reg[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(38),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(38),
      O => \m_eth_dest_mac_reg_reg[47]_0\(38)
    );
\m_eth_dest_mac_reg[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(39),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(39),
      O => \m_eth_dest_mac_reg_reg[47]_0\(39)
    );
\m_eth_dest_mac_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(3),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(3),
      O => \m_eth_dest_mac_reg_reg[47]_0\(3)
    );
\m_eth_dest_mac_reg[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(40),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(40),
      O => \m_eth_dest_mac_reg_reg[47]_0\(40)
    );
\m_eth_dest_mac_reg[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(41),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(41),
      O => \m_eth_dest_mac_reg_reg[47]_0\(41)
    );
\m_eth_dest_mac_reg[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(42),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(42),
      O => \m_eth_dest_mac_reg_reg[47]_0\(42)
    );
\m_eth_dest_mac_reg[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(43),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(43),
      O => \m_eth_dest_mac_reg_reg[47]_0\(43)
    );
\m_eth_dest_mac_reg[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(44),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(44),
      O => \m_eth_dest_mac_reg_reg[47]_0\(44)
    );
\m_eth_dest_mac_reg[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(45),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(45),
      O => \m_eth_dest_mac_reg_reg[47]_0\(45)
    );
\m_eth_dest_mac_reg[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(46),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(46),
      O => \m_eth_dest_mac_reg_reg[47]_0\(46)
    );
\m_eth_dest_mac_reg[47]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      I1 => outgoing_ip_hdr_ready,
      I2 => outgoing_ip_hdr_valid_reg,
      O => store_ip_hdr
    );
\m_eth_dest_mac_reg[47]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(47),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(47),
      O => \m_eth_dest_mac_reg_reg[47]_0\(47)
    );
\m_eth_dest_mac_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(4),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(4),
      O => \m_eth_dest_mac_reg_reg[47]_0\(4)
    );
\m_eth_dest_mac_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(5),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(5),
      O => \m_eth_dest_mac_reg_reg[47]_0\(5)
    );
\m_eth_dest_mac_reg[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(6),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(6),
      O => \m_eth_dest_mac_reg_reg[47]_0\(6)
    );
\m_eth_dest_mac_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(7),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(7),
      O => \m_eth_dest_mac_reg_reg[47]_0\(7)
    );
\m_eth_dest_mac_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(8),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(8),
      O => \m_eth_dest_mac_reg_reg[47]_0\(8)
    );
\m_eth_dest_mac_reg[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_dest_mac_reg(9),
      I1 => grant_encoded,
      I2 => \m_eth_dest_mac_reg_reg[47]_1\(9),
      O => \m_eth_dest_mac_reg_reg[47]_0\(9)
    );
\m_eth_dest_mac_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(0),
      Q => m_eth_dest_mac_reg(0),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(10),
      Q => m_eth_dest_mac_reg(10),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(11),
      Q => m_eth_dest_mac_reg(11),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(12),
      Q => m_eth_dest_mac_reg(12),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(13),
      Q => m_eth_dest_mac_reg(13),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(14),
      Q => m_eth_dest_mac_reg(14),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(15),
      Q => m_eth_dest_mac_reg(15),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(16),
      Q => m_eth_dest_mac_reg(16),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(17),
      Q => m_eth_dest_mac_reg(17),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(18),
      Q => m_eth_dest_mac_reg(18),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(19),
      Q => m_eth_dest_mac_reg(19),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(1),
      Q => m_eth_dest_mac_reg(1),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(20),
      Q => m_eth_dest_mac_reg(20),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(21),
      Q => m_eth_dest_mac_reg(21),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(22),
      Q => m_eth_dest_mac_reg(22),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(23),
      Q => m_eth_dest_mac_reg(23),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(24),
      Q => m_eth_dest_mac_reg(24),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(25),
      Q => m_eth_dest_mac_reg(25),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(26),
      Q => m_eth_dest_mac_reg(26),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(27),
      Q => m_eth_dest_mac_reg(27),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(28),
      Q => m_eth_dest_mac_reg(28),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(29),
      Q => m_eth_dest_mac_reg(29),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(2),
      Q => m_eth_dest_mac_reg(2),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(30),
      Q => m_eth_dest_mac_reg(30),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(31),
      Q => m_eth_dest_mac_reg(31),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(32),
      Q => m_eth_dest_mac_reg(32),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(33),
      Q => m_eth_dest_mac_reg(33),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(34),
      Q => m_eth_dest_mac_reg(34),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(35),
      Q => m_eth_dest_mac_reg(35),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(36),
      Q => m_eth_dest_mac_reg(36),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(37),
      Q => m_eth_dest_mac_reg(37),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(38),
      Q => m_eth_dest_mac_reg(38),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(39),
      Q => m_eth_dest_mac_reg(39),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(3),
      Q => m_eth_dest_mac_reg(3),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(40),
      Q => m_eth_dest_mac_reg(40),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(41),
      Q => m_eth_dest_mac_reg(41),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(42),
      Q => m_eth_dest_mac_reg(42),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(43),
      Q => m_eth_dest_mac_reg(43),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(44),
      Q => m_eth_dest_mac_reg(44),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(45),
      Q => m_eth_dest_mac_reg(45),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(46),
      Q => m_eth_dest_mac_reg(46),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(47),
      Q => m_eth_dest_mac_reg(47),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(4),
      Q => m_eth_dest_mac_reg(4),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(5),
      Q => m_eth_dest_mac_reg(5),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(6),
      Q => m_eth_dest_mac_reg(6),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(7),
      Q => m_eth_dest_mac_reg(7),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(8),
      Q => m_eth_dest_mac_reg(8),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_eth_dest_mac_reg_reg[47]_2\(9),
      Q => m_eth_dest_mac_reg(9),
      R => '0'
    );
\m_eth_hdr_valid_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2F2F200F2F2F2F2"
    )
        port map (
      I0 => \^ip_tx_eth_hdr_valid\,
      I1 => m_eth_hdr_valid_reg_reg_0(0),
      I2 => store_ip_hdr,
      I3 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I4 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      I5 => m_eth_hdr_valid_reg_i_2_n_0,
      O => m_eth_hdr_valid_next
    );
m_eth_hdr_valid_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_reg_n_0_[3]\,
      O => m_eth_hdr_valid_reg_i_2_n_0
    );
m_eth_hdr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => '1',
      D => m_eth_hdr_valid_next,
      Q => \^ip_tx_eth_hdr_valid\,
      R => sync_reg(0)
    );
\m_eth_payload_axis_tdata_reg[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \last_word_data_reg[0]_i_1__0_n_0\,
      I1 => \m_eth_payload_axis_tdata_reg_reg[6]_0\,
      I2 => \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[0]\,
      O => \m_eth_payload_axis_tdata_reg[0]_i_1_n_0\
    );
\m_eth_payload_axis_tdata_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \last_word_data_reg[1]_i_1__0_n_0\,
      I1 => \m_eth_payload_axis_tdata_reg_reg[6]_0\,
      I2 => \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[1]\,
      O => \m_eth_payload_axis_tdata_reg[1]_i_1_n_0\
    );
\m_eth_payload_axis_tdata_reg[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFFFFFAE0000"
    )
        port map (
      I0 => \last_word_data_reg[2]_i_2_n_0\,
      I1 => \last_word_data_reg[2]_i_3_n_0\,
      I2 => \last_word_data_reg[6]_i_4_n_0\,
      I3 => \last_word_data_reg[2]_i_4_n_0\,
      I4 => \m_eth_payload_axis_tdata_reg_reg[6]_0\,
      I5 => \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[2]\,
      O => \m_eth_payload_axis_tdata_reg[2]_i_1__1_n_0\
    );
\m_eth_payload_axis_tdata_reg[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \last_word_data_reg[3]_i_1__0_n_0\,
      I1 => \m_eth_payload_axis_tdata_reg_reg[6]_0\,
      I2 => \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[3]\,
      O => \m_eth_payload_axis_tdata_reg[3]_i_1_n_0\
    );
\m_eth_payload_axis_tdata_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \last_word_data_reg[4]_i_1__0_n_0\,
      I1 => \m_eth_payload_axis_tdata_reg_reg[6]_0\,
      I2 => \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[4]\,
      O => \m_eth_payload_axis_tdata_reg[4]_i_1_n_0\
    );
\m_eth_payload_axis_tdata_reg[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \last_word_data_reg[5]_i_1__0_n_0\,
      I1 => \m_eth_payload_axis_tdata_reg_reg[6]_0\,
      I2 => \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[5]\,
      O => \m_eth_payload_axis_tdata_reg[5]_i_1_n_0\
    );
\m_eth_payload_axis_tdata_reg[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAEFFFFFFAE0000"
    )
        port map (
      I0 => \last_word_data_reg[6]_i_2_n_0\,
      I1 => \last_word_data_reg[6]_i_3_n_0\,
      I2 => \last_word_data_reg[6]_i_4_n_0\,
      I3 => \last_word_data_reg[6]_i_5_n_0\,
      I4 => \m_eth_payload_axis_tdata_reg_reg[6]_0\,
      I5 => \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[6]\,
      O => \m_eth_payload_axis_tdata_reg[6]_i_1__1_n_0\
    );
\m_eth_payload_axis_tdata_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \last_word_data_reg[7]_i_2__0_n_0\,
      I1 => \m_eth_payload_axis_tdata_reg_reg[6]_0\,
      I2 => \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[7]\,
      O => \m_eth_payload_axis_tdata_reg[7]_i_1_n_0\
    );
\m_eth_payload_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => E(0),
      D => \m_eth_payload_axis_tdata_reg[0]_i_1_n_0\,
      Q => \^m_eth_payload_axis_tdata_reg_reg[7]_1\(0),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => E(0),
      D => \m_eth_payload_axis_tdata_reg[1]_i_1_n_0\,
      Q => \^m_eth_payload_axis_tdata_reg_reg[7]_1\(1),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => E(0),
      D => \m_eth_payload_axis_tdata_reg[2]_i_1__1_n_0\,
      Q => \^m_eth_payload_axis_tdata_reg_reg[7]_1\(2),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => E(0),
      D => \m_eth_payload_axis_tdata_reg[3]_i_1_n_0\,
      Q => \^m_eth_payload_axis_tdata_reg_reg[7]_1\(3),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => E(0),
      D => \m_eth_payload_axis_tdata_reg[4]_i_1_n_0\,
      Q => \^m_eth_payload_axis_tdata_reg_reg[7]_1\(4),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => E(0),
      D => \m_eth_payload_axis_tdata_reg[5]_i_1_n_0\,
      Q => \^m_eth_payload_axis_tdata_reg_reg[7]_1\(5),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => E(0),
      D => \m_eth_payload_axis_tdata_reg[6]_i_1__1_n_0\,
      Q => \^m_eth_payload_axis_tdata_reg_reg[7]_1\(6),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => E(0),
      D => \m_eth_payload_axis_tdata_reg[7]_i_1_n_0\,
      Q => \^m_eth_payload_axis_tdata_reg_reg[7]_1\(7),
      R => '0'
    );
m_eth_payload_axis_tlast_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A8FFA800"
    )
        port map (
      I0 => ip_tx_ip_payload_axis_tlast,
      I1 => \FSM_onehot_state_reg_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I3 => \m_eth_payload_axis_tdata_reg_reg[6]_0\,
      I4 => temp_m_eth_payload_axis_tlast_reg,
      O => m_eth_payload_axis_tlast_reg_i_2_n_0
    );
m_eth_payload_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => E(0),
      D => m_eth_payload_axis_tlast_reg_i_2_n_0,
      Q => \^ip_tx_eth_payload_axis_tlast\,
      R => '0'
    );
m_eth_payload_axis_tready_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF15151515151515"
    )
        port map (
      I0 => temp_m_eth_payload_axis_tvalid_reg,
      I1 => m_eth_payload_axis_tvalid_int,
      I2 => \^m_eth_payload_axis_tvalid_reg_reg_0\,
      I3 => grant_valid,
      I4 => m_eth_payload_axis_tready_int_reg_0,
      I5 => grant_encoded,
      O => m_eth_payload_axis_tready_int_early
    );
\m_eth_payload_axis_tready_int_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEAEEEAEAEAEA"
    )
        port map (
      I0 => m_eth_payload_axis_tready_int_reg_i_3_n_0,
      I1 => ip_tx_ip_payload_axis_tvalid,
      I2 => m_eth_payload_axis_tlast_int,
      I3 => \^s_ip_payload_axis_tready_reg_reg_0\,
      I4 => \FSM_onehot_state_reg[3]_i_2_n_0\,
      I5 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      O => m_eth_payload_axis_tvalid_int
    );
m_eth_payload_axis_tready_int_reg_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF800000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      I1 => outgoing_ip_hdr_ready,
      I2 => outgoing_ip_hdr_valid_reg,
      I3 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I4 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      O => m_eth_payload_axis_tready_int_reg_i_3_n_0
    );
m_eth_payload_axis_tready_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => '1',
      D => m_eth_payload_axis_tready_int_early,
      Q => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      R => sync_reg(0)
    );
m_eth_payload_axis_tuser_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_eth_payload_axis_tuser_int,
      I1 => \m_eth_payload_axis_tdata_reg_reg[6]_0\,
      I2 => temp_m_eth_payload_axis_tuser_reg,
      O => m_eth_payload_axis_tuser_reg_i_1_n_0
    );
m_eth_payload_axis_tuser_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => E(0),
      D => m_eth_payload_axis_tuser_reg_i_1_n_0,
      Q => m_eth_payload_axis_tuser_reg_reg_0,
      R => '0'
    );
m_eth_payload_axis_tvalid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => m_eth_payload_axis_tvalid_int,
      I1 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I2 => temp_m_eth_payload_axis_tvalid_reg,
      I3 => E(0),
      I4 => \^m_eth_payload_axis_tvalid_reg_reg_0\,
      O => m_eth_payload_axis_tvalid_reg_i_1_n_0
    );
m_eth_payload_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => '1',
      D => m_eth_payload_axis_tvalid_reg_i_1_n_0,
      Q => \^m_eth_payload_axis_tvalid_reg_reg_0\,
      R => sync_reg(0)
    );
\m_eth_type_reg[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => b6_in(14),
      I1 => grant_encoded,
      I2 => data13(0),
      O => m_eth_type_reg0(0)
    );
m_ip_payload_axis_tvalid_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^s_ip_payload_axis_tready_reg_reg_0\,
      I1 => drop_packet_reg,
      O => \^s_ip_payload_axis_tready_reg_reg_1\
    );
outgoing_ip_hdr_valid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"040004000FFF0400"
    )
        port map (
      I0 => outgoing_ip_hdr_valid_reg_reg,
      I1 => arp_response_valid,
      I2 => Q(1),
      I3 => Q(0),
      I4 => outgoing_ip_hdr_valid_reg,
      I5 => outgoing_ip_hdr_ready,
      O => outgoing_ip_hdr_valid_next
    );
s_ip_hdr_ready_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => m_eth_hdr_valid_reg_reg_0(0),
      I1 => \^ip_tx_eth_hdr_valid\,
      I2 => s_ip_hdr_ready_reg_i_2_n_0,
      O => s_ip_hdr_ready_next
    );
s_ip_hdr_ready_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008F8F8F8F8F"
    )
        port map (
      I0 => outgoing_ip_hdr_valid_reg,
      I1 => outgoing_ip_hdr_ready,
      I2 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      I3 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I4 => \FSM_onehot_state_reg_reg_n_0_[3]\,
      I5 => \FSM_onehot_state_reg_reg[0]_0\,
      O => s_ip_hdr_ready_reg_i_2_n_0
    );
s_ip_hdr_ready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => '1',
      D => s_ip_hdr_ready_next,
      Q => outgoing_ip_hdr_ready,
      R => sync_reg(0)
    );
s_ip_payload_axis_tready_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000AABF"
    )
        port map (
      I0 => s_ip_payload_axis_tready_reg_reg_2,
      I1 => \^m_eth_payload_axis_tvalid_reg_reg_0\,
      I2 => m_eth_payload_axis_tvalid_int,
      I3 => temp_m_eth_payload_axis_tvalid_reg,
      I4 => s_ip_payload_axis_tready_reg_i_3_n_0,
      O => s_ip_payload_axis_tready_next
    );
s_ip_payload_axis_tready_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AB00ABABABABABAB"
    )
        port map (
      I0 => \FSM_onehot_state_reg_reg[0]_0\,
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[3]\,
      I3 => \last_word_data_reg[6]_i_4_n_0\,
      I4 => sel0(0),
      I5 => sel0(1),
      O => s_ip_payload_axis_tready_reg_i_3_n_0
    );
s_ip_payload_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => '1',
      D => s_ip_payload_axis_tready_next,
      Q => \^s_ip_payload_axis_tready_reg_reg_0\,
      R => sync_reg(0)
    );
\temp_m_eth_payload_axis_tdata_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_eth_payload_axis_tdata_reg_reg[7]_1\(0),
      I1 => grant_encoded,
      I2 => \temp_m_eth_payload_axis_tdata_reg_reg[7]_2\(0),
      O => \m_eth_payload_axis_tdata_reg_reg[7]_0\(0)
    );
\temp_m_eth_payload_axis_tdata_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_eth_payload_axis_tdata_reg_reg[7]_1\(1),
      I1 => grant_encoded,
      I2 => \temp_m_eth_payload_axis_tdata_reg_reg[7]_2\(1),
      O => \m_eth_payload_axis_tdata_reg_reg[7]_0\(1)
    );
\temp_m_eth_payload_axis_tdata_reg[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_eth_payload_axis_tdata_reg_reg[7]_1\(2),
      I1 => grant_encoded,
      I2 => \temp_m_eth_payload_axis_tdata_reg_reg[7]_2\(2),
      O => \m_eth_payload_axis_tdata_reg_reg[7]_0\(2)
    );
\temp_m_eth_payload_axis_tdata_reg[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_eth_payload_axis_tdata_reg_reg[7]_1\(3),
      I1 => grant_encoded,
      I2 => \temp_m_eth_payload_axis_tdata_reg_reg[7]_2\(3),
      O => \m_eth_payload_axis_tdata_reg_reg[7]_0\(3)
    );
\temp_m_eth_payload_axis_tdata_reg[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_eth_payload_axis_tdata_reg_reg[7]_1\(4),
      I1 => grant_encoded,
      I2 => \temp_m_eth_payload_axis_tdata_reg_reg[7]_2\(4),
      O => \m_eth_payload_axis_tdata_reg_reg[7]_0\(4)
    );
\temp_m_eth_payload_axis_tdata_reg[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_eth_payload_axis_tdata_reg_reg[7]_1\(5),
      I1 => grant_encoded,
      I2 => \temp_m_eth_payload_axis_tdata_reg_reg[7]_2\(5),
      O => \m_eth_payload_axis_tdata_reg_reg[7]_0\(5)
    );
\temp_m_eth_payload_axis_tdata_reg[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_eth_payload_axis_tdata_reg_reg[7]_1\(6),
      I1 => grant_encoded,
      I2 => \temp_m_eth_payload_axis_tdata_reg_reg[7]_2\(6),
      O => \m_eth_payload_axis_tdata_reg_reg[7]_0\(6)
    );
\temp_m_eth_payload_axis_tdata_reg[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^m_eth_payload_axis_tdata_reg_reg[7]_1\(7),
      I1 => grant_encoded,
      I2 => \temp_m_eth_payload_axis_tdata_reg_reg[7]_2\(7),
      O => \m_eth_payload_axis_tdata_reg_reg[7]_0\(7)
    );
\temp_m_eth_payload_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(0),
      D => \last_word_data_reg[0]_i_1__0_n_0\,
      Q => \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[0]\,
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(0),
      D => \last_word_data_reg[1]_i_1__0_n_0\,
      Q => \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[1]\,
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(0),
      D => \last_word_data_reg[2]_i_1__0_n_0\,
      Q => \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[2]\,
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(0),
      D => \last_word_data_reg[3]_i_1__0_n_0\,
      Q => \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[3]\,
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(0),
      D => \last_word_data_reg[4]_i_1__0_n_0\,
      Q => \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[4]\,
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(0),
      D => \last_word_data_reg[5]_i_1__0_n_0\,
      Q => \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[5]\,
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(0),
      D => \last_word_data_reg[6]_i_1__0_n_0\,
      Q => \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[6]\,
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(0),
      D => \last_word_data_reg[7]_i_2__0_n_0\,
      Q => \temp_m_eth_payload_axis_tdata_reg_reg_n_0_[7]\,
      R => '0'
    );
temp_m_eth_payload_axis_tlast_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^ip_tx_eth_payload_axis_tlast\,
      I1 => grant_encoded,
      I2 => arp_tx_eth_payload_axis_tlast,
      O => current_s_tlast
    );
\temp_m_eth_payload_axis_tlast_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => ip_tx_ip_payload_axis_tlast,
      I1 => \FSM_onehot_state_reg_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      O => m_eth_payload_axis_tlast_int
    );
temp_m_eth_payload_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(0),
      D => m_eth_payload_axis_tlast_int,
      Q => temp_m_eth_payload_axis_tlast_reg,
      R => '0'
    );
temp_m_eth_payload_axis_tuser_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE0E0E0E0E0E0E0"
    )
        port map (
      I0 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I1 => \FSM_onehot_state_reg_reg_n_0_[3]\,
      I2 => ip_tx_ip_payload_axis_tuser,
      I3 => ip_tx_ip_payload_axis_tlast,
      I4 => temp_m_eth_payload_axis_tuser_reg_i_2_n_0,
      I5 => \FSM_onehot_state_reg[3]_i_2_n_0\,
      O => m_eth_payload_axis_tuser_int
    );
temp_m_eth_payload_axis_tuser_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I1 => \^s_ip_payload_axis_tready_reg_reg_0\,
      I2 => ip_tx_ip_payload_axis_tvalid,
      O => temp_m_eth_payload_axis_tuser_reg_i_2_n_0
    );
temp_m_eth_payload_axis_tuser_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(0),
      D => m_eth_payload_axis_tuser_int,
      Q => temp_m_eth_payload_axis_tuser_reg,
      R => '0'
    );
\temp_m_eth_payload_axis_tvalid_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500000045405500"
    )
        port map (
      I0 => sync_reg(0),
      I1 => m_eth_payload_axis_tvalid_int,
      I2 => \^m_eth_payload_axis_tvalid_reg_reg_0\,
      I3 => temp_m_eth_payload_axis_tvalid_reg,
      I4 => \^m_eth_payload_axis_tready_int_reg_reg_0\,
      I5 => s_ip_payload_axis_tready_reg_reg_2,
      O => \temp_m_eth_payload_axis_tvalid_reg_i_1__0_n_0\
    );
temp_m_eth_payload_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => '1',
      D => \temp_m_eth_payload_axis_tvalid_reg_i_1__0_n_0\,
      Q => temp_m_eth_payload_axis_tvalid_reg,
      R => '0'
    );
word_count_next0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => word_count_next0_carry_n_0,
      CO(2) => word_count_next0_carry_n_1,
      CO(1) => word_count_next0_carry_n_2,
      CO(0) => word_count_next0_carry_n_3,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 1) => ip_length_reg(3 downto 2),
      DI(0) => '0',
      O(3 downto 0) => in22(4 downto 1),
      S(3) => ip_length_reg(4),
      S(2) => \word_count_next0_carry_i_1__0_n_0\,
      S(1) => \word_count_next0_carry_i_2__0_n_0\,
      S(0) => ip_length_reg(1)
    );
\word_count_next0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => word_count_next0_carry_n_0,
      CO(3) => \word_count_next0_carry__0_n_0\,
      CO(2) => \word_count_next0_carry__0_n_1\,
      CO(1) => \word_count_next0_carry__0_n_2\,
      CO(0) => \word_count_next0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ip_length_reg(8 downto 5),
      O(3 downto 0) => in22(8 downto 5),
      S(3) => \word_count_next0_carry__0_i_1__0_n_0\,
      S(2) => \word_count_next0_carry__0_i_2__0_n_0\,
      S(1) => \word_count_next0_carry__0_i_3__0_n_0\,
      S(0) => \word_count_next0_carry__0_i_4__0_n_0\
    );
\word_count_next0_carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ip_length_reg(8),
      O => \word_count_next0_carry__0_i_1__0_n_0\
    );
\word_count_next0_carry__0_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ip_length_reg(7),
      O => \word_count_next0_carry__0_i_2__0_n_0\
    );
\word_count_next0_carry__0_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ip_length_reg(6),
      O => \word_count_next0_carry__0_i_3__0_n_0\
    );
\word_count_next0_carry__0_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ip_length_reg(5),
      O => \word_count_next0_carry__0_i_4__0_n_0\
    );
\word_count_next0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_carry__0_n_0\,
      CO(3) => \word_count_next0_carry__1_n_0\,
      CO(2) => \word_count_next0_carry__1_n_1\,
      CO(1) => \word_count_next0_carry__1_n_2\,
      CO(0) => \word_count_next0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ip_length_reg(12 downto 9),
      O(3 downto 0) => in22(12 downto 9),
      S(3) => \word_count_next0_carry__1_i_1__0_n_0\,
      S(2) => \word_count_next0_carry__1_i_2__0_n_0\,
      S(1) => \word_count_next0_carry__1_i_3__0_n_0\,
      S(0) => \word_count_next0_carry__1_i_4__0_n_0\
    );
\word_count_next0_carry__1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ip_length_reg(12),
      O => \word_count_next0_carry__1_i_1__0_n_0\
    );
\word_count_next0_carry__1_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ip_length_reg(11),
      O => \word_count_next0_carry__1_i_2__0_n_0\
    );
\word_count_next0_carry__1_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ip_length_reg(10),
      O => \word_count_next0_carry__1_i_3__0_n_0\
    );
\word_count_next0_carry__1_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ip_length_reg(9),
      O => \word_count_next0_carry__1_i_4__0_n_0\
    );
\word_count_next0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_word_count_next0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \word_count_next0_carry__2_n_2\,
      CO(0) => \word_count_next0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => ip_length_reg(14 downto 13),
      O(3) => \NLW_word_count_next0_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => in22(15 downto 13),
      S(3) => '0',
      S(2) => \word_count_next0_carry__2_i_1__0_n_0\,
      S(1) => \word_count_next0_carry__2_i_2__0_n_0\,
      S(0) => \word_count_next0_carry__2_i_3__0_n_0\
    );
\word_count_next0_carry__2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ip_length_reg(15),
      O => \word_count_next0_carry__2_i_1__0_n_0\
    );
\word_count_next0_carry__2_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ip_length_reg(14),
      O => \word_count_next0_carry__2_i_2__0_n_0\
    );
\word_count_next0_carry__2_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ip_length_reg(13),
      O => \word_count_next0_carry__2_i_3__0_n_0\
    );
\word_count_next0_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ip_length_reg(3),
      O => \word_count_next0_carry_i_1__0_n_0\
    );
\word_count_next0_carry_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ip_length_reg(2),
      O => \word_count_next0_carry_i_2__0_n_0\
    );
\word_count_next0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \word_count_next0_inferred__0/i__carry_n_0\,
      CO(2) => \word_count_next0_inferred__0/i__carry_n_1\,
      CO(1) => \word_count_next0_inferred__0/i__carry_n_2\,
      CO(0) => \word_count_next0_inferred__0/i__carry_n_3\,
      CYINIT => \sel0__0\(0),
      DI(3 downto 0) => \sel0__0\(4 downto 1),
      O(3 downto 0) => in23(4 downto 1),
      S(3) => \i__carry_i_1__2_n_0\,
      S(2) => \i__carry_i_2__2_n_0\,
      S(1) => \i__carry_i_3__1_n_0\,
      S(0) => \i__carry_i_4__1_n_0\
    );
\word_count_next0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_inferred__0/i__carry_n_0\,
      CO(3) => \word_count_next0_inferred__0/i__carry__0_n_0\,
      CO(2) => \word_count_next0_inferred__0/i__carry__0_n_1\,
      CO(1) => \word_count_next0_inferred__0/i__carry__0_n_2\,
      CO(0) => \word_count_next0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sel0__0\(8 downto 5),
      O(3 downto 0) => in23(8 downto 5),
      S(3) => \i__carry__0_i_1__2_n_0\,
      S(2) => \i__carry__0_i_2__2_n_0\,
      S(1) => \i__carry__0_i_3__2_n_0\,
      S(0) => \i__carry__0_i_4__2_n_0\
    );
\word_count_next0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_inferred__0/i__carry__0_n_0\,
      CO(3) => \word_count_next0_inferred__0/i__carry__1_n_0\,
      CO(2) => \word_count_next0_inferred__0/i__carry__1_n_1\,
      CO(1) => \word_count_next0_inferred__0/i__carry__1_n_2\,
      CO(0) => \word_count_next0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sel0__0\(12 downto 9),
      O(3 downto 0) => in23(12 downto 9),
      S(3) => \i__carry__1_i_1__2_n_0\,
      S(2) => \i__carry__1_i_2__2_n_0\,
      S(1) => \i__carry__1_i_3__2_n_0\,
      S(0) => \i__carry__1_i_4__1_n_0\
    );
\word_count_next0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_inferred__0/i__carry__1_n_0\,
      CO(3 downto 2) => \NLW_word_count_next0_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \word_count_next0_inferred__0/i__carry__2_n_2\,
      CO(0) => \word_count_next0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \sel0__0\(14 downto 13),
      O(3) => \NLW_word_count_next0_inferred__0/i__carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => in23(15 downto 13),
      S(3) => '0',
      S(2) => \i__carry__2_i_1__1_n_0\,
      S(1) => \i__carry__2_i_2__1_n_0\,
      S(0) => \i__carry__2_i_3__1_n_0\
    );
\word_count_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
        port map (
      I0 => \sel0__0\(0),
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => ip_length_reg(0),
      I4 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      O => \word_count_reg[0]_i_1_n_0\
    );
\word_count_reg[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => in23(10),
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => in22(10),
      I4 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      O => \word_count_reg[10]_i_1__0_n_0\
    );
\word_count_reg[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => in23(11),
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => in22(11),
      I4 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      O => \word_count_reg[11]_i_1__0_n_0\
    );
\word_count_reg[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => in23(12),
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => in22(12),
      I4 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      O => \word_count_reg[12]_i_1__0_n_0\
    );
\word_count_reg[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => in23(13),
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => in22(13),
      I4 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      O => \word_count_reg[13]_i_1__0_n_0\
    );
\word_count_reg[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => in23(14),
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => in22(14),
      I4 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      O => \word_count_reg[14]_i_1__0_n_0\
    );
\word_count_reg[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I1 => ip_tx_ip_payload_axis_tvalid,
      I2 => \^s_ip_payload_axis_tready_reg_reg_0\,
      I3 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      O => word_count_next
    );
\word_count_reg[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => in23(15),
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => in22(15),
      I4 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      O => \word_count_reg[15]_i_2__0_n_0\
    );
\word_count_reg[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => in23(1),
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => in22(1),
      I4 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      O => \word_count_reg[1]_i_1__0_n_0\
    );
\word_count_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => in23(2),
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => in22(2),
      I4 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      O => \word_count_reg[2]_i_1__0_n_0\
    );
\word_count_reg[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => in23(3),
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => in22(3),
      I4 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      O => \word_count_reg[3]_i_1__0_n_0\
    );
\word_count_reg[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => in23(4),
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => in22(4),
      I4 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      O => \word_count_reg[4]_i_1__0_n_0\
    );
\word_count_reg[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => in23(5),
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => in22(5),
      I4 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      O => \word_count_reg[5]_i_1__0_n_0\
    );
\word_count_reg[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => in23(6),
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => in22(6),
      I4 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      O => \word_count_reg[6]_i_1__0_n_0\
    );
\word_count_reg[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => in23(7),
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => in22(7),
      I4 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      O => \word_count_reg[7]_i_1__0_n_0\
    );
\word_count_reg[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => in23(8),
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => in22(8),
      I4 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      O => \word_count_reg[8]_i_1__0_n_0\
    );
\word_count_reg[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF888"
    )
        port map (
      I0 => in23(9),
      I1 => \FSM_onehot_state_reg_reg_n_0_[2]\,
      I2 => \FSM_onehot_state_reg_reg_n_0_[1]\,
      I3 => in22(9),
      I4 => \FSM_onehot_state_reg_reg_n_0_[0]\,
      O => \word_count_reg[9]_i_1__0_n_0\
    );
\word_count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => word_count_next,
      D => \word_count_reg[0]_i_1_n_0\,
      Q => \sel0__0\(0),
      R => '0'
    );
\word_count_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => word_count_next,
      D => \word_count_reg[10]_i_1__0_n_0\,
      Q => \sel0__0\(10),
      R => '0'
    );
\word_count_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => word_count_next,
      D => \word_count_reg[11]_i_1__0_n_0\,
      Q => \sel0__0\(11),
      R => '0'
    );
\word_count_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => word_count_next,
      D => \word_count_reg[12]_i_1__0_n_0\,
      Q => \sel0__0\(12),
      R => '0'
    );
\word_count_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => word_count_next,
      D => \word_count_reg[13]_i_1__0_n_0\,
      Q => \sel0__0\(13),
      R => '0'
    );
\word_count_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => word_count_next,
      D => \word_count_reg[14]_i_1__0_n_0\,
      Q => \sel0__0\(14),
      R => '0'
    );
\word_count_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => word_count_next,
      D => \word_count_reg[15]_i_2__0_n_0\,
      Q => \sel0__0\(15),
      R => '0'
    );
\word_count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => word_count_next,
      D => \word_count_reg[1]_i_1__0_n_0\,
      Q => \sel0__0\(1),
      R => '0'
    );
\word_count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => word_count_next,
      D => \word_count_reg[2]_i_1__0_n_0\,
      Q => \sel0__0\(2),
      R => '0'
    );
\word_count_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => word_count_next,
      D => \word_count_reg[3]_i_1__0_n_0\,
      Q => \sel0__0\(3),
      R => '0'
    );
\word_count_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => word_count_next,
      D => \word_count_reg[4]_i_1__0_n_0\,
      Q => \sel0__0\(4),
      R => '0'
    );
\word_count_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => word_count_next,
      D => \word_count_reg[5]_i_1__0_n_0\,
      Q => \sel0__0\(5),
      R => '0'
    );
\word_count_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => word_count_next,
      D => \word_count_reg[6]_i_1__0_n_0\,
      Q => \sel0__0\(6),
      R => '0'
    );
\word_count_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => word_count_next,
      D => \word_count_reg[7]_i_1__0_n_0\,
      Q => \sel0__0\(7),
      R => '0'
    );
\word_count_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => word_count_next,
      D => \word_count_reg[8]_i_1__0_n_0\,
      Q => \sel0__0\(8),
      R => '0'
    );
\word_count_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg_0,
      CE => word_count_next,
      D => \word_count_reg[9]_i_1__0_n_0\,
      Q => \sel0__0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_lfsr is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_tdata_reg : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_lfsr : entity is "lfsr";
end design_1_axis_udp_ethernet_0_0_lfsr;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_lfsr is
  signal \i_/crc_state[16]_i_2_n_0\ : STD_LOGIC;
  signal \i_/crc_state[17]_i_2_n_0\ : STD_LOGIC;
  signal \i_/crc_state[17]_i_3_n_0\ : STD_LOGIC;
  signal \i_/crc_state[18]_i_2_n_0\ : STD_LOGIC;
  signal \i_/crc_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \i_/crc_state[24]_i_2_n_0\ : STD_LOGIC;
  signal \i_/crc_state[25]_i_2_n_0\ : STD_LOGIC;
  signal \i_/crc_state[27]_i_2_n_0\ : STD_LOGIC;
  signal \i_/crc_state[29]_i_2_n_0\ : STD_LOGIC;
  signal \i_/crc_state[29]_i_3_n_0\ : STD_LOGIC;
  signal \i_/crc_state[30]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_/crc_state[0]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \i_/crc_state[11]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \i_/crc_state[12]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \i_/crc_state[16]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \i_/crc_state[17]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \i_/crc_state[17]_i_3\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \i_/crc_state[18]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \i_/crc_state[20]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \i_/crc_state[21]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \i_/crc_state[23]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \i_/crc_state[24]_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \i_/crc_state[25]_i_2\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \i_/crc_state[27]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \i_/crc_state[28]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \i_/crc_state[29]_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \i_/crc_state[30]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \i_/crc_state[31]_i_3\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \i_/crc_state[9]_i_1\ : label is "soft_lutpair36";
begin
\i_/crc_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(8),
      I1 => s_tdata_reg(2),
      I2 => Q(2),
      O => D(0)
    );
\i_/crc_state[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(18),
      I1 => Q(2),
      I2 => s_tdata_reg(2),
      O => D(10)
    );
\i_/crc_state[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(19),
      I1 => Q(3),
      I2 => s_tdata_reg(3),
      O => D(11)
    );
\i_/crc_state[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(20),
      I3 => s_tdata_reg(0),
      I4 => s_tdata_reg(4),
      O => D(12)
    );
\i_/crc_state[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(21),
      I1 => Q(1),
      I2 => s_tdata_reg(1),
      I3 => \i_/crc_state[29]_i_3_n_0\,
      O => D(13)
    );
\i_/crc_state[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(22),
      I1 => Q(2),
      I2 => s_tdata_reg(2),
      I3 => Q(1),
      I4 => s_tdata_reg(1),
      I5 => \i_/crc_state[29]_i_2_n_0\,
      O => D(14)
    );
\i_/crc_state[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(23),
      I1 => \i_/crc_state[24]_i_2_n_0\,
      I2 => Q(2),
      I3 => s_tdata_reg(2),
      I4 => Q(3),
      I5 => s_tdata_reg(3),
      O => D(15)
    );
\i_/crc_state[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(24),
      I1 => Q(0),
      I2 => s_tdata_reg(0),
      I3 => Q(2),
      I4 => s_tdata_reg(2),
      I5 => \i_/crc_state[16]_i_2_n_0\,
      O => D(16)
    );
\i_/crc_state[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => s_tdata_reg(3),
      I1 => Q(3),
      I2 => Q(4),
      I3 => s_tdata_reg(4),
      O => \i_/crc_state[16]_i_2_n_0\
    );
\i_/crc_state[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(25),
      I1 => \i_/crc_state[17]_i_2_n_0\,
      I2 => \i_/crc_state[29]_i_3_n_0\,
      I3 => s_tdata_reg(3),
      I4 => Q(3),
      I5 => \i_/crc_state[17]_i_3_n_0\,
      O => D(17)
    );
\i_/crc_state[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => s_tdata_reg(1),
      O => \i_/crc_state[17]_i_2_n_0\
    );
\i_/crc_state[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata_reg(4),
      I1 => Q(4),
      O => \i_/crc_state[17]_i_3_n_0\
    );
\i_/crc_state[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(26),
      I1 => \i_/crc_state[29]_i_3_n_0\,
      I2 => \i_/crc_state[30]_i_2_n_0\,
      I3 => Q(4),
      I4 => s_tdata_reg(4),
      I5 => \i_/crc_state[18]_i_2_n_0\,
      O => D(18)
    );
\i_/crc_state[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => s_tdata_reg(2),
      O => \i_/crc_state[18]_i_2_n_0\
    );
\i_/crc_state[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(27),
      I1 => s_tdata_reg(5),
      I2 => Q(5),
      I3 => \i_/crc_state[25]_i_2_n_0\,
      I4 => \i_/crc_state[30]_i_2_n_0\,
      I5 => \i_/crc_state[24]_i_2_n_0\,
      O => D(19)
    );
\i_/crc_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(0),
      I1 => s_tdata_reg(0),
      I2 => Q(9),
      I3 => Q(3),
      I4 => s_tdata_reg(3),
      O => D(1)
    );
\i_/crc_state[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(28),
      I1 => Q(6),
      I2 => s_tdata_reg(6),
      I3 => \i_/crc_state[27]_i_2_n_0\,
      O => D(20)
    );
\i_/crc_state[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(29),
      I1 => s_tdata_reg(5),
      I2 => Q(5),
      I3 => s_tdata_reg(7),
      I4 => Q(7),
      I5 => \i_/crc_state[21]_i_2_n_0\,
      O => D(21)
    );
\i_/crc_state[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(4),
      I1 => s_tdata_reg(4),
      I2 => s_tdata_reg(2),
      I3 => Q(2),
      O => \i_/crc_state[21]_i_2_n_0\
    );
\i_/crc_state[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(30),
      I1 => Q(6),
      I2 => s_tdata_reg(6),
      I3 => s_tdata_reg(5),
      I4 => Q(5),
      I5 => \i_/crc_state[25]_i_2_n_0\,
      O => D(22)
    );
\i_/crc_state[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(31),
      I1 => Q(6),
      I2 => s_tdata_reg(6),
      I3 => \i_/crc_state[27]_i_2_n_0\,
      O => D(23)
    );
\i_/crc_state[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \i_/crc_state[24]_i_2_n_0\,
      I1 => \i_/crc_state[29]_i_3_n_0\,
      I2 => Q(2),
      I3 => s_tdata_reg(2),
      I4 => s_tdata_reg(4),
      I5 => Q(4),
      O => D(24)
    );
\i_/crc_state[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_tdata_reg(7),
      I1 => Q(7),
      O => \i_/crc_state[24]_i_2_n_0\
    );
\i_/crc_state[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => s_tdata_reg(6),
      I1 => Q(6),
      I2 => s_tdata_reg(1),
      I3 => Q(1),
      I4 => \i_/crc_state[29]_i_3_n_0\,
      I5 => \i_/crc_state[25]_i_2_n_0\,
      O => D(25)
    );
\i_/crc_state[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => s_tdata_reg(3),
      I1 => Q(3),
      I2 => s_tdata_reg(2),
      I3 => Q(2),
      O => \i_/crc_state[25]_i_2_n_0\
    );
\i_/crc_state[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(0),
      I1 => s_tdata_reg(0),
      I2 => Q(2),
      I3 => s_tdata_reg(2),
      I4 => \i_/crc_state[30]_i_2_n_0\,
      I5 => \i_/crc_state[27]_i_2_n_0\,
      O => D(26)
    );
\i_/crc_state[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(1),
      I1 => s_tdata_reg(1),
      I2 => s_tdata_reg(5),
      I3 => Q(5),
      I4 => \i_/crc_state[27]_i_2_n_0\,
      O => D(27)
    );
\i_/crc_state[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => s_tdata_reg(4),
      I1 => Q(4),
      I2 => Q(3),
      I3 => s_tdata_reg(3),
      I4 => Q(7),
      I5 => s_tdata_reg(7),
      O => \i_/crc_state[27]_i_2_n_0\
    );
\i_/crc_state[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(6),
      I1 => s_tdata_reg(6),
      I2 => s_tdata_reg(4),
      I3 => Q(4),
      I4 => \i_/crc_state[29]_i_3_n_0\,
      O => D(28)
    );
\i_/crc_state[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => s_tdata_reg(7),
      I1 => Q(7),
      I2 => \i_/crc_state[29]_i_2_n_0\,
      I3 => s_tdata_reg(1),
      I4 => Q(1),
      I5 => \i_/crc_state[29]_i_3_n_0\,
      O => D(29)
    );
\i_/crc_state[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => s_tdata_reg(6),
      O => \i_/crc_state[29]_i_2_n_0\
    );
\i_/crc_state[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => s_tdata_reg(0),
      I1 => Q(0),
      I2 => Q(5),
      I3 => s_tdata_reg(5),
      O => \i_/crc_state[29]_i_3_n_0\
    );
\i_/crc_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(10),
      I1 => \i_/crc_state[17]_i_2_n_0\,
      I2 => Q(0),
      I3 => s_tdata_reg(0),
      I4 => s_tdata_reg(4),
      I5 => Q(4),
      O => D(2)
    );
\i_/crc_state[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => s_tdata_reg(7),
      I1 => Q(7),
      I2 => \i_/crc_state[30]_i_2_n_0\,
      I3 => s_tdata_reg(0),
      I4 => Q(0),
      O => D(30)
    );
\i_/crc_state[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => s_tdata_reg(6),
      I1 => Q(6),
      I2 => s_tdata_reg(1),
      I3 => Q(1),
      O => \i_/crc_state[30]_i_2_n_0\
    );
\i_/crc_state[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(7),
      I1 => s_tdata_reg(7),
      I2 => s_tdata_reg(1),
      I3 => Q(1),
      O => D(31)
    );
\i_/crc_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(11),
      I1 => \i_/crc_state[17]_i_2_n_0\,
      I2 => s_tdata_reg(5),
      I3 => Q(5),
      I4 => Q(2),
      I5 => s_tdata_reg(2),
      O => D(3)
    );
\i_/crc_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(12),
      I1 => Q(6),
      I2 => s_tdata_reg(6),
      I3 => Q(0),
      I4 => s_tdata_reg(0),
      I5 => \i_/crc_state[25]_i_2_n_0\,
      O => D(4)
    );
\i_/crc_state[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(13),
      I1 => Q(1),
      I2 => s_tdata_reg(1),
      I3 => \i_/crc_state[27]_i_2_n_0\,
      O => D(5)
    );
\i_/crc_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(4),
      I1 => Q(14),
      I2 => s_tdata_reg(4),
      I3 => Q(5),
      I4 => s_tdata_reg(5),
      O => D(6)
    );
\i_/crc_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(15),
      I1 => Q(6),
      I2 => s_tdata_reg(6),
      I3 => \i_/crc_state[29]_i_3_n_0\,
      O => D(7)
    );
\i_/crc_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => s_tdata_reg(7),
      I1 => Q(7),
      I2 => \i_/crc_state[29]_i_2_n_0\,
      I3 => s_tdata_reg(1),
      I4 => Q(1),
      I5 => Q(16),
      O => D(8)
    );
\i_/crc_state[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(17),
      I1 => Q(7),
      I2 => s_tdata_reg(7),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_lfsr_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \crc_state_reg[1]\ : out STD_LOGIC;
    \gmii_rxd_d4_reg[7]\ : out STD_LOGIC;
    \crc_state_reg[6]\ : out STD_LOGIC;
    \crc_state_reg[0]\ : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \crc_state_reg[31]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_lfsr_2 : entity is "lfsr";
end design_1_axis_udp_ethernet_0_0_lfsr_2;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_lfsr_2 is
  signal \^crc_state_reg[1]\ : STD_LOGIC;
  signal \^crc_state_reg[6]\ : STD_LOGIC;
  signal \^gmii_rxd_d4_reg[7]\ : STD_LOGIC;
  signal \i_/crc_state[16]_i_2_n_0\ : STD_LOGIC;
  signal \i_/crc_state[17]_i_3_n_0\ : STD_LOGIC;
  signal \i_/crc_state[18]_i_2_n_0\ : STD_LOGIC;
  signal \i_/crc_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \i_/crc_state[25]_i_2_n_0\ : STD_LOGIC;
  signal \i_/crc_state[27]_i_2_n_0\ : STD_LOGIC;
  signal \i_/crc_state[29]_i_3_n_0\ : STD_LOGIC;
  signal \i_/crc_state[30]_i_2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i_/crc_state[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \i_/crc_state[11]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \i_/crc_state[12]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \i_/crc_state[16]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \i_/crc_state[17]_i_2\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \i_/crc_state[17]_i_3\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \i_/crc_state[18]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \i_/crc_state[1]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \i_/crc_state[20]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i_/crc_state[21]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \i_/crc_state[23]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i_/crc_state[24]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \i_/crc_state[25]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \i_/crc_state[27]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \i_/crc_state[28]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i_/crc_state[29]_i_2\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i_/crc_state[30]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \i_/crc_state[31]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i_/crc_state[9]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i_/i__carry__1_i_4\ : label is "soft_lutpair13";
begin
  \crc_state_reg[1]\ <= \^crc_state_reg[1]\;
  \crc_state_reg[6]\ <= \^crc_state_reg[6]\;
  \gmii_rxd_d4_reg[7]\ <= \^gmii_rxd_d4_reg[7]\;
\i_/crc_state[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(8),
      I1 => \crc_state_reg[31]\(2),
      I2 => Q(2),
      O => D(0)
    );
\i_/crc_state[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(18),
      I1 => Q(2),
      I2 => \crc_state_reg[31]\(2),
      O => D(10)
    );
\i_/crc_state[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(19),
      I1 => Q(3),
      I2 => \crc_state_reg[31]\(3),
      O => D(11)
    );
\i_/crc_state[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(20),
      I3 => \crc_state_reg[31]\(0),
      I4 => \crc_state_reg[31]\(4),
      O => D(12)
    );
\i_/crc_state[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(21),
      I1 => Q(1),
      I2 => \crc_state_reg[31]\(1),
      I3 => \i_/crc_state[29]_i_3_n_0\,
      O => D(13)
    );
\i_/crc_state[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(22),
      I1 => Q(2),
      I2 => \crc_state_reg[31]\(2),
      I3 => Q(1),
      I4 => \crc_state_reg[31]\(1),
      I5 => \^crc_state_reg[6]\,
      O => D(14)
    );
\i_/crc_state[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(23),
      I1 => \^gmii_rxd_d4_reg[7]\,
      I2 => Q(2),
      I3 => \crc_state_reg[31]\(2),
      I4 => Q(3),
      I5 => \crc_state_reg[31]\(3),
      O => D(15)
    );
\i_/crc_state[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(24),
      I1 => Q(0),
      I2 => \crc_state_reg[31]\(0),
      I3 => Q(2),
      I4 => \crc_state_reg[31]\(2),
      I5 => \i_/crc_state[16]_i_2_n_0\,
      O => D(16)
    );
\i_/crc_state[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crc_state_reg[31]\(3),
      I1 => Q(3),
      I2 => Q(4),
      I3 => \crc_state_reg[31]\(4),
      O => \i_/crc_state[16]_i_2_n_0\
    );
\i_/crc_state[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(25),
      I1 => \^crc_state_reg[1]\,
      I2 => \i_/crc_state[29]_i_3_n_0\,
      I3 => \crc_state_reg[31]\(3),
      I4 => Q(3),
      I5 => \i_/crc_state[17]_i_3_n_0\,
      O => D(17)
    );
\i_/crc_state[17]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \crc_state_reg[31]\(1),
      O => \^crc_state_reg[1]\
    );
\i_/crc_state[17]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_state_reg[31]\(4),
      I1 => Q(4),
      O => \i_/crc_state[17]_i_3_n_0\
    );
\i_/crc_state[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(26),
      I1 => \i_/crc_state[29]_i_3_n_0\,
      I2 => \i_/crc_state[30]_i_2_n_0\,
      I3 => Q(4),
      I4 => \crc_state_reg[31]\(4),
      I5 => \i_/crc_state[18]_i_2_n_0\,
      O => D(18)
    );
\i_/crc_state[18]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \crc_state_reg[31]\(2),
      O => \i_/crc_state[18]_i_2_n_0\
    );
\i_/crc_state[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(27),
      I1 => \crc_state_reg[31]\(5),
      I2 => Q(5),
      I3 => \i_/crc_state[25]_i_2_n_0\,
      I4 => \i_/crc_state[30]_i_2_n_0\,
      I5 => \^gmii_rxd_d4_reg[7]\,
      O => D(19)
    );
\i_/crc_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_state_reg[31]\(0),
      I2 => Q(9),
      I3 => Q(3),
      I4 => \crc_state_reg[31]\(3),
      O => D(1)
    );
\i_/crc_state[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(28),
      I1 => Q(6),
      I2 => \crc_state_reg[31]\(6),
      I3 => \i_/crc_state[27]_i_2_n_0\,
      O => D(20)
    );
\i_/crc_state[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(29),
      I1 => \crc_state_reg[31]\(5),
      I2 => Q(5),
      I3 => \crc_state_reg[31]\(7),
      I4 => Q(7),
      I5 => \i_/crc_state[21]_i_2_n_0\,
      O => D(21)
    );
\i_/crc_state[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(4),
      I1 => \crc_state_reg[31]\(4),
      I2 => \crc_state_reg[31]\(2),
      I3 => Q(2),
      O => \i_/crc_state[21]_i_2_n_0\
    );
\i_/crc_state[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(30),
      I1 => Q(6),
      I2 => \crc_state_reg[31]\(6),
      I3 => \crc_state_reg[31]\(5),
      I4 => Q(5),
      I5 => \i_/crc_state[25]_i_2_n_0\,
      O => D(22)
    );
\i_/crc_state[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(31),
      I1 => Q(6),
      I2 => \crc_state_reg[31]\(6),
      I3 => \i_/crc_state[27]_i_2_n_0\,
      O => D(23)
    );
\i_/crc_state[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \^gmii_rxd_d4_reg[7]\,
      I1 => \i_/crc_state[29]_i_3_n_0\,
      I2 => Q(2),
      I3 => \crc_state_reg[31]\(2),
      I4 => \crc_state_reg[31]\(4),
      I5 => Q(4),
      O => D(24)
    );
\i_/crc_state[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \crc_state_reg[31]\(7),
      I1 => Q(7),
      O => \^gmii_rxd_d4_reg[7]\
    );
\i_/crc_state[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc_state_reg[31]\(6),
      I1 => Q(6),
      I2 => \crc_state_reg[31]\(1),
      I3 => Q(1),
      I4 => \i_/crc_state[29]_i_3_n_0\,
      I5 => \i_/crc_state[25]_i_2_n_0\,
      O => D(25)
    );
\i_/crc_state[25]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crc_state_reg[31]\(3),
      I1 => Q(3),
      I2 => \crc_state_reg[31]\(2),
      I3 => Q(2),
      O => \i_/crc_state[25]_i_2_n_0\
    );
\i_/crc_state[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_state_reg[31]\(0),
      I2 => Q(2),
      I3 => \crc_state_reg[31]\(2),
      I4 => \i_/crc_state[30]_i_2_n_0\,
      I5 => \i_/crc_state[27]_i_2_n_0\,
      O => D(26)
    );
\i_/crc_state[27]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(1),
      I1 => \crc_state_reg[31]\(1),
      I2 => \crc_state_reg[31]\(5),
      I3 => Q(5),
      I4 => \i_/crc_state[27]_i_2_n_0\,
      O => D(27)
    );
\i_/crc_state[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc_state_reg[31]\(4),
      I1 => Q(4),
      I2 => Q(3),
      I3 => \crc_state_reg[31]\(3),
      I4 => Q(7),
      I5 => \crc_state_reg[31]\(7),
      O => \i_/crc_state[27]_i_2_n_0\
    );
\i_/crc_state[28]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(6),
      I1 => \crc_state_reg[31]\(6),
      I2 => \crc_state_reg[31]\(4),
      I3 => Q(4),
      I4 => \i_/crc_state[29]_i_3_n_0\,
      O => D(28)
    );
\i_/crc_state[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc_state_reg[31]\(7),
      I1 => Q(7),
      I2 => \^crc_state_reg[6]\,
      I3 => \crc_state_reg[31]\(1),
      I4 => Q(1),
      I5 => \i_/crc_state[29]_i_3_n_0\,
      O => D(29)
    );
\i_/crc_state[29]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \crc_state_reg[31]\(6),
      O => \^crc_state_reg[6]\
    );
\i_/crc_state[29]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crc_state_reg[31]\(0),
      I1 => Q(0),
      I2 => Q(5),
      I3 => \crc_state_reg[31]\(5),
      O => \i_/crc_state[29]_i_3_n_0\
    );
\i_/crc_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(10),
      I1 => \^crc_state_reg[1]\,
      I2 => Q(0),
      I3 => \crc_state_reg[31]\(0),
      I4 => \crc_state_reg[31]\(4),
      I5 => Q(4),
      O => D(2)
    );
\i_/crc_state[30]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \crc_state_reg[31]\(7),
      I1 => Q(7),
      I2 => \i_/crc_state[30]_i_2_n_0\,
      I3 => \crc_state_reg[31]\(0),
      I4 => Q(0),
      O => D(30)
    );
\i_/crc_state[30]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \crc_state_reg[31]\(6),
      I1 => Q(6),
      I2 => \crc_state_reg[31]\(1),
      I3 => Q(1),
      O => \i_/crc_state[30]_i_2_n_0\
    );
\i_/crc_state[31]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(7),
      I1 => \crc_state_reg[31]\(7),
      I2 => \crc_state_reg[31]\(1),
      I3 => Q(1),
      O => D(31)
    );
\i_/crc_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(11),
      I1 => \^crc_state_reg[1]\,
      I2 => \crc_state_reg[31]\(5),
      I3 => Q(5),
      I4 => Q(2),
      I5 => \crc_state_reg[31]\(2),
      O => D(3)
    );
\i_/crc_state[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => Q(12),
      I1 => Q(6),
      I2 => \crc_state_reg[31]\(6),
      I3 => Q(0),
      I4 => \crc_state_reg[31]\(0),
      I5 => \i_/crc_state[25]_i_2_n_0\,
      O => D(4)
    );
\i_/crc_state[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(13),
      I1 => Q(1),
      I2 => \crc_state_reg[31]\(1),
      I3 => \i_/crc_state[27]_i_2_n_0\,
      O => D(5)
    );
\i_/crc_state[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => Q(4),
      I1 => Q(14),
      I2 => \crc_state_reg[31]\(4),
      I3 => Q(5),
      I4 => \crc_state_reg[31]\(5),
      O => D(6)
    );
\i_/crc_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => Q(15),
      I1 => Q(6),
      I2 => \crc_state_reg[31]\(6),
      I3 => \i_/crc_state[29]_i_3_n_0\,
      O => D(7)
    );
\i_/crc_state[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \crc_state_reg[31]\(7),
      I1 => Q(7),
      I2 => \^crc_state_reg[6]\,
      I3 => \crc_state_reg[31]\(1),
      I4 => Q(1),
      I5 => Q(16),
      O => D(8)
    );
\i_/crc_state[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => Q(17),
      I1 => Q(7),
      I2 => \crc_state_reg[31]\(7),
      O => D(9)
    );
\i_/i__carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \crc_state_reg[31]\(0),
      O => \crc_state_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_oddr is
  port (
    phy_tx_clk : out STD_LOGIC;
    clk90_int : in STD_LOGIC;
    phy_tx_clk_0 : in STD_LOGIC;
    phy_tx_clk_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_oddr : entity is "oddr";
end design_1_axis_udp_ethernet_0_0_oddr;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_oddr is
  signal \NLW_oddr[0].oddr_inst_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_oddr[0].oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \oddr[0].oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \oddr[0].oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \oddr[0].oddr_inst\ : label is "TRUE";
begin
\oddr[0].oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => clk90_int,
      CE => '1',
      D1 => phy_tx_clk_0,
      D2 => phy_tx_clk_1,
      Q => phy_tx_clk,
      R => \NLW_oddr[0].oddr_inst_R_UNCONNECTED\,
      S => \NLW_oddr[0].oddr_inst_S_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_udp_ethernet_0_0_oddr__parameterized0\ is
  port (
    q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \phy_txd[3]\ : in STD_LOGIC;
    d1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    d2 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_udp_ethernet_0_0_oddr__parameterized0\ : entity is "oddr";
end \design_1_axis_udp_ethernet_0_0_oddr__parameterized0\;

architecture STRUCTURE of \design_1_axis_udp_ethernet_0_0_oddr__parameterized0\ is
  signal \NLW_oddr[0].oddr_inst_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_oddr[0].oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_oddr[1].oddr_inst_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_oddr[1].oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_oddr[2].oddr_inst_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_oddr[2].oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_oddr[3].oddr_inst_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_oddr[3].oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_oddr[4].oddr_inst_R_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_oddr[4].oddr_inst_S_UNCONNECTED\ : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of \oddr[0].oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of \oddr[0].oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ : string;
  attribute \__SRVAL\ of \oddr[0].oddr_inst\ : label is "TRUE";
  attribute BOX_TYPE of \oddr[1].oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \oddr[1].oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \oddr[1].oddr_inst\ : label is "TRUE";
  attribute BOX_TYPE of \oddr[2].oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \oddr[2].oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \oddr[2].oddr_inst\ : label is "TRUE";
  attribute BOX_TYPE of \oddr[3].oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \oddr[3].oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \oddr[3].oddr_inst\ : label is "TRUE";
  attribute BOX_TYPE of \oddr[4].oddr_inst\ : label is "PRIMITIVE";
  attribute OPT_MODIFIED of \oddr[4].oddr_inst\ : label is "MLO";
  attribute \__SRVAL\ of \oddr[4].oddr_inst\ : label is "TRUE";
begin
\oddr[0].oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \phy_txd[3]\,
      CE => '1',
      D1 => d1(0),
      D2 => d2(0),
      Q => q(0),
      R => \NLW_oddr[0].oddr_inst_R_UNCONNECTED\,
      S => \NLW_oddr[0].oddr_inst_S_UNCONNECTED\
    );
\oddr[1].oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \phy_txd[3]\,
      CE => '1',
      D1 => d1(1),
      D2 => d2(1),
      Q => q(1),
      R => \NLW_oddr[1].oddr_inst_R_UNCONNECTED\,
      S => \NLW_oddr[1].oddr_inst_S_UNCONNECTED\
    );
\oddr[2].oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \phy_txd[3]\,
      CE => '1',
      D1 => d1(2),
      D2 => d2(2),
      Q => q(2),
      R => \NLW_oddr[2].oddr_inst_R_UNCONNECTED\,
      S => \NLW_oddr[2].oddr_inst_S_UNCONNECTED\
    );
\oddr[3].oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \phy_txd[3]\,
      CE => '1',
      D1 => d1(3),
      D2 => d2(3),
      Q => q(3),
      R => \NLW_oddr[3].oddr_inst_R_UNCONNECTED\,
      S => \NLW_oddr[3].oddr_inst_S_UNCONNECTED\
    );
\oddr[4].oddr_inst\: unisim.vcomponents.ODDR
    generic map(
      DDR_CLK_EDGE => "SAME_EDGE",
      INIT => '0',
      IS_C_INVERTED => '0',
      IS_D1_INVERTED => '0',
      IS_D2_INVERTED => '0',
      SRTYPE => "ASYNC"
    )
        port map (
      C => \phy_txd[3]\,
      CE => '1',
      D1 => d1(4),
      D2 => d2(4),
      Q => q(4),
      R => \NLW_oddr[4].oddr_inst_R_UNCONNECTED\,
      S => \NLW_oddr[4].oddr_inst_S_UNCONNECTED\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_sync_reset is
  port (
    reset_out : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sync_reg_reg[3]_0\ : out STD_LOGIC;
    \sync_reg_reg[3]_1\ : out STD_LOGIC;
    m_rst_sync3_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_rst_sync3_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    mmcm_locked : in STD_LOGIC;
    \sync_reg_reg[3]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_sync_reset : entity is "sync_reset";
end design_1_axis_udp_ethernet_0_0_sync_reset;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_sync_reset is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal rst0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of m_rst_sync2_reg_i_1 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of reset_out_INST_0 : label is "soft_lutpair281";
  attribute SRL_STYLE : string;
  attribute SRL_STYLE of \sync_reg_reg[0]\ : label is "register";
  attribute SRL_STYLE of \sync_reg_reg[1]\ : label is "register";
  attribute SRL_STYLE of \sync_reg_reg[2]\ : label is "register";
  attribute SRL_STYLE of \sync_reg_reg[3]\ : label is "register";
begin
  Q(0) <= \^q\(0);
m_rst_sync1_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => m_rst_sync3_reg_reg_0(0),
      O => \sync_reg_reg[3]_1\
    );
m_rst_sync2_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => m_rst_sync3_reg_reg(0),
      O => \sync_reg_reg[3]_0\
    );
reset_out_INST_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => reset_out
    );
\sync_reg[3]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mmcm_locked,
      O => rst0
    );
\sync_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg_reg[3]_2\,
      CE => '1',
      D => '0',
      PRE => rst0,
      Q => p_0_in(1)
    );
\sync_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg_reg[3]_2\,
      CE => '1',
      D => p_0_in(1),
      PRE => rst0,
      Q => p_0_in(2)
    );
\sync_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg_reg[3]_2\,
      CE => '1',
      D => p_0_in(2),
      PRE => rst0,
      Q => p_0_in(3)
    );
\sync_reg_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \sync_reg_reg[3]_2\,
      CE => '1',
      D => p_0_in(3),
      PRE => rst0,
      Q => \^q\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_udp_ip_rx is
  port (
    s_ip_payload_axis_tready_reg_reg_0 : out STD_LOGIC;
    rx_udp_hdr_valid : out STD_LOGIC;
    udp_rx_ip_hdr_ready : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 9 downto 0 );
    p_0_in : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    match_cond : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    match_cond_reg_reg : out STD_LOGIC;
    no_match_reg_reg : out STD_LOGIC;
    \FSM_sequential_state_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_udp_hdr_valid_reg_reg_0 : out STD_LOGIC;
    ip_rx_ip_payload_axis_tready : out STD_LOGIC;
    \m_ip_source_ip_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_udp_source_port_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_udp_payload_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    m_udp_payload_axis_tlast_int : in STD_LOGIC;
    match_cond_reg : in STD_LOGIC;
    \temp_m_udp_payload_axis_tdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    match_cond_reg0 : in STD_LOGIC;
    \temp_m_udp_payload_axis_tdata_reg_reg[7]_1\ : in STD_LOGIC;
    \m_udp_length_reg_reg[8]_0\ : in STD_LOGIC;
    \hdr_ptr_reg_reg[0]_0\ : in STD_LOGIC;
    \hdr_ptr_reg_reg[0]_1\ : in STD_LOGIC;
    s_ip_hdr_ready_reg_reg_0 : in STD_LOGIC;
    \m_udp_source_port_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_udp_payload_axis_tready : in STD_LOGIC;
    s_ip_payload_axis_tready_reg_reg_1 : in STD_LOGIC;
    m_udp_payload_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    s_ip_hdr_ready_reg_reg_1 : in STD_LOGIC;
    temp_m_udp_payload_axis_tuser_reg_reg_0 : in STD_LOGIC;
    \frame_ptr_reg_reg[0]\ : in STD_LOGIC;
    s_select_udp : in STD_LOGIC;
    ip_rx_ip_hdr_valid : in STD_LOGIC;
    tx_eth_hdr_ready : in STD_LOGIC;
    temp_m_ip_payload_axis_tvalid_reg_reg : in STD_LOGIC;
    \m_ip_source_ip_reg_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_udp_ip_rx : entity is "udp_ip_rx";
end design_1_axis_udp_ethernet_0_0_udp_ip_rx;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_udp_ip_rx is
  signal \FSM_sequential_state_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_state_reg_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \frame_ptr_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal hdr_ptr_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \hdr_ptr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal in26 : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal in27 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \ip_dest_ip_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal last_word_data_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \last_word_data_reg[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal m_udp_hdr_valid_next : STD_LOGIC;
  signal m_udp_hdr_valid_reg_i_2_n_0 : STD_LOGIC;
  signal m_udp_hdr_valid_reg_i_3_n_0 : STD_LOGIC;
  signal m_udp_hdr_valid_reg_i_4_n_0 : STD_LOGIC;
  signal \m_udp_length_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \m_udp_length_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \m_udp_length_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \m_udp_length_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \m_udp_length_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \m_udp_length_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \m_udp_length_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \m_udp_length_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \m_udp_length_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \m_udp_length_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \m_udp_length_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \m_udp_length_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \m_udp_length_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \m_udp_length_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \m_udp_length_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \m_udp_length_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal \m_udp_payload_axis_tdata_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \m_udp_payload_axis_tdata_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \m_udp_payload_axis_tdata_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \m_udp_payload_axis_tdata_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \m_udp_payload_axis_tdata_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_udp_payload_axis_tdata_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \m_udp_payload_axis_tdata_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \m_udp_payload_axis_tdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \m_udp_payload_axis_tdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal m_udp_payload_axis_tlast_reg_i_1_n_0 : STD_LOGIC;
  signal m_udp_payload_axis_tready_int_early : STD_LOGIC;
  signal m_udp_payload_axis_tready_int_reg : STD_LOGIC;
  signal m_udp_payload_axis_tready_int_reg_i_4_n_0 : STD_LOGIC;
  signal m_udp_payload_axis_tready_int_reg_i_5_n_0 : STD_LOGIC;
  signal m_udp_payload_axis_tready_int_reg_i_6_n_0 : STD_LOGIC;
  signal m_udp_payload_axis_tuser_int : STD_LOGIC;
  signal m_udp_payload_axis_tuser_reg : STD_LOGIC;
  signal m_udp_payload_axis_tuser_reg_i_1_n_0 : STD_LOGIC;
  signal m_udp_payload_axis_tvalid_int : STD_LOGIC;
  signal m_udp_payload_axis_tvalid_reg_i_1_n_0 : STD_LOGIC;
  signal \m_udp_source_port_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \^match_cond\ : STD_LOGIC;
  signal \^rx_udp_hdr_valid\ : STD_LOGIC;
  signal rx_udp_payload_axis_tvalid : STD_LOGIC;
  signal s_ip_hdr_ready_next : STD_LOGIC;
  signal s_ip_payload_axis_tready_next : STD_LOGIC;
  signal \s_ip_payload_axis_tready_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \^s_ip_payload_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \state_next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal store_ip_hdr : STD_LOGIC;
  signal store_last_word : STD_LOGIC;
  signal store_udp_dest_port_0 : STD_LOGIC;
  signal store_udp_dest_port_1 : STD_LOGIC;
  signal store_udp_length_0 : STD_LOGIC;
  signal store_udp_length_1 : STD_LOGIC;
  signal store_udp_source_port_1 : STD_LOGIC;
  signal temp_m_udp_payload_axis_tdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal temp_m_udp_payload_axis_tlast_reg : STD_LOGIC;
  signal temp_m_udp_payload_axis_tuser_reg : STD_LOGIC;
  signal temp_m_udp_payload_axis_tvalid_reg : STD_LOGIC;
  signal temp_m_udp_payload_axis_tvalid_reg_i_1_n_0 : STD_LOGIC;
  signal \^udp_rx_ip_hdr_ready\ : STD_LOGIC;
  signal word_count_next : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \word_count_next0_carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_n_1\ : STD_LOGIC;
  signal \word_count_next0_carry__0_n_2\ : STD_LOGIC;
  signal \word_count_next0_carry__0_n_3\ : STD_LOGIC;
  signal \word_count_next0_carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_n_1\ : STD_LOGIC;
  signal \word_count_next0_carry__1_n_2\ : STD_LOGIC;
  signal \word_count_next0_carry__1_n_3\ : STD_LOGIC;
  signal \word_count_next0_carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__2_n_2\ : STD_LOGIC;
  signal \word_count_next0_carry__2_n_3\ : STD_LOGIC;
  signal \word_count_next0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal word_count_next0_carry_n_0 : STD_LOGIC;
  signal word_count_next0_carry_n_1 : STD_LOGIC;
  signal word_count_next0_carry_n_2 : STD_LOGIC;
  signal word_count_next0_carry_n_3 : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal word_count_next_0 : STD_LOGIC;
  signal \NLW_word_count_next0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_word_count_next0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_word_count_next0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_word_count_next0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[0]_i_5__0\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[1]_i_2__0\ : label is "soft_lutpair270";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[0]\ : label is "STATE_READ_HEADER:01,STATE_READ_PAYLOAD:10,STATE_READ_PAYLOAD_LAST:11,STATE_WAIT_LAST:100,STATE_IDLE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[1]\ : label is "STATE_READ_HEADER:01,STATE_READ_PAYLOAD:10,STATE_READ_PAYLOAD_LAST:11,STATE_WAIT_LAST:100,STATE_IDLE:00";
  attribute SOFT_HLUTNM of \frame_ptr_reg[15]_i_8\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \hdr_ptr_reg[1]_i_1\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \ip_dest_ip_reg[31]_i_3\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of m_udp_hdr_valid_reg_i_2 : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \m_udp_payload_axis_tdata_reg[7]_i_3\ : label is "soft_lutpair268";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of word_count_next0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of word_count_next0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_inferred__0/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_inferred__0/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_inferred__0/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_inferred__0/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \word_count_reg[0]_i_1__0\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \word_count_reg[10]_i_1__1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \word_count_reg[11]_i_1__1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \word_count_reg[12]_i_1__1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \word_count_reg[13]_i_1__1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \word_count_reg[14]_i_1__1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \word_count_reg[15]_i_2__1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \word_count_reg[1]_i_1__1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \word_count_reg[2]_i_1__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \word_count_reg[3]_i_1__1\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \word_count_reg[4]_i_1__1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \word_count_reg[5]_i_1__1\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \word_count_reg[6]_i_1__1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \word_count_reg[7]_i_1__1\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \word_count_reg[8]_i_1__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \word_count_reg[9]_i_1__1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \wr_ptr_reg[0]_i_1__2\ : label is "soft_lutpair268";
begin
  \FSM_sequential_state_reg_reg[1]_0\(1 downto 0) <= \^fsm_sequential_state_reg_reg[1]_0\(1 downto 0);
  Q(15 downto 0) <= \^q\(15 downto 0);
  match_cond <= \^match_cond\;
  rx_udp_hdr_valid <= \^rx_udp_hdr_valid\;
  s_ip_payload_axis_tready_reg_reg_0 <= \^s_ip_payload_axis_tready_reg_reg_0\;
  udp_rx_ip_hdr_ready <= \^udp_rx_ip_hdr_ready\;
\FSM_sequential_state_reg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFAA08"
    )
        port map (
      I0 => \FSM_sequential_state_reg[0]_i_2__0_n_0\,
      I1 => s_ip_hdr_ready_reg_reg_1,
      I2 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I4 => store_last_word,
      I5 => \FSM_sequential_state_reg[0]_i_4__0_n_0\,
      O => \state_next__0\(0)
    );
\FSM_sequential_state_reg[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => \^s_ip_payload_axis_tready_reg_reg_0\,
      I1 => \hdr_ptr_reg_reg[0]_1\,
      I2 => \hdr_ptr_reg_reg[0]_0\,
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I4 => s_ip_hdr_ready_reg_reg_0,
      O => \FSM_sequential_state_reg[0]_i_2__0_n_0\
    );
\FSM_sequential_state_reg[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00800000000000"
    )
        port map (
      I0 => hdr_ptr_reg(2),
      I1 => hdr_ptr_reg(1),
      I2 => hdr_ptr_reg(0),
      I3 => \FSM_sequential_state_reg[0]_i_5__0_n_0\,
      I4 => s_ip_hdr_ready_reg_reg_0,
      I5 => \m_udp_length_reg_reg[8]_0\,
      O => \FSM_sequential_state_reg[0]_i_4__0_n_0\
    );
\FSM_sequential_state_reg[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      O => \FSM_sequential_state_reg[0]_i_5__0_n_0\
    );
\FSM_sequential_state_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AA00AAEAAAAAAA"
    )
        port map (
      I0 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I1 => \FSM_sequential_state_reg[1]_i_2__0_n_0\,
      I2 => hdr_ptr_reg(2),
      I3 => \m_udp_length_reg_reg[8]_0\,
      I4 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I5 => s_ip_hdr_ready_reg_reg_0,
      O => \state_next__0\(1)
    );
\FSM_sequential_state_reg[1]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => hdr_ptr_reg(0),
      I1 => hdr_ptr_reg(1),
      O => \FSM_sequential_state_reg[1]_i_2__0_n_0\
    );
\FSM_sequential_state_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => '1',
      D => \state_next__0\(0),
      Q => \^fsm_sequential_state_reg_reg[1]_0\(0),
      R => sync_reg(0)
    );
\FSM_sequential_state_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => '1',
      D => \state_next__0\(1),
      Q => \^fsm_sequential_state_reg_reg[1]_0\(1),
      R => sync_reg(0)
    );
\frame_ptr_reg[15]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \frame_ptr_reg[15]_i_5_n_0\,
      I1 => \frame_ptr_reg[15]_i_6_n_0\,
      I2 => \frame_ptr_reg[15]_i_7_n_0\,
      I3 => \frame_ptr_reg[15]_i_8_n_0\,
      I4 => \^rx_udp_hdr_valid\,
      I5 => \frame_ptr_reg_reg[0]\,
      O => m_udp_hdr_valid_reg_reg_0
    );
\frame_ptr_reg[15]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^q\(8),
      I2 => \^q\(4),
      I3 => \^q\(14),
      O => \frame_ptr_reg[15]_i_5_n_0\
    );
\frame_ptr_reg[15]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(10),
      I2 => \^q\(1),
      I3 => \^q\(15),
      O => \frame_ptr_reg[15]_i_6_n_0\
    );
\frame_ptr_reg[15]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(0),
      I2 => \^q\(6),
      I3 => \^q\(12),
      O => \frame_ptr_reg[15]_i_7_n_0\
    );
\frame_ptr_reg[15]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(2),
      O => \frame_ptr_reg[15]_i_8_n_0\
    );
\hdr_ptr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFAAAA40000000"
    )
        port map (
      I0 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I1 => \hdr_ptr_reg_reg[0]_0\,
      I2 => \hdr_ptr_reg_reg[0]_1\,
      I3 => \^s_ip_payload_axis_tready_reg_reg_0\,
      I4 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I5 => hdr_ptr_reg(0),
      O => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_ptr_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFCC2000"
    )
        port map (
      I0 => hdr_ptr_reg(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => \m_udp_length_reg_reg[8]_0\,
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I4 => hdr_ptr_reg(1),
      O => \hdr_ptr_reg[1]_i_1_n_0\
    );
\hdr_ptr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7FFF0F008000000"
    )
        port map (
      I0 => hdr_ptr_reg(0),
      I1 => hdr_ptr_reg(1),
      I2 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I3 => \m_udp_length_reg_reg[8]_0\,
      I4 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I5 => hdr_ptr_reg(2),
      O => \hdr_ptr_reg[2]_i_1_n_0\
    );
\hdr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => '1',
      D => \hdr_ptr_reg[0]_i_1_n_0\,
      Q => hdr_ptr_reg(0),
      R => '0'
    );
\hdr_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => '1',
      D => \hdr_ptr_reg[1]_i_1_n_0\,
      Q => hdr_ptr_reg(1),
      R => '0'
    );
\hdr_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => '1',
      D => \hdr_ptr_reg[2]_i_1_n_0\,
      Q => hdr_ptr_reg(2),
      R => '0'
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_udp_length_reg_reg_n_0_[9]\,
      O => \i__carry__0_i_1__4_n_0\
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_udp_length_reg_reg_n_0_[8]\,
      O => \i__carry__0_i_2__4_n_0\
    );
\i__carry__0_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_udp_length_reg_reg_n_0_[7]\,
      O => \i__carry__0_i_3__4_n_0\
    );
\i__carry__0_i_4__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_udp_length_reg_reg_n_0_[6]\,
      O => \i__carry__0_i_4__4_n_0\
    );
\i__carry__1_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_udp_length_reg_reg_n_0_[13]\,
      O => \i__carry__1_i_1__3_n_0\
    );
\i__carry__1_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_udp_length_reg_reg_n_0_[12]\,
      O => \i__carry__1_i_2__3_n_0\
    );
\i__carry__1_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_udp_length_reg_reg_n_0_[11]\,
      O => \i__carry__1_i_3__3_n_0\
    );
\i__carry__1_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_udp_length_reg_reg_n_0_[10]\,
      O => \i__carry__1_i_4__2_n_0\
    );
\i__carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_udp_length_reg_reg_n_0_[15]\,
      O => \i__carry__2_i_1__2_n_0\
    );
\i__carry__2_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_udp_length_reg_reg_n_0_[14]\,
      O => \i__carry__2_i_2__2_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_udp_length_reg_reg_n_0_[5]\,
      O => \i__carry_i_1__4_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_udp_length_reg_reg_n_0_[4]\,
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \m_udp_length_reg_reg_n_0_[3]\,
      O => \i__carry_i_3__2_n_0\
    );
\ip_dest_ip_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => \frame_ptr_reg[15]_i_5_n_0\,
      I1 => \^q\(11),
      I2 => \^q\(10),
      I3 => \^q\(1),
      I4 => \^q\(15),
      I5 => \ip_dest_ip_reg[31]_i_3_n_0\,
      O => \^match_cond\
    );
\ip_dest_ip_reg[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(7),
      I4 => \frame_ptr_reg[15]_i_7_n_0\,
      O => \ip_dest_ip_reg[31]_i_3_n_0\
    );
\last_word_data_reg[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \m_udp_source_port_reg_reg[7]_0\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => last_word_data_reg(0),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      O => \last_word_data_reg[0]_i_1__2_n_0\
    );
\last_word_data_reg[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \m_udp_source_port_reg_reg[7]_0\(1),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => last_word_data_reg(1),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      O => \last_word_data_reg[1]_i_1__2_n_0\
    );
\last_word_data_reg[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \m_udp_source_port_reg_reg[7]_0\(2),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => last_word_data_reg(2),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      O => \last_word_data_reg[2]_i_1__2_n_0\
    );
\last_word_data_reg[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \m_udp_source_port_reg_reg[7]_0\(3),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => last_word_data_reg(3),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      O => \last_word_data_reg[3]_i_1__2_n_0\
    );
\last_word_data_reg[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \m_udp_source_port_reg_reg[7]_0\(4),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => last_word_data_reg(4),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      O => \last_word_data_reg[4]_i_1__2_n_0\
    );
\last_word_data_reg[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \m_udp_source_port_reg_reg[7]_0\(5),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => last_word_data_reg(5),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      O => \last_word_data_reg[5]_i_1__2_n_0\
    );
\last_word_data_reg[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \m_udp_source_port_reg_reg[7]_0\(6),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => last_word_data_reg(6),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      O => \last_word_data_reg[6]_i_1__2_n_0\
    );
\last_word_data_reg[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \last_word_data_reg[7]_i_3_n_0\,
      I1 => \m_udp_length_reg_reg[8]_0\,
      I2 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I4 => s_ip_hdr_ready_reg_reg_0,
      O => store_last_word
    );
\last_word_data_reg[7]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => \m_udp_source_port_reg_reg[7]_0\(7),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => last_word_data_reg(7),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      O => \last_word_data_reg[7]_i_2__2_n_0\
    );
\last_word_data_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \last_word_data_reg[7]_i_4_n_0\,
      I1 => sel0(15),
      I2 => sel0(12),
      I3 => sel0(13),
      I4 => sel0(6),
      I5 => m_udp_payload_axis_tready_int_reg_i_5_n_0,
      O => \last_word_data_reg[7]_i_3_n_0\
    );
\last_word_data_reg[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(5),
      I1 => sel0(9),
      I2 => sel0(4),
      I3 => sel0(8),
      O => \last_word_data_reg[7]_i_4_n_0\
    );
\last_word_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_last_word,
      D => \last_word_data_reg[0]_i_1__2_n_0\,
      Q => last_word_data_reg(0),
      R => '0'
    );
\last_word_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_last_word,
      D => \last_word_data_reg[1]_i_1__2_n_0\,
      Q => last_word_data_reg(1),
      R => '0'
    );
\last_word_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_last_word,
      D => \last_word_data_reg[2]_i_1__2_n_0\,
      Q => last_word_data_reg(2),
      R => '0'
    );
\last_word_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_last_word,
      D => \last_word_data_reg[3]_i_1__2_n_0\,
      Q => last_word_data_reg(3),
      R => '0'
    );
\last_word_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_last_word,
      D => \last_word_data_reg[4]_i_1__2_n_0\,
      Q => last_word_data_reg(4),
      R => '0'
    );
\last_word_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_last_word,
      D => \last_word_data_reg[5]_i_1__2_n_0\,
      Q => last_word_data_reg(5),
      R => '0'
    );
\last_word_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_last_word,
      D => \last_word_data_reg[6]_i_1__2_n_0\,
      Q => last_word_data_reg(6),
      R => '0'
    );
\last_word_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_last_word,
      D => \last_word_data_reg[7]_i_2__2_n_0\,
      Q => last_word_data_reg(7),
      R => '0'
    );
\m_ip_source_ip_reg[31]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^udp_rx_ip_hdr_ready\,
      I1 => s_select_udp,
      I2 => ip_rx_ip_hdr_valid,
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I4 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      O => store_ip_hdr
    );
\m_ip_source_ip_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(0),
      Q => \m_ip_source_ip_reg_reg[31]_0\(0),
      R => '0'
    );
\m_ip_source_ip_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(10),
      Q => \m_ip_source_ip_reg_reg[31]_0\(10),
      R => '0'
    );
\m_ip_source_ip_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(11),
      Q => \m_ip_source_ip_reg_reg[31]_0\(11),
      R => '0'
    );
\m_ip_source_ip_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(12),
      Q => \m_ip_source_ip_reg_reg[31]_0\(12),
      R => '0'
    );
\m_ip_source_ip_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(13),
      Q => \m_ip_source_ip_reg_reg[31]_0\(13),
      R => '0'
    );
\m_ip_source_ip_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(14),
      Q => \m_ip_source_ip_reg_reg[31]_0\(14),
      R => '0'
    );
\m_ip_source_ip_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(15),
      Q => \m_ip_source_ip_reg_reg[31]_0\(15),
      R => '0'
    );
\m_ip_source_ip_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(16),
      Q => \m_ip_source_ip_reg_reg[31]_0\(16),
      R => '0'
    );
\m_ip_source_ip_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(17),
      Q => \m_ip_source_ip_reg_reg[31]_0\(17),
      R => '0'
    );
\m_ip_source_ip_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(18),
      Q => \m_ip_source_ip_reg_reg[31]_0\(18),
      R => '0'
    );
\m_ip_source_ip_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(19),
      Q => \m_ip_source_ip_reg_reg[31]_0\(19),
      R => '0'
    );
\m_ip_source_ip_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(1),
      Q => \m_ip_source_ip_reg_reg[31]_0\(1),
      R => '0'
    );
\m_ip_source_ip_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(20),
      Q => \m_ip_source_ip_reg_reg[31]_0\(20),
      R => '0'
    );
\m_ip_source_ip_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(21),
      Q => \m_ip_source_ip_reg_reg[31]_0\(21),
      R => '0'
    );
\m_ip_source_ip_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(22),
      Q => \m_ip_source_ip_reg_reg[31]_0\(22),
      R => '0'
    );
\m_ip_source_ip_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(23),
      Q => \m_ip_source_ip_reg_reg[31]_0\(23),
      R => '0'
    );
\m_ip_source_ip_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(24),
      Q => \m_ip_source_ip_reg_reg[31]_0\(24),
      R => '0'
    );
\m_ip_source_ip_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(25),
      Q => \m_ip_source_ip_reg_reg[31]_0\(25),
      R => '0'
    );
\m_ip_source_ip_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(26),
      Q => \m_ip_source_ip_reg_reg[31]_0\(26),
      R => '0'
    );
\m_ip_source_ip_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(27),
      Q => \m_ip_source_ip_reg_reg[31]_0\(27),
      R => '0'
    );
\m_ip_source_ip_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(28),
      Q => \m_ip_source_ip_reg_reg[31]_0\(28),
      R => '0'
    );
\m_ip_source_ip_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(29),
      Q => \m_ip_source_ip_reg_reg[31]_0\(29),
      R => '0'
    );
\m_ip_source_ip_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(2),
      Q => \m_ip_source_ip_reg_reg[31]_0\(2),
      R => '0'
    );
\m_ip_source_ip_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(30),
      Q => \m_ip_source_ip_reg_reg[31]_0\(30),
      R => '0'
    );
\m_ip_source_ip_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(31),
      Q => \m_ip_source_ip_reg_reg[31]_0\(31),
      R => '0'
    );
\m_ip_source_ip_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(3),
      Q => \m_ip_source_ip_reg_reg[31]_0\(3),
      R => '0'
    );
\m_ip_source_ip_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(4),
      Q => \m_ip_source_ip_reg_reg[31]_0\(4),
      R => '0'
    );
\m_ip_source_ip_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(5),
      Q => \m_ip_source_ip_reg_reg[31]_0\(5),
      R => '0'
    );
\m_ip_source_ip_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(6),
      Q => \m_ip_source_ip_reg_reg[31]_0\(6),
      R => '0'
    );
\m_ip_source_ip_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(7),
      Q => \m_ip_source_ip_reg_reg[31]_0\(7),
      R => '0'
    );
\m_ip_source_ip_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(8),
      Q => \m_ip_source_ip_reg_reg[31]_0\(8),
      R => '0'
    );
\m_ip_source_ip_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_ip_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(9),
      Q => \m_ip_source_ip_reg_reg[31]_0\(9),
      R => '0'
    );
\m_udp_dest_port_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => \m_udp_length_reg_reg[8]_0\,
      I3 => hdr_ptr_reg(1),
      I4 => hdr_ptr_reg(0),
      I5 => hdr_ptr_reg(2),
      O => store_udp_dest_port_1
    );
\m_udp_dest_port_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => \m_udp_length_reg_reg[8]_0\,
      I3 => hdr_ptr_reg(0),
      I4 => hdr_ptr_reg(1),
      I5 => hdr_ptr_reg(2),
      O => store_udp_dest_port_0
    );
\m_udp_dest_port_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_dest_port_0,
      D => \m_udp_source_port_reg_reg[7]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\m_udp_dest_port_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_dest_port_1,
      D => \m_udp_source_port_reg_reg[7]_0\(2),
      Q => \^q\(10),
      R => '0'
    );
\m_udp_dest_port_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_dest_port_1,
      D => \m_udp_source_port_reg_reg[7]_0\(3),
      Q => \^q\(11),
      R => '0'
    );
\m_udp_dest_port_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_dest_port_1,
      D => \m_udp_source_port_reg_reg[7]_0\(4),
      Q => \^q\(12),
      R => '0'
    );
\m_udp_dest_port_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_dest_port_1,
      D => \m_udp_source_port_reg_reg[7]_0\(5),
      Q => \^q\(13),
      R => '0'
    );
\m_udp_dest_port_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_dest_port_1,
      D => \m_udp_source_port_reg_reg[7]_0\(6),
      Q => \^q\(14),
      R => '0'
    );
\m_udp_dest_port_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_dest_port_1,
      D => \m_udp_source_port_reg_reg[7]_0\(7),
      Q => \^q\(15),
      R => '0'
    );
\m_udp_dest_port_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_dest_port_0,
      D => \m_udp_source_port_reg_reg[7]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\m_udp_dest_port_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_dest_port_0,
      D => \m_udp_source_port_reg_reg[7]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\m_udp_dest_port_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_dest_port_0,
      D => \m_udp_source_port_reg_reg[7]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\m_udp_dest_port_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_dest_port_0,
      D => \m_udp_source_port_reg_reg[7]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\m_udp_dest_port_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_dest_port_0,
      D => \m_udp_source_port_reg_reg[7]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\m_udp_dest_port_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_dest_port_0,
      D => \m_udp_source_port_reg_reg[7]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\m_udp_dest_port_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_dest_port_0,
      D => \m_udp_source_port_reg_reg[7]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\m_udp_dest_port_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_dest_port_1,
      D => \m_udp_source_port_reg_reg[7]_0\(0),
      Q => \^q\(8),
      R => '0'
    );
\m_udp_dest_port_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_dest_port_1,
      D => \m_udp_source_port_reg_reg[7]_0\(1),
      Q => \^q\(9),
      R => '0'
    );
m_udp_hdr_valid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8000"
    )
        port map (
      I0 => m_udp_hdr_valid_reg_i_2_n_0,
      I1 => hdr_ptr_reg(0),
      I2 => hdr_ptr_reg(1),
      I3 => hdr_ptr_reg(2),
      I4 => m_udp_hdr_valid_reg_i_3_n_0,
      I5 => m_udp_hdr_valid_reg_i_4_n_0,
      O => m_udp_hdr_valid_next
    );
m_udp_hdr_valid_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => \^s_ip_payload_axis_tready_reg_reg_0\,
      I1 => \hdr_ptr_reg_reg[0]_1\,
      I2 => \hdr_ptr_reg_reg[0]_0\,
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I4 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      O => m_udp_hdr_valid_reg_i_2_n_0
    );
m_udp_hdr_valid_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^rx_udp_hdr_valid\,
      I1 => \^match_cond\,
      I2 => tx_eth_hdr_ready,
      O => m_udp_hdr_valid_reg_i_3_n_0
    );
m_udp_hdr_valid_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => \hdr_ptr_reg_reg[0]_0\,
      I1 => \hdr_ptr_reg_reg[0]_1\,
      I2 => \^s_ip_payload_axis_tready_reg_reg_0\,
      I3 => s_ip_hdr_ready_reg_reg_0,
      I4 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I5 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      O => m_udp_hdr_valid_reg_i_4_n_0
    );
m_udp_hdr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => '1',
      D => m_udp_hdr_valid_next,
      Q => \^rx_udp_hdr_valid\,
      R => sync_reg(0)
    );
\m_udp_length_reg[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => \m_udp_length_reg_reg[8]_0\,
      I3 => hdr_ptr_reg(2),
      I4 => hdr_ptr_reg(0),
      I5 => hdr_ptr_reg(1),
      O => store_udp_length_1
    );
\m_udp_length_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000080000000000"
    )
        port map (
      I0 => hdr_ptr_reg(2),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I3 => \m_udp_length_reg_reg[8]_0\,
      I4 => hdr_ptr_reg(1),
      I5 => hdr_ptr_reg(0),
      O => store_udp_length_0
    );
\m_udp_length_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_length_0,
      D => \m_udp_source_port_reg_reg[7]_0\(0),
      Q => \m_udp_length_reg_reg_n_0_[0]\,
      R => '0'
    );
\m_udp_length_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_length_1,
      D => \m_udp_source_port_reg_reg[7]_0\(2),
      Q => \m_udp_length_reg_reg_n_0_[10]\,
      R => '0'
    );
\m_udp_length_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_length_1,
      D => \m_udp_source_port_reg_reg[7]_0\(3),
      Q => \m_udp_length_reg_reg_n_0_[11]\,
      R => '0'
    );
\m_udp_length_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_length_1,
      D => \m_udp_source_port_reg_reg[7]_0\(4),
      Q => \m_udp_length_reg_reg_n_0_[12]\,
      R => '0'
    );
\m_udp_length_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_length_1,
      D => \m_udp_source_port_reg_reg[7]_0\(5),
      Q => \m_udp_length_reg_reg_n_0_[13]\,
      R => '0'
    );
\m_udp_length_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_length_1,
      D => \m_udp_source_port_reg_reg[7]_0\(6),
      Q => \m_udp_length_reg_reg_n_0_[14]\,
      R => '0'
    );
\m_udp_length_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_length_1,
      D => \m_udp_source_port_reg_reg[7]_0\(7),
      Q => \m_udp_length_reg_reg_n_0_[15]\,
      R => '0'
    );
\m_udp_length_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_length_0,
      D => \m_udp_source_port_reg_reg[7]_0\(1),
      Q => \m_udp_length_reg_reg_n_0_[1]\,
      R => '0'
    );
\m_udp_length_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_length_0,
      D => \m_udp_source_port_reg_reg[7]_0\(2),
      Q => \m_udp_length_reg_reg_n_0_[2]\,
      R => '0'
    );
\m_udp_length_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_length_0,
      D => \m_udp_source_port_reg_reg[7]_0\(3),
      Q => \m_udp_length_reg_reg_n_0_[3]\,
      R => '0'
    );
\m_udp_length_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_length_0,
      D => \m_udp_source_port_reg_reg[7]_0\(4),
      Q => \m_udp_length_reg_reg_n_0_[4]\,
      R => '0'
    );
\m_udp_length_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_length_0,
      D => \m_udp_source_port_reg_reg[7]_0\(5),
      Q => \m_udp_length_reg_reg_n_0_[5]\,
      R => '0'
    );
\m_udp_length_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_length_0,
      D => \m_udp_source_port_reg_reg[7]_0\(6),
      Q => \m_udp_length_reg_reg_n_0_[6]\,
      R => '0'
    );
\m_udp_length_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_length_0,
      D => \m_udp_source_port_reg_reg[7]_0\(7),
      Q => \m_udp_length_reg_reg_n_0_[7]\,
      R => '0'
    );
\m_udp_length_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_length_1,
      D => \m_udp_source_port_reg_reg[7]_0\(0),
      Q => \m_udp_length_reg_reg_n_0_[8]\,
      R => '0'
    );
\m_udp_length_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_length_1,
      D => \m_udp_source_port_reg_reg[7]_0\(1),
      Q => \m_udp_length_reg_reg_n_0_[9]\,
      R => '0'
    );
\m_udp_payload_axis_tdata_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => \m_udp_source_port_reg_reg[7]_0\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => last_word_data_reg(0),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I4 => \m_udp_payload_axis_tdata_reg[7]_i_3_n_0\,
      I5 => temp_m_udp_payload_axis_tdata_reg(0),
      O => \m_udp_payload_axis_tdata_reg[0]_i_1_n_0\
    );
\m_udp_payload_axis_tdata_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => \m_udp_source_port_reg_reg[7]_0\(1),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => last_word_data_reg(1),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I4 => \m_udp_payload_axis_tdata_reg[7]_i_3_n_0\,
      I5 => temp_m_udp_payload_axis_tdata_reg(1),
      O => \m_udp_payload_axis_tdata_reg[1]_i_1_n_0\
    );
\m_udp_payload_axis_tdata_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => \m_udp_source_port_reg_reg[7]_0\(2),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => last_word_data_reg(2),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I4 => \m_udp_payload_axis_tdata_reg[7]_i_3_n_0\,
      I5 => temp_m_udp_payload_axis_tdata_reg(2),
      O => \m_udp_payload_axis_tdata_reg[2]_i_1_n_0\
    );
\m_udp_payload_axis_tdata_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => \m_udp_source_port_reg_reg[7]_0\(3),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => last_word_data_reg(3),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I4 => \m_udp_payload_axis_tdata_reg[7]_i_3_n_0\,
      I5 => temp_m_udp_payload_axis_tdata_reg(3),
      O => \m_udp_payload_axis_tdata_reg[3]_i_1_n_0\
    );
\m_udp_payload_axis_tdata_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => \m_udp_source_port_reg_reg[7]_0\(4),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => last_word_data_reg(4),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I4 => \m_udp_payload_axis_tdata_reg[7]_i_3_n_0\,
      I5 => temp_m_udp_payload_axis_tdata_reg(4),
      O => \m_udp_payload_axis_tdata_reg[4]_i_1_n_0\
    );
\m_udp_payload_axis_tdata_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => \m_udp_source_port_reg_reg[7]_0\(5),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => last_word_data_reg(5),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I4 => \m_udp_payload_axis_tdata_reg[7]_i_3_n_0\,
      I5 => temp_m_udp_payload_axis_tdata_reg(5),
      O => \m_udp_payload_axis_tdata_reg[5]_i_1_n_0\
    );
\m_udp_payload_axis_tdata_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => \m_udp_source_port_reg_reg[7]_0\(6),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => last_word_data_reg(6),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I4 => \m_udp_payload_axis_tdata_reg[7]_i_3_n_0\,
      I5 => temp_m_udp_payload_axis_tdata_reg(6),
      O => \m_udp_payload_axis_tdata_reg[6]_i_1_n_0\
    );
\m_udp_payload_axis_tdata_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F5F3F0"
    )
        port map (
      I0 => rx_udp_payload_axis_tvalid,
      I1 => \temp_m_udp_payload_axis_tdata_reg_reg[7]_0\(0),
      I2 => \temp_m_udp_payload_axis_tdata_reg_reg[7]_1\,
      I3 => match_cond_reg,
      I4 => m_udp_payload_axis_tready_int_reg,
      O => m_udp_payload_axis_tuser_reg
    );
\m_udp_payload_axis_tdata_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200FFFFE2000000"
    )
        port map (
      I0 => \m_udp_source_port_reg_reg[7]_0\(7),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => last_word_data_reg(7),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I4 => \m_udp_payload_axis_tdata_reg[7]_i_3_n_0\,
      I5 => temp_m_udp_payload_axis_tdata_reg(7),
      O => \m_udp_payload_axis_tdata_reg[7]_i_2_n_0\
    );
\m_udp_payload_axis_tdata_reg[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0A8AAAA"
    )
        port map (
      I0 => m_udp_payload_axis_tready_int_reg,
      I1 => match_cond_reg,
      I2 => \temp_m_udp_payload_axis_tdata_reg_reg[7]_1\,
      I3 => \temp_m_udp_payload_axis_tdata_reg_reg[7]_0\(0),
      I4 => rx_udp_payload_axis_tvalid,
      O => \m_udp_payload_axis_tdata_reg[7]_i_3_n_0\
    );
\m_udp_payload_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => m_udp_payload_axis_tuser_reg,
      D => \m_udp_payload_axis_tdata_reg[0]_i_1_n_0\,
      Q => DIADI(0),
      R => '0'
    );
\m_udp_payload_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => m_udp_payload_axis_tuser_reg,
      D => \m_udp_payload_axis_tdata_reg[1]_i_1_n_0\,
      Q => DIADI(1),
      R => '0'
    );
\m_udp_payload_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => m_udp_payload_axis_tuser_reg,
      D => \m_udp_payload_axis_tdata_reg[2]_i_1_n_0\,
      Q => DIADI(2),
      R => '0'
    );
\m_udp_payload_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => m_udp_payload_axis_tuser_reg,
      D => \m_udp_payload_axis_tdata_reg[3]_i_1_n_0\,
      Q => DIADI(3),
      R => '0'
    );
\m_udp_payload_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => m_udp_payload_axis_tuser_reg,
      D => \m_udp_payload_axis_tdata_reg[4]_i_1_n_0\,
      Q => DIADI(4),
      R => '0'
    );
\m_udp_payload_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => m_udp_payload_axis_tuser_reg,
      D => \m_udp_payload_axis_tdata_reg[5]_i_1_n_0\,
      Q => DIADI(5),
      R => '0'
    );
\m_udp_payload_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => m_udp_payload_axis_tuser_reg,
      D => \m_udp_payload_axis_tdata_reg[6]_i_1_n_0\,
      Q => DIADI(6),
      R => '0'
    );
\m_udp_payload_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => m_udp_payload_axis_tuser_reg,
      D => \m_udp_payload_axis_tdata_reg[7]_i_2_n_0\,
      Q => DIADI(7),
      R => '0'
    );
m_udp_payload_axis_tlast_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => s_ip_hdr_ready_reg_reg_0,
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => \m_udp_payload_axis_tdata_reg[7]_i_3_n_0\,
      I3 => temp_m_udp_payload_axis_tlast_reg,
      O => m_udp_payload_axis_tlast_reg_i_1_n_0
    );
m_udp_payload_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => m_udp_payload_axis_tuser_reg,
      D => m_udp_payload_axis_tlast_reg_i_1_n_0,
      Q => DIADI(8),
      R => '0'
    );
m_udp_payload_axis_tready_int_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF15FFFFFF1515"
    )
        port map (
      I0 => temp_m_udp_payload_axis_tvalid_reg,
      I1 => m_udp_payload_axis_tvalid_int,
      I2 => rx_udp_payload_axis_tvalid,
      I3 => \temp_m_udp_payload_axis_tdata_reg_reg[7]_0\(0),
      I4 => \temp_m_udp_payload_axis_tdata_reg_reg[7]_1\,
      I5 => match_cond_reg,
      O => m_udp_payload_axis_tready_int_early
    );
m_udp_payload_axis_tready_int_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA8AAA"
    )
        port map (
      I0 => m_udp_payload_axis_tvalid_reg_reg_1,
      I1 => s_ip_hdr_ready_reg_reg_0,
      I2 => \^s_ip_payload_axis_tready_reg_reg_0\,
      I3 => m_udp_payload_axis_tready_int_reg_i_4_n_0,
      I4 => m_udp_payload_axis_tready_int_reg_i_5_n_0,
      O => m_udp_payload_axis_tvalid_int
    );
m_udp_payload_axis_tready_int_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sel0(6),
      I1 => sel0(13),
      I2 => sel0(12),
      I3 => sel0(15),
      I4 => \last_word_data_reg[7]_i_4_n_0\,
      O => m_udp_payload_axis_tready_int_reg_i_4_n_0
    );
m_udp_payload_axis_tready_int_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => sel0(10),
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => m_udp_payload_axis_tready_int_reg_i_6_n_0,
      O => m_udp_payload_axis_tready_int_reg_i_5_n_0
    );
m_udp_payload_axis_tready_int_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => sel0(14),
      I1 => sel0(7),
      I2 => sel0(2),
      I3 => sel0(11),
      O => m_udp_payload_axis_tready_int_reg_i_6_n_0
    );
m_udp_payload_axis_tready_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => '1',
      D => m_udp_payload_axis_tready_int_early,
      Q => m_udp_payload_axis_tready_int_reg,
      R => sync_reg(0)
    );
m_udp_payload_axis_tuser_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => m_udp_payload_axis_tuser_int,
      I1 => \m_udp_payload_axis_tdata_reg[7]_i_3_n_0\,
      I2 => temp_m_udp_payload_axis_tuser_reg,
      O => m_udp_payload_axis_tuser_reg_i_1_n_0
    );
m_udp_payload_axis_tuser_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => m_udp_payload_axis_tuser_reg,
      D => m_udp_payload_axis_tuser_reg_i_1_n_0,
      Q => DIADI(9),
      R => '0'
    );
m_udp_payload_axis_tvalid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => m_udp_payload_axis_tvalid_int,
      I1 => m_udp_payload_axis_tready_int_reg,
      I2 => temp_m_udp_payload_axis_tvalid_reg,
      I3 => m_udp_payload_axis_tuser_reg,
      I4 => rx_udp_payload_axis_tvalid,
      O => m_udp_payload_axis_tvalid_reg_i_1_n_0
    );
m_udp_payload_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => '1',
      D => m_udp_payload_axis_tvalid_reg_i_1_n_0,
      Q => rx_udp_payload_axis_tvalid,
      R => sync_reg(0)
    );
\m_udp_source_port_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000400"
    )
        port map (
      I0 => hdr_ptr_reg(1),
      I1 => \m_udp_length_reg_reg[8]_0\,
      I2 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I4 => hdr_ptr_reg(2),
      I5 => hdr_ptr_reg(0),
      O => store_udp_source_port_1
    );
\m_udp_source_port_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => hdr_ptr_reg(2),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I2 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I3 => \m_udp_length_reg_reg[8]_0\,
      I4 => hdr_ptr_reg(1),
      I5 => hdr_ptr_reg(0),
      O => \m_udp_source_port_reg[7]_i_1_n_0\
    );
\m_udp_source_port_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \m_udp_source_port_reg[7]_i_1_n_0\,
      D => \m_udp_source_port_reg_reg[7]_0\(0),
      Q => \m_udp_source_port_reg_reg[15]_0\(0),
      R => '0'
    );
\m_udp_source_port_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_source_port_1,
      D => \m_udp_source_port_reg_reg[7]_0\(2),
      Q => \m_udp_source_port_reg_reg[15]_0\(10),
      R => '0'
    );
\m_udp_source_port_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_source_port_1,
      D => \m_udp_source_port_reg_reg[7]_0\(3),
      Q => \m_udp_source_port_reg_reg[15]_0\(11),
      R => '0'
    );
\m_udp_source_port_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_source_port_1,
      D => \m_udp_source_port_reg_reg[7]_0\(4),
      Q => \m_udp_source_port_reg_reg[15]_0\(12),
      R => '0'
    );
\m_udp_source_port_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_source_port_1,
      D => \m_udp_source_port_reg_reg[7]_0\(5),
      Q => \m_udp_source_port_reg_reg[15]_0\(13),
      R => '0'
    );
\m_udp_source_port_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_source_port_1,
      D => \m_udp_source_port_reg_reg[7]_0\(6),
      Q => \m_udp_source_port_reg_reg[15]_0\(14),
      R => '0'
    );
\m_udp_source_port_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_source_port_1,
      D => \m_udp_source_port_reg_reg[7]_0\(7),
      Q => \m_udp_source_port_reg_reg[15]_0\(15),
      R => '0'
    );
\m_udp_source_port_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \m_udp_source_port_reg[7]_i_1_n_0\,
      D => \m_udp_source_port_reg_reg[7]_0\(1),
      Q => \m_udp_source_port_reg_reg[15]_0\(1),
      R => '0'
    );
\m_udp_source_port_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \m_udp_source_port_reg[7]_i_1_n_0\,
      D => \m_udp_source_port_reg_reg[7]_0\(2),
      Q => \m_udp_source_port_reg_reg[15]_0\(2),
      R => '0'
    );
\m_udp_source_port_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \m_udp_source_port_reg[7]_i_1_n_0\,
      D => \m_udp_source_port_reg_reg[7]_0\(3),
      Q => \m_udp_source_port_reg_reg[15]_0\(3),
      R => '0'
    );
\m_udp_source_port_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \m_udp_source_port_reg[7]_i_1_n_0\,
      D => \m_udp_source_port_reg_reg[7]_0\(4),
      Q => \m_udp_source_port_reg_reg[15]_0\(4),
      R => '0'
    );
\m_udp_source_port_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \m_udp_source_port_reg[7]_i_1_n_0\,
      D => \m_udp_source_port_reg_reg[7]_0\(5),
      Q => \m_udp_source_port_reg_reg[15]_0\(5),
      R => '0'
    );
\m_udp_source_port_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \m_udp_source_port_reg[7]_i_1_n_0\,
      D => \m_udp_source_port_reg_reg[7]_0\(6),
      Q => \m_udp_source_port_reg_reg[15]_0\(6),
      R => '0'
    );
\m_udp_source_port_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \m_udp_source_port_reg[7]_i_1_n_0\,
      D => \m_udp_source_port_reg_reg[7]_0\(7),
      Q => \m_udp_source_port_reg_reg[15]_0\(7),
      R => '0'
    );
\m_udp_source_port_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_source_port_1,
      D => \m_udp_source_port_reg_reg[7]_0\(0),
      Q => \m_udp_source_port_reg_reg[15]_0\(8),
      R => '0'
    );
\m_udp_source_port_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => store_udp_source_port_1,
      D => \m_udp_source_port_reg_reg[7]_0\(1),
      Q => \m_udp_source_port_reg_reg[15]_0\(9),
      R => '0'
    );
match_cond_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => match_cond_reg,
      I1 => match_cond_reg0,
      I2 => \^match_cond\,
      I3 => rx_udp_payload_axis_tvalid,
      I4 => sync_reg(0),
      O => match_cond_reg_reg
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rx_udp_payload_axis_tvalid,
      I1 => match_cond_reg,
      O => WEA(0)
    );
no_match_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E00"
    )
        port map (
      I0 => \temp_m_udp_payload_axis_tdata_reg_reg[7]_1\,
      I1 => match_cond_reg0,
      I2 => \^match_cond\,
      I3 => rx_udp_payload_axis_tvalid,
      I4 => sync_reg(0),
      O => no_match_reg_reg
    );
\s_ip_hdr_ready_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500F10100000101"
    )
        port map (
      I0 => m_udp_hdr_valid_reg_i_3_n_0,
      I1 => s_ip_hdr_ready_reg_reg_1,
      I2 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I3 => s_ip_hdr_ready_reg_reg_0,
      I4 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I5 => \m_udp_length_reg_reg[8]_0\,
      O => s_ip_hdr_ready_next
    );
s_ip_hdr_ready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => '1',
      D => s_ip_hdr_ready_next,
      Q => \^udp_rx_ip_hdr_ready\,
      R => sync_reg(0)
    );
\s_ip_payload_axis_tready_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000AAE0"
    )
        port map (
      I0 => m_udp_payload_axis_tready_int_early,
      I1 => \s_ip_payload_axis_tready_reg_i_2__0_n_0\,
      I2 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I4 => s_ip_payload_axis_tready_reg_reg_1,
      I5 => store_ip_hdr,
      O => s_ip_payload_axis_tready_next
    );
\s_ip_payload_axis_tready_reg_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => hdr_ptr_reg(0),
      I1 => hdr_ptr_reg(1),
      I2 => hdr_ptr_reg(2),
      I3 => \^s_ip_payload_axis_tready_reg_reg_0\,
      I4 => \hdr_ptr_reg_reg[0]_1\,
      I5 => \hdr_ptr_reg_reg[0]_0\,
      O => \s_ip_payload_axis_tready_reg_i_2__0_n_0\
    );
s_ip_payload_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => '1',
      D => s_ip_payload_axis_tready_next,
      Q => \^s_ip_payload_axis_tready_reg_reg_0\,
      R => sync_reg(0)
    );
temp_m_ip_payload_axis_tvalid_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \^s_ip_payload_axis_tready_reg_reg_0\,
      I1 => \hdr_ptr_reg_reg[0]_1\,
      I2 => temp_m_ip_payload_axis_tvalid_reg_reg,
      O => ip_rx_ip_payload_axis_tready
    );
\temp_m_udp_payload_axis_tdata_reg[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31000000"
    )
        port map (
      I0 => match_cond_reg,
      I1 => \temp_m_udp_payload_axis_tdata_reg_reg[7]_1\,
      I2 => \temp_m_udp_payload_axis_tdata_reg_reg[7]_0\(0),
      I3 => rx_udp_payload_axis_tvalid,
      I4 => m_udp_payload_axis_tready_int_reg,
      O => \temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0\
    );
\temp_m_udp_payload_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0\,
      D => \last_word_data_reg[0]_i_1__2_n_0\,
      Q => temp_m_udp_payload_axis_tdata_reg(0),
      R => '0'
    );
\temp_m_udp_payload_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0\,
      D => \last_word_data_reg[1]_i_1__2_n_0\,
      Q => temp_m_udp_payload_axis_tdata_reg(1),
      R => '0'
    );
\temp_m_udp_payload_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0\,
      D => \last_word_data_reg[2]_i_1__2_n_0\,
      Q => temp_m_udp_payload_axis_tdata_reg(2),
      R => '0'
    );
\temp_m_udp_payload_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0\,
      D => \last_word_data_reg[3]_i_1__2_n_0\,
      Q => temp_m_udp_payload_axis_tdata_reg(3),
      R => '0'
    );
\temp_m_udp_payload_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0\,
      D => \last_word_data_reg[4]_i_1__2_n_0\,
      Q => temp_m_udp_payload_axis_tdata_reg(4),
      R => '0'
    );
\temp_m_udp_payload_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0\,
      D => \last_word_data_reg[5]_i_1__2_n_0\,
      Q => temp_m_udp_payload_axis_tdata_reg(5),
      R => '0'
    );
\temp_m_udp_payload_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0\,
      D => \last_word_data_reg[6]_i_1__2_n_0\,
      Q => temp_m_udp_payload_axis_tdata_reg(6),
      R => '0'
    );
\temp_m_udp_payload_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0\,
      D => \last_word_data_reg[7]_i_2__2_n_0\,
      Q => temp_m_udp_payload_axis_tdata_reg(7),
      R => '0'
    );
temp_m_udp_payload_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0\,
      D => m_udp_payload_axis_tlast_int,
      Q => temp_m_udp_payload_axis_tlast_reg,
      R => '0'
    );
temp_m_udp_payload_axis_tuser_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888A888888888888"
    )
        port map (
      I0 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I1 => temp_m_udp_payload_axis_tuser_reg_reg_0,
      I2 => \last_word_data_reg[7]_i_3_n_0\,
      I3 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I4 => s_ip_hdr_ready_reg_reg_0,
      I5 => \m_udp_length_reg_reg[8]_0\,
      O => m_udp_payload_axis_tuser_int
    );
temp_m_udp_payload_axis_tuser_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => \temp_m_udp_payload_axis_tdata_reg[7]_i_1_n_0\,
      D => m_udp_payload_axis_tuser_int,
      Q => temp_m_udp_payload_axis_tuser_reg,
      R => '0'
    );
temp_m_udp_payload_axis_tvalid_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500000045405500"
    )
        port map (
      I0 => sync_reg(0),
      I1 => m_udp_payload_axis_tvalid_int,
      I2 => rx_udp_payload_axis_tvalid,
      I3 => temp_m_udp_payload_axis_tvalid_reg,
      I4 => m_udp_payload_axis_tready_int_reg,
      I5 => rx_udp_payload_axis_tready,
      O => temp_m_udp_payload_axis_tvalid_reg_i_1_n_0
    );
temp_m_udp_payload_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => '1',
      D => temp_m_udp_payload_axis_tvalid_reg_i_1_n_0,
      Q => temp_m_udp_payload_axis_tvalid_reg,
      R => '0'
    );
word_count_next0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => word_count_next0_carry_n_0,
      CO(2) => word_count_next0_carry_n_1,
      CO(1) => word_count_next0_carry_n_2,
      CO(0) => word_count_next0_carry_n_3,
      CYINIT => sel0(0),
      DI(3 downto 0) => sel0(4 downto 1),
      O(3 downto 0) => in27(4 downto 1),
      S(3) => \word_count_next0_carry_i_1__1_n_0\,
      S(2) => \word_count_next0_carry_i_2__1_n_0\,
      S(1) => \word_count_next0_carry_i_3__0_n_0\,
      S(0) => \word_count_next0_carry_i_4__0_n_0\
    );
\word_count_next0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => word_count_next0_carry_n_0,
      CO(3) => \word_count_next0_carry__0_n_0\,
      CO(2) => \word_count_next0_carry__0_n_1\,
      CO(1) => \word_count_next0_carry__0_n_2\,
      CO(0) => \word_count_next0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(8 downto 5),
      O(3 downto 0) => in27(8 downto 5),
      S(3) => \word_count_next0_carry__0_i_1__1_n_0\,
      S(2) => \word_count_next0_carry__0_i_2__1_n_0\,
      S(1) => \word_count_next0_carry__0_i_3__1_n_0\,
      S(0) => \word_count_next0_carry__0_i_4__1_n_0\
    );
\word_count_next0_carry__0_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(8),
      O => \word_count_next0_carry__0_i_1__1_n_0\
    );
\word_count_next0_carry__0_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(7),
      O => \word_count_next0_carry__0_i_2__1_n_0\
    );
\word_count_next0_carry__0_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(6),
      O => \word_count_next0_carry__0_i_3__1_n_0\
    );
\word_count_next0_carry__0_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(5),
      O => \word_count_next0_carry__0_i_4__1_n_0\
    );
\word_count_next0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_carry__0_n_0\,
      CO(3) => \word_count_next0_carry__1_n_0\,
      CO(2) => \word_count_next0_carry__1_n_1\,
      CO(1) => \word_count_next0_carry__1_n_2\,
      CO(0) => \word_count_next0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => sel0(12 downto 9),
      O(3 downto 0) => in27(12 downto 9),
      S(3) => \word_count_next0_carry__1_i_1__1_n_0\,
      S(2) => \word_count_next0_carry__1_i_2__1_n_0\,
      S(1) => \word_count_next0_carry__1_i_3__1_n_0\,
      S(0) => \word_count_next0_carry__1_i_4__1_n_0\
    );
\word_count_next0_carry__1_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(12),
      O => \word_count_next0_carry__1_i_1__1_n_0\
    );
\word_count_next0_carry__1_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(11),
      O => \word_count_next0_carry__1_i_2__1_n_0\
    );
\word_count_next0_carry__1_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(10),
      O => \word_count_next0_carry__1_i_3__1_n_0\
    );
\word_count_next0_carry__1_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(9),
      O => \word_count_next0_carry__1_i_4__1_n_0\
    );
\word_count_next0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_word_count_next0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \word_count_next0_carry__2_n_2\,
      CO(0) => \word_count_next0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => sel0(14 downto 13),
      O(3) => \NLW_word_count_next0_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => in27(15 downto 13),
      S(3) => '0',
      S(2) => \word_count_next0_carry__2_i_1__1_n_0\,
      S(1) => \word_count_next0_carry__2_i_2__1_n_0\,
      S(0) => \word_count_next0_carry__2_i_3__1_n_0\
    );
\word_count_next0_carry__2_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(15),
      O => \word_count_next0_carry__2_i_1__1_n_0\
    );
\word_count_next0_carry__2_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(14),
      O => \word_count_next0_carry__2_i_2__1_n_0\
    );
\word_count_next0_carry__2_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(13),
      O => \word_count_next0_carry__2_i_3__1_n_0\
    );
\word_count_next0_carry_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(4),
      O => \word_count_next0_carry_i_1__1_n_0\
    );
\word_count_next0_carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(3),
      O => \word_count_next0_carry_i_2__1_n_0\
    );
\word_count_next0_carry_i_3__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(2),
      O => \word_count_next0_carry_i_3__0_n_0\
    );
\word_count_next0_carry_i_4__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(1),
      O => \word_count_next0_carry_i_4__0_n_0\
    );
\word_count_next0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \word_count_next0_inferred__0/i__carry_n_0\,
      CO(2) => \word_count_next0_inferred__0/i__carry_n_1\,
      CO(1) => \word_count_next0_inferred__0/i__carry_n_2\,
      CO(0) => \word_count_next0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \m_udp_length_reg_reg_n_0_[5]\,
      DI(2) => \m_udp_length_reg_reg_n_0_[4]\,
      DI(1) => \m_udp_length_reg_reg_n_0_[3]\,
      DI(0) => '0',
      O(3 downto 0) => in26(5 downto 2),
      S(3) => \i__carry_i_1__4_n_0\,
      S(2) => \i__carry_i_2__3_n_0\,
      S(1) => \i__carry_i_3__2_n_0\,
      S(0) => \m_udp_length_reg_reg_n_0_[2]\
    );
\word_count_next0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_inferred__0/i__carry_n_0\,
      CO(3) => \word_count_next0_inferred__0/i__carry__0_n_0\,
      CO(2) => \word_count_next0_inferred__0/i__carry__0_n_1\,
      CO(1) => \word_count_next0_inferred__0/i__carry__0_n_2\,
      CO(0) => \word_count_next0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \m_udp_length_reg_reg_n_0_[9]\,
      DI(2) => \m_udp_length_reg_reg_n_0_[8]\,
      DI(1) => \m_udp_length_reg_reg_n_0_[7]\,
      DI(0) => \m_udp_length_reg_reg_n_0_[6]\,
      O(3 downto 0) => in26(9 downto 6),
      S(3) => \i__carry__0_i_1__4_n_0\,
      S(2) => \i__carry__0_i_2__4_n_0\,
      S(1) => \i__carry__0_i_3__4_n_0\,
      S(0) => \i__carry__0_i_4__4_n_0\
    );
\word_count_next0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_inferred__0/i__carry__0_n_0\,
      CO(3) => \word_count_next0_inferred__0/i__carry__1_n_0\,
      CO(2) => \word_count_next0_inferred__0/i__carry__1_n_1\,
      CO(1) => \word_count_next0_inferred__0/i__carry__1_n_2\,
      CO(0) => \word_count_next0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \m_udp_length_reg_reg_n_0_[13]\,
      DI(2) => \m_udp_length_reg_reg_n_0_[12]\,
      DI(1) => \m_udp_length_reg_reg_n_0_[11]\,
      DI(0) => \m_udp_length_reg_reg_n_0_[10]\,
      O(3 downto 0) => in26(13 downto 10),
      S(3) => \i__carry__1_i_1__3_n_0\,
      S(2) => \i__carry__1_i_2__3_n_0\,
      S(1) => \i__carry__1_i_3__3_n_0\,
      S(0) => \i__carry__1_i_4__2_n_0\
    );
\word_count_next0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_inferred__0/i__carry__1_n_0\,
      CO(3 downto 1) => \NLW_word_count_next0_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \word_count_next0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \m_udp_length_reg_reg_n_0_[14]\,
      O(3 downto 2) => \NLW_word_count_next0_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => in26(15 downto 14),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__2_i_1__2_n_0\,
      S(0) => \i__carry__2_i_2__2_n_0\
    );
\word_count_reg[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => \m_udp_length_reg_reg_n_0_[0]\,
      I1 => sel0(0),
      I2 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      O => word_count_next(0)
    );
\word_count_reg[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in27(10),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => in26(10),
      O => word_count_next(10)
    );
\word_count_reg[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in27(11),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => in26(11),
      O => word_count_next(11)
    );
\word_count_reg[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in27(12),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => in26(12),
      O => word_count_next(12)
    );
\word_count_reg[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in27(13),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => in26(13),
      O => word_count_next(13)
    );
\word_count_reg[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in27(14),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => in26(14),
      O => word_count_next(14)
    );
\word_count_reg[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"62222222"
    )
        port map (
      I0 => \^fsm_sequential_state_reg_reg[1]_0\(0),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => \hdr_ptr_reg_reg[0]_0\,
      I3 => \hdr_ptr_reg_reg[0]_1\,
      I4 => \^s_ip_payload_axis_tready_reg_reg_0\,
      O => word_count_next_0
    );
\word_count_reg[15]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in27(15),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => in26(15),
      O => word_count_next(15)
    );
\word_count_reg[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in27(1),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => \m_udp_length_reg_reg_n_0_[1]\,
      O => word_count_next(1)
    );
\word_count_reg[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in27(2),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => in26(2),
      O => word_count_next(2)
    );
\word_count_reg[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in27(3),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => in26(3),
      O => word_count_next(3)
    );
\word_count_reg[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in27(4),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => in26(4),
      O => word_count_next(4)
    );
\word_count_reg[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in27(5),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => in26(5),
      O => word_count_next(5)
    );
\word_count_reg[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in27(6),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => in26(6),
      O => word_count_next(6)
    );
\word_count_reg[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in27(7),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => in26(7),
      O => word_count_next(7)
    );
\word_count_reg[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in27(8),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => in26(8),
      O => word_count_next(8)
    );
\word_count_reg[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => in27(9),
      I1 => \^fsm_sequential_state_reg_reg[1]_0\(1),
      I2 => in26(9),
      O => word_count_next(9)
    );
\word_count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => word_count_next_0,
      D => word_count_next(0),
      Q => sel0(0),
      R => '0'
    );
\word_count_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => word_count_next_0,
      D => word_count_next(10),
      Q => sel0(10),
      R => '0'
    );
\word_count_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => word_count_next_0,
      D => word_count_next(11),
      Q => sel0(11),
      R => '0'
    );
\word_count_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => word_count_next_0,
      D => word_count_next(12),
      Q => sel0(12),
      R => '0'
    );
\word_count_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => word_count_next_0,
      D => word_count_next(13),
      Q => sel0(13),
      R => '0'
    );
\word_count_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => word_count_next_0,
      D => word_count_next(14),
      Q => sel0(14),
      R => '0'
    );
\word_count_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => word_count_next_0,
      D => word_count_next(15),
      Q => sel0(15),
      R => '0'
    );
\word_count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => word_count_next_0,
      D => word_count_next(1),
      Q => sel0(1),
      R => '0'
    );
\word_count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => word_count_next_0,
      D => word_count_next(2),
      Q => sel0(2),
      R => '0'
    );
\word_count_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => word_count_next_0,
      D => word_count_next(3),
      Q => sel0(3),
      R => '0'
    );
\word_count_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => word_count_next_0,
      D => word_count_next(4),
      Q => sel0(4),
      R => '0'
    );
\word_count_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => word_count_next_0,
      D => word_count_next(5),
      Q => sel0(5),
      R => '0'
    );
\word_count_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => word_count_next_0,
      D => word_count_next(6),
      Q => sel0(6),
      R => '0'
    );
\word_count_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => word_count_next_0,
      D => word_count_next(7),
      Q => sel0(7),
      R => '0'
    );
\word_count_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => word_count_next_0,
      D => word_count_next(8),
      Q => sel0(8),
      R => '0'
    );
\word_count_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_udp_payload_axis_tvalid_reg_reg_0,
      CE => word_count_next_0,
      D => word_count_next(9),
      Q => sel0(9),
      R => '0'
    );
\wr_ptr_reg[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => match_cond_reg,
      I1 => rx_udp_payload_axis_tvalid,
      I2 => \temp_m_udp_payload_axis_tdata_reg_reg[7]_0\(0),
      O => p_0_in
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_udp_ip_tx is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_udp_payload_axis_tready : out STD_LOGIC;
    m_ip_payload_axis_tready_int_reg_reg_0 : out STD_LOGIC;
    tx_udp_hdr_ready : out STD_LOGIC;
    udp_tx_ip_protocol : out STD_LOGIC_VECTOR ( 0 to 0 );
    udp_tx_ip_payload_axis_tlast : out STD_LOGIC;
    udp_tx_ip_payload_axis_tuser : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    m_ip_payload_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    s_udp_payload_axis_tready_reg_reg_0 : out STD_LOGIC;
    m_ip_hdr_valid_reg_reg_0 : out STD_LOGIC;
    \m_ip_ttl_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ip_source_ip_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \m_ip_dest_ip_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_ip_payload_axis_tdata_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_ip_payload_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \udp_length_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    tx_udp_payload_axis_tvalid_1 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 9 downto 0 );
    temp_m_ip_payload_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    m_ip_payload_axis_tready_int_reg_0 : in STD_LOGIC;
    grant_valid : in STD_LOGIC;
    m_ip_payload_axis_tuser_reg_reg_0 : in STD_LOGIC;
    s_udp_hdr_ready_reg_reg_0 : in STD_LOGIC;
    m_ip_hdr_valid_reg_reg_1 : in STD_LOGIC;
    \state_reg_reg[0]_0\ : in STD_LOGIC;
    tx_udp_hdr_valid : in STD_LOGIC;
    \udp_source_port_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_ip_ttl_reg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ip_source_ip_reg_reg[31]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \m_ip_dest_ip_reg_reg[31]_1\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \udp_dest_port_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \udp_checksum_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_udp_ip_tx : entity is "udp_ip_tx";
end design_1_axis_udp_ethernet_0_0_udp_ip_tx;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_udp_ip_tx is
  signal \^d\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal data0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \hdr_ptr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \hdr_ptr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \hdr_ptr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \hdr_ptr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \i__carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[1]_i_5__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[3]_i_5__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[5]_i_5__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[6]_i_4__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[6]_i_5__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_10_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_11_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_5__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_6__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_7__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg[7]_i_9__0_n_0\ : STD_LOGIC;
  signal \last_word_data_reg_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \last_word_data_reg_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal \last_word_data_reg_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \last_word_data_reg_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \last_word_data_reg_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \last_word_data_reg_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \last_word_data_reg_reg[6]_i_3_n_0\ : STD_LOGIC;
  signal \last_word_data_reg_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \last_word_data_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \last_word_data_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \last_word_data_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \last_word_data_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \last_word_data_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \last_word_data_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \last_word_data_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \last_word_data_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal m_ip_hdr_valid_next : STD_LOGIC;
  signal \m_ip_length_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \m_ip_length_reg[4]_i_3_n_0\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[15]_i_1_n_2\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[15]_i_1_n_3\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \m_ip_length_reg_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tdata_reg[7]_i_2__1_n_0\ : STD_LOGIC;
  signal m_ip_payload_axis_tlast_int : STD_LOGIC;
  signal \m_ip_payload_axis_tlast_reg_i_1__1_n_0\ : STD_LOGIC;
  signal m_ip_payload_axis_tlast_reg_i_2_n_0 : STD_LOGIC;
  signal m_ip_payload_axis_tready_int_early : STD_LOGIC;
  signal \^m_ip_payload_axis_tready_int_reg_reg_0\ : STD_LOGIC;
  signal m_ip_payload_axis_tuser_int : STD_LOGIC;
  signal \m_ip_payload_axis_tuser_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \m_ip_payload_axis_tvalid_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^m_ip_payload_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal s_udp_hdr_ready_next : STD_LOGIC;
  signal s_udp_payload_axis_tready_next : STD_LOGIC;
  signal s_udp_payload_axis_tready_reg_i_2_n_0 : STD_LOGIC;
  signal s_udp_payload_axis_tready_reg_i_3_n_0 : STD_LOGIC;
  signal s_udp_payload_axis_tready_reg_i_5_n_0 : STD_LOGIC;
  signal s_udp_payload_axis_tready_reg_i_6_n_0 : STD_LOGIC;
  signal s_udp_payload_axis_tready_reg_i_7_n_0 : STD_LOGIC;
  signal s_udp_payload_axis_tready_reg_i_8_n_0 : STD_LOGIC;
  signal \sel0__0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \state_next__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_reg : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute MARK_DEBUG : boolean;
  attribute MARK_DEBUG of state_reg : signal is std.standard.true;
  signal \state_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \state_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \state_reg__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute MARK_DEBUG of \state_reg__0\ : signal is std.standard.true;
  signal store_udp_hdr : STD_LOGIC;
  signal temp_m_ip_payload_axis_tdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_m_ip_payload_axis_tlast_reg : STD_LOGIC;
  signal temp_m_ip_payload_axis_tuser_reg : STD_LOGIC;
  signal \temp_m_ip_payload_axis_tuser_reg_i_2__0_n_0\ : STD_LOGIC;
  signal \temp_m_ip_payload_axis_tuser_reg_i_3__0_n_0\ : STD_LOGIC;
  signal temp_m_ip_payload_axis_tvalid_reg : STD_LOGIC;
  signal \temp_m_ip_payload_axis_tvalid_reg_i_1__1_n_0\ : STD_LOGIC;
  signal \^tx_udp_hdr_ready\ : STD_LOGIC;
  signal \^tx_udp_payload_axis_tready\ : STD_LOGIC;
  signal \udp_checksum_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \udp_checksum_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \udp_checksum_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \udp_checksum_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \udp_checksum_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \udp_checksum_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \udp_checksum_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \udp_checksum_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \udp_dest_port_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \udp_dest_port_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \udp_dest_port_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \udp_dest_port_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \udp_dest_port_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \udp_dest_port_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \udp_dest_port_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \udp_dest_port_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \udp_length_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \udp_length_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \udp_length_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \udp_length_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \udp_length_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \udp_length_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \udp_length_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \udp_source_port_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \udp_source_port_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \udp_source_port_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \udp_source_port_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \udp_source_port_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \udp_source_port_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \udp_source_port_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \udp_source_port_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal udp_tx_ip_hdr_valid : STD_LOGIC;
  signal \^udp_tx_ip_payload_axis_tlast\ : STD_LOGIC;
  signal word_count_next0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal word_count_next00_in : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal \word_count_next0_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__0_n_1\ : STD_LOGIC;
  signal \word_count_next0_carry__0_n_2\ : STD_LOGIC;
  signal \word_count_next0_carry__0_n_3\ : STD_LOGIC;
  signal \word_count_next0_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__1_n_1\ : STD_LOGIC;
  signal \word_count_next0_carry__1_n_2\ : STD_LOGIC;
  signal \word_count_next0_carry__1_n_3\ : STD_LOGIC;
  signal \word_count_next0_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry__2_n_2\ : STD_LOGIC;
  signal \word_count_next0_carry__2_n_3\ : STD_LOGIC;
  signal \word_count_next0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal word_count_next0_carry_n_0 : STD_LOGIC;
  signal word_count_next0_carry_n_1 : STD_LOGIC;
  signal word_count_next0_carry_n_2 : STD_LOGIC;
  signal word_count_next0_carry_n_3 : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \word_count_next0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \word_count_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \word_count_reg[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_reg[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_reg[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_reg[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_reg[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_reg[15]_i_2__2_n_0\ : STD_LOGIC;
  signal \word_count_reg[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_reg[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_reg[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_reg[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_reg[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_reg[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \word_count_reg[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \NLW_m_ip_length_reg_reg[15]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_m_ip_length_reg_reg[15]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_word_count_next0_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_word_count_next0_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_word_count_next0_inferred__0/i__carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_word_count_next0_inferred__0/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \m_ip_length_reg_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \m_ip_length_reg_reg[15]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \m_ip_length_reg_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \m_ip_length_reg_reg[8]_i_1\ : label is 35;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \state_reg_reg[0]\ : label is "STATE_IDLE:000,STATE_WRITE_HEADER:001,STATE_WRITE_PAYLOAD:010,STATE_WRITE_PAYLOAD_LAST:011,STATE_WAIT_LAST:100";
  attribute KEEP : string;
  attribute KEEP of \state_reg_reg[0]\ : label is "yes";
  attribute mark_debug_string : string;
  attribute mark_debug_string of \state_reg_reg[0]\ : label is "true";
  attribute FSM_ENCODED_STATES of \state_reg_reg[1]\ : label is "STATE_IDLE:000,STATE_WRITE_HEADER:001,STATE_WRITE_PAYLOAD:010,STATE_WRITE_PAYLOAD_LAST:011,STATE_WAIT_LAST:100";
  attribute KEEP of \state_reg_reg[1]\ : label is "yes";
  attribute mark_debug_string of \state_reg_reg[1]\ : label is "true";
  attribute FSM_ENCODED_STATES of \state_reg_reg[2]\ : label is "STATE_IDLE:000,STATE_WRITE_HEADER:001,STATE_WRITE_PAYLOAD:010,STATE_WRITE_PAYLOAD_LAST:011,STATE_WAIT_LAST:100";
  attribute KEEP of \state_reg_reg[2]\ : label is "yes";
  attribute mark_debug_string of \state_reg_reg[2]\ : label is "true";
  attribute ADDER_THRESHOLD of word_count_next0_carry : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of word_count_next0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_inferred__0/i__carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_inferred__0/i__carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_inferred__0/i__carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \word_count_next0_inferred__0/i__carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \word_count_next0_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  D(15 downto 0) <= \^d\(15 downto 0);
  m_ip_payload_axis_tready_int_reg_reg_0 <= \^m_ip_payload_axis_tready_int_reg_reg_0\;
  m_ip_payload_axis_tvalid_reg_reg_0 <= \^m_ip_payload_axis_tvalid_reg_reg_0\;
  \out\(2 downto 0) <= state_reg(2 downto 0);
  tx_udp_hdr_ready <= \^tx_udp_hdr_ready\;
  tx_udp_payload_axis_tready <= \^tx_udp_payload_axis_tready\;
  udp_tx_ip_payload_axis_tlast <= \^udp_tx_ip_payload_axis_tlast\;
grant_valid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3FFFAAAA"
    )
        port map (
      I0 => udp_tx_ip_hdr_valid,
      I1 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I2 => m_ip_payload_axis_tready_int_reg_0,
      I3 => \^udp_tx_ip_payload_axis_tlast\,
      I4 => grant_valid,
      O => m_ip_hdr_valid_reg_reg_0
    );
\hdr_ptr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FFF8F0FF0008000"
    )
        port map (
      I0 => \^tx_udp_hdr_ready\,
      I1 => tx_udp_hdr_valid,
      I2 => \hdr_ptr_reg[2]_i_2_n_0\,
      I3 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      I4 => state_reg(0),
      I5 => \hdr_ptr_reg_reg_n_0_[0]\,
      O => \hdr_ptr_reg[0]_i_1_n_0\
    );
\hdr_ptr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFCFC02000000"
    )
        port map (
      I0 => \hdr_ptr_reg_reg_n_0_[0]\,
      I1 => state_reg(1),
      I2 => state_reg(2),
      I3 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      I4 => state_reg(0),
      I5 => \hdr_ptr_reg_reg_n_0_[1]\,
      O => \hdr_ptr_reg[1]_i_1_n_0\
    );
\hdr_ptr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF0F0F80000000"
    )
        port map (
      I0 => \hdr_ptr_reg_reg_n_0_[0]\,
      I1 => \hdr_ptr_reg_reg_n_0_[1]\,
      I2 => \hdr_ptr_reg[2]_i_2_n_0\,
      I3 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      I4 => state_reg(0),
      I5 => \hdr_ptr_reg_reg_n_0_[2]\,
      O => \hdr_ptr_reg[2]_i_1_n_0\
    );
\hdr_ptr_reg[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_reg(2),
      I1 => state_reg(1),
      O => \hdr_ptr_reg[2]_i_2_n_0\
    );
\hdr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => \hdr_ptr_reg[0]_i_1_n_0\,
      Q => \hdr_ptr_reg_reg_n_0_[0]\,
      R => '0'
    );
\hdr_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => \hdr_ptr_reg[1]_i_1_n_0\,
      Q => \hdr_ptr_reg_reg_n_0_[1]\,
      R => '0'
    );
\hdr_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => \hdr_ptr_reg[2]_i_1_n_0\,
      Q => \hdr_ptr_reg_reg_n_0_[2]\,
      R => '0'
    );
\i__carry__0_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data4(1),
      O => \i__carry__0_i_1__5_n_0\
    );
\i__carry__0_i_2__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data4(0),
      O => \i__carry__0_i_2__5_n_0\
    );
\i__carry__0_i_3__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \udp_length_reg_reg_n_0_[7]\,
      O => \i__carry__0_i_3__5_n_0\
    );
\i__carry__0_i_4__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \udp_length_reg_reg_n_0_[6]\,
      O => \i__carry__0_i_4__5_n_0\
    );
\i__carry__1_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data4(5),
      O => \i__carry__1_i_1__4_n_0\
    );
\i__carry__1_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data4(4),
      O => \i__carry__1_i_2__4_n_0\
    );
\i__carry__1_i_3__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data4(3),
      O => \i__carry__1_i_3__4_n_0\
    );
\i__carry__1_i_4__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data4(2),
      O => \i__carry__1_i_4__3_n_0\
    );
\i__carry__2_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data4(7),
      O => \i__carry__2_i_1__3_n_0\
    );
\i__carry__2_i_2__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => data4(6),
      O => \i__carry__2_i_2__3_n_0\
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \udp_length_reg_reg_n_0_[5]\,
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \udp_length_reg_reg_n_0_[4]\,
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \udp_length_reg_reg_n_0_[3]\,
      O => \i__carry_i_3__3_n_0\
    );
\last_word_data_reg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0101010D01"
    )
        port map (
      I0 => \last_word_data_reg[0]_i_2_n_0\,
      I1 => state_reg(1),
      I2 => state_reg(2),
      I3 => DOBDO(0),
      I4 => state_reg(0),
      I5 => \last_word_data_reg_reg_n_0_[0]\,
      O => \last_word_data_reg[0]_i_1__1_n_0\
    );
\last_word_data_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47777777FFFFFFFF"
    )
        port map (
      I0 => \last_word_data_reg_reg[0]_i_3_n_0\,
      I1 => state_reg(0),
      I2 => \^tx_udp_hdr_ready\,
      I3 => tx_udp_hdr_valid,
      I4 => \udp_source_port_reg_reg[15]_0\(8),
      I5 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      O => \last_word_data_reg[0]_i_2_n_0\
    );
\last_word_data_reg[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \udp_dest_port_reg_reg_n_0_[0]\,
      I1 => data2(0),
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \udp_source_port_reg_reg_n_0_[0]\,
      I4 => \hdr_ptr_reg_reg_n_0_[0]\,
      I5 => data0(0),
      O => \last_word_data_reg[0]_i_4__0_n_0\
    );
\last_word_data_reg[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \udp_checksum_reg_reg_n_0_[0]\,
      I1 => data6(0),
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \^d\(0),
      I4 => \hdr_ptr_reg_reg_n_0_[0]\,
      I5 => data4(0),
      O => \last_word_data_reg[0]_i_5_n_0\
    );
\last_word_data_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0101010D01"
    )
        port map (
      I0 => \last_word_data_reg[1]_i_2_n_0\,
      I1 => state_reg(1),
      I2 => state_reg(2),
      I3 => DOBDO(1),
      I4 => state_reg(0),
      I5 => \last_word_data_reg_reg_n_0_[1]\,
      O => \last_word_data_reg[1]_i_1__1_n_0\
    );
\last_word_data_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47777777FFFFFFFF"
    )
        port map (
      I0 => \last_word_data_reg_reg[1]_i_3_n_0\,
      I1 => state_reg(0),
      I2 => \^tx_udp_hdr_ready\,
      I3 => tx_udp_hdr_valid,
      I4 => \udp_source_port_reg_reg[15]_0\(9),
      I5 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      O => \last_word_data_reg[1]_i_2_n_0\
    );
\last_word_data_reg[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \udp_dest_port_reg_reg_n_0_[1]\,
      I1 => data2(1),
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \udp_source_port_reg_reg_n_0_[1]\,
      I4 => \hdr_ptr_reg_reg_n_0_[0]\,
      I5 => data0(1),
      O => \last_word_data_reg[1]_i_4_n_0\
    );
\last_word_data_reg[1]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \udp_checksum_reg_reg_n_0_[1]\,
      I1 => data6(1),
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \udp_length_reg_reg_n_0_[1]\,
      I4 => \hdr_ptr_reg_reg_n_0_[0]\,
      I5 => data4(1),
      O => \last_word_data_reg[1]_i_5__0_n_0\
    );
\last_word_data_reg[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0101010D01"
    )
        port map (
      I0 => \last_word_data_reg[2]_i_2__0_n_0\,
      I1 => state_reg(1),
      I2 => state_reg(2),
      I3 => DOBDO(2),
      I4 => state_reg(0),
      I5 => \last_word_data_reg_reg_n_0_[2]\,
      O => \last_word_data_reg[2]_i_1__1_n_0\
    );
\last_word_data_reg[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47777777FFFFFFFF"
    )
        port map (
      I0 => \last_word_data_reg_reg[2]_i_3_n_0\,
      I1 => state_reg(0),
      I2 => \^tx_udp_hdr_ready\,
      I3 => tx_udp_hdr_valid,
      I4 => \udp_source_port_reg_reg[15]_0\(10),
      I5 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      O => \last_word_data_reg[2]_i_2__0_n_0\
    );
\last_word_data_reg[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \udp_dest_port_reg_reg_n_0_[2]\,
      I1 => data2(2),
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \udp_source_port_reg_reg_n_0_[2]\,
      I4 => \hdr_ptr_reg_reg_n_0_[0]\,
      I5 => data0(2),
      O => \last_word_data_reg[2]_i_4__0_n_0\
    );
\last_word_data_reg[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \udp_checksum_reg_reg_n_0_[2]\,
      I1 => data6(2),
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \udp_length_reg_reg_n_0_[2]\,
      I4 => \hdr_ptr_reg_reg_n_0_[0]\,
      I5 => data4(2),
      O => \last_word_data_reg[2]_i_5__0_n_0\
    );
\last_word_data_reg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0101010D01"
    )
        port map (
      I0 => \last_word_data_reg[3]_i_2_n_0\,
      I1 => state_reg(1),
      I2 => state_reg(2),
      I3 => DOBDO(3),
      I4 => state_reg(0),
      I5 => \last_word_data_reg_reg_n_0_[3]\,
      O => \last_word_data_reg[3]_i_1__1_n_0\
    );
\last_word_data_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47777777FFFFFFFF"
    )
        port map (
      I0 => \last_word_data_reg_reg[3]_i_3_n_0\,
      I1 => state_reg(0),
      I2 => \^tx_udp_hdr_ready\,
      I3 => tx_udp_hdr_valid,
      I4 => \udp_source_port_reg_reg[15]_0\(11),
      I5 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      O => \last_word_data_reg[3]_i_2_n_0\
    );
\last_word_data_reg[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \udp_dest_port_reg_reg_n_0_[3]\,
      I1 => data2(3),
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \udp_source_port_reg_reg_n_0_[3]\,
      I4 => \hdr_ptr_reg_reg_n_0_[0]\,
      I5 => data0(3),
      O => \last_word_data_reg[3]_i_4_n_0\
    );
\last_word_data_reg[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \udp_checksum_reg_reg_n_0_[3]\,
      I1 => data6(3),
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \udp_length_reg_reg_n_0_[3]\,
      I4 => \hdr_ptr_reg_reg_n_0_[0]\,
      I5 => data4(3),
      O => \last_word_data_reg[3]_i_5__0_n_0\
    );
\last_word_data_reg[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0101010D01"
    )
        port map (
      I0 => \last_word_data_reg[4]_i_2_n_0\,
      I1 => state_reg(1),
      I2 => state_reg(2),
      I3 => DOBDO(4),
      I4 => state_reg(0),
      I5 => \last_word_data_reg_reg_n_0_[4]\,
      O => \last_word_data_reg[4]_i_1__1_n_0\
    );
\last_word_data_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47777777FFFFFFFF"
    )
        port map (
      I0 => \last_word_data_reg_reg[4]_i_3_n_0\,
      I1 => state_reg(0),
      I2 => \^tx_udp_hdr_ready\,
      I3 => tx_udp_hdr_valid,
      I4 => \udp_source_port_reg_reg[15]_0\(12),
      I5 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      O => \last_word_data_reg[4]_i_2_n_0\
    );
\last_word_data_reg[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \udp_dest_port_reg_reg_n_0_[4]\,
      I1 => data2(4),
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \udp_source_port_reg_reg_n_0_[4]\,
      I4 => \hdr_ptr_reg_reg_n_0_[0]\,
      I5 => data0(4),
      O => \last_word_data_reg[4]_i_4_n_0\
    );
\last_word_data_reg[4]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \udp_checksum_reg_reg_n_0_[4]\,
      I1 => data6(4),
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \udp_length_reg_reg_n_0_[4]\,
      I4 => \hdr_ptr_reg_reg_n_0_[0]\,
      I5 => data4(4),
      O => \last_word_data_reg[4]_i_5__0_n_0\
    );
\last_word_data_reg[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0101010D01"
    )
        port map (
      I0 => \last_word_data_reg[5]_i_2_n_0\,
      I1 => state_reg(1),
      I2 => state_reg(2),
      I3 => DOBDO(5),
      I4 => state_reg(0),
      I5 => \last_word_data_reg_reg_n_0_[5]\,
      O => \last_word_data_reg[5]_i_1__1_n_0\
    );
\last_word_data_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47777777FFFFFFFF"
    )
        port map (
      I0 => \last_word_data_reg_reg[5]_i_3_n_0\,
      I1 => state_reg(0),
      I2 => \^tx_udp_hdr_ready\,
      I3 => tx_udp_hdr_valid,
      I4 => \udp_source_port_reg_reg[15]_0\(13),
      I5 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      O => \last_word_data_reg[5]_i_2_n_0\
    );
\last_word_data_reg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \udp_dest_port_reg_reg_n_0_[5]\,
      I1 => data2(5),
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \udp_source_port_reg_reg_n_0_[5]\,
      I4 => \hdr_ptr_reg_reg_n_0_[0]\,
      I5 => data0(5),
      O => \last_word_data_reg[5]_i_4_n_0\
    );
\last_word_data_reg[5]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \udp_checksum_reg_reg_n_0_[5]\,
      I1 => data6(5),
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \udp_length_reg_reg_n_0_[5]\,
      I4 => \hdr_ptr_reg_reg_n_0_[0]\,
      I5 => data4(5),
      O => \last_word_data_reg[5]_i_5__0_n_0\
    );
\last_word_data_reg[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0101010D01"
    )
        port map (
      I0 => \last_word_data_reg[6]_i_2__0_n_0\,
      I1 => state_reg(1),
      I2 => state_reg(2),
      I3 => DOBDO(6),
      I4 => state_reg(0),
      I5 => \last_word_data_reg_reg_n_0_[6]\,
      O => \last_word_data_reg[6]_i_1__1_n_0\
    );
\last_word_data_reg[6]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47777777FFFFFFFF"
    )
        port map (
      I0 => \last_word_data_reg_reg[6]_i_3_n_0\,
      I1 => state_reg(0),
      I2 => \^tx_udp_hdr_ready\,
      I3 => tx_udp_hdr_valid,
      I4 => \udp_source_port_reg_reg[15]_0\(14),
      I5 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      O => \last_word_data_reg[6]_i_2__0_n_0\
    );
\last_word_data_reg[6]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \udp_dest_port_reg_reg_n_0_[6]\,
      I1 => data2(6),
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \udp_source_port_reg_reg_n_0_[6]\,
      I4 => \hdr_ptr_reg_reg_n_0_[0]\,
      I5 => data0(6),
      O => \last_word_data_reg[6]_i_4__0_n_0\
    );
\last_word_data_reg[6]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \udp_checksum_reg_reg_n_0_[6]\,
      I1 => data6(6),
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \udp_length_reg_reg_n_0_[6]\,
      I4 => \hdr_ptr_reg_reg_n_0_[0]\,
      I5 => data4(6),
      O => \last_word_data_reg[6]_i_5__0_n_0\
    );
\last_word_data_reg[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \udp_dest_port_reg_reg_n_0_[7]\,
      I1 => data2(7),
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \udp_source_port_reg_reg_n_0_[7]\,
      I4 => \hdr_ptr_reg_reg_n_0_[0]\,
      I5 => data0(7),
      O => \last_word_data_reg[7]_i_10_n_0\
    );
\last_word_data_reg[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \udp_checksum_reg_reg_n_0_[7]\,
      I1 => data6(7),
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \udp_length_reg_reg_n_0_[7]\,
      I4 => \hdr_ptr_reg_reg_n_0_[0]\,
      I5 => data4(7),
      O => \last_word_data_reg[7]_i_11_n_0\
    );
\last_word_data_reg[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0800000000000000"
    )
        port map (
      I0 => \last_word_data_reg[7]_i_3__0_n_0\,
      I1 => \last_word_data_reg[7]_i_4__0_n_0\,
      I2 => DOBDO(8),
      I3 => state_reg(1),
      I4 => tx_udp_payload_axis_tvalid_1,
      I5 => \^tx_udp_payload_axis_tready\,
      O => \last_word_data_reg[7]_i_1__2_n_0\
    );
\last_word_data_reg[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0D0D0D0101010D01"
    )
        port map (
      I0 => \last_word_data_reg[7]_i_5__0_n_0\,
      I1 => state_reg(1),
      I2 => state_reg(2),
      I3 => DOBDO(7),
      I4 => state_reg(0),
      I5 => \last_word_data_reg_reg_n_0_[7]\,
      O => \last_word_data_reg[7]_i_2__1_n_0\
    );
\last_word_data_reg[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \last_word_data_reg[7]_i_6__0_n_0\,
      I1 => \sel0__0\(1),
      I2 => \sel0__0\(12),
      I3 => \sel0__0\(3),
      I4 => \sel0__0\(15),
      I5 => \last_word_data_reg[7]_i_7__0_n_0\,
      O => \last_word_data_reg[7]_i_3__0_n_0\
    );
\last_word_data_reg[7]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_reg(2),
      I1 => state_reg(0),
      O => \last_word_data_reg[7]_i_4__0_n_0\
    );
\last_word_data_reg[7]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47777777FFFFFFFF"
    )
        port map (
      I0 => \last_word_data_reg_reg[7]_i_8_n_0\,
      I1 => state_reg(0),
      I2 => \^tx_udp_hdr_ready\,
      I3 => tx_udp_hdr_valid,
      I4 => \udp_source_port_reg_reg[15]_0\(15),
      I5 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      O => \last_word_data_reg[7]_i_5__0_n_0\
    );
\last_word_data_reg[7]_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \sel0__0\(0),
      I1 => \sel0__0\(2),
      I2 => \sel0__0\(13),
      I3 => \sel0__0\(14),
      O => \last_word_data_reg[7]_i_6__0_n_0\
    );
\last_word_data_reg[7]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \sel0__0\(10),
      I1 => \sel0__0\(9),
      I2 => \sel0__0\(6),
      I3 => \sel0__0\(5),
      I4 => \last_word_data_reg[7]_i_9__0_n_0\,
      O => \last_word_data_reg[7]_i_7__0_n_0\
    );
\last_word_data_reg[7]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \sel0__0\(4),
      I1 => \sel0__0\(7),
      I2 => \sel0__0\(8),
      I3 => \sel0__0\(11),
      O => \last_word_data_reg[7]_i_9__0_n_0\
    );
\last_word_data_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \last_word_data_reg[7]_i_1__2_n_0\,
      D => \last_word_data_reg[0]_i_1__1_n_0\,
      Q => \last_word_data_reg_reg_n_0_[0]\,
      R => '0'
    );
\last_word_data_reg_reg[0]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_word_data_reg[0]_i_4__0_n_0\,
      I1 => \last_word_data_reg[0]_i_5_n_0\,
      O => \last_word_data_reg_reg[0]_i_3_n_0\,
      S => \hdr_ptr_reg_reg_n_0_[2]\
    );
\last_word_data_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \last_word_data_reg[7]_i_1__2_n_0\,
      D => \last_word_data_reg[1]_i_1__1_n_0\,
      Q => \last_word_data_reg_reg_n_0_[1]\,
      R => '0'
    );
\last_word_data_reg_reg[1]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_word_data_reg[1]_i_4_n_0\,
      I1 => \last_word_data_reg[1]_i_5__0_n_0\,
      O => \last_word_data_reg_reg[1]_i_3_n_0\,
      S => \hdr_ptr_reg_reg_n_0_[2]\
    );
\last_word_data_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \last_word_data_reg[7]_i_1__2_n_0\,
      D => \last_word_data_reg[2]_i_1__1_n_0\,
      Q => \last_word_data_reg_reg_n_0_[2]\,
      R => '0'
    );
\last_word_data_reg_reg[2]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_word_data_reg[2]_i_4__0_n_0\,
      I1 => \last_word_data_reg[2]_i_5__0_n_0\,
      O => \last_word_data_reg_reg[2]_i_3_n_0\,
      S => \hdr_ptr_reg_reg_n_0_[2]\
    );
\last_word_data_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \last_word_data_reg[7]_i_1__2_n_0\,
      D => \last_word_data_reg[3]_i_1__1_n_0\,
      Q => \last_word_data_reg_reg_n_0_[3]\,
      R => '0'
    );
\last_word_data_reg_reg[3]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_word_data_reg[3]_i_4_n_0\,
      I1 => \last_word_data_reg[3]_i_5__0_n_0\,
      O => \last_word_data_reg_reg[3]_i_3_n_0\,
      S => \hdr_ptr_reg_reg_n_0_[2]\
    );
\last_word_data_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \last_word_data_reg[7]_i_1__2_n_0\,
      D => \last_word_data_reg[4]_i_1__1_n_0\,
      Q => \last_word_data_reg_reg_n_0_[4]\,
      R => '0'
    );
\last_word_data_reg_reg[4]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_word_data_reg[4]_i_4_n_0\,
      I1 => \last_word_data_reg[4]_i_5__0_n_0\,
      O => \last_word_data_reg_reg[4]_i_3_n_0\,
      S => \hdr_ptr_reg_reg_n_0_[2]\
    );
\last_word_data_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \last_word_data_reg[7]_i_1__2_n_0\,
      D => \last_word_data_reg[5]_i_1__1_n_0\,
      Q => \last_word_data_reg_reg_n_0_[5]\,
      R => '0'
    );
\last_word_data_reg_reg[5]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_word_data_reg[5]_i_4_n_0\,
      I1 => \last_word_data_reg[5]_i_5__0_n_0\,
      O => \last_word_data_reg_reg[5]_i_3_n_0\,
      S => \hdr_ptr_reg_reg_n_0_[2]\
    );
\last_word_data_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \last_word_data_reg[7]_i_1__2_n_0\,
      D => \last_word_data_reg[6]_i_1__1_n_0\,
      Q => \last_word_data_reg_reg_n_0_[6]\,
      R => '0'
    );
\last_word_data_reg_reg[6]_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_word_data_reg[6]_i_4__0_n_0\,
      I1 => \last_word_data_reg[6]_i_5__0_n_0\,
      O => \last_word_data_reg_reg[6]_i_3_n_0\,
      S => \hdr_ptr_reg_reg_n_0_[2]\
    );
\last_word_data_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \last_word_data_reg[7]_i_1__2_n_0\,
      D => \last_word_data_reg[7]_i_2__1_n_0\,
      Q => \last_word_data_reg_reg_n_0_[7]\,
      R => '0'
    );
\last_word_data_reg_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \last_word_data_reg[7]_i_10_n_0\,
      I1 => \last_word_data_reg[7]_i_11_n_0\,
      O => \last_word_data_reg_reg[7]_i_8_n_0\,
      S => \hdr_ptr_reg_reg_n_0_[2]\
    );
\m_ip_dest_ip_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(0),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(0),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(10),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(10),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(11),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(11),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(12),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(12),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(13),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(13),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(14),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(14),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(15),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(15),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(16),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(16),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(17),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(17),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(18),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(18),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(19),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(19),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(1),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(1),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(20),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(20),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(21),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(21),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(22),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(22),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(23),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(23),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(24),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(24),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(25),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(25),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(26),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(26),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(27),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(27),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(28),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(28),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(29),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(29),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(2),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(2),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(30),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(30),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(31),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(31),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(3),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(3),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(4),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(4),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(5),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(5),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(6),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(6),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(7),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(7),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(8),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(8),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_dest_ip_reg_reg[31]_1\(9),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(9),
      R => '0'
    );
\m_ip_hdr_valid_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => store_udp_hdr,
      I1 => m_ip_hdr_valid_reg_reg_1,
      I2 => udp_tx_ip_hdr_valid,
      O => m_ip_hdr_valid_next
    );
m_ip_hdr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => m_ip_hdr_valid_next,
      Q => udp_tx_ip_hdr_valid,
      R => sync_reg(0)
    );
\m_ip_length_reg[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \udp_length_reg_reg[15]_0\(4),
      O => \m_ip_length_reg[4]_i_2_n_0\
    );
\m_ip_length_reg[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \udp_length_reg_reg[15]_0\(2),
      O => \m_ip_length_reg[4]_i_3_n_0\
    );
\m_ip_length_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_length_reg_reg[12]_i_1_n_6\,
      Q => \^d\(10),
      R => '0'
    );
\m_ip_length_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_length_reg_reg[12]_i_1_n_5\,
      Q => \^d\(11),
      R => '0'
    );
\m_ip_length_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_length_reg_reg[12]_i_1_n_4\,
      Q => \^d\(12),
      R => '0'
    );
\m_ip_length_reg_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_ip_length_reg_reg[8]_i_1_n_0\,
      CO(3) => \m_ip_length_reg_reg[12]_i_1_n_0\,
      CO(2) => \m_ip_length_reg_reg[12]_i_1_n_1\,
      CO(1) => \m_ip_length_reg_reg[12]_i_1_n_2\,
      CO(0) => \m_ip_length_reg_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \m_ip_length_reg_reg[12]_i_1_n_4\,
      O(2) => \m_ip_length_reg_reg[12]_i_1_n_5\,
      O(1) => \m_ip_length_reg_reg[12]_i_1_n_6\,
      O(0) => \m_ip_length_reg_reg[12]_i_1_n_7\,
      S(3 downto 0) => \udp_length_reg_reg[15]_0\(12 downto 9)
    );
\m_ip_length_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_length_reg_reg[15]_i_1_n_7\,
      Q => \^d\(13),
      R => '0'
    );
\m_ip_length_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_length_reg_reg[15]_i_1_n_6\,
      Q => \^d\(14),
      R => '0'
    );
\m_ip_length_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_length_reg_reg[15]_i_1_n_5\,
      Q => \^d\(15),
      R => '0'
    );
\m_ip_length_reg_reg[15]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_ip_length_reg_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_m_ip_length_reg_reg[15]_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \m_ip_length_reg_reg[15]_i_1_n_2\,
      CO(0) => \m_ip_length_reg_reg[15]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_m_ip_length_reg_reg[15]_i_1_O_UNCONNECTED\(3),
      O(2) => \m_ip_length_reg_reg[15]_i_1_n_5\,
      O(1) => \m_ip_length_reg_reg[15]_i_1_n_6\,
      O(0) => \m_ip_length_reg_reg[15]_i_1_n_7\,
      S(3) => '0',
      S(2 downto 0) => \udp_length_reg_reg[15]_0\(15 downto 13)
    );
\m_ip_length_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_length_reg_reg[4]_i_1_n_7\,
      Q => \^d\(1),
      R => '0'
    );
\m_ip_length_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_length_reg_reg[4]_i_1_n_6\,
      Q => \^d\(2),
      R => '0'
    );
\m_ip_length_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_length_reg_reg[4]_i_1_n_5\,
      Q => \^d\(3),
      R => '0'
    );
\m_ip_length_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_length_reg_reg[4]_i_1_n_4\,
      Q => \^d\(4),
      R => '0'
    );
\m_ip_length_reg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_ip_length_reg_reg[4]_i_1_n_0\,
      CO(2) => \m_ip_length_reg_reg[4]_i_1_n_1\,
      CO(1) => \m_ip_length_reg_reg[4]_i_1_n_2\,
      CO(0) => \m_ip_length_reg_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3) => \udp_length_reg_reg[15]_0\(4),
      DI(2) => '0',
      DI(1) => \udp_length_reg_reg[15]_0\(2),
      DI(0) => '0',
      O(3) => \m_ip_length_reg_reg[4]_i_1_n_4\,
      O(2) => \m_ip_length_reg_reg[4]_i_1_n_5\,
      O(1) => \m_ip_length_reg_reg[4]_i_1_n_6\,
      O(0) => \m_ip_length_reg_reg[4]_i_1_n_7\,
      S(3) => \m_ip_length_reg[4]_i_2_n_0\,
      S(2) => \udp_length_reg_reg[15]_0\(3),
      S(1) => \m_ip_length_reg[4]_i_3_n_0\,
      S(0) => \udp_length_reg_reg[15]_0\(1)
    );
\m_ip_length_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_length_reg_reg[8]_i_1_n_7\,
      Q => \^d\(5),
      R => '0'
    );
\m_ip_length_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_length_reg_reg[8]_i_1_n_6\,
      Q => \^d\(6),
      R => '0'
    );
\m_ip_length_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_length_reg_reg[8]_i_1_n_5\,
      Q => \^d\(7),
      R => '0'
    );
\m_ip_length_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_length_reg_reg[8]_i_1_n_4\,
      Q => \^d\(8),
      R => '0'
    );
\m_ip_length_reg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_ip_length_reg_reg[4]_i_1_n_0\,
      CO(3) => \m_ip_length_reg_reg[8]_i_1_n_0\,
      CO(2) => \m_ip_length_reg_reg[8]_i_1_n_1\,
      CO(1) => \m_ip_length_reg_reg[8]_i_1_n_2\,
      CO(0) => \m_ip_length_reg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \m_ip_length_reg_reg[8]_i_1_n_4\,
      O(2) => \m_ip_length_reg_reg[8]_i_1_n_5\,
      O(1) => \m_ip_length_reg_reg[8]_i_1_n_6\,
      O(0) => \m_ip_length_reg_reg[8]_i_1_n_7\,
      S(3 downto 0) => \udp_length_reg_reg[15]_0\(8 downto 5)
    );
\m_ip_length_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_length_reg_reg[12]_i_1_n_7\,
      Q => \^d\(9),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBB80008888"
    )
        port map (
      I0 => \last_word_data_reg[0]_i_1__1_n_0\,
      I1 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      I2 => grant_valid,
      I3 => m_ip_payload_axis_tready_int_reg_0,
      I4 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I5 => temp_m_ip_payload_axis_tdata_reg(0),
      O => \m_ip_payload_axis_tdata_reg[0]_i_1__1_n_0\
    );
\m_ip_payload_axis_tdata_reg[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBB80008888"
    )
        port map (
      I0 => \last_word_data_reg[1]_i_1__1_n_0\,
      I1 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      I2 => grant_valid,
      I3 => m_ip_payload_axis_tready_int_reg_0,
      I4 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I5 => temp_m_ip_payload_axis_tdata_reg(1),
      O => \m_ip_payload_axis_tdata_reg[1]_i_1__1_n_0\
    );
\m_ip_payload_axis_tdata_reg[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBB80008888"
    )
        port map (
      I0 => \last_word_data_reg[2]_i_1__1_n_0\,
      I1 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      I2 => grant_valid,
      I3 => m_ip_payload_axis_tready_int_reg_0,
      I4 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I5 => temp_m_ip_payload_axis_tdata_reg(2),
      O => \m_ip_payload_axis_tdata_reg[2]_i_1__1_n_0\
    );
\m_ip_payload_axis_tdata_reg[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBB80008888"
    )
        port map (
      I0 => \last_word_data_reg[3]_i_1__1_n_0\,
      I1 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      I2 => grant_valid,
      I3 => m_ip_payload_axis_tready_int_reg_0,
      I4 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I5 => temp_m_ip_payload_axis_tdata_reg(3),
      O => \m_ip_payload_axis_tdata_reg[3]_i_1__1_n_0\
    );
\m_ip_payload_axis_tdata_reg[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBB80008888"
    )
        port map (
      I0 => \last_word_data_reg[4]_i_1__1_n_0\,
      I1 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      I2 => grant_valid,
      I3 => m_ip_payload_axis_tready_int_reg_0,
      I4 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I5 => temp_m_ip_payload_axis_tdata_reg(4),
      O => \m_ip_payload_axis_tdata_reg[4]_i_1__1_n_0\
    );
\m_ip_payload_axis_tdata_reg[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBB80008888"
    )
        port map (
      I0 => \last_word_data_reg[5]_i_1__1_n_0\,
      I1 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      I2 => grant_valid,
      I3 => m_ip_payload_axis_tready_int_reg_0,
      I4 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I5 => temp_m_ip_payload_axis_tdata_reg(5),
      O => \m_ip_payload_axis_tdata_reg[5]_i_1__1_n_0\
    );
\m_ip_payload_axis_tdata_reg[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBB80008888"
    )
        port map (
      I0 => \last_word_data_reg[6]_i_1__1_n_0\,
      I1 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      I2 => grant_valid,
      I3 => m_ip_payload_axis_tready_int_reg_0,
      I4 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I5 => temp_m_ip_payload_axis_tdata_reg(6),
      O => \m_ip_payload_axis_tdata_reg[6]_i_1__1_n_0\
    );
\m_ip_payload_axis_tdata_reg[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I1 => m_ip_payload_axis_tready_int_reg_0,
      I2 => grant_valid,
      I3 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      O => \m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\
    );
\m_ip_payload_axis_tdata_reg[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFBBBB80008888"
    )
        port map (
      I0 => \last_word_data_reg[7]_i_2__1_n_0\,
      I1 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      I2 => grant_valid,
      I3 => m_ip_payload_axis_tready_int_reg_0,
      I4 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I5 => temp_m_ip_payload_axis_tdata_reg(7),
      O => \m_ip_payload_axis_tdata_reg[7]_i_2__1_n_0\
    );
\m_ip_payload_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => \m_ip_payload_axis_tdata_reg[0]_i_1__1_n_0\,
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(0),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => \m_ip_payload_axis_tdata_reg[1]_i_1__1_n_0\,
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(1),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => \m_ip_payload_axis_tdata_reg[2]_i_1__1_n_0\,
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(2),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => \m_ip_payload_axis_tdata_reg[3]_i_1__1_n_0\,
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(3),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => \m_ip_payload_axis_tdata_reg[4]_i_1__1_n_0\,
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(4),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => \m_ip_payload_axis_tdata_reg[5]_i_1__1_n_0\,
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(5),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => \m_ip_payload_axis_tdata_reg[6]_i_1__1_n_0\,
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(6),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => \m_ip_payload_axis_tdata_reg[7]_i_2__1_n_0\,
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(7),
      R => '0'
    );
\m_ip_payload_axis_tlast_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08FF0800"
    )
        port map (
      I0 => DOBDO(8),
      I1 => state_reg(1),
      I2 => state_reg(2),
      I3 => m_ip_payload_axis_tlast_reg_i_2_n_0,
      I4 => temp_m_ip_payload_axis_tlast_reg,
      O => \m_ip_payload_axis_tlast_reg_i_1__1_n_0\
    );
m_ip_payload_axis_tlast_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      I1 => grant_valid,
      I2 => m_ip_payload_axis_tready_int_reg_0,
      I3 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      O => m_ip_payload_axis_tlast_reg_i_2_n_0
    );
m_ip_payload_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => \m_ip_payload_axis_tlast_reg_i_1__1_n_0\,
      Q => \^udp_tx_ip_payload_axis_tlast\,
      R => '0'
    );
\m_ip_payload_axis_tready_int_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF151515"
    )
        port map (
      I0 => temp_m_ip_payload_axis_tvalid_reg,
      I1 => s_udp_payload_axis_tready_reg_i_3_n_0,
      I2 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I3 => m_ip_payload_axis_tready_int_reg_0,
      I4 => grant_valid,
      O => m_ip_payload_axis_tready_int_early
    );
m_ip_payload_axis_tready_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => m_ip_payload_axis_tready_int_early,
      Q => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      R => sync_reg(0)
    );
\m_ip_payload_axis_tuser_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00F8FFFF00F80000"
    )
        port map (
      I0 => \temp_m_ip_payload_axis_tuser_reg_i_2__0_n_0\,
      I1 => m_ip_payload_axis_tuser_reg_reg_0,
      I2 => DOBDO(9),
      I3 => \temp_m_ip_payload_axis_tuser_reg_i_3__0_n_0\,
      I4 => m_ip_payload_axis_tlast_reg_i_2_n_0,
      I5 => temp_m_ip_payload_axis_tuser_reg,
      O => \m_ip_payload_axis_tuser_reg_i_1__0_n_0\
    );
m_ip_payload_axis_tuser_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \m_ip_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => \m_ip_payload_axis_tuser_reg_i_1__0_n_0\,
      Q => udp_tx_ip_payload_axis_tuser,
      R => '0'
    );
\m_ip_payload_axis_tvalid_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFAFAFACCF0F0F0"
    )
        port map (
      I0 => s_udp_payload_axis_tready_reg_i_3_n_0,
      I1 => temp_m_ip_payload_axis_tvalid_reg,
      I2 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I3 => m_ip_payload_axis_tready_int_reg_0,
      I4 => grant_valid,
      I5 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      O => \m_ip_payload_axis_tvalid_reg_i_1__1_n_0\
    );
m_ip_payload_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => \m_ip_payload_axis_tvalid_reg_i_1__1_n_0\,
      Q => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      R => sync_reg(0)
    );
\m_ip_protocol_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => '1',
      Q => udp_tx_ip_protocol(0),
      R => '0'
    );
\m_ip_source_ip_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(4),
      Q => \m_ip_source_ip_reg_reg[31]_0\(4),
      R => '0'
    );
\m_ip_source_ip_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(5),
      Q => \m_ip_source_ip_reg_reg[31]_0\(5),
      R => '0'
    );
\m_ip_source_ip_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(6),
      Q => \m_ip_source_ip_reg_reg[31]_0\(6),
      R => '0'
    );
\m_ip_source_ip_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(7),
      Q => \m_ip_source_ip_reg_reg[31]_0\(7),
      R => '0'
    );
\m_ip_source_ip_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(8),
      Q => \m_ip_source_ip_reg_reg[31]_0\(8),
      R => '0'
    );
\m_ip_source_ip_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(9),
      Q => \m_ip_source_ip_reg_reg[31]_0\(9),
      R => '0'
    );
\m_ip_source_ip_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(10),
      Q => \m_ip_source_ip_reg_reg[31]_0\(10),
      R => '0'
    );
\m_ip_source_ip_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(11),
      Q => \m_ip_source_ip_reg_reg[31]_0\(11),
      R => '0'
    );
\m_ip_source_ip_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(0),
      Q => \m_ip_source_ip_reg_reg[31]_0\(0),
      R => '0'
    );
\m_ip_source_ip_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(1),
      Q => \m_ip_source_ip_reg_reg[31]_0\(1),
      R => '0'
    );
\m_ip_source_ip_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(2),
      Q => \m_ip_source_ip_reg_reg[31]_0\(2),
      R => '0'
    );
\m_ip_source_ip_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_source_ip_reg_reg[31]_1\(3),
      Q => \m_ip_source_ip_reg_reg[31]_0\(3),
      R => '0'
    );
\m_ip_ttl_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_ttl_reg_reg[7]_1\(0),
      Q => \m_ip_ttl_reg_reg[7]_0\(0),
      R => '0'
    );
\m_ip_ttl_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \m_ip_ttl_reg_reg[7]_1\(1),
      Q => \m_ip_ttl_reg_reg[7]_0\(1),
      R => '0'
    );
mem_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^tx_udp_payload_axis_tready\,
      I1 => tx_udp_payload_axis_tvalid_1,
      O => s_udp_payload_axis_tready_reg_reg_0
    );
\s_udp_hdr_ready_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF200000FF20FF20"
    )
        port map (
      I0 => state_reg(1),
      I1 => state_reg(2),
      I2 => m_ip_payload_axis_tuser_reg_reg_0,
      I3 => s_udp_hdr_ready_reg_reg_0,
      I4 => m_ip_hdr_valid_reg_reg_1,
      I5 => udp_tx_ip_hdr_valid,
      O => s_udp_hdr_ready_next
    );
s_udp_hdr_ready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => s_udp_hdr_ready_next,
      Q => \^tx_udp_hdr_ready\,
      R => sync_reg(0)
    );
s_udp_payload_axis_tready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF55550111"
    )
        port map (
      I0 => s_udp_payload_axis_tready_reg_i_2_n_0,
      I1 => temp_m_ip_payload_axis_tvalid_reg,
      I2 => s_udp_payload_axis_tready_reg_i_3_n_0,
      I3 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I4 => temp_m_ip_payload_axis_tvalid_reg_reg_0,
      I5 => s_udp_payload_axis_tready_reg_i_5_n_0,
      O => s_udp_payload_axis_tready_next
    );
s_udp_payload_axis_tready_reg_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFA3FFAF"
    )
        port map (
      I0 => m_ip_payload_axis_tuser_reg_reg_0,
      I1 => state_reg(0),
      I2 => state_reg(1),
      I3 => state_reg(2),
      I4 => s_udp_payload_axis_tready_reg_i_6_n_0,
      O => s_udp_payload_axis_tready_reg_i_2_n_0
    );
s_udp_payload_axis_tready_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBAAAAABBB"
    )
        port map (
      I0 => s_udp_payload_axis_tready_reg_i_7_n_0,
      I1 => s_udp_payload_axis_tready_reg_i_8_n_0,
      I2 => \last_word_data_reg[7]_i_3__0_n_0\,
      I3 => \^tx_udp_payload_axis_tready\,
      I4 => state_reg(0),
      I5 => DOBDO(8),
      O => s_udp_payload_axis_tready_reg_i_3_n_0
    );
s_udp_payload_axis_tready_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000070"
    )
        port map (
      I0 => tx_udp_payload_axis_tvalid_1,
      I1 => DOBDO(8),
      I2 => state_reg(2),
      I3 => state_reg(0),
      I4 => state_reg(1),
      O => s_udp_payload_axis_tready_reg_i_5_n_0
    );
s_udp_payload_axis_tready_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      I1 => \hdr_ptr_reg_reg_n_0_[0]\,
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \hdr_ptr_reg_reg_n_0_[2]\,
      O => s_udp_payload_axis_tready_reg_i_6_n_0
    );
s_udp_payload_axis_tready_reg_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101010000000"
    )
        port map (
      I0 => state_reg(1),
      I1 => state_reg(2),
      I2 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      I3 => \^tx_udp_hdr_ready\,
      I4 => tx_udp_hdr_valid,
      I5 => state_reg(0),
      O => s_udp_payload_axis_tready_reg_i_7_n_0
    );
s_udp_payload_axis_tready_reg_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => state_reg(1),
      I1 => state_reg(2),
      I2 => tx_udp_payload_axis_tvalid_1,
      O => s_udp_payload_axis_tready_reg_i_8_n_0
    );
s_udp_payload_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => s_udp_payload_axis_tready_next,
      Q => \^tx_udp_payload_axis_tready\,
      R => sync_reg(0)
    );
\state_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF0051"
    )
        port map (
      I0 => \state_reg[1]_i_2_n_0\,
      I1 => \state_reg_reg[0]_0\,
      I2 => \state_reg__0\(0),
      I3 => \state_reg__0\(1),
      I4 => \state_reg[0]_i_3_n_0\,
      I5 => \state_reg__0\(2),
      O => \state_next__0\(0)
    );
\state_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7000F8007000F000"
    )
        port map (
      I0 => tx_udp_payload_axis_tvalid_1,
      I1 => \^tx_udp_payload_axis_tready\,
      I2 => \state_reg__0\(0),
      I3 => \state_reg__0\(1),
      I4 => DOBDO(8),
      I5 => \last_word_data_reg[7]_i_3__0_n_0\,
      O => \state_reg[0]_i_3_n_0\
    );
\state_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002EEEEEEE"
    )
        port map (
      I0 => \state_reg[1]_i_2_n_0\,
      I1 => \state_reg__0\(1),
      I2 => DOBDO(8),
      I3 => tx_udp_payload_axis_tvalid_1,
      I4 => \^tx_udp_payload_axis_tready\,
      I5 => \state_reg__0\(2),
      O => \state_next__0\(1)
    );
\state_reg[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \state_reg__0\(0),
      I1 => \hdr_ptr_reg_reg_n_0_[2]\,
      I2 => \hdr_ptr_reg_reg_n_0_[1]\,
      I3 => \hdr_ptr_reg_reg_n_0_[0]\,
      I4 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      O => \state_reg[1]_i_2_n_0\
    );
\state_reg[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00101010"
    )
        port map (
      I0 => \state_reg__0\(1),
      I1 => \state_reg__0\(0),
      I2 => \state_reg__0\(2),
      I3 => DOBDO(8),
      I4 => tx_udp_payload_axis_tvalid_1,
      O => \state_next__0\(2)
    );
state_reg_inst: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg__0\(2),
      O => state_reg(2)
    );
\state_reg_inst__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg__0\(1),
      O => state_reg(1)
    );
\state_reg_inst__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \state_reg__0\(0),
      O => state_reg(0)
    );
\state_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => \state_next__0\(0),
      Q => \state_reg__0\(0),
      R => sync_reg(0)
    );
\state_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => \state_next__0\(1),
      Q => \state_reg__0\(1),
      R => sync_reg(0)
    );
\state_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => \state_next__0\(2),
      Q => \state_reg__0\(2),
      R => sync_reg(0)
    );
\temp_m_ip_payload_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => E(0),
      D => \last_word_data_reg[0]_i_1__1_n_0\,
      Q => temp_m_ip_payload_axis_tdata_reg(0),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => E(0),
      D => \last_word_data_reg[1]_i_1__1_n_0\,
      Q => temp_m_ip_payload_axis_tdata_reg(1),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => E(0),
      D => \last_word_data_reg[2]_i_1__1_n_0\,
      Q => temp_m_ip_payload_axis_tdata_reg(2),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => E(0),
      D => \last_word_data_reg[3]_i_1__1_n_0\,
      Q => temp_m_ip_payload_axis_tdata_reg(3),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => E(0),
      D => \last_word_data_reg[4]_i_1__1_n_0\,
      Q => temp_m_ip_payload_axis_tdata_reg(4),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => E(0),
      D => \last_word_data_reg[5]_i_1__1_n_0\,
      Q => temp_m_ip_payload_axis_tdata_reg(5),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => E(0),
      D => \last_word_data_reg[6]_i_1__1_n_0\,
      Q => temp_m_ip_payload_axis_tdata_reg(6),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => E(0),
      D => \last_word_data_reg[7]_i_2__1_n_0\,
      Q => temp_m_ip_payload_axis_tdata_reg(7),
      R => '0'
    );
\temp_m_ip_payload_axis_tlast_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => DOBDO(8),
      I1 => state_reg(1),
      I2 => state_reg(2),
      O => m_ip_payload_axis_tlast_int
    );
temp_m_ip_payload_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => E(0),
      D => m_ip_payload_axis_tlast_int,
      Q => temp_m_ip_payload_axis_tlast_reg,
      R => '0'
    );
\temp_m_ip_payload_axis_tuser_reg_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF8000"
    )
        port map (
      I0 => \temp_m_ip_payload_axis_tuser_reg_i_2__0_n_0\,
      I1 => \^tx_udp_payload_axis_tready\,
      I2 => tx_udp_payload_axis_tvalid_1,
      I3 => DOBDO(8),
      I4 => DOBDO(9),
      I5 => \temp_m_ip_payload_axis_tuser_reg_i_3__0_n_0\,
      O => m_ip_payload_axis_tuser_int
    );
\temp_m_ip_payload_axis_tuser_reg_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => state_reg(0),
      I1 => \last_word_data_reg[7]_i_3__0_n_0\,
      O => \temp_m_ip_payload_axis_tuser_reg_i_2__0_n_0\
    );
\temp_m_ip_payload_axis_tuser_reg_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => state_reg(2),
      I1 => state_reg(1),
      O => \temp_m_ip_payload_axis_tuser_reg_i_3__0_n_0\
    );
temp_m_ip_payload_axis_tuser_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => E(0),
      D => m_ip_payload_axis_tuser_int,
      Q => temp_m_ip_payload_axis_tuser_reg,
      R => '0'
    );
\temp_m_ip_payload_axis_tvalid_reg_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5500000045405500"
    )
        port map (
      I0 => sync_reg(0),
      I1 => s_udp_payload_axis_tready_reg_i_3_n_0,
      I2 => \^m_ip_payload_axis_tvalid_reg_reg_0\,
      I3 => temp_m_ip_payload_axis_tvalid_reg,
      I4 => \^m_ip_payload_axis_tready_int_reg_reg_0\,
      I5 => temp_m_ip_payload_axis_tvalid_reg_reg_0,
      O => \temp_m_ip_payload_axis_tvalid_reg_i_1__1_n_0\
    );
temp_m_ip_payload_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => '1',
      D => \temp_m_ip_payload_axis_tvalid_reg_i_1__1_n_0\,
      Q => temp_m_ip_payload_axis_tvalid_reg,
      R => '0'
    );
\udp_checksum_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_checksum_reg_reg[15]_0\(0),
      Q => \udp_checksum_reg_reg_n_0_[0]\,
      R => '0'
    );
\udp_checksum_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_checksum_reg_reg[15]_0\(10),
      Q => data6(2),
      R => '0'
    );
\udp_checksum_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_checksum_reg_reg[15]_0\(11),
      Q => data6(3),
      R => '0'
    );
\udp_checksum_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_checksum_reg_reg[15]_0\(12),
      Q => data6(4),
      R => '0'
    );
\udp_checksum_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_checksum_reg_reg[15]_0\(13),
      Q => data6(5),
      R => '0'
    );
\udp_checksum_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_checksum_reg_reg[15]_0\(14),
      Q => data6(6),
      R => '0'
    );
\udp_checksum_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_checksum_reg_reg[15]_0\(15),
      Q => data6(7),
      R => '0'
    );
\udp_checksum_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_checksum_reg_reg[15]_0\(1),
      Q => \udp_checksum_reg_reg_n_0_[1]\,
      R => '0'
    );
\udp_checksum_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_checksum_reg_reg[15]_0\(2),
      Q => \udp_checksum_reg_reg_n_0_[2]\,
      R => '0'
    );
\udp_checksum_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_checksum_reg_reg[15]_0\(3),
      Q => \udp_checksum_reg_reg_n_0_[3]\,
      R => '0'
    );
\udp_checksum_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_checksum_reg_reg[15]_0\(4),
      Q => \udp_checksum_reg_reg_n_0_[4]\,
      R => '0'
    );
\udp_checksum_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_checksum_reg_reg[15]_0\(5),
      Q => \udp_checksum_reg_reg_n_0_[5]\,
      R => '0'
    );
\udp_checksum_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_checksum_reg_reg[15]_0\(6),
      Q => \udp_checksum_reg_reg_n_0_[6]\,
      R => '0'
    );
\udp_checksum_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_checksum_reg_reg[15]_0\(7),
      Q => \udp_checksum_reg_reg_n_0_[7]\,
      R => '0'
    );
\udp_checksum_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_checksum_reg_reg[15]_0\(8),
      Q => data6(0),
      R => '0'
    );
\udp_checksum_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_checksum_reg_reg[15]_0\(9),
      Q => data6(1),
      R => '0'
    );
\udp_dest_port_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_dest_port_reg_reg[15]_0\(0),
      Q => \udp_dest_port_reg_reg_n_0_[0]\,
      R => '0'
    );
\udp_dest_port_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_dest_port_reg_reg[15]_0\(10),
      Q => data2(2),
      R => '0'
    );
\udp_dest_port_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_dest_port_reg_reg[15]_0\(11),
      Q => data2(3),
      R => '0'
    );
\udp_dest_port_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_dest_port_reg_reg[15]_0\(12),
      Q => data2(4),
      R => '0'
    );
\udp_dest_port_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_dest_port_reg_reg[15]_0\(13),
      Q => data2(5),
      R => '0'
    );
\udp_dest_port_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_dest_port_reg_reg[15]_0\(14),
      Q => data2(6),
      R => '0'
    );
\udp_dest_port_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_dest_port_reg_reg[15]_0\(15),
      Q => data2(7),
      R => '0'
    );
\udp_dest_port_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_dest_port_reg_reg[15]_0\(1),
      Q => \udp_dest_port_reg_reg_n_0_[1]\,
      R => '0'
    );
\udp_dest_port_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_dest_port_reg_reg[15]_0\(2),
      Q => \udp_dest_port_reg_reg_n_0_[2]\,
      R => '0'
    );
\udp_dest_port_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_dest_port_reg_reg[15]_0\(3),
      Q => \udp_dest_port_reg_reg_n_0_[3]\,
      R => '0'
    );
\udp_dest_port_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_dest_port_reg_reg[15]_0\(4),
      Q => \udp_dest_port_reg_reg_n_0_[4]\,
      R => '0'
    );
\udp_dest_port_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_dest_port_reg_reg[15]_0\(5),
      Q => \udp_dest_port_reg_reg_n_0_[5]\,
      R => '0'
    );
\udp_dest_port_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_dest_port_reg_reg[15]_0\(6),
      Q => \udp_dest_port_reg_reg_n_0_[6]\,
      R => '0'
    );
\udp_dest_port_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_dest_port_reg_reg[15]_0\(7),
      Q => \udp_dest_port_reg_reg_n_0_[7]\,
      R => '0'
    );
\udp_dest_port_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_dest_port_reg_reg[15]_0\(8),
      Q => data2(0),
      R => '0'
    );
\udp_dest_port_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_dest_port_reg_reg[15]_0\(9),
      Q => data2(1),
      R => '0'
    );
\udp_length_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => state_reg(0),
      I1 => state_reg(1),
      I2 => tx_udp_hdr_valid,
      I3 => \^tx_udp_hdr_ready\,
      I4 => state_reg(2),
      O => store_udp_hdr
    );
\udp_length_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_length_reg_reg[15]_0\(0),
      Q => \^d\(0),
      R => '0'
    );
\udp_length_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_length_reg_reg[15]_0\(10),
      Q => data4(2),
      R => '0'
    );
\udp_length_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_length_reg_reg[15]_0\(11),
      Q => data4(3),
      R => '0'
    );
\udp_length_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_length_reg_reg[15]_0\(12),
      Q => data4(4),
      R => '0'
    );
\udp_length_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_length_reg_reg[15]_0\(13),
      Q => data4(5),
      R => '0'
    );
\udp_length_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_length_reg_reg[15]_0\(14),
      Q => data4(6),
      R => '0'
    );
\udp_length_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_length_reg_reg[15]_0\(15),
      Q => data4(7),
      R => '0'
    );
\udp_length_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_length_reg_reg[15]_0\(1),
      Q => \udp_length_reg_reg_n_0_[1]\,
      R => '0'
    );
\udp_length_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_length_reg_reg[15]_0\(2),
      Q => \udp_length_reg_reg_n_0_[2]\,
      R => '0'
    );
\udp_length_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_length_reg_reg[15]_0\(3),
      Q => \udp_length_reg_reg_n_0_[3]\,
      R => '0'
    );
\udp_length_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_length_reg_reg[15]_0\(4),
      Q => \udp_length_reg_reg_n_0_[4]\,
      R => '0'
    );
\udp_length_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_length_reg_reg[15]_0\(5),
      Q => \udp_length_reg_reg_n_0_[5]\,
      R => '0'
    );
\udp_length_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_length_reg_reg[15]_0\(6),
      Q => \udp_length_reg_reg_n_0_[6]\,
      R => '0'
    );
\udp_length_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_length_reg_reg[15]_0\(7),
      Q => \udp_length_reg_reg_n_0_[7]\,
      R => '0'
    );
\udp_length_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_length_reg_reg[15]_0\(8),
      Q => data4(0),
      R => '0'
    );
\udp_length_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_length_reg_reg[15]_0\(9),
      Q => data4(1),
      R => '0'
    );
\udp_source_port_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_source_port_reg_reg[15]_0\(0),
      Q => \udp_source_port_reg_reg_n_0_[0]\,
      R => '0'
    );
\udp_source_port_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_source_port_reg_reg[15]_0\(10),
      Q => data0(2),
      R => '0'
    );
\udp_source_port_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_source_port_reg_reg[15]_0\(11),
      Q => data0(3),
      R => '0'
    );
\udp_source_port_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_source_port_reg_reg[15]_0\(12),
      Q => data0(4),
      R => '0'
    );
\udp_source_port_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_source_port_reg_reg[15]_0\(13),
      Q => data0(5),
      R => '0'
    );
\udp_source_port_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_source_port_reg_reg[15]_0\(14),
      Q => data0(6),
      R => '0'
    );
\udp_source_port_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_source_port_reg_reg[15]_0\(15),
      Q => data0(7),
      R => '0'
    );
\udp_source_port_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_source_port_reg_reg[15]_0\(1),
      Q => \udp_source_port_reg_reg_n_0_[1]\,
      R => '0'
    );
\udp_source_port_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_source_port_reg_reg[15]_0\(2),
      Q => \udp_source_port_reg_reg_n_0_[2]\,
      R => '0'
    );
\udp_source_port_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_source_port_reg_reg[15]_0\(3),
      Q => \udp_source_port_reg_reg_n_0_[3]\,
      R => '0'
    );
\udp_source_port_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_source_port_reg_reg[15]_0\(4),
      Q => \udp_source_port_reg_reg_n_0_[4]\,
      R => '0'
    );
\udp_source_port_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_source_port_reg_reg[15]_0\(5),
      Q => \udp_source_port_reg_reg_n_0_[5]\,
      R => '0'
    );
\udp_source_port_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_source_port_reg_reg[15]_0\(6),
      Q => \udp_source_port_reg_reg_n_0_[6]\,
      R => '0'
    );
\udp_source_port_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_source_port_reg_reg[15]_0\(7),
      Q => \udp_source_port_reg_reg_n_0_[7]\,
      R => '0'
    );
\udp_source_port_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_source_port_reg_reg[15]_0\(8),
      Q => data0(0),
      R => '0'
    );
\udp_source_port_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => store_udp_hdr,
      D => \udp_source_port_reg_reg[15]_0\(9),
      Q => data0(1),
      R => '0'
    );
word_count_next0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => word_count_next0_carry_n_0,
      CO(2) => word_count_next0_carry_n_1,
      CO(1) => word_count_next0_carry_n_2,
      CO(0) => word_count_next0_carry_n_3,
      CYINIT => \sel0__0\(0),
      DI(3 downto 0) => \sel0__0\(4 downto 1),
      O(3 downto 0) => word_count_next0(4 downto 1),
      S(3) => \word_count_next0_carry_i_1__2_n_0\,
      S(2) => \word_count_next0_carry_i_2__2_n_0\,
      S(1) => \word_count_next0_carry_i_3__1_n_0\,
      S(0) => \word_count_next0_carry_i_4__1_n_0\
    );
\word_count_next0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => word_count_next0_carry_n_0,
      CO(3) => \word_count_next0_carry__0_n_0\,
      CO(2) => \word_count_next0_carry__0_n_1\,
      CO(1) => \word_count_next0_carry__0_n_2\,
      CO(0) => \word_count_next0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sel0__0\(8 downto 5),
      O(3 downto 0) => word_count_next0(8 downto 5),
      S(3) => \word_count_next0_carry__0_i_1__2_n_0\,
      S(2) => \word_count_next0_carry__0_i_2__2_n_0\,
      S(1) => \word_count_next0_carry__0_i_3__2_n_0\,
      S(0) => \word_count_next0_carry__0_i_4__2_n_0\
    );
\word_count_next0_carry__0_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(8),
      O => \word_count_next0_carry__0_i_1__2_n_0\
    );
\word_count_next0_carry__0_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(7),
      O => \word_count_next0_carry__0_i_2__2_n_0\
    );
\word_count_next0_carry__0_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(6),
      O => \word_count_next0_carry__0_i_3__2_n_0\
    );
\word_count_next0_carry__0_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(5),
      O => \word_count_next0_carry__0_i_4__2_n_0\
    );
\word_count_next0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_carry__0_n_0\,
      CO(3) => \word_count_next0_carry__1_n_0\,
      CO(2) => \word_count_next0_carry__1_n_1\,
      CO(1) => \word_count_next0_carry__1_n_2\,
      CO(0) => \word_count_next0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \sel0__0\(12 downto 9),
      O(3 downto 0) => word_count_next0(12 downto 9),
      S(3) => \word_count_next0_carry__1_i_1__2_n_0\,
      S(2) => \word_count_next0_carry__1_i_2__2_n_0\,
      S(1) => \word_count_next0_carry__1_i_3__2_n_0\,
      S(0) => \word_count_next0_carry__1_i_4__2_n_0\
    );
\word_count_next0_carry__1_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(12),
      O => \word_count_next0_carry__1_i_1__2_n_0\
    );
\word_count_next0_carry__1_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(11),
      O => \word_count_next0_carry__1_i_2__2_n_0\
    );
\word_count_next0_carry__1_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(10),
      O => \word_count_next0_carry__1_i_3__2_n_0\
    );
\word_count_next0_carry__1_i_4__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(9),
      O => \word_count_next0_carry__1_i_4__2_n_0\
    );
\word_count_next0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_carry__1_n_0\,
      CO(3 downto 2) => \NLW_word_count_next0_carry__2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \word_count_next0_carry__2_n_2\,
      CO(0) => \word_count_next0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \sel0__0\(14 downto 13),
      O(3) => \NLW_word_count_next0_carry__2_O_UNCONNECTED\(3),
      O(2 downto 0) => word_count_next0(15 downto 13),
      S(3) => '0',
      S(2) => \word_count_next0_carry__2_i_1__2_n_0\,
      S(1) => \word_count_next0_carry__2_i_2__2_n_0\,
      S(0) => \word_count_next0_carry__2_i_3__2_n_0\
    );
\word_count_next0_carry__2_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(15),
      O => \word_count_next0_carry__2_i_1__2_n_0\
    );
\word_count_next0_carry__2_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(14),
      O => \word_count_next0_carry__2_i_2__2_n_0\
    );
\word_count_next0_carry__2_i_3__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(13),
      O => \word_count_next0_carry__2_i_3__2_n_0\
    );
\word_count_next0_carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(4),
      O => \word_count_next0_carry_i_1__2_n_0\
    );
\word_count_next0_carry_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(3),
      O => \word_count_next0_carry_i_2__2_n_0\
    );
\word_count_next0_carry_i_3__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(2),
      O => \word_count_next0_carry_i_3__1_n_0\
    );
\word_count_next0_carry_i_4__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sel0__0\(1),
      O => \word_count_next0_carry_i_4__1_n_0\
    );
\word_count_next0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \word_count_next0_inferred__0/i__carry_n_0\,
      CO(2) => \word_count_next0_inferred__0/i__carry_n_1\,
      CO(1) => \word_count_next0_inferred__0/i__carry_n_2\,
      CO(0) => \word_count_next0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => \udp_length_reg_reg_n_0_[5]\,
      DI(2) => \udp_length_reg_reg_n_0_[4]\,
      DI(1) => \udp_length_reg_reg_n_0_[3]\,
      DI(0) => '0',
      O(3 downto 0) => word_count_next00_in(5 downto 2),
      S(3) => \i__carry_i_1__5_n_0\,
      S(2) => \i__carry_i_2__4_n_0\,
      S(1) => \i__carry_i_3__3_n_0\,
      S(0) => \udp_length_reg_reg_n_0_[2]\
    );
\word_count_next0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_inferred__0/i__carry_n_0\,
      CO(3) => \word_count_next0_inferred__0/i__carry__0_n_0\,
      CO(2) => \word_count_next0_inferred__0/i__carry__0_n_1\,
      CO(1) => \word_count_next0_inferred__0/i__carry__0_n_2\,
      CO(0) => \word_count_next0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => data4(1 downto 0),
      DI(1) => \udp_length_reg_reg_n_0_[7]\,
      DI(0) => \udp_length_reg_reg_n_0_[6]\,
      O(3 downto 0) => word_count_next00_in(9 downto 6),
      S(3) => \i__carry__0_i_1__5_n_0\,
      S(2) => \i__carry__0_i_2__5_n_0\,
      S(1) => \i__carry__0_i_3__5_n_0\,
      S(0) => \i__carry__0_i_4__5_n_0\
    );
\word_count_next0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_inferred__0/i__carry__0_n_0\,
      CO(3) => \word_count_next0_inferred__0/i__carry__1_n_0\,
      CO(2) => \word_count_next0_inferred__0/i__carry__1_n_1\,
      CO(1) => \word_count_next0_inferred__0/i__carry__1_n_2\,
      CO(0) => \word_count_next0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => data4(5 downto 2),
      O(3 downto 0) => word_count_next00_in(13 downto 10),
      S(3) => \i__carry__1_i_1__4_n_0\,
      S(2) => \i__carry__1_i_2__4_n_0\,
      S(1) => \i__carry__1_i_3__4_n_0\,
      S(0) => \i__carry__1_i_4__3_n_0\
    );
\word_count_next0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \word_count_next0_inferred__0/i__carry__1_n_0\,
      CO(3 downto 1) => \NLW_word_count_next0_inferred__0/i__carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \word_count_next0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => data4(6),
      O(3 downto 2) => \NLW_word_count_next0_inferred__0/i__carry__2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => word_count_next00_in(15 downto 14),
      S(3 downto 2) => B"00",
      S(1) => \i__carry__2_i_1__3_n_0\,
      S(0) => \i__carry__2_i_2__3_n_0\
    );
\word_count_reg[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^d\(0),
      I1 => state_reg(0),
      I2 => \sel0__0\(0),
      O => \word_count_reg[0]_i_1__1_n_0\
    );
\word_count_reg[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => word_count_next00_in(10),
      I1 => state_reg(0),
      I2 => word_count_next0(10),
      O => \word_count_reg[10]_i_1__2_n_0\
    );
\word_count_reg[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => word_count_next00_in(11),
      I1 => state_reg(0),
      I2 => word_count_next0(11),
      O => \word_count_reg[11]_i_1__2_n_0\
    );
\word_count_reg[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => word_count_next00_in(12),
      I1 => state_reg(0),
      I2 => word_count_next0(12),
      O => \word_count_reg[12]_i_1__2_n_0\
    );
\word_count_reg[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => word_count_next00_in(13),
      I1 => state_reg(0),
      I2 => word_count_next0(13),
      O => \word_count_reg[13]_i_1__2_n_0\
    );
\word_count_reg[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => word_count_next00_in(14),
      I1 => state_reg(0),
      I2 => word_count_next0(14),
      O => \word_count_reg[14]_i_1__2_n_0\
    );
\word_count_reg[15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080F00"
    )
        port map (
      I0 => tx_udp_payload_axis_tvalid_1,
      I1 => \^tx_udp_payload_axis_tready\,
      I2 => state_reg(2),
      I3 => state_reg(0),
      I4 => state_reg(1),
      O => \word_count_reg[15]_i_1__2_n_0\
    );
\word_count_reg[15]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => word_count_next00_in(15),
      I1 => state_reg(0),
      I2 => word_count_next0(15),
      O => \word_count_reg[15]_i_2__2_n_0\
    );
\word_count_reg[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \udp_length_reg_reg_n_0_[1]\,
      I1 => state_reg(0),
      I2 => word_count_next0(1),
      O => \word_count_reg[1]_i_1__2_n_0\
    );
\word_count_reg[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => word_count_next00_in(2),
      I1 => state_reg(0),
      I2 => word_count_next0(2),
      O => \word_count_reg[2]_i_1__2_n_0\
    );
\word_count_reg[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => word_count_next00_in(3),
      I1 => state_reg(0),
      I2 => word_count_next0(3),
      O => \word_count_reg[3]_i_1__2_n_0\
    );
\word_count_reg[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => word_count_next00_in(4),
      I1 => state_reg(0),
      I2 => word_count_next0(4),
      O => \word_count_reg[4]_i_1__2_n_0\
    );
\word_count_reg[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => word_count_next00_in(5),
      I1 => state_reg(0),
      I2 => word_count_next0(5),
      O => \word_count_reg[5]_i_1__2_n_0\
    );
\word_count_reg[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => word_count_next00_in(6),
      I1 => state_reg(0),
      I2 => word_count_next0(6),
      O => \word_count_reg[6]_i_1__2_n_0\
    );
\word_count_reg[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => word_count_next00_in(7),
      I1 => state_reg(0),
      I2 => word_count_next0(7),
      O => \word_count_reg[7]_i_1__2_n_0\
    );
\word_count_reg[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => word_count_next00_in(8),
      I1 => state_reg(0),
      I2 => word_count_next0(8),
      O => \word_count_reg[8]_i_1__2_n_0\
    );
\word_count_reg[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => word_count_next00_in(9),
      I1 => state_reg(0),
      I2 => word_count_next0(9),
      O => \word_count_reg[9]_i_1__2_n_0\
    );
\word_count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \word_count_reg[15]_i_1__2_n_0\,
      D => \word_count_reg[0]_i_1__1_n_0\,
      Q => \sel0__0\(0),
      R => '0'
    );
\word_count_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \word_count_reg[15]_i_1__2_n_0\,
      D => \word_count_reg[10]_i_1__2_n_0\,
      Q => \sel0__0\(10),
      R => '0'
    );
\word_count_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \word_count_reg[15]_i_1__2_n_0\,
      D => \word_count_reg[11]_i_1__2_n_0\,
      Q => \sel0__0\(11),
      R => '0'
    );
\word_count_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \word_count_reg[15]_i_1__2_n_0\,
      D => \word_count_reg[12]_i_1__2_n_0\,
      Q => \sel0__0\(12),
      R => '0'
    );
\word_count_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \word_count_reg[15]_i_1__2_n_0\,
      D => \word_count_reg[13]_i_1__2_n_0\,
      Q => \sel0__0\(13),
      R => '0'
    );
\word_count_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \word_count_reg[15]_i_1__2_n_0\,
      D => \word_count_reg[14]_i_1__2_n_0\,
      Q => \sel0__0\(14),
      R => '0'
    );
\word_count_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \word_count_reg[15]_i_1__2_n_0\,
      D => \word_count_reg[15]_i_2__2_n_0\,
      Q => \sel0__0\(15),
      R => '0'
    );
\word_count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \word_count_reg[15]_i_1__2_n_0\,
      D => \word_count_reg[1]_i_1__2_n_0\,
      Q => \sel0__0\(1),
      R => '0'
    );
\word_count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \word_count_reg[15]_i_1__2_n_0\,
      D => \word_count_reg[2]_i_1__2_n_0\,
      Q => \sel0__0\(2),
      R => '0'
    );
\word_count_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \word_count_reg[15]_i_1__2_n_0\,
      D => \word_count_reg[3]_i_1__2_n_0\,
      Q => \sel0__0\(3),
      R => '0'
    );
\word_count_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \word_count_reg[15]_i_1__2_n_0\,
      D => \word_count_reg[4]_i_1__2_n_0\,
      Q => \sel0__0\(4),
      R => '0'
    );
\word_count_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \word_count_reg[15]_i_1__2_n_0\,
      D => \word_count_reg[5]_i_1__2_n_0\,
      Q => \sel0__0\(5),
      R => '0'
    );
\word_count_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \word_count_reg[15]_i_1__2_n_0\,
      D => \word_count_reg[6]_i_1__2_n_0\,
      Q => \sel0__0\(6),
      R => '0'
    );
\word_count_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \word_count_reg[15]_i_1__2_n_0\,
      D => \word_count_reg[7]_i_1__2_n_0\,
      Q => \sel0__0\(7),
      R => '0'
    );
\word_count_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \word_count_reg[15]_i_1__2_n_0\,
      D => \word_count_reg[8]_i_1__2_n_0\,
      Q => \sel0__0\(8),
      R => '0'
    );
\word_count_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg_1,
      CE => \word_count_reg[15]_i_1__2_n_0\,
      D => \word_count_reg[9]_i_1__2_n_0\,
      Q => \sel0__0\(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_arp is
  port (
    read_eth_header_reg_reg : out STD_LOGIC;
    arp_tx_eth_hdr_valid : out STD_LOGIC;
    m_eth_payload_axis_tready_int_reg : out STD_LOGIC;
    data13 : out STD_LOGIC_VECTOR ( 0 to 0 );
    arp_tx_eth_payload_axis_tlast : out STD_LOGIC;
    arp_response_valid : out STD_LOGIC;
    s_eth_payload_axis_tready_reg_reg : out STD_LOGIC;
    arp_rx_eth_hdr_ready : out STD_LOGIC;
    temp_m_eth_payload_axis_tvalid_reg_reg : out STD_LOGIC;
    arp_request_ready : out STD_LOGIC;
    arp_response_error_reg_reg_0 : out STD_LOGIC;
    arp_tx_eth_payload_axis_tvalid : out STD_LOGIC;
    arp_request_operation_reg_reg_0 : out STD_LOGIC;
    \cache_query_request_ip_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \cache_query_request_ip_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    query_request_ready_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_select_ip_reg0 : out STD_LOGIC;
    s_select_arp_reg_reg : out STD_LOGIC;
    m_eth_payload_axis_tready_int_reg_reg : out STD_LOGIC;
    m_eth_type_reg0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_select_arp_reg_reg_0 : out STD_LOGIC;
    s_select_ip_reg_reg : out STD_LOGIC;
    \m_eth_dest_mac_reg_reg[47]\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \m_eth_payload_axis_tdata_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \arp_response_mac_reg_reg[47]_0\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_eth_header_next : in STD_LOGIC;
    \m_eth_payload_axis_tdata_reg_reg[7]_0\ : in STD_LOGIC;
    m_eth_payload_axis_tready_int_early : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_eth_payload_axis_tlast_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cache_query_request_ip_reg_reg[1]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \cache_query_request_ip_reg_reg[0]_2\ : in STD_LOGIC;
    ip_addr_mem_reg : in STD_LOGIC;
    ip_addr_mem_reg_0 : in STD_LOGIC;
    ip_addr_mem_reg_1 : in STD_LOGIC;
    ip_addr_mem_reg_2 : in STD_LOGIC;
    ip_addr_mem_reg_3 : in STD_LOGIC;
    ip_addr_mem_reg_4 : in STD_LOGIC;
    ip_addr_mem_reg_5 : in STD_LOGIC;
    ip_addr_mem_reg_6 : in STD_LOGIC;
    m_eth_payload_axis_tlast_reg_reg_0 : in STD_LOGIC;
    temp_m_eth_payload_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    rx_eth_payload_axis_tlast : in STD_LOGIC;
    \ptr_reg_reg[0]\ : in STD_LOGIC;
    s_select_ip_reg_reg_0 : in STD_LOGIC;
    temp_m_eth_payload_axis_tvalid_reg_reg_1 : in STD_LOGIC;
    rx_eth_payload_axis_tvalid : in STD_LOGIC;
    rx_eth_payload_axis_tuser : in STD_LOGIC;
    \m_arp_tha_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    read_arp_header_reg_reg : in STD_LOGIC;
    cache_query_request_valid_reg_reg_0 : in STD_LOGIC;
    arp_request_valid : in STD_LOGIC;
    arp_response_ready : in STD_LOGIC;
    grant_encoded : in STD_LOGIC;
    temp_m_eth_payload_axis_tvalid_reg_reg_2 : in STD_LOGIC;
    s_select_arp : in STD_LOGIC;
    s_select_ip_reg_reg_1 : in STD_LOGIC;
    ip_addr_mem_reg_7 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_eth_src_mac_reg_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_arp : entity is "arp";
end design_1_axis_udp_ethernet_0_0_arp;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_arp is
  signal arp_cache_inst_n_0 : STD_LOGIC;
  signal arp_cache_inst_n_11 : STD_LOGIC;
  signal arp_cache_inst_n_12 : STD_LOGIC;
  signal arp_cache_inst_n_13 : STD_LOGIC;
  signal arp_cache_inst_n_14 : STD_LOGIC;
  signal arp_cache_inst_n_15 : STD_LOGIC;
  signal arp_cache_inst_n_16 : STD_LOGIC;
  signal arp_cache_inst_n_17 : STD_LOGIC;
  signal arp_cache_inst_n_18 : STD_LOGIC;
  signal arp_cache_inst_n_19 : STD_LOGIC;
  signal arp_cache_inst_n_20 : STD_LOGIC;
  signal arp_cache_inst_n_21 : STD_LOGIC;
  signal arp_cache_inst_n_22 : STD_LOGIC;
  signal arp_cache_inst_n_23 : STD_LOGIC;
  signal arp_cache_inst_n_24 : STD_LOGIC;
  signal arp_cache_inst_n_25 : STD_LOGIC;
  signal arp_cache_inst_n_26 : STD_LOGIC;
  signal arp_cache_inst_n_27 : STD_LOGIC;
  signal arp_cache_inst_n_28 : STD_LOGIC;
  signal arp_cache_inst_n_29 : STD_LOGIC;
  signal arp_cache_inst_n_30 : STD_LOGIC;
  signal arp_cache_inst_n_31 : STD_LOGIC;
  signal arp_cache_inst_n_32 : STD_LOGIC;
  signal arp_cache_inst_n_33 : STD_LOGIC;
  signal arp_cache_inst_n_34 : STD_LOGIC;
  signal arp_cache_inst_n_35 : STD_LOGIC;
  signal arp_cache_inst_n_36 : STD_LOGIC;
  signal arp_cache_inst_n_37 : STD_LOGIC;
  signal arp_cache_inst_n_38 : STD_LOGIC;
  signal arp_cache_inst_n_39 : STD_LOGIC;
  signal arp_cache_inst_n_40 : STD_LOGIC;
  signal arp_cache_inst_n_41 : STD_LOGIC;
  signal arp_cache_inst_n_42 : STD_LOGIC;
  signal arp_cache_inst_n_43 : STD_LOGIC;
  signal arp_cache_inst_n_44 : STD_LOGIC;
  signal arp_cache_inst_n_45 : STD_LOGIC;
  signal arp_cache_inst_n_46 : STD_LOGIC;
  signal arp_cache_inst_n_47 : STD_LOGIC;
  signal arp_cache_inst_n_48 : STD_LOGIC;
  signal arp_cache_inst_n_49 : STD_LOGIC;
  signal arp_cache_inst_n_50 : STD_LOGIC;
  signal arp_cache_inst_n_51 : STD_LOGIC;
  signal arp_cache_inst_n_52 : STD_LOGIC;
  signal arp_cache_inst_n_53 : STD_LOGIC;
  signal arp_cache_inst_n_54 : STD_LOGIC;
  signal arp_cache_inst_n_55 : STD_LOGIC;
  signal arp_cache_inst_n_56 : STD_LOGIC;
  signal arp_cache_inst_n_57 : STD_LOGIC;
  signal arp_cache_inst_n_58 : STD_LOGIC;
  signal arp_cache_inst_n_59 : STD_LOGIC;
  signal arp_cache_inst_n_60 : STD_LOGIC;
  signal arp_cache_inst_n_61 : STD_LOGIC;
  signal arp_cache_inst_n_62 : STD_LOGIC;
  signal arp_cache_inst_n_63 : STD_LOGIC;
  signal arp_cache_inst_n_64 : STD_LOGIC;
  signal arp_cache_inst_n_65 : STD_LOGIC;
  signal arp_cache_inst_n_66 : STD_LOGIC;
  signal arp_cache_inst_n_67 : STD_LOGIC;
  signal arp_cache_inst_n_68 : STD_LOGIC;
  signal arp_cache_inst_n_69 : STD_LOGIC;
  signal arp_cache_inst_n_70 : STD_LOGIC;
  signal arp_cache_inst_n_71 : STD_LOGIC;
  signal arp_cache_inst_n_72 : STD_LOGIC;
  signal arp_cache_inst_n_73 : STD_LOGIC;
  signal arp_cache_inst_n_75 : STD_LOGIC;
  signal arp_cache_inst_n_76 : STD_LOGIC;
  signal arp_cache_inst_n_77 : STD_LOGIC;
  signal arp_cache_inst_n_78 : STD_LOGIC;
  signal arp_cache_inst_n_79 : STD_LOGIC;
  signal arp_cache_inst_n_80 : STD_LOGIC;
  signal arp_cache_inst_n_81 : STD_LOGIC;
  signal arp_cache_inst_n_82 : STD_LOGIC;
  signal arp_cache_inst_n_83 : STD_LOGIC;
  signal arp_cache_inst_n_84 : STD_LOGIC;
  signal arp_cache_inst_n_85 : STD_LOGIC;
  signal arp_cache_inst_n_86 : STD_LOGIC;
  signal arp_cache_inst_n_87 : STD_LOGIC;
  signal arp_cache_inst_n_88 : STD_LOGIC;
  signal arp_cache_inst_n_89 : STD_LOGIC;
  signal arp_cache_inst_n_90 : STD_LOGIC;
  signal arp_cache_inst_n_91 : STD_LOGIC;
  signal arp_cache_inst_n_92 : STD_LOGIC;
  signal arp_cache_inst_n_93 : STD_LOGIC;
  signal arp_eth_rx_inst_n_10 : STD_LOGIC;
  signal arp_eth_rx_inst_n_11 : STD_LOGIC;
  signal arp_eth_rx_inst_n_12 : STD_LOGIC;
  signal arp_eth_rx_inst_n_13 : STD_LOGIC;
  signal arp_eth_rx_inst_n_14 : STD_LOGIC;
  signal arp_eth_rx_inst_n_15 : STD_LOGIC;
  signal arp_eth_rx_inst_n_16 : STD_LOGIC;
  signal arp_eth_rx_inst_n_17 : STD_LOGIC;
  signal arp_eth_rx_inst_n_18 : STD_LOGIC;
  signal arp_eth_rx_inst_n_19 : STD_LOGIC;
  signal arp_eth_rx_inst_n_20 : STD_LOGIC;
  signal arp_eth_rx_inst_n_21 : STD_LOGIC;
  signal arp_eth_rx_inst_n_22 : STD_LOGIC;
  signal arp_eth_rx_inst_n_23 : STD_LOGIC;
  signal arp_eth_rx_inst_n_24 : STD_LOGIC;
  signal arp_eth_rx_inst_n_25 : STD_LOGIC;
  signal arp_eth_rx_inst_n_26 : STD_LOGIC;
  signal arp_eth_rx_inst_n_27 : STD_LOGIC;
  signal arp_eth_rx_inst_n_28 : STD_LOGIC;
  signal arp_eth_rx_inst_n_29 : STD_LOGIC;
  signal arp_eth_rx_inst_n_30 : STD_LOGIC;
  signal arp_eth_rx_inst_n_31 : STD_LOGIC;
  signal arp_eth_rx_inst_n_32 : STD_LOGIC;
  signal arp_eth_rx_inst_n_33 : STD_LOGIC;
  signal arp_eth_rx_inst_n_34 : STD_LOGIC;
  signal arp_eth_rx_inst_n_35 : STD_LOGIC;
  signal arp_eth_rx_inst_n_36 : STD_LOGIC;
  signal arp_eth_rx_inst_n_39 : STD_LOGIC;
  signal arp_eth_rx_inst_n_5 : STD_LOGIC;
  signal arp_request_ip_reg : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal arp_request_operation_reg : STD_LOGIC;
  signal \^arp_request_operation_reg_reg_0\ : STD_LOGIC;
  signal \^arp_request_ready\ : STD_LOGIC;
  signal arp_request_ready_reg_i_1_n_0 : STD_LOGIC;
  signal arp_request_retry_cnt_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal arp_request_retry_cnt_reg0 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \arp_request_retry_cnt_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \arp_request_retry_cnt_reg[5]_i_10_n_0\ : STD_LOGIC;
  signal \arp_request_retry_cnt_reg[5]_i_11_n_0\ : STD_LOGIC;
  signal \arp_request_retry_cnt_reg[5]_i_12_n_0\ : STD_LOGIC;
  signal \arp_request_retry_cnt_reg[5]_i_13_n_0\ : STD_LOGIC;
  signal \arp_request_retry_cnt_reg[5]_i_14_n_0\ : STD_LOGIC;
  signal \arp_request_retry_cnt_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \arp_request_retry_cnt_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \arp_request_retry_cnt_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \arp_request_retry_cnt_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \arp_request_retry_cnt_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \arp_request_retry_cnt_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \arp_request_retry_cnt_reg[5]_i_9_n_0\ : STD_LOGIC;
  signal arp_request_timer_next : STD_LOGIC_VECTOR ( 35 downto 0 );
  signal \arp_request_timer_next0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__0_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__0_n_1\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__0_n_2\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__0_n_3\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__1_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__1_n_1\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__1_n_2\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__1_n_3\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__2_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__2_n_1\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__2_n_2\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__2_n_3\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__3_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__3_n_1\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__3_n_2\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__3_n_3\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__4_i_1_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__4_i_2_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__4_i_3_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__4_i_4_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__4_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__4_n_1\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__4_n_2\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__4_n_3\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__5_i_1_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__5_i_2_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__5_i_3_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__5_i_4_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__5_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__5_n_1\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__5_n_2\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__5_n_3\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__6_i_1_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__6_i_2_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__6_i_3_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__6_i_4_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__6_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__6_n_1\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__6_n_2\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__6_n_3\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__7_i_1_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__7_i_2_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__7_i_3_n_0\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__7_n_2\ : STD_LOGIC;
  signal \arp_request_timer_next0_carry__7_n_3\ : STD_LOGIC;
  signal arp_request_timer_next0_carry_i_1_n_0 : STD_LOGIC;
  signal arp_request_timer_next0_carry_i_2_n_0 : STD_LOGIC;
  signal arp_request_timer_next0_carry_i_3_n_0 : STD_LOGIC;
  signal arp_request_timer_next0_carry_i_4_n_0 : STD_LOGIC;
  signal arp_request_timer_next0_carry_n_0 : STD_LOGIC;
  signal arp_request_timer_next0_carry_n_1 : STD_LOGIC;
  signal arp_request_timer_next0_carry_n_2 : STD_LOGIC;
  signal arp_request_timer_next0_carry_n_3 : STD_LOGIC;
  signal \arp_request_timer_reg[22]_i_2_n_0\ : STD_LOGIC;
  signal \arp_request_timer_reg[35]_i_2_n_0\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[10]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[11]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[12]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[13]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[14]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[15]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[16]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[17]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[18]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[19]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[20]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[21]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[22]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[23]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[24]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[25]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[26]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[27]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[28]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[29]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[30]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[31]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[32]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[33]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[34]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[35]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[4]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[5]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[6]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[7]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[8]\ : STD_LOGIC;
  signal \arp_request_timer_reg_reg_n_0_[9]\ : STD_LOGIC;
  signal arp_response_error_reg_i_1_n_0 : STD_LOGIC;
  signal \arp_response_mac_reg[47]_i_1_n_0\ : STD_LOGIC;
  signal \^arp_response_valid\ : STD_LOGIC;
  signal arp_response_valid_reg_i_2_n_0 : STD_LOGIC;
  signal \cache_query_request_ip_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal \^cache_query_request_ip_reg_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal cache_query_request_valid_reg : STD_LOGIC;
  signal cache_query_request_valid_reg_i_2_n_0 : STD_LOGIC;
  signal cache_query_request_valid_reg_i_4_n_0 : STD_LOGIC;
  signal cache_write_request_ip_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal cache_write_request_mac_next : STD_LOGIC;
  signal cache_write_request_mac_reg : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal cache_write_request_valid_reg : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 35 downto 1 );
  signal incoming_arp_sha : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal incoming_arp_spa : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal incoming_eth_src_mac : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal incoming_frame_ready : STD_LOGIC;
  signal outgoing_arp_oper_next : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal outgoing_arp_oper_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal outgoing_arp_tha_next : STD_LOGIC;
  signal outgoing_arp_tha_reg : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal outgoing_arp_tpa_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal outgoing_eth_dest_mac_next : STD_LOGIC;
  signal outgoing_eth_dest_mac_reg : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \outgoing_frame_valid_next1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \outgoing_frame_valid_next1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal outgoing_frame_valid_reg_reg_n_0 : STD_LOGIC;
  signal query_ip_valid_reg_i_1_n_0 : STD_LOGIC;
  signal \NLW_arp_request_timer_next0_carry__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_arp_request_timer_next0_carry__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_outgoing_frame_valid_next1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_outgoing_frame_valid_next1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_outgoing_frame_valid_next1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_outgoing_frame_valid_next1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_outgoing_frame_valid_next1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_outgoing_frame_valid_next1_inferred__1/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_outgoing_frame_valid_next1_inferred__1/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_outgoing_frame_valid_next1_inferred__1/i__carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of arp_request_ready_reg_i_1 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \arp_request_retry_cnt_reg[1]_i_2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \arp_request_retry_cnt_reg[3]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \arp_request_retry_cnt_reg[4]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \arp_request_retry_cnt_reg[5]_i_10\ : label is "soft_lutpair166";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of arp_request_timer_next0_carry : label is 35;
  attribute ADDER_THRESHOLD of \arp_request_timer_next0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \arp_request_timer_next0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \arp_request_timer_next0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \arp_request_timer_next0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \arp_request_timer_next0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \arp_request_timer_next0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \arp_request_timer_next0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \arp_request_timer_next0_carry__7\ : label is 35;
  attribute SOFT_HLUTNM of \arp_request_timer_reg[0]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[10]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[11]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[14]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[16]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[19]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[20]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[24]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[28]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[29]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[30]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[31]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[32]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[33]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[34]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[35]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[3]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[4]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[5]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[6]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \arp_request_timer_reg[8]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of arp_response_valid_reg_i_2 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of cache_query_request_valid_reg_i_4 : label is "soft_lutpair179";
begin
  arp_request_operation_reg_reg_0 <= \^arp_request_operation_reg_reg_0\;
  arp_request_ready <= \^arp_request_ready\;
  arp_response_valid <= \^arp_response_valid\;
  \cache_query_request_ip_reg_reg[0]_0\(0) <= \^cache_query_request_ip_reg_reg[0]_0\(0);
arp_cache_inst: entity work.design_1_axis_udp_ethernet_0_0_arp_cache
     port map (
      D(8 downto 0) => \cache_query_request_ip_reg_reg[0]_1\(8 downto 0),
      Q(13 downto 12) => incoming_arp_spa(31 downto 30),
      Q(11) => incoming_arp_spa(23),
      Q(10) => incoming_arp_spa(21),
      Q(9) => incoming_arp_spa(19),
      Q(8 downto 0) => incoming_arp_spa(8 downto 0),
      arp_request_ip_reg(7) => arp_request_ip_reg(31),
      arp_request_ip_reg(6 downto 0) => arp_request_ip_reg(7 downto 1),
      arp_request_operation_reg => arp_request_operation_reg,
      arp_request_operation_reg_reg => cache_query_request_valid_reg_i_4_n_0,
      arp_request_retry_cnt_reg(1 downto 0) => arp_request_retry_cnt_reg(1 downto 0),
      \arp_request_retry_cnt_reg_reg[0]\ => arp_cache_inst_n_78,
      \arp_request_retry_cnt_reg_reg[1]\ => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      \arp_request_retry_cnt_reg_reg[2]\ => arp_cache_inst_n_85,
      \arp_request_timer_reg_reg[12]\ => arp_cache_inst_n_92,
      \arp_request_timer_reg_reg[16]\ => arp_cache_inst_n_89,
      \arp_request_timer_reg_reg[20]\ => arp_cache_inst_n_88,
      \arp_request_timer_reg_reg[22]\ => \arp_request_timer_reg[22]_i_2_n_0\,
      \arp_request_timer_reg_reg[24]\ => arp_cache_inst_n_86,
      arp_response_valid_reg_reg => arp_response_valid_reg_i_2_n_0,
      arp_response_valid_reg_reg_0 => \arp_response_mac_reg[47]_i_1_n_0\,
      \cache_query_request_ip_reg_reg[31]\(13) => arp_cache_inst_n_60,
      \cache_query_request_ip_reg_reg[31]\(12) => arp_cache_inst_n_61,
      \cache_query_request_ip_reg_reg[31]\(11) => arp_cache_inst_n_62,
      \cache_query_request_ip_reg_reg[31]\(10) => arp_cache_inst_n_63,
      \cache_query_request_ip_reg_reg[31]\(9) => arp_cache_inst_n_64,
      \cache_query_request_ip_reg_reg[31]\(8) => arp_cache_inst_n_65,
      \cache_query_request_ip_reg_reg[31]\(7) => arp_cache_inst_n_66,
      \cache_query_request_ip_reg_reg[31]\(6) => arp_cache_inst_n_67,
      \cache_query_request_ip_reg_reg[31]\(5) => arp_cache_inst_n_68,
      \cache_query_request_ip_reg_reg[31]\(4) => arp_cache_inst_n_69,
      \cache_query_request_ip_reg_reg[31]\(3) => arp_cache_inst_n_70,
      \cache_query_request_ip_reg_reg[31]\(2) => arp_cache_inst_n_71,
      \cache_query_request_ip_reg_reg[31]\(1) => arp_cache_inst_n_72,
      \cache_query_request_ip_reg_reg[31]\(0) => arp_cache_inst_n_73,
      cache_query_request_valid_reg => cache_query_request_valid_reg,
      cache_query_request_valid_reg_reg => arp_cache_inst_n_11,
      cache_query_request_valid_reg_reg_0 => arp_cache_inst_n_12,
      cache_query_request_valid_reg_reg_1 => arp_cache_inst_n_13,
      cache_query_request_valid_reg_reg_10 => arp_cache_inst_n_22,
      cache_query_request_valid_reg_reg_11 => arp_cache_inst_n_23,
      cache_query_request_valid_reg_reg_12 => arp_cache_inst_n_24,
      cache_query_request_valid_reg_reg_13 => arp_cache_inst_n_25,
      cache_query_request_valid_reg_reg_14 => arp_cache_inst_n_26,
      cache_query_request_valid_reg_reg_15 => arp_cache_inst_n_27,
      cache_query_request_valid_reg_reg_16 => arp_cache_inst_n_28,
      cache_query_request_valid_reg_reg_17 => arp_cache_inst_n_29,
      cache_query_request_valid_reg_reg_18 => arp_cache_inst_n_30,
      cache_query_request_valid_reg_reg_19 => arp_cache_inst_n_31,
      cache_query_request_valid_reg_reg_2 => arp_cache_inst_n_14,
      cache_query_request_valid_reg_reg_20 => arp_cache_inst_n_32,
      cache_query_request_valid_reg_reg_21 => arp_cache_inst_n_33,
      cache_query_request_valid_reg_reg_22 => arp_cache_inst_n_34,
      cache_query_request_valid_reg_reg_23 => arp_cache_inst_n_35,
      cache_query_request_valid_reg_reg_24 => arp_cache_inst_n_36,
      cache_query_request_valid_reg_reg_25 => arp_cache_inst_n_37,
      cache_query_request_valid_reg_reg_26 => arp_cache_inst_n_38,
      cache_query_request_valid_reg_reg_27 => arp_cache_inst_n_39,
      cache_query_request_valid_reg_reg_28 => arp_cache_inst_n_40,
      cache_query_request_valid_reg_reg_29 => arp_cache_inst_n_41,
      cache_query_request_valid_reg_reg_3 => arp_cache_inst_n_15,
      cache_query_request_valid_reg_reg_30 => arp_cache_inst_n_42,
      cache_query_request_valid_reg_reg_31 => arp_cache_inst_n_43,
      cache_query_request_valid_reg_reg_32 => arp_cache_inst_n_44,
      cache_query_request_valid_reg_reg_33 => arp_cache_inst_n_45,
      cache_query_request_valid_reg_reg_34 => arp_cache_inst_n_46,
      cache_query_request_valid_reg_reg_35 => arp_cache_inst_n_47,
      cache_query_request_valid_reg_reg_36 => arp_cache_inst_n_48,
      cache_query_request_valid_reg_reg_37 => arp_cache_inst_n_49,
      cache_query_request_valid_reg_reg_38 => arp_cache_inst_n_50,
      cache_query_request_valid_reg_reg_39 => arp_cache_inst_n_51,
      cache_query_request_valid_reg_reg_4 => arp_cache_inst_n_16,
      cache_query_request_valid_reg_reg_40 => arp_cache_inst_n_52,
      cache_query_request_valid_reg_reg_41 => arp_cache_inst_n_53,
      cache_query_request_valid_reg_reg_42 => arp_cache_inst_n_54,
      cache_query_request_valid_reg_reg_43 => arp_cache_inst_n_55,
      cache_query_request_valid_reg_reg_44 => arp_cache_inst_n_56,
      cache_query_request_valid_reg_reg_45 => arp_cache_inst_n_57,
      cache_query_request_valid_reg_reg_46 => arp_cache_inst_n_58,
      cache_query_request_valid_reg_reg_47 => arp_cache_inst_n_59,
      cache_query_request_valid_reg_reg_48 => arp_cache_inst_n_76,
      cache_query_request_valid_reg_reg_49 => arp_cache_inst_n_77,
      cache_query_request_valid_reg_reg_5 => arp_cache_inst_n_17,
      cache_query_request_valid_reg_reg_50 => cache_query_request_valid_reg_i_2_n_0,
      cache_query_request_valid_reg_reg_51 => cache_query_request_valid_reg_reg_0,
      cache_query_request_valid_reg_reg_6 => arp_cache_inst_n_18,
      cache_query_request_valid_reg_reg_7 => arp_cache_inst_n_19,
      cache_query_request_valid_reg_reg_8 => arp_cache_inst_n_20,
      cache_query_request_valid_reg_reg_9 => arp_cache_inst_n_21,
      cache_write_request_valid_reg => cache_write_request_valid_reg,
      data1(12 downto 10) => data1(27 downto 25),
      data1(9 downto 7) => data1(23 downto 21),
      data1(6 downto 5) => data1(18 downto 17),
      data1(4) => data1(15),
      data1(3 downto 2) => data1(13 downto 12),
      data1(1) => data1(9),
      data1(0) => data1(7),
      ip_addr_mem_reg_0 => ip_addr_mem_reg,
      ip_addr_mem_reg_1 => ip_addr_mem_reg_0,
      ip_addr_mem_reg_2 => ip_addr_mem_reg_1,
      ip_addr_mem_reg_3 => ip_addr_mem_reg_2,
      ip_addr_mem_reg_4 => ip_addr_mem_reg_3,
      ip_addr_mem_reg_5 => ip_addr_mem_reg_4,
      ip_addr_mem_reg_6 => ip_addr_mem_reg_5,
      ip_addr_mem_reg_7 => ip_addr_mem_reg_6,
      ip_addr_mem_reg_8 => ip_addr_mem_reg_7,
      outgoing_arp_tha_next => outgoing_arp_tha_next,
      \outgoing_arp_tpa_reg_reg[29]\ => \arp_request_retry_cnt_reg[5]_i_5_n_0\,
      \outgoing_arp_tpa_reg_reg[29]_0\ => \arp_request_retry_cnt_reg[5]_i_4_n_0\,
      \query_ip_reg_reg[0]_0\ => \^cache_query_request_ip_reg_reg[0]_0\(0),
      query_ip_valid_reg_reg_0 => query_ip_valid_reg_i_1_n_0,
      query_request_ready_reg_reg_0 => arp_cache_inst_n_0,
      query_request_ready_reg_reg_1 => query_request_ready_reg_reg(0),
      query_response_valid_reg_reg_0 => arp_cache_inst_n_79,
      query_response_valid_reg_reg_1 => arp_cache_inst_n_80,
      query_response_valid_reg_reg_2 => arp_cache_inst_n_81,
      query_response_valid_reg_reg_3 => arp_cache_inst_n_82,
      query_response_valid_reg_reg_4 => arp_cache_inst_n_83,
      query_response_valid_reg_reg_5 => arp_cache_inst_n_84,
      query_response_valid_reg_reg_6 => arp_cache_inst_n_87,
      query_response_valid_reg_reg_7 => arp_cache_inst_n_90,
      query_response_valid_reg_reg_8 => arp_cache_inst_n_91,
      query_response_valid_reg_reg_9 => arp_cache_inst_n_93,
      \rd_ptr_reg_reg_rep[0]_0\ => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      sync_reg(0) => sync_reg(0),
      \sync_reg_reg[3]\ => arp_cache_inst_n_75,
      \write_ip_reg_reg[31]_0\(31 downto 0) => cache_write_request_ip_reg(31 downto 0),
      \write_mac_reg_reg[47]_0\(47 downto 0) => cache_write_request_mac_reg(47 downto 0)
    );
arp_eth_rx_inst: entity work.design_1_axis_udp_ethernet_0_0_arp_eth_rx
     port map (
      CO(0) => \outgoing_frame_valid_next1_inferred__1/i__carry__2_n_0\,
      D(1) => outgoing_arp_oper_next(3),
      D(0) => outgoing_arp_oper_next(1),
      E(0) => cache_write_request_mac_next,
      Q(47 downto 0) => incoming_eth_src_mac(47 downto 0),
      S(3) => arp_eth_rx_inst_n_10,
      S(2) => arp_eth_rx_inst_n_11,
      S(1) => arp_eth_rx_inst_n_12,
      S(0) => arp_eth_rx_inst_n_13,
      SR(0) => SR(0),
      arp_rx_eth_hdr_ready => arp_rx_eth_hdr_ready,
      incoming_frame_ready => incoming_frame_ready,
      \m_arp_htype_reg_reg[10]_0\ => arp_eth_rx_inst_n_5,
      \m_arp_oper_reg_reg[1]_0\(0) => outgoing_eth_dest_mac_next,
      \m_arp_sha_reg_reg[47]_0\(47 downto 0) => incoming_arp_sha(47 downto 0),
      \m_arp_spa_reg_reg[31]_0\(31 downto 0) => incoming_arp_spa(31 downto 0),
      \m_arp_tha_reg_reg[10]_0\(3) => arp_eth_rx_inst_n_21,
      \m_arp_tha_reg_reg[10]_0\(2) => arp_eth_rx_inst_n_22,
      \m_arp_tha_reg_reg[10]_0\(1) => arp_eth_rx_inst_n_23,
      \m_arp_tha_reg_reg[10]_0\(0) => arp_eth_rx_inst_n_24,
      \m_arp_tha_reg_reg[22]_0\(3) => arp_eth_rx_inst_n_25,
      \m_arp_tha_reg_reg[22]_0\(2) => arp_eth_rx_inst_n_26,
      \m_arp_tha_reg_reg[22]_0\(1) => arp_eth_rx_inst_n_27,
      \m_arp_tha_reg_reg[22]_0\(0) => arp_eth_rx_inst_n_28,
      \m_arp_tha_reg_reg[34]_0\(3) => arp_eth_rx_inst_n_29,
      \m_arp_tha_reg_reg[34]_0\(2) => arp_eth_rx_inst_n_30,
      \m_arp_tha_reg_reg[34]_0\(1) => arp_eth_rx_inst_n_31,
      \m_arp_tha_reg_reg[34]_0\(0) => arp_eth_rx_inst_n_32,
      \m_arp_tha_reg_reg[46]_0\(3) => arp_eth_rx_inst_n_33,
      \m_arp_tha_reg_reg[46]_0\(2) => arp_eth_rx_inst_n_34,
      \m_arp_tha_reg_reg[46]_0\(1) => arp_eth_rx_inst_n_35,
      \m_arp_tha_reg_reg[46]_0\(0) => arp_eth_rx_inst_n_36,
      \m_arp_tha_reg_reg[47]_0\ => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      \m_arp_tha_reg_reg[7]_0\(7 downto 0) => \m_arp_tha_reg_reg[7]\(7 downto 0),
      \m_arp_tpa_reg_reg[21]_0\(3) => arp_eth_rx_inst_n_14,
      \m_arp_tpa_reg_reg[21]_0\(2) => arp_eth_rx_inst_n_15,
      \m_arp_tpa_reg_reg[21]_0\(1) => arp_eth_rx_inst_n_16,
      \m_arp_tpa_reg_reg[21]_0\(0) => arp_eth_rx_inst_n_17,
      \m_arp_tpa_reg_reg[31]_0\(2) => arp_eth_rx_inst_n_18,
      \m_arp_tpa_reg_reg[31]_0\(1) => arp_eth_rx_inst_n_19,
      \m_arp_tpa_reg_reg[31]_0\(0) => arp_eth_rx_inst_n_20,
      \m_eth_src_mac_reg_reg[47]_0\(47 downto 0) => \m_eth_src_mac_reg_reg[47]\(47 downto 0),
      outgoing_arp_tha_next => outgoing_arp_tha_next,
      \outgoing_arp_tha_reg_reg[0]\(0) => \outgoing_frame_valid_next1_inferred__0/i__carry__1_n_1\,
      outgoing_frame_valid_reg_reg => arp_eth_rx_inst_n_39,
      outgoing_frame_valid_reg_reg_0 => outgoing_frame_valid_reg_reg_n_0,
      \ptr_reg_reg[0]_0\ => \ptr_reg_reg[0]\,
      read_arp_header_reg_reg_0 => read_arp_header_reg_reg,
      read_eth_header_next => read_eth_header_next,
      read_eth_header_reg_reg_0 => read_eth_header_reg_reg,
      rx_eth_payload_axis_tlast => rx_eth_payload_axis_tlast,
      rx_eth_payload_axis_tuser => rx_eth_payload_axis_tuser,
      rx_eth_payload_axis_tvalid => rx_eth_payload_axis_tvalid,
      s_eth_payload_axis_tready_reg_reg_0 => s_eth_payload_axis_tready_reg_reg,
      s_select_arp => s_select_arp,
      s_select_arp_reg_reg => s_select_arp_reg_reg,
      s_select_arp_reg_reg_0 => s_select_arp_reg_reg_0,
      s_select_ip_reg0 => s_select_ip_reg0,
      s_select_ip_reg_reg => s_select_ip_reg_reg,
      s_select_ip_reg_reg_0 => s_select_ip_reg_reg_0,
      s_select_ip_reg_reg_1 => s_select_ip_reg_reg_1,
      sync_reg(0) => sync_reg(0),
      temp_m_eth_payload_axis_tvalid_reg_reg => temp_m_eth_payload_axis_tvalid_reg_reg_0,
      temp_m_eth_payload_axis_tvalid_reg_reg_0 => temp_m_eth_payload_axis_tvalid_reg_reg_1
    );
arp_eth_tx_inst: entity work.design_1_axis_udp_ethernet_0_0_arp_eth_tx
     port map (
      D(31 downto 0) => outgoing_arp_tpa_reg(31 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      \arp_oper_reg_reg[0]_0\ => outgoing_frame_valid_reg_reg_n_0,
      \arp_oper_reg_reg[3]_0\(2) => outgoing_arp_oper_reg(3),
      \arp_oper_reg_reg[3]_0\(1 downto 0) => outgoing_arp_oper_reg(1 downto 0),
      \arp_spa_reg_reg[31]_0\ => data13(0),
      \arp_tha_reg_reg[47]_0\(47 downto 0) => outgoing_arp_tha_reg(47 downto 0),
      arp_tx_eth_hdr_valid => arp_tx_eth_hdr_valid,
      arp_tx_eth_payload_axis_tlast => arp_tx_eth_payload_axis_tlast,
      arp_tx_eth_payload_axis_tvalid => arp_tx_eth_payload_axis_tvalid,
      grant_encoded => grant_encoded,
      incoming_frame_ready => incoming_frame_ready,
      \m_eth_dest_mac_reg_reg[47]_0\(47 downto 0) => \m_eth_dest_mac_reg_reg[47]\(47 downto 0),
      \m_eth_dest_mac_reg_reg[47]_1\(47 downto 0) => outgoing_eth_dest_mac_reg(47 downto 0),
      \m_eth_payload_axis_tdata_reg_reg[7]_0\(7 downto 0) => \m_eth_payload_axis_tdata_reg_reg[7]\(7 downto 0),
      \m_eth_payload_axis_tdata_reg_reg[7]_1\ => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      m_eth_payload_axis_tlast_reg_reg_0(0) => m_eth_payload_axis_tlast_reg_reg(0),
      m_eth_payload_axis_tlast_reg_reg_1 => m_eth_payload_axis_tlast_reg_reg_0,
      m_eth_payload_axis_tready_int_early => m_eth_payload_axis_tready_int_early,
      m_eth_payload_axis_tready_int_reg_reg_0 => m_eth_payload_axis_tready_int_reg,
      m_eth_payload_axis_tready_int_reg_reg_1 => m_eth_payload_axis_tready_int_reg_reg,
      m_eth_type_reg0(0) => m_eth_type_reg0(0),
      sync_reg(0) => sync_reg(0),
      temp_m_eth_payload_axis_tvalid_reg_reg_0 => temp_m_eth_payload_axis_tvalid_reg_reg,
      temp_m_eth_payload_axis_tvalid_reg_reg_1 => temp_m_eth_payload_axis_tvalid_reg_reg_2
    );
arp_request_operation_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_76,
      Q => arp_request_operation_reg,
      R => sync_reg(0)
    );
arp_request_ready_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1011"
    )
        port map (
      I0 => arp_request_operation_reg,
      I1 => sync_reg(0),
      I2 => arp_response_ready,
      I3 => \^arp_response_valid\,
      O => arp_request_ready_reg_i_1_n_0
    );
arp_request_ready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_request_ready_reg_i_1_n_0,
      Q => \^arp_request_ready\,
      R => '0'
    );
\arp_request_retry_cnt_reg[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \arp_request_retry_cnt_reg[5]_i_5_n_0\,
      I1 => \arp_request_retry_cnt_reg[5]_i_4_n_0\,
      O => \arp_request_retry_cnt_reg[1]_i_2_n_0\
    );
\arp_request_retry_cnt_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => arp_request_retry_cnt_reg(0),
      I1 => arp_request_retry_cnt_reg(1),
      I2 => arp_request_retry_cnt_reg(2),
      O => arp_request_retry_cnt_reg0(2)
    );
\arp_request_retry_cnt_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => arp_request_retry_cnt_reg(2),
      I1 => arp_request_retry_cnt_reg(1),
      I2 => arp_request_retry_cnt_reg(0),
      I3 => arp_request_retry_cnt_reg(3),
      O => arp_request_retry_cnt_reg0(3)
    );
\arp_request_retry_cnt_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFE0001"
    )
        port map (
      I0 => arp_request_retry_cnt_reg(3),
      I1 => arp_request_retry_cnt_reg(0),
      I2 => arp_request_retry_cnt_reg(1),
      I3 => arp_request_retry_cnt_reg(2),
      I4 => arp_request_retry_cnt_reg(4),
      O => arp_request_retry_cnt_reg0(4)
    );
\arp_request_retry_cnt_reg[5]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[4]\,
      I1 => \arp_request_timer_reg_reg_n_0_[8]\,
      I2 => \arp_request_timer_reg_reg_n_0_[0]\,
      I3 => \arp_request_timer_reg_reg_n_0_[32]\,
      O => \arp_request_retry_cnt_reg[5]_i_10_n_0\
    );
\arp_request_retry_cnt_reg[5]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[25]\,
      I1 => \arp_request_timer_reg_reg_n_0_[1]\,
      I2 => \arp_request_timer_reg_reg_n_0_[16]\,
      I3 => \arp_request_timer_reg_reg_n_0_[13]\,
      O => \arp_request_retry_cnt_reg[5]_i_11_n_0\
    );
\arp_request_retry_cnt_reg[5]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[22]\,
      I1 => \arp_request_timer_reg_reg_n_0_[11]\,
      I2 => \arp_request_timer_reg_reg_n_0_[31]\,
      I3 => \arp_request_timer_reg_reg_n_0_[21]\,
      O => \arp_request_retry_cnt_reg[5]_i_12_n_0\
    );
\arp_request_retry_cnt_reg[5]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[12]\,
      I1 => \arp_request_timer_reg_reg_n_0_[27]\,
      I2 => \arp_request_timer_reg_reg_n_0_[34]\,
      I3 => \arp_request_timer_reg_reg_n_0_[23]\,
      O => \arp_request_retry_cnt_reg[5]_i_13_n_0\
    );
\arp_request_retry_cnt_reg[5]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[3]\,
      I1 => \arp_request_timer_reg_reg_n_0_[15]\,
      I2 => \arp_request_timer_reg_reg_n_0_[19]\,
      I3 => \arp_request_timer_reg_reg_n_0_[24]\,
      O => \arp_request_retry_cnt_reg[5]_i_14_n_0\
    );
\arp_request_retry_cnt_reg[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => arp_request_operation_reg,
      I1 => \arp_request_retry_cnt_reg[5]_i_4_n_0\,
      I2 => \arp_request_retry_cnt_reg[5]_i_5_n_0\,
      O => \arp_request_retry_cnt_reg[5]_i_2_n_0\
    );
\arp_request_retry_cnt_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => arp_request_retry_cnt_reg(4),
      I1 => arp_request_retry_cnt_reg(2),
      I2 => arp_request_retry_cnt_reg(1),
      I3 => arp_request_retry_cnt_reg(0),
      I4 => arp_request_retry_cnt_reg(3),
      I5 => arp_request_retry_cnt_reg(5),
      O => arp_request_retry_cnt_reg0(5)
    );
\arp_request_retry_cnt_reg[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => arp_request_retry_cnt_reg(5),
      I1 => arp_request_retry_cnt_reg(3),
      I2 => arp_request_retry_cnt_reg(0),
      I3 => arp_request_retry_cnt_reg(1),
      I4 => arp_request_retry_cnt_reg(2),
      I5 => arp_request_retry_cnt_reg(4),
      O => \arp_request_retry_cnt_reg[5]_i_4_n_0\
    );
\arp_request_retry_cnt_reg[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => \arp_request_retry_cnt_reg[5]_i_6_n_0\,
      I1 => \arp_request_retry_cnt_reg[5]_i_7_n_0\,
      I2 => \arp_request_retry_cnt_reg[5]_i_8_n_0\,
      I3 => \arp_request_retry_cnt_reg[5]_i_9_n_0\,
      O => \arp_request_retry_cnt_reg[5]_i_5_n_0\
    );
\arp_request_retry_cnt_reg[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[5]\,
      I1 => \arp_request_timer_reg_reg_n_0_[2]\,
      I2 => \arp_request_timer_reg_reg_n_0_[20]\,
      I3 => \arp_request_timer_reg_reg_n_0_[7]\,
      I4 => \arp_request_retry_cnt_reg[5]_i_10_n_0\,
      O => \arp_request_retry_cnt_reg[5]_i_6_n_0\
    );
\arp_request_retry_cnt_reg[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[30]\,
      I1 => \arp_request_timer_reg_reg_n_0_[9]\,
      I2 => \arp_request_timer_reg_reg_n_0_[29]\,
      I3 => \arp_request_timer_reg_reg_n_0_[14]\,
      I4 => \arp_request_retry_cnt_reg[5]_i_11_n_0\,
      O => \arp_request_retry_cnt_reg[5]_i_7_n_0\
    );
\arp_request_retry_cnt_reg[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[17]\,
      I1 => \arp_request_timer_reg_reg_n_0_[6]\,
      I2 => \arp_request_timer_reg_reg_n_0_[26]\,
      I3 => \arp_request_timer_reg_reg_n_0_[28]\,
      I4 => \arp_request_retry_cnt_reg[5]_i_12_n_0\,
      O => \arp_request_retry_cnt_reg[5]_i_8_n_0\
    );
\arp_request_retry_cnt_reg[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[18]\,
      I1 => \arp_request_timer_reg_reg_n_0_[10]\,
      I2 => \arp_request_timer_reg_reg_n_0_[35]\,
      I3 => \arp_request_timer_reg_reg_n_0_[33]\,
      I4 => \arp_request_retry_cnt_reg[5]_i_13_n_0\,
      I5 => \arp_request_retry_cnt_reg[5]_i_14_n_0\,
      O => \arp_request_retry_cnt_reg[5]_i_9_n_0\
    );
\arp_request_retry_cnt_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_79,
      Q => arp_request_retry_cnt_reg(0),
      R => sync_reg(0)
    );
\arp_request_retry_cnt_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_78,
      Q => arp_request_retry_cnt_reg(1),
      R => sync_reg(0)
    );
\arp_request_retry_cnt_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => \arp_request_retry_cnt_reg[5]_i_2_n_0\,
      D => arp_request_retry_cnt_reg0(2),
      Q => arp_request_retry_cnt_reg(2),
      R => arp_cache_inst_n_75
    );
\arp_request_retry_cnt_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => \arp_request_retry_cnt_reg[5]_i_2_n_0\,
      D => arp_request_retry_cnt_reg0(3),
      Q => arp_request_retry_cnt_reg(3),
      R => arp_cache_inst_n_75
    );
\arp_request_retry_cnt_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => \arp_request_retry_cnt_reg[5]_i_2_n_0\,
      D => arp_request_retry_cnt_reg0(4),
      Q => arp_request_retry_cnt_reg(4),
      R => arp_cache_inst_n_75
    );
\arp_request_retry_cnt_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => \arp_request_retry_cnt_reg[5]_i_2_n_0\,
      D => arp_request_retry_cnt_reg0(5),
      Q => arp_request_retry_cnt_reg(5),
      R => arp_cache_inst_n_75
    );
arp_request_timer_next0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => arp_request_timer_next0_carry_n_0,
      CO(2) => arp_request_timer_next0_carry_n_1,
      CO(1) => arp_request_timer_next0_carry_n_2,
      CO(0) => arp_request_timer_next0_carry_n_3,
      CYINIT => \arp_request_timer_reg_reg_n_0_[0]\,
      DI(3) => \arp_request_timer_reg_reg_n_0_[4]\,
      DI(2) => \arp_request_timer_reg_reg_n_0_[3]\,
      DI(1) => \arp_request_timer_reg_reg_n_0_[2]\,
      DI(0) => \arp_request_timer_reg_reg_n_0_[1]\,
      O(3 downto 0) => data1(4 downto 1),
      S(3) => arp_request_timer_next0_carry_i_1_n_0,
      S(2) => arp_request_timer_next0_carry_i_2_n_0,
      S(1) => arp_request_timer_next0_carry_i_3_n_0,
      S(0) => arp_request_timer_next0_carry_i_4_n_0
    );
\arp_request_timer_next0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => arp_request_timer_next0_carry_n_0,
      CO(3) => \arp_request_timer_next0_carry__0_n_0\,
      CO(2) => \arp_request_timer_next0_carry__0_n_1\,
      CO(1) => \arp_request_timer_next0_carry__0_n_2\,
      CO(0) => \arp_request_timer_next0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \arp_request_timer_reg_reg_n_0_[8]\,
      DI(2) => \arp_request_timer_reg_reg_n_0_[7]\,
      DI(1) => \arp_request_timer_reg_reg_n_0_[6]\,
      DI(0) => \arp_request_timer_reg_reg_n_0_[5]\,
      O(3 downto 0) => data1(8 downto 5),
      S(3) => \arp_request_timer_next0_carry__0_i_1_n_0\,
      S(2) => \arp_request_timer_next0_carry__0_i_2_n_0\,
      S(1) => \arp_request_timer_next0_carry__0_i_3_n_0\,
      S(0) => \arp_request_timer_next0_carry__0_i_4_n_0\
    );
\arp_request_timer_next0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[8]\,
      O => \arp_request_timer_next0_carry__0_i_1_n_0\
    );
\arp_request_timer_next0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[7]\,
      O => \arp_request_timer_next0_carry__0_i_2_n_0\
    );
\arp_request_timer_next0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[6]\,
      O => \arp_request_timer_next0_carry__0_i_3_n_0\
    );
\arp_request_timer_next0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[5]\,
      O => \arp_request_timer_next0_carry__0_i_4_n_0\
    );
\arp_request_timer_next0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \arp_request_timer_next0_carry__0_n_0\,
      CO(3) => \arp_request_timer_next0_carry__1_n_0\,
      CO(2) => \arp_request_timer_next0_carry__1_n_1\,
      CO(1) => \arp_request_timer_next0_carry__1_n_2\,
      CO(0) => \arp_request_timer_next0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \arp_request_timer_reg_reg_n_0_[12]\,
      DI(2) => \arp_request_timer_reg_reg_n_0_[11]\,
      DI(1) => \arp_request_timer_reg_reg_n_0_[10]\,
      DI(0) => \arp_request_timer_reg_reg_n_0_[9]\,
      O(3 downto 0) => data1(12 downto 9),
      S(3) => \arp_request_timer_next0_carry__1_i_1_n_0\,
      S(2) => \arp_request_timer_next0_carry__1_i_2_n_0\,
      S(1) => \arp_request_timer_next0_carry__1_i_3_n_0\,
      S(0) => \arp_request_timer_next0_carry__1_i_4_n_0\
    );
\arp_request_timer_next0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[12]\,
      O => \arp_request_timer_next0_carry__1_i_1_n_0\
    );
\arp_request_timer_next0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[11]\,
      O => \arp_request_timer_next0_carry__1_i_2_n_0\
    );
\arp_request_timer_next0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[10]\,
      O => \arp_request_timer_next0_carry__1_i_3_n_0\
    );
\arp_request_timer_next0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[9]\,
      O => \arp_request_timer_next0_carry__1_i_4_n_0\
    );
\arp_request_timer_next0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \arp_request_timer_next0_carry__1_n_0\,
      CO(3) => \arp_request_timer_next0_carry__2_n_0\,
      CO(2) => \arp_request_timer_next0_carry__2_n_1\,
      CO(1) => \arp_request_timer_next0_carry__2_n_2\,
      CO(0) => \arp_request_timer_next0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \arp_request_timer_reg_reg_n_0_[16]\,
      DI(2) => \arp_request_timer_reg_reg_n_0_[15]\,
      DI(1) => \arp_request_timer_reg_reg_n_0_[14]\,
      DI(0) => \arp_request_timer_reg_reg_n_0_[13]\,
      O(3 downto 0) => data1(16 downto 13),
      S(3) => \arp_request_timer_next0_carry__2_i_1_n_0\,
      S(2) => \arp_request_timer_next0_carry__2_i_2_n_0\,
      S(1) => \arp_request_timer_next0_carry__2_i_3_n_0\,
      S(0) => \arp_request_timer_next0_carry__2_i_4_n_0\
    );
\arp_request_timer_next0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[16]\,
      O => \arp_request_timer_next0_carry__2_i_1_n_0\
    );
\arp_request_timer_next0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[15]\,
      O => \arp_request_timer_next0_carry__2_i_2_n_0\
    );
\arp_request_timer_next0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[14]\,
      O => \arp_request_timer_next0_carry__2_i_3_n_0\
    );
\arp_request_timer_next0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[13]\,
      O => \arp_request_timer_next0_carry__2_i_4_n_0\
    );
\arp_request_timer_next0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \arp_request_timer_next0_carry__2_n_0\,
      CO(3) => \arp_request_timer_next0_carry__3_n_0\,
      CO(2) => \arp_request_timer_next0_carry__3_n_1\,
      CO(1) => \arp_request_timer_next0_carry__3_n_2\,
      CO(0) => \arp_request_timer_next0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \arp_request_timer_reg_reg_n_0_[20]\,
      DI(2) => \arp_request_timer_reg_reg_n_0_[19]\,
      DI(1) => \arp_request_timer_reg_reg_n_0_[18]\,
      DI(0) => \arp_request_timer_reg_reg_n_0_[17]\,
      O(3 downto 0) => data1(20 downto 17),
      S(3) => \arp_request_timer_next0_carry__3_i_1_n_0\,
      S(2) => \arp_request_timer_next0_carry__3_i_2_n_0\,
      S(1) => \arp_request_timer_next0_carry__3_i_3_n_0\,
      S(0) => \arp_request_timer_next0_carry__3_i_4_n_0\
    );
\arp_request_timer_next0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[20]\,
      O => \arp_request_timer_next0_carry__3_i_1_n_0\
    );
\arp_request_timer_next0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[19]\,
      O => \arp_request_timer_next0_carry__3_i_2_n_0\
    );
\arp_request_timer_next0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[18]\,
      O => \arp_request_timer_next0_carry__3_i_3_n_0\
    );
\arp_request_timer_next0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[17]\,
      O => \arp_request_timer_next0_carry__3_i_4_n_0\
    );
\arp_request_timer_next0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \arp_request_timer_next0_carry__3_n_0\,
      CO(3) => \arp_request_timer_next0_carry__4_n_0\,
      CO(2) => \arp_request_timer_next0_carry__4_n_1\,
      CO(1) => \arp_request_timer_next0_carry__4_n_2\,
      CO(0) => \arp_request_timer_next0_carry__4_n_3\,
      CYINIT => '0',
      DI(3) => \arp_request_timer_reg_reg_n_0_[24]\,
      DI(2) => \arp_request_timer_reg_reg_n_0_[23]\,
      DI(1) => \arp_request_timer_reg_reg_n_0_[22]\,
      DI(0) => \arp_request_timer_reg_reg_n_0_[21]\,
      O(3 downto 0) => data1(24 downto 21),
      S(3) => \arp_request_timer_next0_carry__4_i_1_n_0\,
      S(2) => \arp_request_timer_next0_carry__4_i_2_n_0\,
      S(1) => \arp_request_timer_next0_carry__4_i_3_n_0\,
      S(0) => \arp_request_timer_next0_carry__4_i_4_n_0\
    );
\arp_request_timer_next0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[24]\,
      O => \arp_request_timer_next0_carry__4_i_1_n_0\
    );
\arp_request_timer_next0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[23]\,
      O => \arp_request_timer_next0_carry__4_i_2_n_0\
    );
\arp_request_timer_next0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[22]\,
      O => \arp_request_timer_next0_carry__4_i_3_n_0\
    );
\arp_request_timer_next0_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[21]\,
      O => \arp_request_timer_next0_carry__4_i_4_n_0\
    );
\arp_request_timer_next0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \arp_request_timer_next0_carry__4_n_0\,
      CO(3) => \arp_request_timer_next0_carry__5_n_0\,
      CO(2) => \arp_request_timer_next0_carry__5_n_1\,
      CO(1) => \arp_request_timer_next0_carry__5_n_2\,
      CO(0) => \arp_request_timer_next0_carry__5_n_3\,
      CYINIT => '0',
      DI(3) => \arp_request_timer_reg_reg_n_0_[28]\,
      DI(2) => \arp_request_timer_reg_reg_n_0_[27]\,
      DI(1) => \arp_request_timer_reg_reg_n_0_[26]\,
      DI(0) => \arp_request_timer_reg_reg_n_0_[25]\,
      O(3 downto 0) => data1(28 downto 25),
      S(3) => \arp_request_timer_next0_carry__5_i_1_n_0\,
      S(2) => \arp_request_timer_next0_carry__5_i_2_n_0\,
      S(1) => \arp_request_timer_next0_carry__5_i_3_n_0\,
      S(0) => \arp_request_timer_next0_carry__5_i_4_n_0\
    );
\arp_request_timer_next0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[28]\,
      O => \arp_request_timer_next0_carry__5_i_1_n_0\
    );
\arp_request_timer_next0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[27]\,
      O => \arp_request_timer_next0_carry__5_i_2_n_0\
    );
\arp_request_timer_next0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[26]\,
      O => \arp_request_timer_next0_carry__5_i_3_n_0\
    );
\arp_request_timer_next0_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[25]\,
      O => \arp_request_timer_next0_carry__5_i_4_n_0\
    );
\arp_request_timer_next0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \arp_request_timer_next0_carry__5_n_0\,
      CO(3) => \arp_request_timer_next0_carry__6_n_0\,
      CO(2) => \arp_request_timer_next0_carry__6_n_1\,
      CO(1) => \arp_request_timer_next0_carry__6_n_2\,
      CO(0) => \arp_request_timer_next0_carry__6_n_3\,
      CYINIT => '0',
      DI(3) => \arp_request_timer_reg_reg_n_0_[32]\,
      DI(2) => \arp_request_timer_reg_reg_n_0_[31]\,
      DI(1) => \arp_request_timer_reg_reg_n_0_[30]\,
      DI(0) => \arp_request_timer_reg_reg_n_0_[29]\,
      O(3 downto 0) => data1(32 downto 29),
      S(3) => \arp_request_timer_next0_carry__6_i_1_n_0\,
      S(2) => \arp_request_timer_next0_carry__6_i_2_n_0\,
      S(1) => \arp_request_timer_next0_carry__6_i_3_n_0\,
      S(0) => \arp_request_timer_next0_carry__6_i_4_n_0\
    );
\arp_request_timer_next0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[32]\,
      O => \arp_request_timer_next0_carry__6_i_1_n_0\
    );
\arp_request_timer_next0_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[31]\,
      O => \arp_request_timer_next0_carry__6_i_2_n_0\
    );
\arp_request_timer_next0_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[30]\,
      O => \arp_request_timer_next0_carry__6_i_3_n_0\
    );
\arp_request_timer_next0_carry__6_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[29]\,
      O => \arp_request_timer_next0_carry__6_i_4_n_0\
    );
\arp_request_timer_next0_carry__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \arp_request_timer_next0_carry__6_n_0\,
      CO(3 downto 2) => \NLW_arp_request_timer_next0_carry__7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \arp_request_timer_next0_carry__7_n_2\,
      CO(0) => \arp_request_timer_next0_carry__7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \arp_request_timer_reg_reg_n_0_[34]\,
      DI(0) => \arp_request_timer_reg_reg_n_0_[33]\,
      O(3) => \NLW_arp_request_timer_next0_carry__7_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(35 downto 33),
      S(3) => '0',
      S(2) => \arp_request_timer_next0_carry__7_i_1_n_0\,
      S(1) => \arp_request_timer_next0_carry__7_i_2_n_0\,
      S(0) => \arp_request_timer_next0_carry__7_i_3_n_0\
    );
\arp_request_timer_next0_carry__7_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[35]\,
      O => \arp_request_timer_next0_carry__7_i_1_n_0\
    );
\arp_request_timer_next0_carry__7_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[34]\,
      O => \arp_request_timer_next0_carry__7_i_2_n_0\
    );
\arp_request_timer_next0_carry__7_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[33]\,
      O => \arp_request_timer_next0_carry__7_i_3_n_0\
    );
arp_request_timer_next0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[4]\,
      O => arp_request_timer_next0_carry_i_1_n_0
    );
arp_request_timer_next0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[3]\,
      O => arp_request_timer_next0_carry_i_2_n_0
    );
arp_request_timer_next0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[2]\,
      O => arp_request_timer_next0_carry_i_3_n_0
    );
arp_request_timer_next0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \arp_request_timer_reg_reg_n_0_[1]\,
      O => arp_request_timer_next0_carry_i_4_n_0
    );
\arp_request_timer_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      I1 => \arp_request_timer_reg_reg_n_0_[0]\,
      O => arp_request_timer_next(0)
    );
\arp_request_timer_reg[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(10),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      I2 => \arp_request_timer_reg[35]_i_2_n_0\,
      O => arp_request_timer_next(10)
    );
\arp_request_timer_reg[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data1(11),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      O => arp_request_timer_next(11)
    );
\arp_request_timer_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(14),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      I2 => \arp_request_timer_reg[35]_i_2_n_0\,
      O => arp_request_timer_next(14)
    );
\arp_request_timer_reg[16]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data1(16),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      O => arp_request_timer_next(16)
    );
\arp_request_timer_reg[19]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data1(19),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      O => arp_request_timer_next(19)
    );
\arp_request_timer_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data1(1),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      O => arp_request_timer_next(1)
    );
\arp_request_timer_reg[20]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data1(20),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      O => arp_request_timer_next(20)
    );
\arp_request_timer_reg[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \arp_request_retry_cnt_reg[5]_i_5_n_0\,
      I1 => arp_request_retry_cnt_reg(2),
      I2 => arp_request_retry_cnt_reg(5),
      I3 => arp_request_retry_cnt_reg(4),
      I4 => arp_request_retry_cnt_reg(1),
      I5 => arp_request_retry_cnt_reg(3),
      O => \arp_request_timer_reg[22]_i_2_n_0\
    );
\arp_request_timer_reg[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(24),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      I2 => \arp_request_timer_reg[35]_i_2_n_0\,
      O => arp_request_timer_next(24)
    );
\arp_request_timer_reg[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(28),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      I2 => \arp_request_timer_reg[35]_i_2_n_0\,
      O => arp_request_timer_next(28)
    );
\arp_request_timer_reg[29]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data1(29),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      O => arp_request_timer_next(29)
    );
\arp_request_timer_reg[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data1(2),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      O => arp_request_timer_next(2)
    );
\arp_request_timer_reg[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(30),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      I2 => \arp_request_timer_reg[35]_i_2_n_0\,
      O => arp_request_timer_next(30)
    );
\arp_request_timer_reg[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(31),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      I2 => \arp_request_timer_reg[35]_i_2_n_0\,
      O => arp_request_timer_next(31)
    );
\arp_request_timer_reg[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(32),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      I2 => \arp_request_timer_reg[35]_i_2_n_0\,
      O => arp_request_timer_next(32)
    );
\arp_request_timer_reg[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(33),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      I2 => \arp_request_timer_reg[35]_i_2_n_0\,
      O => arp_request_timer_next(33)
    );
\arp_request_timer_reg[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(34),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      I2 => \arp_request_timer_reg[35]_i_2_n_0\,
      O => arp_request_timer_next(34)
    );
\arp_request_timer_reg[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(35),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      I2 => \arp_request_timer_reg[35]_i_2_n_0\,
      O => arp_request_timer_next(35)
    );
\arp_request_timer_reg[35]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => arp_request_retry_cnt_reg(3),
      I1 => arp_request_retry_cnt_reg(1),
      I2 => arp_request_retry_cnt_reg(4),
      I3 => arp_request_retry_cnt_reg(5),
      I4 => arp_request_retry_cnt_reg(2),
      O => \arp_request_timer_reg[35]_i_2_n_0\
    );
\arp_request_timer_reg[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data1(3),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      O => arp_request_timer_next(3)
    );
\arp_request_timer_reg[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data1(4),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      O => arp_request_timer_next(4)
    );
\arp_request_timer_reg[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data1(5),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      O => arp_request_timer_next(5)
    );
\arp_request_timer_reg[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => data1(6),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      O => arp_request_timer_next(6)
    );
\arp_request_timer_reg[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data1(8),
      I1 => \arp_request_retry_cnt_reg[1]_i_2_n_0\,
      I2 => \arp_request_timer_reg[35]_i_2_n_0\,
      O => arp_request_timer_next(8)
    );
\arp_request_timer_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(0),
      Q => \arp_request_timer_reg_reg_n_0_[0]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(10),
      Q => \arp_request_timer_reg_reg_n_0_[10]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(11),
      Q => \arp_request_timer_reg_reg_n_0_[11]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_cache_inst_n_81,
      D => arp_cache_inst_n_91,
      Q => \arp_request_timer_reg_reg_n_0_[12]\,
      R => sync_reg(0)
    );
\arp_request_timer_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_cache_inst_n_81,
      D => arp_cache_inst_n_90,
      Q => \arp_request_timer_reg_reg_n_0_[13]\,
      R => sync_reg(0)
    );
\arp_request_timer_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(14),
      Q => \arp_request_timer_reg_reg_n_0_[14]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_cache_inst_n_81,
      D => arp_cache_inst_n_89,
      Q => \arp_request_timer_reg_reg_n_0_[15]\,
      R => sync_reg(0)
    );
\arp_request_timer_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(16),
      Q => \arp_request_timer_reg_reg_n_0_[16]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_cache_inst_n_81,
      D => arp_cache_inst_n_88,
      Q => \arp_request_timer_reg_reg_n_0_[17]\,
      R => sync_reg(0)
    );
\arp_request_timer_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_cache_inst_n_81,
      D => arp_cache_inst_n_87,
      Q => \arp_request_timer_reg_reg_n_0_[18]\,
      R => sync_reg(0)
    );
\arp_request_timer_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(19),
      Q => \arp_request_timer_reg_reg_n_0_[19]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(1),
      Q => \arp_request_timer_reg_reg_n_0_[1]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(20),
      Q => \arp_request_timer_reg_reg_n_0_[20]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_cache_inst_n_81,
      D => arp_cache_inst_n_86,
      Q => \arp_request_timer_reg_reg_n_0_[21]\,
      R => sync_reg(0)
    );
\arp_request_timer_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_cache_inst_n_81,
      D => arp_cache_inst_n_85,
      Q => \arp_request_timer_reg_reg_n_0_[22]\,
      R => sync_reg(0)
    );
\arp_request_timer_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_cache_inst_n_81,
      D => arp_cache_inst_n_84,
      Q => \arp_request_timer_reg_reg_n_0_[23]\,
      R => sync_reg(0)
    );
\arp_request_timer_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(24),
      Q => \arp_request_timer_reg_reg_n_0_[24]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_cache_inst_n_81,
      D => arp_cache_inst_n_83,
      Q => \arp_request_timer_reg_reg_n_0_[25]\,
      R => sync_reg(0)
    );
\arp_request_timer_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_cache_inst_n_81,
      D => arp_cache_inst_n_82,
      Q => \arp_request_timer_reg_reg_n_0_[26]\,
      R => sync_reg(0)
    );
\arp_request_timer_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_cache_inst_n_81,
      D => arp_cache_inst_n_80,
      Q => \arp_request_timer_reg_reg_n_0_[27]\,
      R => sync_reg(0)
    );
\arp_request_timer_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(28),
      Q => \arp_request_timer_reg_reg_n_0_[28]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(29),
      Q => \arp_request_timer_reg_reg_n_0_[29]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(2),
      Q => \arp_request_timer_reg_reg_n_0_[2]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(30),
      Q => \arp_request_timer_reg_reg_n_0_[30]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(31),
      Q => \arp_request_timer_reg_reg_n_0_[31]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(32),
      Q => \arp_request_timer_reg_reg_n_0_[32]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(33),
      Q => \arp_request_timer_reg_reg_n_0_[33]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(34),
      Q => \arp_request_timer_reg_reg_n_0_[34]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(35),
      Q => \arp_request_timer_reg_reg_n_0_[35]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(3),
      Q => \arp_request_timer_reg_reg_n_0_[3]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(4),
      Q => \arp_request_timer_reg_reg_n_0_[4]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(5),
      Q => \arp_request_timer_reg_reg_n_0_[5]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(6),
      Q => \arp_request_timer_reg_reg_n_0_[6]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_cache_inst_n_81,
      D => arp_cache_inst_n_93,
      Q => \arp_request_timer_reg_reg_n_0_[7]\,
      R => sync_reg(0)
    );
\arp_request_timer_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_request_operation_reg,
      D => arp_request_timer_next(8),
      Q => \arp_request_timer_reg_reg_n_0_[8]\,
      R => arp_cache_inst_n_75
    );
\arp_request_timer_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_cache_inst_n_81,
      D => arp_cache_inst_n_92,
      Q => \arp_request_timer_reg_reg_n_0_[9]\,
      R => sync_reg(0)
    );
arp_response_error_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => arp_request_operation_reg,
      I1 => cache_query_request_valid_reg_i_4_n_0,
      O => arp_response_error_reg_i_1_n_0
    );
arp_response_error_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_response_error_reg_i_1_n_0,
      Q => arp_response_error_reg_reg_0,
      R => '0'
    );
\arp_response_mac_reg[47]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => cache_query_request_valid_reg_reg_0,
      I1 => arp_request_operation_reg,
      I2 => cache_query_request_valid_reg,
      I3 => \^arp_request_ready\,
      I4 => arp_request_valid,
      O => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_12,
      Q => \arp_response_mac_reg_reg[47]_0\(0),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_22,
      Q => \arp_response_mac_reg_reg[47]_0\(10),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_23,
      Q => \arp_response_mac_reg_reg[47]_0\(11),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_24,
      Q => \arp_response_mac_reg_reg[47]_0\(12),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_25,
      Q => \arp_response_mac_reg_reg[47]_0\(13),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_26,
      Q => \arp_response_mac_reg_reg[47]_0\(14),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_27,
      Q => \arp_response_mac_reg_reg[47]_0\(15),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_28,
      Q => \arp_response_mac_reg_reg[47]_0\(16),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_29,
      Q => \arp_response_mac_reg_reg[47]_0\(17),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_30,
      Q => \arp_response_mac_reg_reg[47]_0\(18),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_31,
      Q => \arp_response_mac_reg_reg[47]_0\(19),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_13,
      Q => \arp_response_mac_reg_reg[47]_0\(1),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_32,
      Q => \arp_response_mac_reg_reg[47]_0\(20),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_33,
      Q => \arp_response_mac_reg_reg[47]_0\(21),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_34,
      Q => \arp_response_mac_reg_reg[47]_0\(22),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_35,
      Q => \arp_response_mac_reg_reg[47]_0\(23),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_36,
      Q => \arp_response_mac_reg_reg[47]_0\(24),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_37,
      Q => \arp_response_mac_reg_reg[47]_0\(25),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_38,
      Q => \arp_response_mac_reg_reg[47]_0\(26),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_39,
      Q => \arp_response_mac_reg_reg[47]_0\(27),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_40,
      Q => \arp_response_mac_reg_reg[47]_0\(28),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_41,
      Q => \arp_response_mac_reg_reg[47]_0\(29),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_14,
      Q => \arp_response_mac_reg_reg[47]_0\(2),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_42,
      Q => \arp_response_mac_reg_reg[47]_0\(30),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_43,
      Q => \arp_response_mac_reg_reg[47]_0\(31),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[32]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_44,
      Q => \arp_response_mac_reg_reg[47]_0\(32),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[33]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_45,
      Q => \arp_response_mac_reg_reg[47]_0\(33),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[34]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_46,
      Q => \arp_response_mac_reg_reg[47]_0\(34),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[35]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_47,
      Q => \arp_response_mac_reg_reg[47]_0\(35),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[36]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_48,
      Q => \arp_response_mac_reg_reg[47]_0\(36),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[37]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_49,
      Q => \arp_response_mac_reg_reg[47]_0\(37),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[38]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_50,
      Q => \arp_response_mac_reg_reg[47]_0\(38),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[39]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_51,
      Q => \arp_response_mac_reg_reg[47]_0\(39),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_15,
      Q => \arp_response_mac_reg_reg[47]_0\(3),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[40]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_52,
      Q => \arp_response_mac_reg_reg[47]_0\(40),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[41]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_53,
      Q => \arp_response_mac_reg_reg[47]_0\(41),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[42]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_54,
      Q => \arp_response_mac_reg_reg[47]_0\(42),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[43]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_55,
      Q => \arp_response_mac_reg_reg[47]_0\(43),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[44]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_56,
      Q => \arp_response_mac_reg_reg[47]_0\(44),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[45]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_57,
      Q => \arp_response_mac_reg_reg[47]_0\(45),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[46]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_58,
      Q => \arp_response_mac_reg_reg[47]_0\(46),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[47]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_59,
      Q => \arp_response_mac_reg_reg[47]_0\(47),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_16,
      Q => \arp_response_mac_reg_reg[47]_0\(4),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_17,
      Q => \arp_response_mac_reg_reg[47]_0\(5),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_18,
      Q => \arp_response_mac_reg_reg[47]_0\(6),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_19,
      Q => \arp_response_mac_reg_reg[47]_0\(7),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_20,
      Q => \arp_response_mac_reg_reg[47]_0\(8),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
\arp_response_mac_reg_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_21,
      Q => \arp_response_mac_reg_reg[47]_0\(9),
      S => \arp_response_mac_reg[47]_i_1_n_0\
    );
arp_response_valid_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^arp_response_valid\,
      I1 => arp_response_ready,
      O => arp_response_valid_reg_i_2_n_0
    );
arp_response_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_77,
      Q => \^arp_response_valid\,
      R => sync_reg(0)
    );
\cache_query_request_ip_reg[31]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^arp_request_operation_reg_reg_0\,
      I1 => arp_request_ip_reg(31),
      O => \cache_query_request_ip_reg[31]_i_1_n_0\
    );
\cache_query_request_ip_reg[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => cache_query_request_valid_reg_reg_0,
      I1 => arp_request_operation_reg,
      I2 => cache_query_request_valid_reg,
      I3 => \^arp_request_ready\,
      I4 => arp_request_valid,
      O => \^arp_request_operation_reg_reg_0\
    );
\cache_query_request_ip_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => \cache_query_request_ip_reg_reg[0]_2\,
      Q => \^cache_query_request_ip_reg_reg[0]_0\(0),
      R => '0'
    );
\cache_query_request_ip_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => \^arp_request_operation_reg_reg_0\,
      D => D(0),
      Q => arp_request_ip_reg(1),
      R => \cache_query_request_ip_reg_reg[1]_0\
    );
\cache_query_request_ip_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => \^arp_request_operation_reg_reg_0\,
      D => D(1),
      Q => arp_request_ip_reg(2),
      R => \cache_query_request_ip_reg_reg[1]_0\
    );
\cache_query_request_ip_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => \cache_query_request_ip_reg[31]_i_1_n_0\,
      Q => arp_request_ip_reg(31),
      R => '0'
    );
\cache_query_request_ip_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => \^arp_request_operation_reg_reg_0\,
      D => D(2),
      Q => arp_request_ip_reg(3),
      R => \cache_query_request_ip_reg_reg[1]_0\
    );
\cache_query_request_ip_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => \^arp_request_operation_reg_reg_0\,
      D => D(3),
      Q => arp_request_ip_reg(4),
      R => \cache_query_request_ip_reg_reg[1]_0\
    );
\cache_query_request_ip_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => \^arp_request_operation_reg_reg_0\,
      D => D(4),
      Q => arp_request_ip_reg(5),
      R => \cache_query_request_ip_reg_reg[1]_0\
    );
\cache_query_request_ip_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => \^arp_request_operation_reg_reg_0\,
      D => D(5),
      Q => arp_request_ip_reg(6),
      R => \cache_query_request_ip_reg_reg[1]_0\
    );
\cache_query_request_ip_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => \^arp_request_operation_reg_reg_0\,
      D => D(6),
      Q => arp_request_ip_reg(7),
      R => \cache_query_request_ip_reg_reg[1]_0\
    );
cache_query_request_valid_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^arp_request_ready\,
      I1 => arp_request_valid,
      O => cache_query_request_valid_reg_i_2_n_0
    );
cache_query_request_valid_reg_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \arp_request_retry_cnt_reg[5]_i_4_n_0\,
      I1 => \arp_request_retry_cnt_reg[5]_i_5_n_0\,
      O => cache_query_request_valid_reg_i_4_n_0
    );
cache_query_request_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_cache_inst_n_11,
      Q => cache_query_request_valid_reg,
      R => sync_reg(0)
    );
\cache_write_request_ip_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(0),
      Q => cache_write_request_ip_reg(0),
      R => '0'
    );
\cache_write_request_ip_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(10),
      Q => cache_write_request_ip_reg(10),
      R => '0'
    );
\cache_write_request_ip_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(11),
      Q => cache_write_request_ip_reg(11),
      R => '0'
    );
\cache_write_request_ip_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(12),
      Q => cache_write_request_ip_reg(12),
      R => '0'
    );
\cache_write_request_ip_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(13),
      Q => cache_write_request_ip_reg(13),
      R => '0'
    );
\cache_write_request_ip_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(14),
      Q => cache_write_request_ip_reg(14),
      R => '0'
    );
\cache_write_request_ip_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(15),
      Q => cache_write_request_ip_reg(15),
      R => '0'
    );
\cache_write_request_ip_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(16),
      Q => cache_write_request_ip_reg(16),
      R => '0'
    );
\cache_write_request_ip_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(17),
      Q => cache_write_request_ip_reg(17),
      R => '0'
    );
\cache_write_request_ip_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(18),
      Q => cache_write_request_ip_reg(18),
      R => '0'
    );
\cache_write_request_ip_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(19),
      Q => cache_write_request_ip_reg(19),
      R => '0'
    );
\cache_write_request_ip_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(1),
      Q => cache_write_request_ip_reg(1),
      R => '0'
    );
\cache_write_request_ip_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(20),
      Q => cache_write_request_ip_reg(20),
      R => '0'
    );
\cache_write_request_ip_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(21),
      Q => cache_write_request_ip_reg(21),
      R => '0'
    );
\cache_write_request_ip_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(22),
      Q => cache_write_request_ip_reg(22),
      R => '0'
    );
\cache_write_request_ip_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(23),
      Q => cache_write_request_ip_reg(23),
      R => '0'
    );
\cache_write_request_ip_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(24),
      Q => cache_write_request_ip_reg(24),
      R => '0'
    );
\cache_write_request_ip_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(25),
      Q => cache_write_request_ip_reg(25),
      R => '0'
    );
\cache_write_request_ip_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(26),
      Q => cache_write_request_ip_reg(26),
      R => '0'
    );
\cache_write_request_ip_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(27),
      Q => cache_write_request_ip_reg(27),
      R => '0'
    );
\cache_write_request_ip_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(28),
      Q => cache_write_request_ip_reg(28),
      R => '0'
    );
\cache_write_request_ip_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(29),
      Q => cache_write_request_ip_reg(29),
      R => '0'
    );
\cache_write_request_ip_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(2),
      Q => cache_write_request_ip_reg(2),
      R => '0'
    );
\cache_write_request_ip_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(30),
      Q => cache_write_request_ip_reg(30),
      R => '0'
    );
\cache_write_request_ip_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(31),
      Q => cache_write_request_ip_reg(31),
      R => '0'
    );
\cache_write_request_ip_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(3),
      Q => cache_write_request_ip_reg(3),
      R => '0'
    );
\cache_write_request_ip_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(4),
      Q => cache_write_request_ip_reg(4),
      R => '0'
    );
\cache_write_request_ip_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(5),
      Q => cache_write_request_ip_reg(5),
      R => '0'
    );
\cache_write_request_ip_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(6),
      Q => cache_write_request_ip_reg(6),
      R => '0'
    );
\cache_write_request_ip_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(7),
      Q => cache_write_request_ip_reg(7),
      R => '0'
    );
\cache_write_request_ip_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(8),
      Q => cache_write_request_ip_reg(8),
      R => '0'
    );
\cache_write_request_ip_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_spa(9),
      Q => cache_write_request_ip_reg(9),
      R => '0'
    );
\cache_write_request_mac_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(0),
      Q => cache_write_request_mac_reg(0),
      R => '0'
    );
\cache_write_request_mac_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(10),
      Q => cache_write_request_mac_reg(10),
      R => '0'
    );
\cache_write_request_mac_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(11),
      Q => cache_write_request_mac_reg(11),
      R => '0'
    );
\cache_write_request_mac_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(12),
      Q => cache_write_request_mac_reg(12),
      R => '0'
    );
\cache_write_request_mac_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(13),
      Q => cache_write_request_mac_reg(13),
      R => '0'
    );
\cache_write_request_mac_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(14),
      Q => cache_write_request_mac_reg(14),
      R => '0'
    );
\cache_write_request_mac_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(15),
      Q => cache_write_request_mac_reg(15),
      R => '0'
    );
\cache_write_request_mac_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(16),
      Q => cache_write_request_mac_reg(16),
      R => '0'
    );
\cache_write_request_mac_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(17),
      Q => cache_write_request_mac_reg(17),
      R => '0'
    );
\cache_write_request_mac_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(18),
      Q => cache_write_request_mac_reg(18),
      R => '0'
    );
\cache_write_request_mac_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(19),
      Q => cache_write_request_mac_reg(19),
      R => '0'
    );
\cache_write_request_mac_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(1),
      Q => cache_write_request_mac_reg(1),
      R => '0'
    );
\cache_write_request_mac_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(20),
      Q => cache_write_request_mac_reg(20),
      R => '0'
    );
\cache_write_request_mac_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(21),
      Q => cache_write_request_mac_reg(21),
      R => '0'
    );
\cache_write_request_mac_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(22),
      Q => cache_write_request_mac_reg(22),
      R => '0'
    );
\cache_write_request_mac_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(23),
      Q => cache_write_request_mac_reg(23),
      R => '0'
    );
\cache_write_request_mac_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(24),
      Q => cache_write_request_mac_reg(24),
      R => '0'
    );
\cache_write_request_mac_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(25),
      Q => cache_write_request_mac_reg(25),
      R => '0'
    );
\cache_write_request_mac_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(26),
      Q => cache_write_request_mac_reg(26),
      R => '0'
    );
\cache_write_request_mac_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(27),
      Q => cache_write_request_mac_reg(27),
      R => '0'
    );
\cache_write_request_mac_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(28),
      Q => cache_write_request_mac_reg(28),
      R => '0'
    );
\cache_write_request_mac_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(29),
      Q => cache_write_request_mac_reg(29),
      R => '0'
    );
\cache_write_request_mac_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(2),
      Q => cache_write_request_mac_reg(2),
      R => '0'
    );
\cache_write_request_mac_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(30),
      Q => cache_write_request_mac_reg(30),
      R => '0'
    );
\cache_write_request_mac_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(31),
      Q => cache_write_request_mac_reg(31),
      R => '0'
    );
\cache_write_request_mac_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(32),
      Q => cache_write_request_mac_reg(32),
      R => '0'
    );
\cache_write_request_mac_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(33),
      Q => cache_write_request_mac_reg(33),
      R => '0'
    );
\cache_write_request_mac_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(34),
      Q => cache_write_request_mac_reg(34),
      R => '0'
    );
\cache_write_request_mac_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(35),
      Q => cache_write_request_mac_reg(35),
      R => '0'
    );
\cache_write_request_mac_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(36),
      Q => cache_write_request_mac_reg(36),
      R => '0'
    );
\cache_write_request_mac_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(37),
      Q => cache_write_request_mac_reg(37),
      R => '0'
    );
\cache_write_request_mac_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(38),
      Q => cache_write_request_mac_reg(38),
      R => '0'
    );
\cache_write_request_mac_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(39),
      Q => cache_write_request_mac_reg(39),
      R => '0'
    );
\cache_write_request_mac_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(3),
      Q => cache_write_request_mac_reg(3),
      R => '0'
    );
\cache_write_request_mac_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(40),
      Q => cache_write_request_mac_reg(40),
      R => '0'
    );
\cache_write_request_mac_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(41),
      Q => cache_write_request_mac_reg(41),
      R => '0'
    );
\cache_write_request_mac_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(42),
      Q => cache_write_request_mac_reg(42),
      R => '0'
    );
\cache_write_request_mac_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(43),
      Q => cache_write_request_mac_reg(43),
      R => '0'
    );
\cache_write_request_mac_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(44),
      Q => cache_write_request_mac_reg(44),
      R => '0'
    );
\cache_write_request_mac_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(45),
      Q => cache_write_request_mac_reg(45),
      R => '0'
    );
\cache_write_request_mac_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(46),
      Q => cache_write_request_mac_reg(46),
      R => '0'
    );
\cache_write_request_mac_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(47),
      Q => cache_write_request_mac_reg(47),
      R => '0'
    );
\cache_write_request_mac_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(4),
      Q => cache_write_request_mac_reg(4),
      R => '0'
    );
\cache_write_request_mac_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(5),
      Q => cache_write_request_mac_reg(5),
      R => '0'
    );
\cache_write_request_mac_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(6),
      Q => cache_write_request_mac_reg(6),
      R => '0'
    );
\cache_write_request_mac_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(7),
      Q => cache_write_request_mac_reg(7),
      R => '0'
    );
\cache_write_request_mac_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(8),
      Q => cache_write_request_mac_reg(8),
      R => '0'
    );
\cache_write_request_mac_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => cache_write_request_mac_next,
      D => incoming_arp_sha(9),
      Q => cache_write_request_mac_reg(9),
      R => '0'
    );
cache_write_request_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => cache_write_request_mac_next,
      Q => cache_write_request_valid_reg,
      R => sync_reg(0)
    );
\outgoing_arp_oper_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => outgoing_arp_oper_next(3),
      Q => outgoing_arp_oper_reg(0),
      S => outgoing_arp_tha_next
    );
\outgoing_arp_oper_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => outgoing_arp_oper_next(1),
      Q => outgoing_arp_oper_reg(1),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_oper_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => outgoing_arp_oper_next(3),
      Q => outgoing_arp_oper_reg(3),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(0),
      Q => outgoing_arp_tha_reg(0),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(10),
      Q => outgoing_arp_tha_reg(10),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(11),
      Q => outgoing_arp_tha_reg(11),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(12),
      Q => outgoing_arp_tha_reg(12),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(13),
      Q => outgoing_arp_tha_reg(13),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(14),
      Q => outgoing_arp_tha_reg(14),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(15),
      Q => outgoing_arp_tha_reg(15),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(16),
      Q => outgoing_arp_tha_reg(16),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(17),
      Q => outgoing_arp_tha_reg(17),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(18),
      Q => outgoing_arp_tha_reg(18),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(19),
      Q => outgoing_arp_tha_reg(19),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(1),
      Q => outgoing_arp_tha_reg(1),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(20),
      Q => outgoing_arp_tha_reg(20),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(21),
      Q => outgoing_arp_tha_reg(21),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(22),
      Q => outgoing_arp_tha_reg(22),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(23),
      Q => outgoing_arp_tha_reg(23),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(24),
      Q => outgoing_arp_tha_reg(24),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(25),
      Q => outgoing_arp_tha_reg(25),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(26),
      Q => outgoing_arp_tha_reg(26),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(27),
      Q => outgoing_arp_tha_reg(27),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(28),
      Q => outgoing_arp_tha_reg(28),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(29),
      Q => outgoing_arp_tha_reg(29),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(2),
      Q => outgoing_arp_tha_reg(2),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(30),
      Q => outgoing_arp_tha_reg(30),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(31),
      Q => outgoing_arp_tha_reg(31),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(32),
      Q => outgoing_arp_tha_reg(32),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(33),
      Q => outgoing_arp_tha_reg(33),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(34),
      Q => outgoing_arp_tha_reg(34),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(35),
      Q => outgoing_arp_tha_reg(35),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(36),
      Q => outgoing_arp_tha_reg(36),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(37),
      Q => outgoing_arp_tha_reg(37),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(38),
      Q => outgoing_arp_tha_reg(38),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(39),
      Q => outgoing_arp_tha_reg(39),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(3),
      Q => outgoing_arp_tha_reg(3),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(40),
      Q => outgoing_arp_tha_reg(40),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(41),
      Q => outgoing_arp_tha_reg(41),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(42),
      Q => outgoing_arp_tha_reg(42),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(43),
      Q => outgoing_arp_tha_reg(43),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(44),
      Q => outgoing_arp_tha_reg(44),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(45),
      Q => outgoing_arp_tha_reg(45),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(46),
      Q => outgoing_arp_tha_reg(46),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(47),
      Q => outgoing_arp_tha_reg(47),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(4),
      Q => outgoing_arp_tha_reg(4),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(5),
      Q => outgoing_arp_tha_reg(5),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(6),
      Q => outgoing_arp_tha_reg(6),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(7),
      Q => outgoing_arp_tha_reg(7),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(8),
      Q => outgoing_arp_tha_reg(8),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tha_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_arp_sha(9),
      Q => outgoing_arp_tha_reg(9),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => arp_cache_inst_n_73,
      Q => outgoing_arp_tpa_reg(0),
      R => '0'
    );
\outgoing_arp_tpa_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(10),
      Q => outgoing_arp_tpa_reg(10),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(11),
      Q => outgoing_arp_tpa_reg(11),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(12),
      Q => outgoing_arp_tpa_reg(12),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(13),
      Q => outgoing_arp_tpa_reg(13),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(14),
      Q => outgoing_arp_tpa_reg(14),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(15),
      Q => outgoing_arp_tpa_reg(15),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(16),
      Q => outgoing_arp_tpa_reg(16),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(17),
      Q => outgoing_arp_tpa_reg(17),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(18),
      Q => outgoing_arp_tpa_reg(18),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => arp_cache_inst_n_64,
      Q => outgoing_arp_tpa_reg(19),
      R => '0'
    );
\outgoing_arp_tpa_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => arp_cache_inst_n_72,
      Q => outgoing_arp_tpa_reg(1),
      R => '0'
    );
\outgoing_arp_tpa_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(20),
      Q => outgoing_arp_tpa_reg(20),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => arp_cache_inst_n_63,
      Q => outgoing_arp_tpa_reg(21),
      R => '0'
    );
\outgoing_arp_tpa_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(22),
      Q => outgoing_arp_tpa_reg(22),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => arp_cache_inst_n_62,
      Q => outgoing_arp_tpa_reg(23),
      R => '0'
    );
\outgoing_arp_tpa_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(24),
      Q => outgoing_arp_tpa_reg(24),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(25),
      Q => outgoing_arp_tpa_reg(25),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(26),
      Q => outgoing_arp_tpa_reg(26),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(27),
      Q => outgoing_arp_tpa_reg(27),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(28),
      Q => outgoing_arp_tpa_reg(28),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(29),
      Q => outgoing_arp_tpa_reg(29),
      R => outgoing_arp_tha_next
    );
\outgoing_arp_tpa_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => arp_cache_inst_n_71,
      Q => outgoing_arp_tpa_reg(2),
      R => '0'
    );
\outgoing_arp_tpa_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => arp_cache_inst_n_61,
      Q => outgoing_arp_tpa_reg(30),
      R => '0'
    );
\outgoing_arp_tpa_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => arp_cache_inst_n_60,
      Q => outgoing_arp_tpa_reg(31),
      R => '0'
    );
\outgoing_arp_tpa_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => arp_cache_inst_n_70,
      Q => outgoing_arp_tpa_reg(3),
      R => '0'
    );
\outgoing_arp_tpa_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => arp_cache_inst_n_69,
      Q => outgoing_arp_tpa_reg(4),
      R => '0'
    );
\outgoing_arp_tpa_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => arp_cache_inst_n_68,
      Q => outgoing_arp_tpa_reg(5),
      R => '0'
    );
\outgoing_arp_tpa_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => arp_cache_inst_n_67,
      Q => outgoing_arp_tpa_reg(6),
      R => '0'
    );
\outgoing_arp_tpa_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => arp_cache_inst_n_66,
      Q => outgoing_arp_tpa_reg(7),
      R => '0'
    );
\outgoing_arp_tpa_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => arp_cache_inst_n_65,
      Q => outgoing_arp_tpa_reg(8),
      R => '0'
    );
\outgoing_arp_tpa_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => arp_eth_rx_inst_n_5,
      D => incoming_arp_spa(9),
      Q => outgoing_arp_tpa_reg(9),
      R => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(0),
      Q => outgoing_eth_dest_mac_reg(0),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(10),
      Q => outgoing_eth_dest_mac_reg(10),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(11),
      Q => outgoing_eth_dest_mac_reg(11),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(12),
      Q => outgoing_eth_dest_mac_reg(12),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(13),
      Q => outgoing_eth_dest_mac_reg(13),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(14),
      Q => outgoing_eth_dest_mac_reg(14),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(15),
      Q => outgoing_eth_dest_mac_reg(15),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(16),
      Q => outgoing_eth_dest_mac_reg(16),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(17),
      Q => outgoing_eth_dest_mac_reg(17),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(18),
      Q => outgoing_eth_dest_mac_reg(18),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(19),
      Q => outgoing_eth_dest_mac_reg(19),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(1),
      Q => outgoing_eth_dest_mac_reg(1),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(20),
      Q => outgoing_eth_dest_mac_reg(20),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(21),
      Q => outgoing_eth_dest_mac_reg(21),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(22),
      Q => outgoing_eth_dest_mac_reg(22),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(23),
      Q => outgoing_eth_dest_mac_reg(23),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(24),
      Q => outgoing_eth_dest_mac_reg(24),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(25),
      Q => outgoing_eth_dest_mac_reg(25),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(26),
      Q => outgoing_eth_dest_mac_reg(26),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(27),
      Q => outgoing_eth_dest_mac_reg(27),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(28),
      Q => outgoing_eth_dest_mac_reg(28),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(29),
      Q => outgoing_eth_dest_mac_reg(29),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(2),
      Q => outgoing_eth_dest_mac_reg(2),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(30),
      Q => outgoing_eth_dest_mac_reg(30),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(31),
      Q => outgoing_eth_dest_mac_reg(31),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[32]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(32),
      Q => outgoing_eth_dest_mac_reg(32),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[33]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(33),
      Q => outgoing_eth_dest_mac_reg(33),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[34]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(34),
      Q => outgoing_eth_dest_mac_reg(34),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[35]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(35),
      Q => outgoing_eth_dest_mac_reg(35),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[36]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(36),
      Q => outgoing_eth_dest_mac_reg(36),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[37]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(37),
      Q => outgoing_eth_dest_mac_reg(37),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[38]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(38),
      Q => outgoing_eth_dest_mac_reg(38),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[39]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(39),
      Q => outgoing_eth_dest_mac_reg(39),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(3),
      Q => outgoing_eth_dest_mac_reg(3),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[40]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(40),
      Q => outgoing_eth_dest_mac_reg(40),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[41]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(41),
      Q => outgoing_eth_dest_mac_reg(41),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[42]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(42),
      Q => outgoing_eth_dest_mac_reg(42),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[43]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(43),
      Q => outgoing_eth_dest_mac_reg(43),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[44]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(44),
      Q => outgoing_eth_dest_mac_reg(44),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[45]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(45),
      Q => outgoing_eth_dest_mac_reg(45),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[46]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(46),
      Q => outgoing_eth_dest_mac_reg(46),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[47]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(47),
      Q => outgoing_eth_dest_mac_reg(47),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(4),
      Q => outgoing_eth_dest_mac_reg(4),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(5),
      Q => outgoing_eth_dest_mac_reg(5),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(6),
      Q => outgoing_eth_dest_mac_reg(6),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(7),
      Q => outgoing_eth_dest_mac_reg(7),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(8),
      Q => outgoing_eth_dest_mac_reg(8),
      S => outgoing_arp_tha_next
    );
\outgoing_eth_dest_mac_reg_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => outgoing_eth_dest_mac_next,
      D => incoming_eth_src_mac(9),
      Q => outgoing_eth_dest_mac_reg(9),
      S => outgoing_arp_tha_next
    );
\outgoing_frame_valid_next1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \outgoing_frame_valid_next1_inferred__0/i__carry_n_0\,
      CO(2) => \outgoing_frame_valid_next1_inferred__0/i__carry_n_1\,
      CO(1) => \outgoing_frame_valid_next1_inferred__0/i__carry_n_2\,
      CO(0) => \outgoing_frame_valid_next1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_outgoing_frame_valid_next1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => arp_eth_rx_inst_n_10,
      S(2) => arp_eth_rx_inst_n_11,
      S(1) => arp_eth_rx_inst_n_12,
      S(0) => arp_eth_rx_inst_n_13
    );
\outgoing_frame_valid_next1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \outgoing_frame_valid_next1_inferred__0/i__carry_n_0\,
      CO(3) => \outgoing_frame_valid_next1_inferred__0/i__carry__0_n_0\,
      CO(2) => \outgoing_frame_valid_next1_inferred__0/i__carry__0_n_1\,
      CO(1) => \outgoing_frame_valid_next1_inferred__0/i__carry__0_n_2\,
      CO(0) => \outgoing_frame_valid_next1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_outgoing_frame_valid_next1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => arp_eth_rx_inst_n_14,
      S(2) => arp_eth_rx_inst_n_15,
      S(1) => arp_eth_rx_inst_n_16,
      S(0) => arp_eth_rx_inst_n_17
    );
\outgoing_frame_valid_next1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outgoing_frame_valid_next1_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_outgoing_frame_valid_next1_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => \outgoing_frame_valid_next1_inferred__0/i__carry__1_n_1\,
      CO(1) => \outgoing_frame_valid_next1_inferred__0/i__carry__1_n_2\,
      CO(0) => \outgoing_frame_valid_next1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_outgoing_frame_valid_next1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => arp_eth_rx_inst_n_18,
      S(1) => arp_eth_rx_inst_n_19,
      S(0) => arp_eth_rx_inst_n_20
    );
\outgoing_frame_valid_next1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \outgoing_frame_valid_next1_inferred__1/i__carry_n_0\,
      CO(2) => \outgoing_frame_valid_next1_inferred__1/i__carry_n_1\,
      CO(1) => \outgoing_frame_valid_next1_inferred__1/i__carry_n_2\,
      CO(0) => \outgoing_frame_valid_next1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_outgoing_frame_valid_next1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => arp_eth_rx_inst_n_21,
      S(2) => arp_eth_rx_inst_n_22,
      S(1) => arp_eth_rx_inst_n_23,
      S(0) => arp_eth_rx_inst_n_24
    );
\outgoing_frame_valid_next1_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \outgoing_frame_valid_next1_inferred__1/i__carry_n_0\,
      CO(3) => \outgoing_frame_valid_next1_inferred__1/i__carry__0_n_0\,
      CO(2) => \outgoing_frame_valid_next1_inferred__1/i__carry__0_n_1\,
      CO(1) => \outgoing_frame_valid_next1_inferred__1/i__carry__0_n_2\,
      CO(0) => \outgoing_frame_valid_next1_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_outgoing_frame_valid_next1_inferred__1/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => arp_eth_rx_inst_n_25,
      S(2) => arp_eth_rx_inst_n_26,
      S(1) => arp_eth_rx_inst_n_27,
      S(0) => arp_eth_rx_inst_n_28
    );
\outgoing_frame_valid_next1_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \outgoing_frame_valid_next1_inferred__1/i__carry__0_n_0\,
      CO(3) => \outgoing_frame_valid_next1_inferred__1/i__carry__1_n_0\,
      CO(2) => \outgoing_frame_valid_next1_inferred__1/i__carry__1_n_1\,
      CO(1) => \outgoing_frame_valid_next1_inferred__1/i__carry__1_n_2\,
      CO(0) => \outgoing_frame_valid_next1_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_outgoing_frame_valid_next1_inferred__1/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => arp_eth_rx_inst_n_29,
      S(2) => arp_eth_rx_inst_n_30,
      S(1) => arp_eth_rx_inst_n_31,
      S(0) => arp_eth_rx_inst_n_32
    );
\outgoing_frame_valid_next1_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \outgoing_frame_valid_next1_inferred__1/i__carry__1_n_0\,
      CO(3) => \outgoing_frame_valid_next1_inferred__1/i__carry__2_n_0\,
      CO(2) => \outgoing_frame_valid_next1_inferred__1/i__carry__2_n_1\,
      CO(1) => \outgoing_frame_valid_next1_inferred__1/i__carry__2_n_2\,
      CO(0) => \outgoing_frame_valid_next1_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_outgoing_frame_valid_next1_inferred__1/i__carry__2_O_UNCONNECTED\(3 downto 0),
      S(3) => arp_eth_rx_inst_n_33,
      S(2) => arp_eth_rx_inst_n_34,
      S(1) => arp_eth_rx_inst_n_35,
      S(0) => arp_eth_rx_inst_n_36
    );
outgoing_frame_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \m_eth_payload_axis_tdata_reg_reg[7]_0\,
      CE => '1',
      D => arp_eth_rx_inst_n_39,
      Q => outgoing_frame_valid_reg_reg_n_0,
      R => sync_reg(0)
    );
query_ip_valid_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => cache_query_request_valid_reg,
      I1 => arp_cache_inst_n_0,
      O => query_ip_valid_reg_i_1_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_axis_async_fifo_adapter is
  port (
    gmii_tx_er_next : out STD_LOGIC;
    \m_axis_pipe_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_fifo_axis_tvalid : out STD_LOGIC;
    m_axis_tvalid_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tready_int_reg_reg : out STD_LOGIC;
    m_rst_sync3_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_state_reg_reg[0]\ : out STD_LOGIC;
    wr_ptr_update_reg_reg : in STD_LOGIC;
    m_rst_sync3_reg_reg_0 : in STD_LOGIC;
    gmii_tx_er_reg_reg : in STD_LOGIC_VECTOR ( 2 downto 0 );
    tx_axis_tvalid : in STD_LOGIC;
    m_axis_tready_int_reg : in STD_LOGIC;
    s_axis : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tx_fifo_axis_tready : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_axis_async_fifo_adapter : entity is "axis_async_fifo_adapter";
end design_1_axis_udp_ethernet_0_0_axis_async_fifo_adapter;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_axis_async_fifo_adapter is
begin
fifo_inst: entity work.design_1_axis_udp_ethernet_0_0_axis_async_fifo
     port map (
      E(0) => E(0),
      \FSM_sequential_state_reg_reg[0]\ => \FSM_sequential_state_reg_reg[0]\,
      gmii_tx_er_next => gmii_tx_er_next,
      gmii_tx_er_reg_reg(2 downto 0) => gmii_tx_er_reg_reg(2 downto 0),
      \m_axis_pipe_reg_reg[0]_0\(9 downto 0) => \m_axis_pipe_reg_reg[0]_0\(9 downto 0),
      m_axis_tready_int_reg => m_axis_tready_int_reg,
      m_axis_tready_int_reg_reg => m_axis_tready_int_reg_reg,
      \m_axis_tvalid_pipe_reg_reg[1]_0\ => tx_fifo_axis_tvalid,
      m_axis_tvalid_reg_reg(0) => m_axis_tvalid_reg_reg(0),
      m_rst_sync3_reg_reg_0 => m_rst_sync3_reg_reg,
      m_rst_sync3_reg_reg_1 => m_rst_sync3_reg_reg_0,
      mem_reg_1_0 => mem_reg_1,
      s_axis(9 downto 0) => s_axis(9 downto 0),
      tx_axis_tvalid => tx_axis_tvalid,
      tx_fifo_axis_tready => tx_fifo_axis_tready,
      wr_ptr_update_reg_reg_0 => wr_ptr_update_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axis_udp_ethernet_0_0_axis_async_fifo_adapter__parameterized0\ is
  port (
    s_rst_sync3_reg : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]\ : out STD_LOGIC;
    \overflow_reg1__1\ : out STD_LOGIC;
    \m_axis_pipe_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    mem_reg_0 : in STD_LOGIC;
    m_rst_sync3_reg_reg : in STD_LOGIC;
    s_clk : in STD_LOGIC;
    rx_axis_tready : in STD_LOGIC;
    rx_fifo_axis_tvalid : in STD_LOGIC;
    rx_fifo_axis_tlast : in STD_LOGIC;
    rx_fifo_axis_tuser : in STD_LOGIC;
    overflow_reg111_out : in STD_LOGIC;
    \wr_ptr_cur_gray_reg_reg[11]\ : in STD_LOGIC;
    mem_reg_0_0 : in STD_LOGIC;
    s_axis : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axis_udp_ethernet_0_0_axis_async_fifo_adapter__parameterized0\ : entity is "axis_async_fifo_adapter";
end \design_1_axis_udp_ethernet_0_0_axis_async_fifo_adapter__parameterized0\;

architecture STRUCTURE of \design_1_axis_udp_ethernet_0_0_axis_async_fifo_adapter__parameterized0\ is
begin
fifo_inst: entity work.\design_1_axis_udp_ethernet_0_0_axis_async_fifo__parameterized0\
     port map (
      E(0) => E(0),
      SR(0) => s_rst_sync3_reg,
      drop_frame_reg_reg_0 => \overflow_reg1__1\,
      \m_axis_pipe_reg_reg[0]_0\(9 downto 0) => \m_axis_pipe_reg_reg[0]_0\(9 downto 0),
      \m_axis_tvalid_pipe_reg_reg[1]_0\ => \m_axis_tvalid_pipe_reg_reg[1]\,
      m_rst_sync3_reg_reg_0 => m_rst_sync3_reg_reg,
      mem_reg_0_0 => mem_reg_0,
      mem_reg_0_1 => mem_reg_0_0,
      overflow_reg111_out => overflow_reg111_out,
      rx_axis_tready => rx_axis_tready,
      rx_fifo_axis_tvalid => rx_fifo_axis_tvalid,
      s_axis(9) => rx_fifo_axis_tuser,
      s_axis(8) => rx_fifo_axis_tlast,
      s_axis(7 downto 0) => s_axis(7 downto 0),
      s_clk => s_clk,
      \wr_ptr_cur_gray_reg_reg[11]_0\ => \wr_ptr_cur_gray_reg_reg[11]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_axis_gmii_rx is
  port (
    gmii_rx_dv_d0 : out STD_LOGIC;
    gmii_rx_dv_d1_reg_0 : out STD_LOGIC;
    gmii_rx_dv_d2 : out STD_LOGIC;
    gmii_rx_dv_d3 : out STD_LOGIC;
    rx_fifo_axis_tlast : out STD_LOGIC;
    rx_fifo_axis_tuser : out STD_LOGIC;
    rx_fifo_axis_tvalid : out STD_LOGIC;
    \gmii_rxd_d0_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_tuser_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow_reg111_out : out STD_LOGIC;
    m_axis_tuser_reg_reg_1 : out STD_LOGIC;
    \m_axis_tdata_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_clk : in STD_LOGIC;
    gmii_rx_dv_d00 : in STD_LOGIC;
    gmii_rx_dv_d20 : in STD_LOGIC;
    gmii_rx_dv_d30 : in STD_LOGIC;
    gmii_rx_dv_d40 : in STD_LOGIC;
    output_q1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mii_locked_reg_0 : in STD_LOGIC;
    \gmii_rxd_d0_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_q2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \overflow_reg1__1\ : in STD_LOGIC;
    s_rst_sync3_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_axis_gmii_rx : entity is "axis_gmii_rx";
end design_1_axis_udp_ethernet_0_0_axis_gmii_rx;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_axis_gmii_rx is
  signal \FSM_onehot_state_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg[1]_i_3_n_0\ : STD_LOGIC;
  signal crc_next : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal crc_state : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \crc_state[31]_i_1__0_n_0\ : STD_LOGIC;
  signal eth_crc_8_n_32 : STD_LOGIC;
  signal eth_crc_8_n_33 : STD_LOGIC;
  signal eth_crc_8_n_34 : STD_LOGIC;
  signal eth_crc_8_n_35 : STD_LOGIC;
  signal \^gmii_rx_dv_d0\ : STD_LOGIC;
  signal gmii_rx_dv_d0_i_1_n_0 : STD_LOGIC;
  signal gmii_rx_dv_d4 : STD_LOGIC;
  signal gmii_rx_er_d0 : STD_LOGIC;
  signal gmii_rx_er_d01_out : STD_LOGIC;
  signal gmii_rx_er_d1 : STD_LOGIC;
  signal gmii_rx_er_d2 : STD_LOGIC;
  signal gmii_rx_er_d3 : STD_LOGIC;
  signal gmii_rx_er_d4_reg_n_0 : STD_LOGIC;
  signal \gmii_rxd_d0[0]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_rxd_d0[1]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_rxd_d0[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_rxd_d0[3]_i_1_n_0\ : STD_LOGIC;
  signal \^gmii_rxd_d0_reg[7]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \gmii_rxd_d0_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmii_rxd_d0_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmii_rxd_d0_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmii_rxd_d0_reg_n_0_[3]\ : STD_LOGIC;
  signal gmii_rxd_d1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_rxd_d2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_rxd_d3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_rxd_d4 : STD_LOGIC;
  signal \gmii_rxd_d4_reg_n_0_[0]\ : STD_LOGIC;
  signal \gmii_rxd_d4_reg_n_0_[1]\ : STD_LOGIC;
  signal \gmii_rxd_d4_reg_n_0_[2]\ : STD_LOGIC;
  signal \gmii_rxd_d4_reg_n_0_[3]\ : STD_LOGIC;
  signal \gmii_rxd_d4_reg_n_0_[4]\ : STD_LOGIC;
  signal \gmii_rxd_d4_reg_n_0_[5]\ : STD_LOGIC;
  signal \gmii_rxd_d4_reg_n_0_[6]\ : STD_LOGIC;
  signal \gmii_rxd_d4_reg_n_0_[7]\ : STD_LOGIC;
  signal \i__carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \m_axis_tdata_reg[7]_i_2__0_n_0\ : STD_LOGIC;
  signal m_axis_tlast_next : STD_LOGIC;
  signal m_axis_tuser_next1 : STD_LOGIC;
  signal \m_axis_tuser_next1_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \m_axis_tuser_next1_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \m_axis_tuser_next1_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \m_axis_tuser_next1_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \m_axis_tuser_next1_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \m_axis_tuser_next1_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \m_axis_tuser_next1_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \m_axis_tuser_next1_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \m_axis_tuser_next1_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \m_axis_tuser_next1_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal m_axis_tuser_next4_out : STD_LOGIC;
  signal m_axis_tuser_reg_i_2_n_0 : STD_LOGIC;
  signal m_axis_tvalid_reg_i_1_n_0 : STD_LOGIC;
  signal mii_locked_i_1_n_0 : STD_LOGIC;
  signal mii_locked_reg_n_0 : STD_LOGIC;
  signal mii_odd : STD_LOGIC;
  signal mii_odd_i_1_n_0 : STD_LOGIC;
  signal mii_odd_i_2_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal reset_crc : STD_LOGIC;
  signal \^rx_fifo_axis_tlast\ : STD_LOGIC;
  signal \^rx_fifo_axis_tuser\ : STD_LOGIC;
  signal \^rx_fifo_axis_tvalid\ : STD_LOGIC;
  signal state_next1 : STD_LOGIC;
  signal \state_next__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal state_reg : STD_LOGIC_VECTOR ( 2 to 2 );
  signal update_crc : STD_LOGIC;
  signal \NLW_m_axis_tuser_next1_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_tuser_next1_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_m_axis_tuser_next1_inferred__0/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_m_axis_tuser_next1_inferred__0/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state_reg[0]_i_2__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \FSM_onehot_state_reg[2]_i_2__0\ : label is "soft_lutpair23";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg_reg[0]\ : label is "STATE_PAYLOAD:010,STATE_WAIT_LAST:100,STATE_IDLE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg_reg[1]\ : label is "STATE_PAYLOAD:010,STATE_WAIT_LAST:100,STATE_IDLE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg_reg[2]\ : label is "STATE_PAYLOAD:010,STATE_WAIT_LAST:100,STATE_IDLE:001";
  attribute SOFT_HLUTNM of \gmii_rxd_d0[1]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \gmii_rxd_d0[2]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \gmii_rxd_d0[3]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \m_axis_tdata_reg[1]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \m_axis_tdata_reg[2]_i_1__0\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \m_axis_tdata_reg[3]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \m_axis_tdata_reg[4]_i_1__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \m_axis_tdata_reg[5]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \m_axis_tdata_reg[6]_i_1__0\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \m_axis_tdata_reg[7]_i_2__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of m_axis_tlast_reg_i_1 : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of mii_locked_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of mii_odd_i_1 : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of mii_odd_i_2 : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \wr_ptr_cur_gray_reg[11]_i_2\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \wr_ptr_gray_reg[12]_i_1__0\ : label is "soft_lutpair27";
begin
  gmii_rx_dv_d0 <= \^gmii_rx_dv_d0\;
  \gmii_rxd_d0_reg[7]_0\(1 downto 0) <= \^gmii_rxd_d0_reg[7]_0\(1 downto 0);
  rx_fifo_axis_tlast <= \^rx_fifo_axis_tlast\;
  rx_fifo_axis_tuser <= \^rx_fifo_axis_tuser\;
  rx_fifo_axis_tvalid <= \^rx_fifo_axis_tvalid\;
\FSM_onehot_state_reg[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F444F4F4F444F44"
    )
        port map (
      I0 => \FSM_onehot_state_reg[1]_i_2__0_n_0\,
      I1 => reset_crc,
      I2 => output_q1(0),
      I3 => state_reg(2),
      I4 => \FSM_onehot_state_reg[0]_i_2__0_n_0\,
      I5 => update_crc,
      O => \state_next__0\(0)
    );
\FSM_onehot_state_reg[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gmii_rx_dv_d4,
      I1 => gmii_rx_er_d4_reg_n_0,
      O => \FSM_onehot_state_reg[0]_i_2__0_n_0\
    );
\FSM_onehot_state_reg[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F8F8F888888888"
    )
        port map (
      I0 => \FSM_onehot_state_reg[1]_i_2__0_n_0\,
      I1 => reset_crc,
      I2 => output_q1(0),
      I3 => gmii_rx_er_d4_reg_n_0,
      I4 => gmii_rx_dv_d4,
      I5 => update_crc,
      O => \state_next__0\(1)
    );
\FSM_onehot_state_reg[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001000"
    )
        port map (
      I0 => gmii_rx_er_d4_reg_n_0,
      I1 => \gmii_rxd_d4_reg_n_0_[1]\,
      I2 => gmii_rx_dv_d4,
      I3 => \gmii_rxd_d4_reg_n_0_[7]\,
      I4 => \FSM_onehot_state_reg[1]_i_3_n_0\,
      O => \FSM_onehot_state_reg[1]_i_2__0_n_0\
    );
\FSM_onehot_state_reg[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \gmii_rxd_d4_reg_n_0_[0]\,
      I1 => \gmii_rxd_d4_reg_n_0_[5]\,
      I2 => \gmii_rxd_d4_reg_n_0_[3]\,
      I3 => \gmii_rxd_d4_reg_n_0_[2]\,
      I4 => \gmii_rxd_d4_reg_n_0_[4]\,
      I5 => \gmii_rxd_d4_reg_n_0_[6]\,
      O => \FSM_onehot_state_reg[1]_i_3_n_0\
    );
\FSM_onehot_state_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => mii_odd,
      I1 => \gmii_rxd_d0_reg[0]_0\(0),
      O => gmii_rxd_d4
    );
\FSM_onehot_state_reg[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8888888"
    )
        port map (
      I0 => state_reg(2),
      I1 => output_q1(0),
      I2 => gmii_rx_dv_d4,
      I3 => gmii_rx_er_d4_reg_n_0,
      I4 => update_crc,
      O => \state_next__0\(2)
    );
\FSM_onehot_state_reg_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => \state_next__0\(0),
      Q => reset_crc,
      S => Q(0)
    );
\FSM_onehot_state_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => \state_next__0\(1),
      Q => update_crc,
      R => Q(0)
    );
\FSM_onehot_state_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => \state_next__0\(2),
      Q => state_reg(2),
      R => Q(0)
    );
\crc_state[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBAA"
    )
        port map (
      I0 => Q(0),
      I1 => \gmii_rxd_d0_reg[0]_0\(0),
      I2 => mii_odd,
      I3 => reset_crc,
      O => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(0),
      Q => crc_state(0),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(10),
      Q => crc_state(10),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(11),
      Q => crc_state(11),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(12),
      Q => crc_state(12),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(13),
      Q => crc_state(13),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(14),
      Q => crc_state(14),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(15),
      Q => crc_state(15),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(16),
      Q => crc_state(16),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(17),
      Q => crc_state(17),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(18),
      Q => crc_state(18),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(19),
      Q => crc_state(19),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(1),
      Q => crc_state(1),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(20),
      Q => crc_state(20),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(21),
      Q => crc_state(21),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(22),
      Q => crc_state(22),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(23),
      Q => crc_state(23),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(24),
      Q => crc_state(24),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(25),
      Q => crc_state(25),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(26),
      Q => crc_state(26),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(27),
      Q => crc_state(27),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(28),
      Q => crc_state(28),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(29),
      Q => crc_state(29),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(2),
      Q => crc_state(2),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(30),
      Q => crc_state(30),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(31),
      Q => crc_state(31),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(3),
      Q => crc_state(3),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(4),
      Q => crc_state(4),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(5),
      Q => crc_state(5),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(6),
      Q => crc_state(6),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(7),
      Q => crc_state(7),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(8),
      Q => crc_state(8),
      S => \crc_state[31]_i_1__0_n_0\
    );
\crc_state_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => output_clk,
      CE => m_axis_tvalid_reg_i_1_n_0,
      D => crc_next(9),
      Q => crc_state(9),
      S => \crc_state[31]_i_1__0_n_0\
    );
eth_crc_8: entity work.design_1_axis_udp_ethernet_0_0_lfsr_2
     port map (
      D(31 downto 0) => crc_next(31 downto 0),
      Q(31 downto 0) => crc_state(31 downto 0),
      \crc_state_reg[0]\ => eth_crc_8_n_35,
      \crc_state_reg[1]\ => eth_crc_8_n_32,
      \crc_state_reg[31]\(7) => \gmii_rxd_d4_reg_n_0_[7]\,
      \crc_state_reg[31]\(6) => \gmii_rxd_d4_reg_n_0_[6]\,
      \crc_state_reg[31]\(5) => \gmii_rxd_d4_reg_n_0_[5]\,
      \crc_state_reg[31]\(4) => \gmii_rxd_d4_reg_n_0_[4]\,
      \crc_state_reg[31]\(3) => \gmii_rxd_d4_reg_n_0_[3]\,
      \crc_state_reg[31]\(2) => \gmii_rxd_d4_reg_n_0_[2]\,
      \crc_state_reg[31]\(1) => \gmii_rxd_d4_reg_n_0_[1]\,
      \crc_state_reg[31]\(0) => \gmii_rxd_d4_reg_n_0_[0]\,
      \crc_state_reg[6]\ => eth_crc_8_n_34,
      \gmii_rxd_d4_reg[7]\ => eth_crc_8_n_33
    );
gmii_rx_dv_d0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF00"
    )
        port map (
      I0 => \^gmii_rx_dv_d0\,
      I1 => \gmii_rxd_d0_reg[0]_0\(0),
      I2 => mii_odd,
      I3 => output_q1(0),
      O => gmii_rx_dv_d0_i_1_n_0
    );
gmii_rx_dv_d0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => gmii_rx_dv_d0_i_1_n_0,
      Q => \^gmii_rx_dv_d0\,
      R => Q(0)
    );
gmii_rx_dv_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rx_dv_d00,
      Q => gmii_rx_dv_d1_reg_0,
      R => Q(0)
    );
gmii_rx_dv_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rx_dv_d20,
      Q => gmii_rx_dv_d2,
      R => Q(0)
    );
gmii_rx_dv_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rx_dv_d30,
      Q => gmii_rx_dv_d3,
      R => Q(0)
    );
gmii_rx_dv_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rx_dv_d40,
      Q => gmii_rx_dv_d4,
      R => Q(0)
    );
gmii_rx_er_d0_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FFFF80"
    )
        port map (
      I0 => \gmii_rxd_d0_reg[0]_0\(0),
      I1 => mii_odd,
      I2 => gmii_rx_er_d0,
      I3 => output_q2(0),
      I4 => output_q1(0),
      O => gmii_rx_er_d01_out
    );
gmii_rx_er_d0_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => gmii_rx_er_d01_out,
      Q => gmii_rx_er_d0,
      R => '0'
    );
gmii_rx_er_d1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rx_er_d0,
      Q => gmii_rx_er_d1,
      R => '0'
    );
gmii_rx_er_d2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rx_er_d1,
      Q => gmii_rx_er_d2,
      R => '0'
    );
gmii_rx_er_d3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rx_er_d2,
      Q => gmii_rx_er_d3,
      R => '0'
    );
gmii_rx_er_d4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rx_er_d3,
      Q => gmii_rx_er_d4_reg_n_0,
      R => '0'
    );
\gmii_rxd_d0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => \gmii_rxd_d0_reg[0]_0\(0),
      I2 => output_q1(1),
      O => \gmii_rxd_d0[0]_i_1_n_0\
    );
\gmii_rxd_d0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => \gmii_rxd_d0_reg[0]_0\(0),
      I2 => output_q1(2),
      O => \gmii_rxd_d0[1]_i_1_n_0\
    );
\gmii_rxd_d0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gmii_rxd_d0_reg[7]_0\(0),
      I1 => \gmii_rxd_d0_reg[0]_0\(0),
      I2 => output_q1(3),
      O => \gmii_rxd_d0[2]_i_1_n_0\
    );
\gmii_rxd_d0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^gmii_rxd_d0_reg[7]_0\(1),
      I1 => \gmii_rxd_d0_reg[0]_0\(0),
      I2 => output_q1(4),
      O => \gmii_rxd_d0[3]_i_1_n_0\
    );
\gmii_rxd_d0_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => \gmii_rxd_d0[0]_i_1_n_0\,
      Q => \gmii_rxd_d0_reg_n_0_[0]\,
      R => '0'
    );
\gmii_rxd_d0_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => \gmii_rxd_d0[1]_i_1_n_0\,
      Q => \gmii_rxd_d0_reg_n_0_[1]\,
      R => '0'
    );
\gmii_rxd_d0_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => \gmii_rxd_d0[2]_i_1_n_0\,
      Q => \gmii_rxd_d0_reg_n_0_[2]\,
      R => '0'
    );
\gmii_rxd_d0_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => \gmii_rxd_d0[3]_i_1_n_0\,
      Q => \gmii_rxd_d0_reg_n_0_[3]\,
      R => '0'
    );
\gmii_rxd_d0_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => D(0),
      Q => p_0_in(0),
      R => '0'
    );
\gmii_rxd_d0_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => D(1),
      Q => p_0_in(1),
      R => '0'
    );
\gmii_rxd_d0_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => D(2),
      Q => \^gmii_rxd_d0_reg[7]_0\(0),
      R => '0'
    );
\gmii_rxd_d0_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => D(3),
      Q => \^gmii_rxd_d0_reg[7]_0\(1),
      R => '0'
    );
\gmii_rxd_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => \gmii_rxd_d0_reg_n_0_[0]\,
      Q => gmii_rxd_d1(0),
      R => '0'
    );
\gmii_rxd_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => \gmii_rxd_d0_reg_n_0_[1]\,
      Q => gmii_rxd_d1(1),
      R => '0'
    );
\gmii_rxd_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => \gmii_rxd_d0_reg_n_0_[2]\,
      Q => gmii_rxd_d1(2),
      R => '0'
    );
\gmii_rxd_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => \gmii_rxd_d0_reg_n_0_[3]\,
      Q => gmii_rxd_d1(3),
      R => '0'
    );
\gmii_rxd_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => p_0_in(0),
      Q => gmii_rxd_d1(4),
      R => '0'
    );
\gmii_rxd_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => p_0_in(1),
      Q => gmii_rxd_d1(5),
      R => '0'
    );
\gmii_rxd_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => \^gmii_rxd_d0_reg[7]_0\(0),
      Q => gmii_rxd_d1(6),
      R => '0'
    );
\gmii_rxd_d1_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => \^gmii_rxd_d0_reg[7]_0\(1),
      Q => gmii_rxd_d1(7),
      R => '0'
    );
\gmii_rxd_d2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d1(0),
      Q => gmii_rxd_d2(0),
      R => '0'
    );
\gmii_rxd_d2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d1(1),
      Q => gmii_rxd_d2(1),
      R => '0'
    );
\gmii_rxd_d2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d1(2),
      Q => gmii_rxd_d2(2),
      R => '0'
    );
\gmii_rxd_d2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d1(3),
      Q => gmii_rxd_d2(3),
      R => '0'
    );
\gmii_rxd_d2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d1(4),
      Q => gmii_rxd_d2(4),
      R => '0'
    );
\gmii_rxd_d2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d1(5),
      Q => gmii_rxd_d2(5),
      R => '0'
    );
\gmii_rxd_d2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d1(6),
      Q => gmii_rxd_d2(6),
      R => '0'
    );
\gmii_rxd_d2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d1(7),
      Q => gmii_rxd_d2(7),
      R => '0'
    );
\gmii_rxd_d3_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d2(0),
      Q => gmii_rxd_d3(0),
      R => '0'
    );
\gmii_rxd_d3_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d2(1),
      Q => gmii_rxd_d3(1),
      R => '0'
    );
\gmii_rxd_d3_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d2(2),
      Q => gmii_rxd_d3(2),
      R => '0'
    );
\gmii_rxd_d3_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d2(3),
      Q => gmii_rxd_d3(3),
      R => '0'
    );
\gmii_rxd_d3_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d2(4),
      Q => gmii_rxd_d3(4),
      R => '0'
    );
\gmii_rxd_d3_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d2(5),
      Q => gmii_rxd_d3(5),
      R => '0'
    );
\gmii_rxd_d3_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d2(6),
      Q => gmii_rxd_d3(6),
      R => '0'
    );
\gmii_rxd_d3_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d2(7),
      Q => gmii_rxd_d3(7),
      R => '0'
    );
\gmii_rxd_d4_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d3(0),
      Q => \gmii_rxd_d4_reg_n_0_[0]\,
      R => '0'
    );
\gmii_rxd_d4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d3(1),
      Q => \gmii_rxd_d4_reg_n_0_[1]\,
      R => '0'
    );
\gmii_rxd_d4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d3(2),
      Q => \gmii_rxd_d4_reg_n_0_[2]\,
      R => '0'
    );
\gmii_rxd_d4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d3(3),
      Q => \gmii_rxd_d4_reg_n_0_[3]\,
      R => '0'
    );
\gmii_rxd_d4_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d3(4),
      Q => \gmii_rxd_d4_reg_n_0_[4]\,
      R => '0'
    );
\gmii_rxd_d4_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d3(5),
      Q => \gmii_rxd_d4_reg_n_0_[5]\,
      R => '0'
    );
\gmii_rxd_d4_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d3(6),
      Q => \gmii_rxd_d4_reg_n_0_[6]\,
      R => '0'
    );
\gmii_rxd_d4_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => gmii_rxd_d4,
      D => gmii_rxd_d3(7),
      Q => \gmii_rxd_d4_reg_n_0_[7]\,
      R => '0'
    );
\i__carry__0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => crc_next(23),
      I1 => gmii_rxd_d1(7),
      I2 => gmii_rxd_d1(5),
      I3 => crc_next(21),
      I4 => gmii_rxd_d1(6),
      I5 => crc_next(22),
      O => \i__carry__0_i_1__6_n_0\
    );
\i__carry__0_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => crc_next(20),
      I1 => gmii_rxd_d1(4),
      I2 => gmii_rxd_d1(2),
      I3 => crc_next(18),
      I4 => gmii_rxd_d1(3),
      I5 => crc_next(19),
      O => \i__carry__0_i_2__6_n_0\
    );
\i__carry__0_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => crc_next(17),
      I1 => gmii_rxd_d1(1),
      I2 => gmii_rxd_d2(7),
      I3 => crc_next(15),
      I4 => gmii_rxd_d1(0),
      I5 => crc_next(16),
      O => \i__carry__0_i_3__6_n_0\
    );
\i__carry__0_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => crc_next(14),
      I1 => gmii_rxd_d2(6),
      I2 => gmii_rxd_d2(5),
      I3 => crc_next(13),
      I4 => gmii_rxd_d2(4),
      I5 => crc_next(12),
      O => \i__carry__0_i_4__6_n_0\
    );
\i__carry__1_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8124184218428124"
    )
        port map (
      I0 => \^gmii_rxd_d0_reg[7]_0\(1),
      I1 => eth_crc_8_n_33,
      I2 => eth_crc_8_n_34,
      I3 => eth_crc_8_n_32,
      I4 => eth_crc_8_n_35,
      I5 => \^gmii_rxd_d0_reg[7]_0\(0),
      O => \i__carry__1_i_1__6_n_0\
    );
\i__carry__1_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => crc_next(28),
      I1 => p_0_in(0),
      I2 => p_0_in(1),
      I3 => crc_next(29),
      I4 => \gmii_rxd_d0_reg_n_0_[3]\,
      I5 => crc_next(27),
      O => \i__carry__1_i_2__5_n_0\
    );
\i__carry__1_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => crc_next(26),
      I1 => \gmii_rxd_d0_reg_n_0_[2]\,
      I2 => \gmii_rxd_d0_reg_n_0_[0]\,
      I3 => crc_next(24),
      I4 => \gmii_rxd_d0_reg_n_0_[1]\,
      I5 => crc_next(25),
      O => \i__carry__1_i_3__5_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => crc_next(11),
      I1 => gmii_rxd_d2(3),
      I2 => gmii_rxd_d2(1),
      I3 => crc_next(9),
      I4 => gmii_rxd_d2(2),
      I5 => crc_next(10),
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => crc_next(8),
      I1 => gmii_rxd_d2(0),
      I2 => gmii_rxd_d3(6),
      I3 => crc_next(6),
      I4 => gmii_rxd_d3(7),
      I5 => crc_next(7),
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => crc_next(5),
      I1 => gmii_rxd_d3(5),
      I2 => gmii_rxd_d3(4),
      I3 => crc_next(4),
      I4 => gmii_rxd_d3(3),
      I5 => crc_next(3),
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000066006600000"
    )
        port map (
      I0 => crc_next(2),
      I1 => gmii_rxd_d3(2),
      I2 => gmii_rxd_d3(0),
      I3 => crc_next(0),
      I4 => gmii_rxd_d3(1),
      I5 => crc_next(1),
      O => \i__carry_i_4__2_n_0\
    );
\m_axis_tdata_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => update_crc,
      I1 => \gmii_rxd_d4_reg_n_0_[0]\,
      O => \m_axis_tdata_reg[0]_i_1__0_n_0\
    );
\m_axis_tdata_reg[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => update_crc,
      I1 => \gmii_rxd_d4_reg_n_0_[1]\,
      O => \m_axis_tdata_reg[1]_i_1__0_n_0\
    );
\m_axis_tdata_reg[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => update_crc,
      I1 => \gmii_rxd_d4_reg_n_0_[2]\,
      O => \m_axis_tdata_reg[2]_i_1__0_n_0\
    );
\m_axis_tdata_reg[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => update_crc,
      I1 => \gmii_rxd_d4_reg_n_0_[3]\,
      O => \m_axis_tdata_reg[3]_i_1__0_n_0\
    );
\m_axis_tdata_reg[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => update_crc,
      I1 => \gmii_rxd_d4_reg_n_0_[4]\,
      O => \m_axis_tdata_reg[4]_i_1__0_n_0\
    );
\m_axis_tdata_reg[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => update_crc,
      I1 => \gmii_rxd_d4_reg_n_0_[5]\,
      O => \m_axis_tdata_reg[5]_i_1__0_n_0\
    );
\m_axis_tdata_reg[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => update_crc,
      I1 => \gmii_rxd_d4_reg_n_0_[6]\,
      O => \m_axis_tdata_reg[6]_i_1__0_n_0\
    );
\m_axis_tdata_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \gmii_rxd_d0_reg[0]_0\(0),
      I1 => mii_odd,
      O => state_next1
    );
\m_axis_tdata_reg[7]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => update_crc,
      I1 => \gmii_rxd_d4_reg_n_0_[7]\,
      O => \m_axis_tdata_reg[7]_i_2__0_n_0\
    );
\m_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => \m_axis_tdata_reg[0]_i_1__0_n_0\,
      Q => \m_axis_tdata_reg_reg[7]_0\(0),
      R => state_next1
    );
\m_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => \m_axis_tdata_reg[1]_i_1__0_n_0\,
      Q => \m_axis_tdata_reg_reg[7]_0\(1),
      R => state_next1
    );
\m_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => \m_axis_tdata_reg[2]_i_1__0_n_0\,
      Q => \m_axis_tdata_reg_reg[7]_0\(2),
      R => state_next1
    );
\m_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => \m_axis_tdata_reg[3]_i_1__0_n_0\,
      Q => \m_axis_tdata_reg_reg[7]_0\(3),
      R => state_next1
    );
\m_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => \m_axis_tdata_reg[4]_i_1__0_n_0\,
      Q => \m_axis_tdata_reg_reg[7]_0\(4),
      R => state_next1
    );
\m_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => \m_axis_tdata_reg[5]_i_1__0_n_0\,
      Q => \m_axis_tdata_reg_reg[7]_0\(5),
      R => state_next1
    );
\m_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => \m_axis_tdata_reg[6]_i_1__0_n_0\,
      Q => \m_axis_tdata_reg_reg[7]_0\(6),
      R => state_next1
    );
\m_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => \m_axis_tdata_reg[7]_i_2__0_n_0\,
      Q => \m_axis_tdata_reg_reg[7]_0\(7),
      R => state_next1
    );
m_axis_tlast_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"80AA"
    )
        port map (
      I0 => update_crc,
      I1 => gmii_rx_dv_d4,
      I2 => gmii_rx_er_d4_reg_n_0,
      I3 => output_q1(0),
      O => m_axis_tlast_next
    );
m_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => m_axis_tlast_next,
      Q => \^rx_fifo_axis_tlast\,
      R => state_next1
    );
\m_axis_tuser_next1_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \m_axis_tuser_next1_inferred__0/i__carry_n_0\,
      CO(2) => \m_axis_tuser_next1_inferred__0/i__carry_n_1\,
      CO(1) => \m_axis_tuser_next1_inferred__0/i__carry_n_2\,
      CO(0) => \m_axis_tuser_next1_inferred__0/i__carry_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_m_axis_tuser_next1_inferred__0/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry_i_1__6_n_0\,
      S(2) => \i__carry_i_2__6_n_0\,
      S(1) => \i__carry_i_3__5_n_0\,
      S(0) => \i__carry_i_4__2_n_0\
    );
\m_axis_tuser_next1_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_tuser_next1_inferred__0/i__carry_n_0\,
      CO(3) => \m_axis_tuser_next1_inferred__0/i__carry__0_n_0\,
      CO(2) => \m_axis_tuser_next1_inferred__0/i__carry__0_n_1\,
      CO(1) => \m_axis_tuser_next1_inferred__0/i__carry__0_n_2\,
      CO(0) => \m_axis_tuser_next1_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_m_axis_tuser_next1_inferred__0/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \i__carry__0_i_1__6_n_0\,
      S(2) => \i__carry__0_i_2__6_n_0\,
      S(1) => \i__carry__0_i_3__6_n_0\,
      S(0) => \i__carry__0_i_4__6_n_0\
    );
\m_axis_tuser_next1_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \m_axis_tuser_next1_inferred__0/i__carry__0_n_0\,
      CO(3) => \NLW_m_axis_tuser_next1_inferred__0/i__carry__1_CO_UNCONNECTED\(3),
      CO(2) => m_axis_tuser_next1,
      CO(1) => \m_axis_tuser_next1_inferred__0/i__carry__1_n_2\,
      CO(0) => \m_axis_tuser_next1_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_m_axis_tuser_next1_inferred__0/i__carry__1_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \i__carry__1_i_1__6_n_0\,
      S(1) => \i__carry__1_i_2__5_n_0\,
      S(0) => \i__carry__1_i_3__5_n_0\
    );
m_axis_tuser_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F000E000E000E0"
    )
        port map (
      I0 => gmii_rx_er_d1,
      I1 => m_axis_tuser_reg_i_2_n_0,
      I2 => m_axis_tvalid_reg_i_1_n_0,
      I3 => output_q1(0),
      I4 => gmii_rx_er_d4_reg_n_0,
      I5 => gmii_rx_dv_d4,
      O => m_axis_tuser_next4_out
    );
m_axis_tuser_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => m_axis_tuser_next1,
      I1 => gmii_rx_er_d2,
      I2 => gmii_rx_er_d3,
      I3 => gmii_rx_er_d0,
      O => m_axis_tuser_reg_i_2_n_0
    );
m_axis_tuser_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => m_axis_tuser_next4_out,
      Q => \^rx_fifo_axis_tuser\,
      R => '0'
    );
m_axis_tvalid_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => update_crc,
      I1 => mii_odd,
      I2 => \gmii_rxd_d0_reg[0]_0\(0),
      O => m_axis_tvalid_reg_i_1_n_0
    );
m_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => m_axis_tvalid_reg_i_1_n_0,
      Q => \^rx_fifo_axis_tvalid\,
      R => Q(0)
    );
\mem_reg_0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^rx_fifo_axis_tvalid\,
      I1 => s_rst_sync3_reg,
      O => overflow_reg111_out
    );
mii_locked_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBC0"
    )
        port map (
      I0 => output_q1(0),
      I1 => \gmii_rxd_d0_reg[0]_0\(0),
      I2 => mii_odd_i_2_n_0,
      I3 => mii_locked_reg_n_0,
      O => mii_locked_i_1_n_0
    );
mii_locked_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => mii_locked_i_1_n_0,
      Q => mii_locked_reg_n_0,
      R => Q(0)
    );
mii_odd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2FF0"
    )
        port map (
      I0 => mii_odd_i_2_n_0,
      I1 => mii_locked_reg_n_0,
      I2 => \gmii_rxd_d0_reg[0]_0\(0),
      I3 => mii_odd,
      O => mii_odd_i_1_n_0
    );
mii_odd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => p_0_in(1),
      I1 => output_q1(2),
      I2 => p_0_in(0),
      I3 => mii_locked_reg_0,
      O => mii_odd_i_2_n_0
    );
mii_odd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => output_clk,
      CE => '1',
      D => mii_odd_i_1_n_0,
      Q => mii_odd,
      R => Q(0)
    );
\wr_ptr_cur_gray_reg[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^rx_fifo_axis_tuser\,
      I1 => \^rx_fifo_axis_tlast\,
      O => m_axis_tuser_reg_reg_1
    );
\wr_ptr_gray_reg[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \^rx_fifo_axis_tuser\,
      I1 => \^rx_fifo_axis_tvalid\,
      I2 => \^rx_fifo_axis_tlast\,
      I3 => \overflow_reg1__1\,
      O => m_axis_tuser_reg_reg_0(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_axis_gmii_tx is
  port (
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    mii_odd_reg_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    d2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    d1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_tready_reg_reg_1 : out STD_LOGIC;
    \frame_ptr_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    state_next : in STD_LOGIC;
    gmii_tx_en_reg_reg_0 : in STD_LOGIC;
    gmii_tx_er_next : in STD_LOGIC;
    \gmii_txd_reg_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \crc_state_reg[0]_0\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_fifo_axis_tvalid : in STD_LOGIC;
    mii_odd_reg_reg_1 : in STD_LOGIC;
    phy_tx_ctl : in STD_LOGIC;
    \frame_ptr_reg_reg[15]_0\ : in STD_LOGIC;
    \m_axis_pipe_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \mii_msn_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmii_txd_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_axis_gmii_tx : entity is "axis_gmii_tx";
end design_1_axis_udp_ethernet_0_0_axis_gmii_tx;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_axis_gmii_tx is
  signal \FSM_sequential_state_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_state_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal crc_next : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal crc_state : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \crc_state[31]_i_1_n_0\ : STD_LOGIC;
  signal \crc_state[31]_i_4_n_0\ : STD_LOGIC;
  signal \^d1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal frame_ptr_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \frame_ptr_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[15]_i_4__0_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[15]_i_3__0_n_2\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[15]_i_3__0_n_3\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[15]_i_3__0_n_5\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[15]_i_3__0_n_6\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[15]_i_3__0_n_7\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal gmii_tx_en_next : STD_LOGIC;
  signal gmii_txd_next : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \gmii_txd_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_txd_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \gmii_txd_reg[0]_i_3_n_0\ : STD_LOGIC;
  signal \gmii_txd_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_txd_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \gmii_txd_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_txd_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \gmii_txd_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \gmii_txd_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_txd_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \gmii_txd_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_txd_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_txd_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \gmii_txd_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal in9 : STD_LOGIC;
  signal mac_gmii_tx_en : STD_LOGIC;
  signal mac_gmii_tx_er : STD_LOGIC;
  signal mac_gmii_txd : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal mii_msn_reg : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mii_msn_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \mii_msn_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \mii_msn_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \mii_msn_reg[2]_i_3_n_0\ : STD_LOGIC;
  signal \mii_msn_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \mii_msn_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \mii_msn_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal mii_odd_reg_i_1_n_0 : STD_LOGIC;
  signal mii_odd_reg_i_2_n_0 : STD_LOGIC;
  signal \^mii_odd_reg_reg_0\ : STD_LOGIC;
  signal s_axis_tready_next : STD_LOGIC;
  signal s_axis_tready_reg_i_1_n_0 : STD_LOGIC;
  signal s_axis_tready_reg_i_2_n_0 : STD_LOGIC;
  signal s_axis_tready_reg_i_3_n_0 : STD_LOGIC;
  signal s_axis_tready_reg_i_4_n_0 : STD_LOGIC;
  signal \^s_axis_tready_reg_reg_0\ : STD_LOGIC;
  signal s_tdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \s_tdata_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \s_tdata_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \s_tdata_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \s_tdata_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \s_tdata_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \s_tdata_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \state_next0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \state_next0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \state_next0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \state_next0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \state_next0_carry__0_n_1\ : STD_LOGIC;
  signal \state_next0_carry__0_n_2\ : STD_LOGIC;
  signal \state_next0_carry__0_n_3\ : STD_LOGIC;
  signal state_next0_carry_i_1_n_0 : STD_LOGIC;
  signal state_next0_carry_i_2_n_0 : STD_LOGIC;
  signal state_next0_carry_i_3_n_0 : STD_LOGIC;
  signal state_next0_carry_i_4_n_0 : STD_LOGIC;
  signal state_next0_carry_i_5_n_0 : STD_LOGIC;
  signal state_next0_carry_i_6_n_0 : STD_LOGIC;
  signal state_next0_carry_n_0 : STD_LOGIC;
  signal state_next0_carry_n_1 : STD_LOGIC;
  signal state_next0_carry_n_2 : STD_LOGIC;
  signal state_next0_carry_n_3 : STD_LOGIC;
  signal \state_next__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal update_crc1_out : STD_LOGIC;
  signal \NLW_frame_ptr_reg_reg[15]_i_3__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_frame_ptr_reg_reg[15]_i_3__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_state_next0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_state_next0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[2]_i_4\ : label is "soft_lutpair41";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[0]\ : label is "STATE_PREAMBLE:001,STATE_PAYLOAD:010,STATE_LAST:011,STATE_PAD:100,STATE_FCS:101,STATE_WAIT_END:110,STATE_IDLE:000,STATE_IFG:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[1]\ : label is "STATE_PREAMBLE:001,STATE_PAYLOAD:010,STATE_LAST:011,STATE_PAD:100,STATE_FCS:101,STATE_WAIT_END:110,STATE_IDLE:000,STATE_IFG:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[2]\ : label is "STATE_PREAMBLE:001,STATE_PAYLOAD:010,STATE_LAST:011,STATE_PAD:100,STATE_FCS:101,STATE_WAIT_END:110,STATE_IDLE:000,STATE_IFG:111";
  attribute SOFT_HLUTNM of \frame_ptr_reg[0]_i_3\ : label is "soft_lutpair43";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \frame_ptr_reg_reg[12]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \frame_ptr_reg_reg[15]_i_3__0\ : label is 35;
  attribute ADDER_THRESHOLD of \frame_ptr_reg_reg[4]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \frame_ptr_reg_reg[8]_i_2\ : label is 35;
  attribute SOFT_HLUTNM of gmii_tx_en_reg_i_1 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mii_msn_reg[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \mii_msn_reg[2]_i_3\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \mii_msn_reg[3]_i_4\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of mii_odd_reg_i_2 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \oddr[0].oddr_inst_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \oddr[0].oddr_inst_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \oddr[1].oddr_inst_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \oddr[2].oddr_inst_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \oddr[3].oddr_inst_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \oddr[4].oddr_inst_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of s_axis_tready_reg_i_4 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \s_tdata_reg[7]_i_5\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \s_tdata_reg[7]_i_6\ : label is "soft_lutpair44";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  d1(4 downto 0) <= \^d1\(4 downto 0);
  mii_odd_reg_reg_0 <= \^mii_odd_reg_reg_0\;
  s_axis_tready_reg_reg_0 <= \^s_axis_tready_reg_reg_0\;
\FSM_sequential_state_reg[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF000D0008"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_sequential_state_reg[0]_i_2__1_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => tx_fifo_axis_tvalid,
      I5 => \FSM_sequential_state_reg[0]_i_3__1_n_0\,
      O => \state_next__0\(0)
    );
\FSM_sequential_state_reg[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFDFFFFFFFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_4_n_0\,
      I1 => frame_ptr_reg(5),
      I2 => frame_ptr_reg(4),
      I3 => frame_ptr_reg(3),
      I4 => frame_ptr_reg(2),
      I5 => \FSM_sequential_state_reg[1]_i_5_n_0\,
      O => \FSM_sequential_state_reg[0]_i_2__1_n_0\
    );
\FSM_sequential_state_reg[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF50D050DF50CF00"
    )
        port map (
      I0 => \^q\(1),
      I1 => in9,
      I2 => \^q\(2),
      I3 => \FSM_sequential_state_reg[0]_i_4__1_n_0\,
      I4 => \s_tdata_reg[7]_i_4_n_0\,
      I5 => \^q\(0),
      O => \FSM_sequential_state_reg[0]_i_3__1_n_0\
    );
\FSM_sequential_state_reg[0]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AA80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \m_axis_pipe_reg_reg[0]_0\(8),
      I2 => tx_fifo_axis_tvalid,
      I3 => \^q\(0),
      O => \FSM_sequential_state_reg[0]_i_4__1_n_0\
    );
\FSM_sequential_state_reg[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCF4F0FCFFF4F0F"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_2__1_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_3__0_n_0\,
      I2 => s_axis_tready_next,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \state_next__0\(1)
    );
\FSM_sequential_state_reg[1]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => frame_ptr_reg(3),
      I1 => frame_ptr_reg(4),
      I2 => frame_ptr_reg(5),
      I3 => \FSM_sequential_state_reg[1]_i_4_n_0\,
      I4 => \FSM_sequential_state_reg[1]_i_5_n_0\,
      I5 => frame_ptr_reg(2),
      O => \FSM_sequential_state_reg[1]_i_2__1_n_0\
    );
\FSM_sequential_state_reg[1]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \FSM_sequential_state_reg[0]_i_2__1_n_0\,
      O => s_axis_tready_next
    );
\FSM_sequential_state_reg[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => frame_ptr_reg(12),
      I1 => frame_ptr_reg(13),
      I2 => frame_ptr_reg(11),
      I3 => frame_ptr_reg(10),
      I4 => \FSM_sequential_state_reg[1]_i_6_n_0\,
      O => \FSM_sequential_state_reg[1]_i_4_n_0\
    );
\FSM_sequential_state_reg[1]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => frame_ptr_reg(1),
      I1 => frame_ptr_reg(0),
      O => \FSM_sequential_state_reg[1]_i_5_n_0\
    );
\FSM_sequential_state_reg[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => frame_ptr_reg(7),
      I1 => frame_ptr_reg(6),
      I2 => frame_ptr_reg(14),
      I3 => frame_ptr_reg(15),
      I4 => frame_ptr_reg(9),
      I5 => frame_ptr_reg(8),
      O => \FSM_sequential_state_reg[1]_i_6_n_0\
    );
\FSM_sequential_state_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAFEEEFFFF"
    )
        port map (
      I0 => \FSM_sequential_state_reg[2]_i_3__0_n_0\,
      I1 => \^q\(0),
      I2 => \m_axis_pipe_reg_reg[0]_0\(8),
      I3 => \m_axis_pipe_reg_reg[0]_0\(9),
      I4 => tx_fifo_axis_tvalid,
      I5 => \FSM_sequential_state_reg[2]_i_4_n_0\,
      O => \state_next__0\(2)
    );
\FSM_sequential_state_reg[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A8A8A8A8AAAAAAA"
    )
        port map (
      I0 => \^q\(2),
      I1 => in9,
      I2 => \^q\(1),
      I3 => \m_axis_pipe_reg_reg[0]_0\(8),
      I4 => tx_fifo_axis_tvalid,
      I5 => \^q\(0),
      O => \FSM_sequential_state_reg[2]_i_3__0_n_0\
    );
\FSM_sequential_state_reg[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      O => \FSM_sequential_state_reg[2]_i_4_n_0\
    );
\FSM_sequential_state_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => state_next,
      D => \state_next__0\(0),
      Q => \^q\(0),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\FSM_sequential_state_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => state_next,
      D => \state_next__0\(1),
      Q => \^q\(1),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\FSM_sequential_state_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => state_next,
      D => \state_next__0\(2),
      Q => \^q\(2),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\crc_state[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAAEBEBAAEB"
    )
        port map (
      I0 => \frame_ptr_reg_reg[0]_0\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => E(0),
      I4 => \crc_state_reg[0]_0\,
      I5 => \crc_state[31]_i_4_n_0\,
      O => \crc_state[31]_i_1_n_0\
    );
\crc_state[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000454500450000"
    )
        port map (
      I0 => \crc_state[31]_i_4_n_0\,
      I1 => \crc_state_reg[0]_0\,
      I2 => E(0),
      I3 => \^q\(0),
      I4 => \^q\(2),
      I5 => \^q\(1),
      O => update_crc1_out
    );
\crc_state[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \gmii_txd_reg_reg[2]_0\(0),
      I1 => \^mii_odd_reg_reg_0\,
      O => \crc_state[31]_i_4_n_0\
    );
\crc_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(0),
      Q => crc_state(0),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[10]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(10),
      Q => crc_state(10),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[11]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(11),
      Q => crc_state(11),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[12]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(12),
      Q => crc_state(12),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[13]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(13),
      Q => crc_state(13),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[14]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(14),
      Q => crc_state(14),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[15]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(15),
      Q => crc_state(15),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[16]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(16),
      Q => crc_state(16),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[17]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(17),
      Q => crc_state(17),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[18]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(18),
      Q => crc_state(18),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[19]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(19),
      Q => crc_state(19),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(1),
      Q => crc_state(1),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[20]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(20),
      Q => crc_state(20),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[21]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(21),
      Q => crc_state(21),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[22]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(22),
      Q => crc_state(22),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[23]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(23),
      Q => crc_state(23),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[24]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(24),
      Q => crc_state(24),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[25]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(25),
      Q => crc_state(25),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[26]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(26),
      Q => crc_state(26),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[27]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(27),
      Q => crc_state(27),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[28]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(28),
      Q => crc_state(28),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[29]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(29),
      Q => crc_state(29),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(2),
      Q => crc_state(2),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[30]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(30),
      Q => crc_state(30),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[31]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(31),
      Q => crc_state(31),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(3),
      Q => crc_state(3),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(4),
      Q => crc_state(4),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(5),
      Q => crc_state(5),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[6]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(6),
      Q => crc_state(6),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[7]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(7),
      Q => crc_state(7),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[8]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(8),
      Q => crc_state(8),
      S => \crc_state[31]_i_1_n_0\
    );
\crc_state_reg[9]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => update_crc1_out,
      D => crc_next(9),
      Q => crc_state(9),
      S => \crc_state[31]_i_1_n_0\
    );
eth_crc_8: entity work.design_1_axis_udp_ethernet_0_0_lfsr
     port map (
      D(31 downto 0) => crc_next(31 downto 0),
      Q(31 downto 0) => crc_state(31 downto 0),
      s_tdata_reg(7 downto 0) => s_tdata_reg(7 downto 0)
    );
\frame_ptr_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0300035733333377"
    )
        port map (
      I0 => \^q\(0),
      I1 => frame_ptr_reg(0),
      I2 => \frame_ptr_reg[0]_i_2_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \frame_ptr_reg[0]_i_3_n_0\,
      O => \frame_ptr_reg[0]_i_1_n_0\
    );
\frame_ptr_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000B888BBBB"
    )
        port map (
      I0 => \s_tdata_reg[7]_i_4_n_0\,
      I1 => \^q\(0),
      I2 => \m_axis_pipe_reg_reg[0]_0\(8),
      I3 => \m_axis_pipe_reg_reg[0]_0\(9),
      I4 => tx_fifo_axis_tvalid,
      I5 => \FSM_sequential_state_reg[2]_i_4_n_0\,
      O => \frame_ptr_reg[0]_i_2_n_0\
    );
\frame_ptr_reg[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CEFFFEFF"
    )
        port map (
      I0 => \s_tdata_reg[7]_i_4_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \^q\(2),
      I4 => \FSM_sequential_state_reg[1]_i_2__1_n_0\,
      O => \frame_ptr_reg[0]_i_3_n_0\
    );
\frame_ptr_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AA888A888A888"
    )
        port map (
      I0 => \frame_ptr_reg_reg[12]_i_2_n_6\,
      I1 => \frame_ptr_reg[15]_i_4__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \FSM_sequential_state_reg[0]_i_2__1_n_0\,
      O => \frame_ptr_reg[10]_i_1_n_0\
    );
\frame_ptr_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AA888A888A888"
    )
        port map (
      I0 => \frame_ptr_reg_reg[12]_i_2_n_5\,
      I1 => \frame_ptr_reg[15]_i_4__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \FSM_sequential_state_reg[0]_i_2__1_n_0\,
      O => \frame_ptr_reg[11]_i_1_n_0\
    );
\frame_ptr_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AA888A888A888"
    )
        port map (
      I0 => \frame_ptr_reg_reg[12]_i_2_n_4\,
      I1 => \frame_ptr_reg[15]_i_4__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \FSM_sequential_state_reg[0]_i_2__1_n_0\,
      O => \frame_ptr_reg[12]_i_1_n_0\
    );
\frame_ptr_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AA888A888A888"
    )
        port map (
      I0 => \frame_ptr_reg_reg[15]_i_3__0_n_7\,
      I1 => \frame_ptr_reg[15]_i_4__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \FSM_sequential_state_reg[0]_i_2__1_n_0\,
      O => \frame_ptr_reg[13]_i_1_n_0\
    );
\frame_ptr_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AA888A888A888"
    )
        port map (
      I0 => \frame_ptr_reg_reg[15]_i_3__0_n_6\,
      I1 => \frame_ptr_reg[15]_i_4__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \FSM_sequential_state_reg[0]_i_2__1_n_0\,
      O => \frame_ptr_reg[14]_i_1_n_0\
    );
\frame_ptr_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAA8"
    )
        port map (
      I0 => state_next,
      I1 => \^q\(0),
      I2 => tx_fifo_axis_tvalid,
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \frame_ptr_reg[15]_i_1_n_0\
    );
\frame_ptr_reg[15]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AA888A888A888"
    )
        port map (
      I0 => \frame_ptr_reg_reg[15]_i_3__0_n_5\,
      I1 => \frame_ptr_reg[15]_i_4__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \FSM_sequential_state_reg[0]_i_2__1_n_0\,
      O => \frame_ptr_reg[15]_i_2__0_n_0\
    );
\frame_ptr_reg[15]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F0F8FC0800F80C"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_2__1_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \s_tdata_reg[7]_i_4_n_0\,
      I5 => \frame_ptr_reg_reg[15]_0\,
      O => \frame_ptr_reg[15]_i_4__0_n_0\
    );
\frame_ptr_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AA888A888A888"
    )
        port map (
      I0 => \frame_ptr_reg_reg[4]_i_2_n_7\,
      I1 => \frame_ptr_reg[15]_i_4__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \FSM_sequential_state_reg[0]_i_2__1_n_0\,
      O => \frame_ptr_reg[1]_i_1_n_0\
    );
\frame_ptr_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AA888A888A888"
    )
        port map (
      I0 => \frame_ptr_reg_reg[4]_i_2_n_6\,
      I1 => \frame_ptr_reg[15]_i_4__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \FSM_sequential_state_reg[0]_i_2__1_n_0\,
      O => \frame_ptr_reg[2]_i_1_n_0\
    );
\frame_ptr_reg[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AA888A888A888"
    )
        port map (
      I0 => \frame_ptr_reg_reg[4]_i_2_n_5\,
      I1 => \frame_ptr_reg[15]_i_4__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \FSM_sequential_state_reg[0]_i_2__1_n_0\,
      O => \frame_ptr_reg[3]_i_1__0_n_0\
    );
\frame_ptr_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AA888A888A888"
    )
        port map (
      I0 => \frame_ptr_reg_reg[4]_i_2_n_4\,
      I1 => \frame_ptr_reg[15]_i_4__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \FSM_sequential_state_reg[0]_i_2__1_n_0\,
      O => \frame_ptr_reg[4]_i_1_n_0\
    );
\frame_ptr_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AA888A888A888"
    )
        port map (
      I0 => \frame_ptr_reg_reg[8]_i_2_n_7\,
      I1 => \frame_ptr_reg[15]_i_4__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \FSM_sequential_state_reg[0]_i_2__1_n_0\,
      O => \frame_ptr_reg[5]_i_1_n_0\
    );
\frame_ptr_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AA888A888A888"
    )
        port map (
      I0 => \frame_ptr_reg_reg[8]_i_2_n_6\,
      I1 => \frame_ptr_reg[15]_i_4__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \FSM_sequential_state_reg[0]_i_2__1_n_0\,
      O => \frame_ptr_reg[6]_i_1_n_0\
    );
\frame_ptr_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AA888A888A888"
    )
        port map (
      I0 => \frame_ptr_reg_reg[8]_i_2_n_5\,
      I1 => \frame_ptr_reg[15]_i_4__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \FSM_sequential_state_reg[0]_i_2__1_n_0\,
      O => \frame_ptr_reg[7]_i_1_n_0\
    );
\frame_ptr_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AA888A888A888"
    )
        port map (
      I0 => \frame_ptr_reg_reg[8]_i_2_n_4\,
      I1 => \frame_ptr_reg[15]_i_4__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \FSM_sequential_state_reg[0]_i_2__1_n_0\,
      O => \frame_ptr_reg[8]_i_1_n_0\
    );
\frame_ptr_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A88AA888A888A888"
    )
        port map (
      I0 => \frame_ptr_reg_reg[12]_i_2_n_7\,
      I1 => \frame_ptr_reg[15]_i_4__0_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \FSM_sequential_state_reg[0]_i_2__1_n_0\,
      O => \frame_ptr_reg[9]_i_1_n_0\
    );
\frame_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \frame_ptr_reg[15]_i_1_n_0\,
      D => \frame_ptr_reg[0]_i_1_n_0\,
      Q => frame_ptr_reg(0),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\frame_ptr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \frame_ptr_reg[15]_i_1_n_0\,
      D => \frame_ptr_reg[10]_i_1_n_0\,
      Q => frame_ptr_reg(10),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\frame_ptr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \frame_ptr_reg[15]_i_1_n_0\,
      D => \frame_ptr_reg[11]_i_1_n_0\,
      Q => frame_ptr_reg(11),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\frame_ptr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \frame_ptr_reg[15]_i_1_n_0\,
      D => \frame_ptr_reg[12]_i_1_n_0\,
      Q => frame_ptr_reg(12),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\frame_ptr_reg_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_ptr_reg_reg[8]_i_2_n_0\,
      CO(3) => \frame_ptr_reg_reg[12]_i_2_n_0\,
      CO(2) => \frame_ptr_reg_reg[12]_i_2_n_1\,
      CO(1) => \frame_ptr_reg_reg[12]_i_2_n_2\,
      CO(0) => \frame_ptr_reg_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \frame_ptr_reg_reg[12]_i_2_n_4\,
      O(2) => \frame_ptr_reg_reg[12]_i_2_n_5\,
      O(1) => \frame_ptr_reg_reg[12]_i_2_n_6\,
      O(0) => \frame_ptr_reg_reg[12]_i_2_n_7\,
      S(3 downto 0) => frame_ptr_reg(12 downto 9)
    );
\frame_ptr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \frame_ptr_reg[15]_i_1_n_0\,
      D => \frame_ptr_reg[13]_i_1_n_0\,
      Q => frame_ptr_reg(13),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\frame_ptr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \frame_ptr_reg[15]_i_1_n_0\,
      D => \frame_ptr_reg[14]_i_1_n_0\,
      Q => frame_ptr_reg(14),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\frame_ptr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \frame_ptr_reg[15]_i_1_n_0\,
      D => \frame_ptr_reg[15]_i_2__0_n_0\,
      Q => frame_ptr_reg(15),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\frame_ptr_reg_reg[15]_i_3__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_ptr_reg_reg[12]_i_2_n_0\,
      CO(3 downto 2) => \NLW_frame_ptr_reg_reg[15]_i_3__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \frame_ptr_reg_reg[15]_i_3__0_n_2\,
      CO(0) => \frame_ptr_reg_reg[15]_i_3__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_frame_ptr_reg_reg[15]_i_3__0_O_UNCONNECTED\(3),
      O(2) => \frame_ptr_reg_reg[15]_i_3__0_n_5\,
      O(1) => \frame_ptr_reg_reg[15]_i_3__0_n_6\,
      O(0) => \frame_ptr_reg_reg[15]_i_3__0_n_7\,
      S(3) => '0',
      S(2 downto 0) => frame_ptr_reg(15 downto 13)
    );
\frame_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \frame_ptr_reg[15]_i_1_n_0\,
      D => \frame_ptr_reg[1]_i_1_n_0\,
      Q => frame_ptr_reg(1),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\frame_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \frame_ptr_reg[15]_i_1_n_0\,
      D => \frame_ptr_reg[2]_i_1_n_0\,
      Q => frame_ptr_reg(2),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\frame_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \frame_ptr_reg[15]_i_1_n_0\,
      D => \frame_ptr_reg[3]_i_1__0_n_0\,
      Q => frame_ptr_reg(3),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\frame_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \frame_ptr_reg[15]_i_1_n_0\,
      D => \frame_ptr_reg[4]_i_1_n_0\,
      Q => frame_ptr_reg(4),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\frame_ptr_reg_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \frame_ptr_reg_reg[4]_i_2_n_0\,
      CO(2) => \frame_ptr_reg_reg[4]_i_2_n_1\,
      CO(1) => \frame_ptr_reg_reg[4]_i_2_n_2\,
      CO(0) => \frame_ptr_reg_reg[4]_i_2_n_3\,
      CYINIT => frame_ptr_reg(0),
      DI(3 downto 0) => B"0000",
      O(3) => \frame_ptr_reg_reg[4]_i_2_n_4\,
      O(2) => \frame_ptr_reg_reg[4]_i_2_n_5\,
      O(1) => \frame_ptr_reg_reg[4]_i_2_n_6\,
      O(0) => \frame_ptr_reg_reg[4]_i_2_n_7\,
      S(3 downto 0) => frame_ptr_reg(4 downto 1)
    );
\frame_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \frame_ptr_reg[15]_i_1_n_0\,
      D => \frame_ptr_reg[5]_i_1_n_0\,
      Q => frame_ptr_reg(5),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\frame_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \frame_ptr_reg[15]_i_1_n_0\,
      D => \frame_ptr_reg[6]_i_1_n_0\,
      Q => frame_ptr_reg(6),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\frame_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \frame_ptr_reg[15]_i_1_n_0\,
      D => \frame_ptr_reg[7]_i_1_n_0\,
      Q => frame_ptr_reg(7),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\frame_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \frame_ptr_reg[15]_i_1_n_0\,
      D => \frame_ptr_reg[8]_i_1_n_0\,
      Q => frame_ptr_reg(8),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\frame_ptr_reg_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_ptr_reg_reg[4]_i_2_n_0\,
      CO(3) => \frame_ptr_reg_reg[8]_i_2_n_0\,
      CO(2) => \frame_ptr_reg_reg[8]_i_2_n_1\,
      CO(1) => \frame_ptr_reg_reg[8]_i_2_n_2\,
      CO(0) => \frame_ptr_reg_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \frame_ptr_reg_reg[8]_i_2_n_4\,
      O(2) => \frame_ptr_reg_reg[8]_i_2_n_5\,
      O(1) => \frame_ptr_reg_reg[8]_i_2_n_6\,
      O(0) => \frame_ptr_reg_reg[8]_i_2_n_7\,
      S(3 downto 0) => frame_ptr_reg(8 downto 5)
    );
\frame_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \frame_ptr_reg[15]_i_1_n_0\,
      D => \frame_ptr_reg[9]_i_1_n_0\,
      Q => frame_ptr_reg(9),
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
gmii_tx_en_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55FE"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(0),
      I2 => tx_fifo_axis_tvalid,
      I3 => \^q\(1),
      O => gmii_tx_en_next
    );
gmii_tx_en_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => state_next,
      D => gmii_tx_en_next,
      Q => mac_gmii_tx_en,
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
gmii_tx_er_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => state_next,
      D => gmii_tx_er_next,
      Q => mac_gmii_tx_er,
      R => \frame_ptr_reg_reg[0]_0\(0)
    );
\gmii_txd_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AE00AEAEAEAEAEAE"
    )
        port map (
      I0 => \gmii_txd_reg[0]_i_2_n_0\,
      I1 => \mii_msn_reg[3]_i_4_n_0\,
      I2 => \gmii_txd_reg[0]_i_3_n_0\,
      I3 => mii_msn_reg(0),
      I4 => \gmii_txd_reg_reg[2]_0\(0),
      I5 => \^mii_odd_reg_reg_0\,
      O => \gmii_txd_reg[0]_i_1_n_0\
    );
\gmii_txd_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FEF0F0F0FE"
    )
        port map (
      I0 => tx_fifo_axis_tvalid,
      I1 => \^q\(0),
      I2 => \crc_state[31]_i_4_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => s_tdata_reg(0),
      O => \gmii_txd_reg[0]_i_2_n_0\
    );
\gmii_txd_reg[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFF0CCAA00F0CC"
    )
        port map (
      I0 => crc_state(24),
      I1 => crc_state(0),
      I2 => crc_state(16),
      I3 => frame_ptr_reg(1),
      I4 => frame_ptr_reg(0),
      I5 => crc_state(8),
      O => \gmii_txd_reg[0]_i_3_n_0\
    );
\gmii_txd_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00002F222F22"
    )
        port map (
      I0 => \mii_msn_reg[3]_i_4_n_0\,
      I1 => \gmii_txd_reg[1]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[2]_i_4_n_0\,
      I3 => s_tdata_reg(1),
      I4 => mii_msn_reg(1),
      I5 => \crc_state[31]_i_4_n_0\,
      O => \gmii_txd_reg[1]_i_1_n_0\
    );
\gmii_txd_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => crc_state(17),
      I1 => crc_state(9),
      I2 => frame_ptr_reg(0),
      I3 => frame_ptr_reg(1),
      I4 => crc_state(25),
      I5 => crc_state(1),
      O => \gmii_txd_reg[1]_i_2_n_0\
    );
\gmii_txd_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F700F700F700"
    )
        port map (
      I0 => \gmii_txd_reg_reg[2]_0\(0),
      I1 => \^mii_odd_reg_reg_0\,
      I2 => mii_msn_reg(2),
      I3 => \gmii_txd_reg[2]_i_2_n_0\,
      I4 => \mii_msn_reg[3]_i_4_n_0\,
      I5 => \gmii_txd_reg[2]_i_3_n_0\,
      O => \gmii_txd_reg[2]_i_1_n_0\
    );
\gmii_txd_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF0FEF0F0F0FE"
    )
        port map (
      I0 => tx_fifo_axis_tvalid,
      I1 => \^q\(0),
      I2 => \crc_state[31]_i_4_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(1),
      I5 => s_tdata_reg(2),
      O => \gmii_txd_reg[2]_i_2_n_0\
    );
\gmii_txd_reg[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0530F530053FF53F"
    )
        port map (
      I0 => crc_state(18),
      I1 => crc_state(10),
      I2 => frame_ptr_reg(0),
      I3 => frame_ptr_reg(1),
      I4 => crc_state(26),
      I5 => crc_state(2),
      O => \gmii_txd_reg[2]_i_3_n_0\
    );
\gmii_txd_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00002F222F22"
    )
        port map (
      I0 => \mii_msn_reg[3]_i_4_n_0\,
      I1 => \gmii_txd_reg[3]_i_2_n_0\,
      I2 => \FSM_sequential_state_reg[2]_i_4_n_0\,
      I3 => s_tdata_reg(3),
      I4 => mii_msn_reg(3),
      I5 => \crc_state[31]_i_4_n_0\,
      O => \gmii_txd_reg[3]_i_1_n_0\
    );
\gmii_txd_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACF0ACFFAC00AC0"
    )
        port map (
      I0 => crc_state(19),
      I1 => crc_state(11),
      I2 => frame_ptr_reg(0),
      I3 => frame_ptr_reg(1),
      I4 => crc_state(27),
      I5 => crc_state(3),
      O => \gmii_txd_reg[3]_i_2_n_0\
    );
\gmii_txd_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFFBA"
    )
        port map (
      I0 => \mii_msn_reg[2]_i_3_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_4_n_0\,
      I2 => s_tdata_reg(4),
      I3 => \mii_msn_reg[3]_i_4_n_0\,
      I4 => \mii_msn_reg[0]_i_2_n_0\,
      I5 => \crc_state[31]_i_4_n_0\,
      O => \gmii_txd_reg[4]_i_1_n_0\
    );
\gmii_txd_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000002222F222"
    )
        port map (
      I0 => \mii_msn_reg[3]_i_4_n_0\,
      I1 => \mii_msn_reg[1]_i_2_n_0\,
      I2 => s_tdata_reg(5),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \crc_state[31]_i_4_n_0\,
      O => \gmii_txd_reg[5]_i_1_n_0\
    );
\gmii_txd_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BABAFFBA"
    )
        port map (
      I0 => \mii_msn_reg[2]_i_3_n_0\,
      I1 => \FSM_sequential_state_reg[2]_i_4_n_0\,
      I2 => s_tdata_reg(6),
      I3 => \mii_msn_reg[3]_i_4_n_0\,
      I4 => \mii_msn_reg[2]_i_2_n_0\,
      I5 => \crc_state[31]_i_4_n_0\,
      O => \gmii_txd_reg[6]_i_1_n_0\
    );
\gmii_txd_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000007575FF75"
    )
        port map (
      I0 => s_axis_tready_next,
      I1 => \FSM_sequential_state_reg[2]_i_4_n_0\,
      I2 => s_tdata_reg(7),
      I3 => \mii_msn_reg[3]_i_4_n_0\,
      I4 => \mii_msn_reg[3]_i_3_n_0\,
      I5 => \crc_state[31]_i_4_n_0\,
      O => \gmii_txd_reg[7]_i_3_n_0\
    );
\gmii_txd_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \gmii_txd_reg_reg[0]_0\(0),
      D => \gmii_txd_reg[0]_i_1_n_0\,
      Q => \^d1\(1),
      R => '0'
    );
\gmii_txd_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \gmii_txd_reg_reg[0]_0\(0),
      D => \gmii_txd_reg[1]_i_1_n_0\,
      Q => \^d1\(2),
      R => '0'
    );
\gmii_txd_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \gmii_txd_reg_reg[0]_0\(0),
      D => \gmii_txd_reg[2]_i_1_n_0\,
      Q => \^d1\(3),
      R => '0'
    );
\gmii_txd_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \gmii_txd_reg_reg[0]_0\(0),
      D => \gmii_txd_reg[3]_i_1_n_0\,
      Q => \^d1\(4),
      R => '0'
    );
\gmii_txd_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \gmii_txd_reg_reg[0]_0\(0),
      D => \gmii_txd_reg[4]_i_1_n_0\,
      Q => mac_gmii_txd(4),
      R => SR(0)
    );
\gmii_txd_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \gmii_txd_reg_reg[0]_0\(0),
      D => \gmii_txd_reg[5]_i_1_n_0\,
      Q => mac_gmii_txd(5),
      R => SR(0)
    );
\gmii_txd_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \gmii_txd_reg_reg[0]_0\(0),
      D => \gmii_txd_reg[6]_i_1_n_0\,
      Q => mac_gmii_txd(6),
      R => SR(0)
    );
\gmii_txd_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \gmii_txd_reg_reg[0]_0\(0),
      D => \gmii_txd_reg[7]_i_3_n_0\,
      Q => mac_gmii_txd(7),
      R => SR(0)
    );
\mem_reg_0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => tx_fifo_axis_tvalid,
      O => s_axis_tready_reg_reg_1
    );
\mii_msn_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => \mii_msn_reg[0]_i_2_n_0\,
      I1 => \mii_msn_reg[3]_i_4_n_0\,
      I2 => s_tdata_reg(4),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \mii_msn_reg[2]_i_3_n_0\,
      O => gmii_txd_next(4)
    );
\mii_msn_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => crc_state(20),
      I1 => crc_state(4),
      I2 => frame_ptr_reg(0),
      I3 => frame_ptr_reg(1),
      I4 => crc_state(28),
      I5 => crc_state(12),
      O => \mii_msn_reg[0]_i_2_n_0\
    );
\mii_msn_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40FF4040"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => s_tdata_reg(5),
      I3 => \mii_msn_reg[1]_i_2_n_0\,
      I4 => \mii_msn_reg[3]_i_4_n_0\,
      O => gmii_txd_next(5)
    );
\mii_msn_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAFFF0CCAA00F0CC"
    )
        port map (
      I0 => crc_state(29),
      I1 => crc_state(5),
      I2 => crc_state(21),
      I3 => frame_ptr_reg(1),
      I4 => frame_ptr_reg(0),
      I5 => crc_state(13),
      O => \mii_msn_reg[1]_i_2_n_0\
    );
\mii_msn_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF4444F444"
    )
        port map (
      I0 => \mii_msn_reg[2]_i_2_n_0\,
      I1 => \mii_msn_reg[3]_i_4_n_0\,
      I2 => s_tdata_reg(6),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \mii_msn_reg[2]_i_3_n_0\,
      O => gmii_txd_next(6)
    );
\mii_msn_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => crc_state(22),
      I1 => crc_state(6),
      I2 => frame_ptr_reg(0),
      I3 => frame_ptr_reg(1),
      I4 => crc_state(30),
      I5 => crc_state(14),
      O => \mii_msn_reg[2]_i_2_n_0\
    );
\mii_msn_reg[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1110"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => tx_fifo_axis_tvalid,
      I3 => \^q\(0),
      O => \mii_msn_reg[2]_i_3_n_0\
    );
\mii_msn_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444F444FFFFFFFF"
    )
        port map (
      I0 => \mii_msn_reg[3]_i_3_n_0\,
      I1 => \mii_msn_reg[3]_i_4_n_0\,
      I2 => s_tdata_reg(7),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => s_axis_tready_next,
      O => gmii_txd_next(7)
    );
\mii_msn_reg[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFC0AFCFA0C0A0C"
    )
        port map (
      I0 => crc_state(23),
      I1 => crc_state(7),
      I2 => frame_ptr_reg(0),
      I3 => frame_ptr_reg(1),
      I4 => crc_state(31),
      I5 => crc_state(15),
      O => \mii_msn_reg[3]_i_3_n_0\
    );
\mii_msn_reg[3]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \mii_msn_reg[3]_i_5_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => frame_ptr_reg(2),
      O => \mii_msn_reg[3]_i_4_n_0\
    );
\mii_msn_reg[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_4_n_0\,
      I1 => frame_ptr_reg(5),
      I2 => frame_ptr_reg(4),
      I3 => frame_ptr_reg(3),
      O => \mii_msn_reg[3]_i_5_n_0\
    );
\mii_msn_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \mii_msn_reg_reg[0]_0\(0),
      D => gmii_txd_next(4),
      Q => mii_msn_reg(0),
      R => '0'
    );
\mii_msn_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \mii_msn_reg_reg[0]_0\(0),
      D => gmii_txd_next(5),
      Q => mii_msn_reg(1),
      R => '0'
    );
\mii_msn_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \mii_msn_reg_reg[0]_0\(0),
      D => gmii_txd_next(6),
      Q => mii_msn_reg(2),
      R => '0'
    );
\mii_msn_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \mii_msn_reg_reg[0]_0\(0),
      D => gmii_txd_next(7),
      Q => mii_msn_reg(3),
      R => '0'
    );
mii_odd_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FFFD00FD00FD"
    )
        port map (
      I0 => mii_odd_reg_i_2_n_0,
      I1 => tx_fifo_axis_tvalid,
      I2 => \^q\(0),
      I3 => mii_odd_reg_reg_1,
      I4 => \gmii_txd_reg_reg[2]_0\(0),
      I5 => \^mii_odd_reg_reg_0\,
      O => mii_odd_reg_i_1_n_0
    );
mii_odd_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => mii_odd_reg_i_2_n_0
    );
mii_odd_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => '1',
      D => mii_odd_reg_i_1_n_0,
      Q => \^mii_odd_reg_reg_0\,
      R => '0'
    );
\oddr[0].oddr_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D2F0"
    )
        port map (
      I0 => E(0),
      I1 => phy_tx_ctl,
      I2 => mac_gmii_tx_en,
      I3 => mac_gmii_tx_er,
      O => \^d1\(0)
    );
\oddr[0].oddr_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"87F0"
    )
        port map (
      I0 => E(0),
      I1 => phy_tx_ctl,
      I2 => mac_gmii_tx_en,
      I3 => mac_gmii_tx_er,
      O => d2(0)
    );
\oddr[1].oddr_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mac_gmii_txd(4),
      I1 => E(0),
      I2 => \^d1\(1),
      O => d2(1)
    );
\oddr[2].oddr_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mac_gmii_txd(5),
      I1 => E(0),
      I2 => \^d1\(2),
      O => d2(2)
    );
\oddr[3].oddr_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mac_gmii_txd(6),
      I1 => E(0),
      I2 => \^d1\(3),
      O => d2(3)
    );
\oddr[4].oddr_inst_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => mac_gmii_txd(7),
      I1 => E(0),
      I2 => \^d1\(4),
      O => d2(4)
    );
s_axis_tready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000070770000"
    )
        port map (
      I0 => \gmii_txd_reg_reg[2]_0\(0),
      I1 => \^mii_odd_reg_reg_0\,
      I2 => \crc_state_reg[0]_0\,
      I3 => E(0),
      I4 => s_axis_tready_reg_i_2_n_0,
      I5 => \frame_ptr_reg_reg[0]_0\(0),
      O => s_axis_tready_reg_i_1_n_0
    );
s_axis_tready_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABABAAAAA8ABA"
    )
        port map (
      I0 => s_axis_tready_reg_i_3_n_0,
      I1 => \s_tdata_reg[7]_i_5_n_0\,
      I2 => frame_ptr_reg(1),
      I3 => frame_ptr_reg(0),
      I4 => s_axis_tready_reg_i_4_n_0,
      I5 => \^s_axis_tready_reg_reg_0\,
      O => s_axis_tready_reg_i_2_n_0
    );
s_axis_tready_reg_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000001FFF0000"
    )
        port map (
      I0 => \^s_axis_tready_reg_reg_0\,
      I1 => \^q\(2),
      I2 => \m_axis_pipe_reg_reg[0]_0\(8),
      I3 => tx_fifo_axis_tvalid,
      I4 => \^q\(1),
      I5 => \^q\(0),
      O => s_axis_tready_reg_i_3_n_0
    );
s_axis_tready_reg_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFDFFFF"
    )
        port map (
      I0 => frame_ptr_reg(2),
      I1 => frame_ptr_reg(3),
      I2 => frame_ptr_reg(4),
      I3 => frame_ptr_reg(5),
      I4 => \FSM_sequential_state_reg[1]_i_4_n_0\,
      O => s_axis_tready_reg_i_4_n_0
    );
s_axis_tready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => '1',
      D => s_axis_tready_reg_i_1_n_0,
      Q => \^s_axis_tready_reg_reg_0\,
      R => '0'
    );
\s_tdata_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8A00020A8A00820"
    )
        port map (
      I0 => state_next,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \s_tdata_reg[7]_i_3_n_0\,
      I5 => \s_tdata_reg[7]_i_4_n_0\,
      O => \s_tdata_reg[7]_i_1_n_0\
    );
\s_tdata_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA0028AAAA0828"
    )
        port map (
      I0 => state_next,
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \s_tdata_reg[7]_i_3_n_0\,
      I5 => \s_tdata_reg[7]_i_4_n_0\,
      O => \s_tdata_reg[7]_i_2_n_0\
    );
\s_tdata_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020200020"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_i_4_n_0\,
      I1 => \s_tdata_reg[7]_i_5_n_0\,
      I2 => frame_ptr_reg(1),
      I3 => frame_ptr_reg(0),
      I4 => \^s_axis_tready_reg_reg_0\,
      I5 => \s_tdata_reg[7]_i_6_n_0\,
      O => \s_tdata_reg[7]_i_3_n_0\
    );
\s_tdata_reg[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80808000FFFFFFFF"
    )
        port map (
      I0 => frame_ptr_reg(4),
      I1 => frame_ptr_reg(5),
      I2 => frame_ptr_reg(3),
      I3 => frame_ptr_reg(2),
      I4 => \FSM_sequential_state_reg[1]_i_5_n_0\,
      I5 => \FSM_sequential_state_reg[1]_i_4_n_0\,
      O => \s_tdata_reg[7]_i_4_n_0\
    );
\s_tdata_reg[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      O => \s_tdata_reg[7]_i_5_n_0\
    );
\s_tdata_reg[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => frame_ptr_reg(5),
      I1 => frame_ptr_reg(4),
      I2 => frame_ptr_reg(3),
      I3 => frame_ptr_reg(2),
      O => \s_tdata_reg[7]_i_6_n_0\
    );
\s_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \s_tdata_reg[7]_i_2_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(0),
      Q => s_tdata_reg(0),
      R => \s_tdata_reg[7]_i_1_n_0\
    );
\s_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \s_tdata_reg[7]_i_2_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(1),
      Q => s_tdata_reg(1),
      R => \s_tdata_reg[7]_i_1_n_0\
    );
\s_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \s_tdata_reg[7]_i_2_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(2),
      Q => s_tdata_reg(2),
      R => \s_tdata_reg[7]_i_1_n_0\
    );
\s_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \s_tdata_reg[7]_i_2_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(3),
      Q => s_tdata_reg(3),
      R => \s_tdata_reg[7]_i_1_n_0\
    );
\s_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \s_tdata_reg[7]_i_2_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(4),
      Q => s_tdata_reg(4),
      R => \s_tdata_reg[7]_i_1_n_0\
    );
\s_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \s_tdata_reg[7]_i_2_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(5),
      Q => s_tdata_reg(5),
      R => \s_tdata_reg[7]_i_1_n_0\
    );
\s_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \s_tdata_reg[7]_i_2_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(6),
      Q => s_tdata_reg(6),
      R => \s_tdata_reg[7]_i_1_n_0\
    );
\s_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => gmii_tx_en_reg_reg_0,
      CE => \s_tdata_reg[7]_i_2_n_0\,
      D => \m_axis_pipe_reg_reg[0]_0\(7),
      Q => s_tdata_reg(7),
      R => \s_tdata_reg[7]_i_1_n_0\
    );
state_next0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => state_next0_carry_n_0,
      CO(2) => state_next0_carry_n_1,
      CO(1) => state_next0_carry_n_2,
      CO(0) => state_next0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => state_next0_carry_i_1_n_0,
      DI(0) => state_next0_carry_i_2_n_0,
      O(3 downto 0) => NLW_state_next0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => state_next0_carry_i_3_n_0,
      S(2) => state_next0_carry_i_4_n_0,
      S(1) => state_next0_carry_i_5_n_0,
      S(0) => state_next0_carry_i_6_n_0
    );
\state_next0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => state_next0_carry_n_0,
      CO(3) => in9,
      CO(2) => \state_next0_carry__0_n_1\,
      CO(1) => \state_next0_carry__0_n_2\,
      CO(0) => \state_next0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_state_next0_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => \state_next0_carry__0_i_1_n_0\,
      S(2) => \state_next0_carry__0_i_2_n_0\,
      S(1) => \state_next0_carry__0_i_3_n_0\,
      S(0) => \state_next0_carry__0_i_4_n_0\
    );
\state_next0_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_ptr_reg(15),
      I1 => frame_ptr_reg(14),
      O => \state_next0_carry__0_i_1_n_0\
    );
\state_next0_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_ptr_reg(13),
      I1 => frame_ptr_reg(12),
      O => \state_next0_carry__0_i_2_n_0\
    );
\state_next0_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_ptr_reg(10),
      I1 => frame_ptr_reg(11),
      O => \state_next0_carry__0_i_3_n_0\
    );
\state_next0_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_ptr_reg(8),
      I1 => frame_ptr_reg(9),
      O => \state_next0_carry__0_i_4_n_0\
    );
state_next0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_ptr_reg(3),
      O => state_next0_carry_i_1_n_0
    );
state_next0_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => frame_ptr_reg(0),
      I1 => frame_ptr_reg(1),
      O => state_next0_carry_i_2_n_0
    );
state_next0_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_ptr_reg(7),
      I1 => frame_ptr_reg(6),
      O => state_next0_carry_i_3_n_0
    );
state_next0_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => frame_ptr_reg(4),
      I1 => frame_ptr_reg(5),
      O => state_next0_carry_i_4_n_0
    );
state_next0_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frame_ptr_reg(3),
      I1 => frame_ptr_reg(2),
      O => state_next0_carry_i_5_n_0
    );
state_next0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => frame_ptr_reg(1),
      I1 => frame_ptr_reg(0),
      O => state_next0_carry_i_6_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_eth_arb_mux is
  port (
    m_eth_payload_axis_tready_int_reg : out STD_LOGIC;
    tx_eth_type : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_eth_payload_axis_tlast : out STD_LOGIC;
    tx_eth_payload_axis_tuser : out STD_LOGIC;
    grant_valid : out STD_LOGIC;
    grant_encoded : out STD_LOGIC;
    m_eth_payload_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_eth_payload_axis_tready_int_reg_reg_0 : out STD_LOGIC;
    \grant_encoded_reg_reg[0]\ : out STD_LOGIC;
    m_eth_payload_axis_tready_int_early : out STD_LOGIC;
    m_eth_payload_axis_tready_int_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_eth_payload_axis_tvalid_reg_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_eth_payload_axis_tready_int_reg_reg_2 : out STD_LOGIC;
    \grant_encoded_reg_reg[0]_0\ : out STD_LOGIC;
    m_eth_hdr_valid_reg_reg_0 : out STD_LOGIC;
    m_axis_tuser_int : out STD_LOGIC;
    flush_save : out STD_LOGIC;
    \grant_encoded_reg_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_eth_hdr_ready_reg_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_eth_dest_mac_reg_reg[47]_0\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \m_eth_payload_axis_tdata_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \grant_encoded_reg_reg[0]_2\ : in STD_LOGIC;
    m_eth_type_reg0 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    current_s_tlast : in STD_LOGIC;
    tx_eth_payload_axis_tready : in STD_LOGIC;
    ip_tx_eth_payload_axis_tvalid : in STD_LOGIC;
    m_eth_payload_axis_tready_int_reg_0 : in STD_LOGIC;
    arp_tx_eth_payload_axis_tvalid : in STD_LOGIC;
    ip_tx_eth_payload_axis_tlast : in STD_LOGIC;
    m_eth_payload_axis_tready_int_reg_reg_3 : in STD_LOGIC;
    m_eth_payload_axis_tready_int_reg_reg_4 : in STD_LOGIC;
    m_eth_payload_axis_tready_int_reg_1 : in STD_LOGIC;
    arp_tx_eth_payload_axis_tlast : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_eth_payload_axis_tdata_reg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \temp_m_eth_payload_axis_tuser_reg_reg[0]_0\ : in STD_LOGIC;
    tx_eth_hdr_ready : in STD_LOGIC;
    ip_tx_eth_hdr_valid : in STD_LOGIC;
    arp_tx_eth_hdr_valid : in STD_LOGIC;
    send_eth_payload_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_eth_arb_mux : entity is "eth_arb_mux";
end design_1_axis_udp_ethernet_0_0_eth_arb_mux;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_eth_arb_mux is
  signal arb_inst_n_12 : STD_LOGIC;
  signal arb_inst_n_13 : STD_LOGIC;
  signal arb_inst_n_14 : STD_LOGIC;
  signal arb_inst_n_15 : STD_LOGIC;
  signal arb_inst_n_16 : STD_LOGIC;
  signal arb_inst_n_17 : STD_LOGIC;
  signal arb_inst_n_18 : STD_LOGIC;
  signal arb_inst_n_19 : STD_LOGIC;
  signal arb_inst_n_2 : STD_LOGIC;
  signal arb_inst_n_20 : STD_LOGIC;
  signal arb_inst_n_21 : STD_LOGIC;
  signal arb_inst_n_26 : STD_LOGIC;
  signal arb_inst_n_27 : STD_LOGIC;
  signal current_s_tuser : STD_LOGIC;
  signal frame_reg : STD_LOGIC;
  signal frame_reg0 : STD_LOGIC;
  signal \^grant_valid\ : STD_LOGIC;
  signal m_eth_hdr_valid_reg_i_1_n_0 : STD_LOGIC;
  signal \^m_eth_hdr_valid_reg_reg_0\ : STD_LOGIC;
  signal \m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \m_eth_payload_axis_tdata_reg[7]_i_3__0_n_0\ : STD_LOGIC;
  signal m_eth_payload_axis_tready_int_early_0 : STD_LOGIC;
  signal \^m_eth_payload_axis_tready_int_reg\ : STD_LOGIC;
  signal \^m_eth_payload_axis_tvalid_reg_reg_0\ : STD_LOGIC;
  signal s_eth_hdr_ready_next : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal temp_m_eth_payload_axis_tdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_m_eth_payload_axis_tlast_reg : STD_LOGIC;
  signal temp_m_eth_payload_axis_tuser_reg : STD_LOGIC;
  signal temp_m_eth_payload_axis_tvalid_next0_out : STD_LOGIC;
  signal temp_m_eth_payload_axis_tvalid_reg : STD_LOGIC;
  signal \^tx_eth_payload_axis_tlast\ : STD_LOGIC;
  signal \^tx_eth_payload_axis_tuser\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of temp_m_axis_tlast_reg_i_1 : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of temp_m_axis_tuser_reg_i_1 : label is "soft_lutpair187";
begin
  grant_valid <= \^grant_valid\;
  m_eth_hdr_valid_reg_reg_0 <= \^m_eth_hdr_valid_reg_reg_0\;
  m_eth_payload_axis_tready_int_reg <= \^m_eth_payload_axis_tready_int_reg\;
  m_eth_payload_axis_tvalid_reg_reg_0 <= \^m_eth_payload_axis_tvalid_reg_reg_0\;
  tx_eth_payload_axis_tlast <= \^tx_eth_payload_axis_tlast\;
  tx_eth_payload_axis_tuser <= \^tx_eth_payload_axis_tuser\;
arb_inst: entity work.design_1_axis_udp_ethernet_0_0_arbiter
     port map (
      D(7) => arb_inst_n_12,
      D(6) => arb_inst_n_13,
      D(5) => arb_inst_n_14,
      D(4) => arb_inst_n_15,
      D(3) => arb_inst_n_16,
      D(2) => arb_inst_n_17,
      D(1) => arb_inst_n_18,
      D(0) => arb_inst_n_19,
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      arp_tx_eth_hdr_valid => arp_tx_eth_hdr_valid,
      arp_tx_eth_payload_axis_tlast => arp_tx_eth_payload_axis_tlast,
      arp_tx_eth_payload_axis_tvalid => arp_tx_eth_payload_axis_tvalid,
      current_s_tuser => current_s_tuser,
      frame_reg => frame_reg,
      frame_reg0 => frame_reg0,
      \grant_encoded_reg_reg[0]_0\ => grant_encoded,
      \grant_encoded_reg_reg[0]_1\ => \grant_encoded_reg_reg[0]\,
      \grant_encoded_reg_reg[0]_2\ => \grant_encoded_reg_reg[0]_0\,
      \grant_encoded_reg_reg[0]_3\ => arb_inst_n_20,
      \grant_encoded_reg_reg[0]_4\(1 downto 0) => s_eth_hdr_ready_next(1 downto 0),
      \grant_encoded_reg_reg[0]_5\(0) => \grant_encoded_reg_reg[0]_1\(0),
      \grant_encoded_reg_reg[0]_6\ => \grant_encoded_reg_reg[0]_2\,
      grant_valid_reg_reg_0 => \^grant_valid\,
      ip_tx_eth_hdr_valid => ip_tx_eth_hdr_valid,
      ip_tx_eth_payload_axis_tlast => ip_tx_eth_payload_axis_tlast,
      ip_tx_eth_payload_axis_tvalid => ip_tx_eth_payload_axis_tvalid,
      \m_eth_payload_axis_tdata_reg_reg[0]\ => \m_eth_payload_axis_tdata_reg[7]_i_3__0_n_0\,
      \m_eth_payload_axis_tdata_reg_reg[7]\(7 downto 0) => \m_eth_payload_axis_tdata_reg_reg[7]_1\(7 downto 0),
      \m_eth_payload_axis_tdata_reg_reg[7]_0\(7 downto 0) => temp_m_eth_payload_axis_tdata_reg(7 downto 0),
      m_eth_payload_axis_tlast_reg_reg => arb_inst_n_21,
      m_eth_payload_axis_tlast_reg_reg_0 => arb_inst_n_26,
      m_eth_payload_axis_tready_int_early => m_eth_payload_axis_tready_int_early,
      m_eth_payload_axis_tready_int_early_0 => m_eth_payload_axis_tready_int_early_0,
      m_eth_payload_axis_tready_int_reg_0 => m_eth_payload_axis_tready_int_reg_0,
      m_eth_payload_axis_tready_int_reg_1 => m_eth_payload_axis_tready_int_reg_1,
      m_eth_payload_axis_tready_int_reg_reg => m_eth_payload_axis_tready_int_reg_reg_0,
      m_eth_payload_axis_tready_int_reg_reg_0(0) => m_eth_payload_axis_tready_int_reg_reg_1(0),
      m_eth_payload_axis_tready_int_reg_reg_1 => m_eth_payload_axis_tready_int_reg_reg_2,
      m_eth_payload_axis_tready_int_reg_reg_2 => m_eth_payload_axis_tready_int_reg_reg_3,
      m_eth_payload_axis_tready_int_reg_reg_3 => m_eth_payload_axis_tready_int_reg_reg_4,
      \m_eth_payload_axis_tuser_reg_reg[0]\ => \^m_eth_payload_axis_tvalid_reg_reg_0\,
      \m_eth_payload_axis_tuser_reg_reg[0]_0\ => \^m_eth_payload_axis_tready_int_reg\,
      m_eth_payload_axis_tvalid_reg_reg(0) => m_eth_payload_axis_tvalid_reg_reg_1(0),
      \m_eth_type_reg_reg[2]\ => \^m_eth_hdr_valid_reg_reg_0\,
      sync_reg(0) => sync_reg(0),
      \sync_reg_reg[3]\ => arb_inst_n_2,
      temp_m_eth_payload_axis_tlast_reg => temp_m_eth_payload_axis_tlast_reg,
      temp_m_eth_payload_axis_tuser_reg => temp_m_eth_payload_axis_tuser_reg,
      \temp_m_eth_payload_axis_tuser_reg_reg[0]\ => \temp_m_eth_payload_axis_tuser_reg_reg[0]_0\,
      temp_m_eth_payload_axis_tvalid_reg => temp_m_eth_payload_axis_tvalid_reg,
      temp_m_eth_payload_axis_tvalid_reg_reg => arb_inst_n_27,
      tx_eth_hdr_ready => tx_eth_hdr_ready,
      tx_eth_payload_axis_tready => tx_eth_payload_axis_tready
    );
frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => '1',
      D => arb_inst_n_26,
      Q => frame_reg,
      R => sync_reg(0)
    );
\m_eth_dest_mac_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(0),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(0),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(10),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(10),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(11),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(11),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(12),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(12),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(13),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(13),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(14),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(14),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(15),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(15),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(16),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(16),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(17),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(17),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(18),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(18),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(19),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(19),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(1),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(1),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(20),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(20),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(21),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(21),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(22),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(22),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(23),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(23),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(24),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(24),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(25),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(25),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(26),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(26),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(27),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(27),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(28),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(28),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(29),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(29),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(2),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(2),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(30),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(30),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(31),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(31),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(32),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(32),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(33),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(33),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(34),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(34),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(35),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(35),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(36),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(36),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(37),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(37),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(38),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(38),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(39),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(39),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(3),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(3),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(40),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(40),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(41),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(41),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(42),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(42),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(43),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(43),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(44),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(44),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(45),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(45),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(46),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(46),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(47),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(47),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(4),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(4),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(5),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(5),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(6),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(6),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(7),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(7),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(8),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(8),
      R => '0'
    );
\m_eth_dest_mac_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => D(9),
      Q => \m_eth_dest_mac_reg_reg[47]_0\(9),
      R => '0'
    );
m_eth_hdr_valid_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44F4"
    )
        port map (
      I0 => frame_reg,
      I1 => \^grant_valid\,
      I2 => \^m_eth_hdr_valid_reg_reg_0\,
      I3 => tx_eth_hdr_ready,
      O => m_eth_hdr_valid_reg_i_1_n_0
    );
m_eth_hdr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => '1',
      D => m_eth_hdr_valid_reg_i_1_n_0,
      Q => \^m_eth_hdr_valid_reg_reg_0\,
      R => sync_reg(0)
    );
\m_eth_payload_axis_tdata_reg[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \^m_eth_payload_axis_tvalid_reg_reg_0\,
      I1 => \^m_eth_payload_axis_tready_int_reg\,
      I2 => tx_eth_payload_axis_tready,
      O => \m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0\
    );
\m_eth_payload_axis_tdata_reg[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^m_eth_payload_axis_tready_int_reg\,
      I1 => tx_eth_payload_axis_tready,
      I2 => \^m_eth_payload_axis_tvalid_reg_reg_0\,
      O => \m_eth_payload_axis_tdata_reg[7]_i_3__0_n_0\
    );
\m_eth_payload_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => \m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => arb_inst_n_19,
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(0),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => \m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => arb_inst_n_18,
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(1),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => \m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => arb_inst_n_17,
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(2),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => \m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => arb_inst_n_16,
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(3),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => \m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => arb_inst_n_15,
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(4),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => \m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => arb_inst_n_14,
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(5),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => \m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => arb_inst_n_13,
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(6),
      R => '0'
    );
\m_eth_payload_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => \m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => arb_inst_n_12,
      Q => \m_eth_payload_axis_tdata_reg_reg[7]_0\(7),
      R => '0'
    );
m_eth_payload_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => \m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => arb_inst_n_21,
      Q => \^tx_eth_payload_axis_tlast\,
      R => '0'
    );
m_eth_payload_axis_tready_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => '1',
      D => m_eth_payload_axis_tready_int_early_0,
      Q => \^m_eth_payload_axis_tready_int_reg\,
      R => sync_reg(0)
    );
\m_eth_payload_axis_tuser_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => \m_eth_payload_axis_tdata_reg[7]_i_1__1_n_0\,
      D => arb_inst_n_20,
      Q => \^tx_eth_payload_axis_tuser\,
      R => '0'
    );
m_eth_payload_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => '1',
      D => arb_inst_n_27,
      Q => \^m_eth_payload_axis_tvalid_reg_reg_0\,
      R => sync_reg(0)
    );
\m_eth_type_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => m_eth_type_reg0(1),
      Q => tx_eth_type(1),
      R => '0'
    );
\m_eth_type_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => frame_reg0,
      D => m_eth_type_reg0(0),
      Q => tx_eth_type(0),
      R => '0'
    );
\s_eth_hdr_ready_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => '1',
      D => s_eth_hdr_ready_next(0),
      Q => \s_eth_hdr_ready_reg_reg[1]_0\(0),
      R => sync_reg(0)
    );
\s_eth_hdr_ready_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => '1',
      D => s_eth_hdr_ready_next(1),
      Q => \s_eth_hdr_ready_reg_reg[1]_0\(1),
      R => sync_reg(0)
    );
temp_m_axis_tlast_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^tx_eth_payload_axis_tlast\,
      I1 => send_eth_payload_reg,
      I2 => tx_eth_payload_axis_tready,
      I3 => \^m_eth_payload_axis_tvalid_reg_reg_0\,
      O => flush_save
    );
temp_m_axis_tuser_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^tx_eth_payload_axis_tuser\,
      I1 => send_eth_payload_reg,
      I2 => tx_eth_payload_axis_tready,
      I3 => \^m_eth_payload_axis_tvalid_reg_reg_0\,
      O => m_axis_tuser_int
    );
\temp_m_eth_payload_axis_tdata_reg[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => \^m_eth_payload_axis_tready_int_reg\,
      I1 => tx_eth_payload_axis_tready,
      I2 => \^m_eth_payload_axis_tvalid_reg_reg_0\,
      O => temp_m_eth_payload_axis_tvalid_next0_out
    );
\temp_m_eth_payload_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => temp_m_eth_payload_axis_tvalid_next0_out,
      D => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(0),
      Q => temp_m_eth_payload_axis_tdata_reg(0),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => temp_m_eth_payload_axis_tvalid_next0_out,
      D => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(1),
      Q => temp_m_eth_payload_axis_tdata_reg(1),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => temp_m_eth_payload_axis_tvalid_next0_out,
      D => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(2),
      Q => temp_m_eth_payload_axis_tdata_reg(2),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => temp_m_eth_payload_axis_tvalid_next0_out,
      D => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(3),
      Q => temp_m_eth_payload_axis_tdata_reg(3),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => temp_m_eth_payload_axis_tvalid_next0_out,
      D => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(4),
      Q => temp_m_eth_payload_axis_tdata_reg(4),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => temp_m_eth_payload_axis_tvalid_next0_out,
      D => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(5),
      Q => temp_m_eth_payload_axis_tdata_reg(5),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => temp_m_eth_payload_axis_tvalid_next0_out,
      D => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(6),
      Q => temp_m_eth_payload_axis_tdata_reg(6),
      R => '0'
    );
\temp_m_eth_payload_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => temp_m_eth_payload_axis_tvalid_next0_out,
      D => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(7),
      Q => temp_m_eth_payload_axis_tdata_reg(7),
      R => '0'
    );
temp_m_eth_payload_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => temp_m_eth_payload_axis_tvalid_next0_out,
      D => current_s_tlast,
      Q => temp_m_eth_payload_axis_tlast_reg,
      R => '0'
    );
\temp_m_eth_payload_axis_tuser_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => temp_m_eth_payload_axis_tvalid_next0_out,
      D => current_s_tuser,
      Q => temp_m_eth_payload_axis_tuser_reg,
      R => '0'
    );
temp_m_eth_payload_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \grant_encoded_reg_reg[0]_2\,
      CE => '1',
      D => arb_inst_n_2,
      Q => temp_m_eth_payload_axis_tvalid_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_ip is
  port (
    ip_tx_eth_payload_axis_tlast : out STD_LOGIC;
    m_eth_payload_axis_tready_int_reg : out STD_LOGIC;
    m_eth_payload_axis_tuser_reg_reg : out STD_LOGIC;
    s_eth_payload_axis_tready_reg_reg : out STD_LOGIC;
    ip_rx_ip_hdr_valid : out STD_LOGIC;
    ip_rx_eth_hdr_ready : out STD_LOGIC;
    m_ip_payload_axis_tlast_reg_reg : out STD_LOGIC;
    m_ip_payload_axis_tuser_reg_reg : out STD_LOGIC;
    s_ip_payload_axis_tready_reg_reg : out STD_LOGIC;
    ip_tx_eth_hdr_valid : out STD_LOGIC;
    arp_request_valid : out STD_LOGIC;
    arp_response_ready : out STD_LOGIC;
    ip_tx_ip_hdr_ready : out STD_LOGIC;
    drop_packet_reg : out STD_LOGIC;
    m_ip_payload_axis_tvalid_reg_reg : out STD_LOGIC;
    ip_tx_eth_payload_axis_tvalid : out STD_LOGIC;
    current_s_tlast : out STD_LOGIC;
    \word_count_reg_reg[0]\ : out STD_LOGIC;
    s_ip_payload_axis_tready_reg_reg_0 : out STD_LOGIC;
    m_eth_type_reg0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_ip_protocol_reg_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \m_eth_payload_axis_tdata_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_ip_payload_axis_tlast_reg_reg_0 : out STD_LOGIC;
    m_udp_payload_axis_tlast_int : out STD_LOGIC;
    m_ip_payload_axis_tlast_reg_reg_1 : out STD_LOGIC;
    m_ip_payload_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    m_ip_hdr_valid_reg_reg : out STD_LOGIC;
    s_select_udp_reg0 : out STD_LOGIC;
    \m_ip_source_ip_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_ip_payload_axis_tdata_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_eth_payload_axis_tlast_reg_reg : in STD_LOGIC;
    ip_tx_ip_protocol : in STD_LOGIC_VECTOR ( 0 to 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_m_eth_payload_axis_tdata_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ip_rx_ip_payload_axis_tready : in STD_LOGIC;
    s_ip_payload_axis_tready_reg_reg_1 : in STD_LOGIC;
    grant_valid : in STD_LOGIC;
    m_eth_payload_axis_tready_int_reg_0 : in STD_LOGIC;
    grant_encoded : in STD_LOGIC;
    \m_eth_payload_axis_tdata_reg_reg[6]\ : in STD_LOGIC;
    ip_tx_ip_payload_axis_tlast : in STD_LOGIC;
    arp_tx_eth_payload_axis_tlast : in STD_LOGIC;
    udp_rx_ip_payload_axis_tready : in STD_LOGIC;
    m_ip_payload_axis_tready_int_reg_reg : in STD_LOGIC;
    m_ip_payload_axis_tready_int_reg_reg_0 : in STD_LOGIC;
    rx_eth_payload_axis_tlast : in STD_LOGIC;
    \m_ip_version_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \hdr_sum_reg_reg[0]\ : in STD_LOGIC;
    rx_eth_payload_axis_tvalid : in STD_LOGIC;
    s_eth_hdr_ready_reg_reg : in STD_LOGIC;
    rx_eth_payload_axis_tuser : in STD_LOGIC;
    \last_word_data_reg_reg[0]\ : in STD_LOGIC;
    s_eth_hdr_ready_reg_reg_0 : in STD_LOGIC;
    \FSM_sequential_state_reg_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_state_reg_reg[0]_1\ : in STD_LOGIC;
    ip_tx_ip_payload_axis_tvalid : in STD_LOGIC;
    ip_tx_ip_payload_axis_tuser : in STD_LOGIC;
    \FSM_onehot_state_reg_reg[0]\ : in STD_LOGIC;
    m_eth_hdr_valid_reg_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    arp_response_valid : in STD_LOGIC;
    data13 : in STD_LOGIC_VECTOR ( 0 to 0 );
    udp_rx_ip_hdr_ready : in STD_LOGIC;
    ip_tx_ip_hdr_valid : in STD_LOGIC;
    outgoing_ip_hdr_valid_reg_reg_0 : in STD_LOGIC;
    arp_request_ready : in STD_LOGIC;
    \m_eth_dest_mac_reg_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \temp_m_eth_payload_axis_tdata_reg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    temp_m_udp_payload_axis_tlast_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \outgoing_eth_dest_mac_reg_reg[47]_0\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \ip_length_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ip_ttl_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ip_source_ip_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \ip_dest_ip_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_ip : entity is "ip";
end design_1_axis_udp_ethernet_0_0_ip;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_ip is
  signal \^arp_request_valid\ : STD_LOGIC;
  signal arp_request_valid_next : STD_LOGIC;
  signal arp_response_ready_next : STD_LOGIC;
  signal \^drop_packet_reg\ : STD_LOGIC;
  signal drop_packet_reg_i_1_n_0 : STD_LOGIC;
  signal outgoing_eth_dest_mac_next : STD_LOGIC;
  signal outgoing_eth_dest_mac_reg : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal outgoing_ip_hdr_valid_next : STD_LOGIC;
  signal outgoing_ip_hdr_valid_reg : STD_LOGIC;
  signal s_ip_hdr_ready_next : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[0]\ : label is "STATE_ARP_QUERY:01,STATE_WAIT_PACKET:10,STATE_IDLE:00";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg_reg[1]\ : label is "STATE_ARP_QUERY:01,STATE_WAIT_PACKET:10,STATE_IDLE:00";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of arp_request_valid_reg_i_1 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of arp_response_ready_reg_i_1 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of drop_packet_reg_i_1 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \s_ip_hdr_ready_reg_i_1__0\ : label is "soft_lutpair253";
begin
  arp_request_valid <= \^arp_request_valid\;
  drop_packet_reg <= \^drop_packet_reg\;
\FSM_sequential_state_reg[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"003A"
    )
        port map (
      I0 => ip_tx_ip_hdr_valid,
      I1 => arp_response_valid,
      I2 => state_reg(0),
      I3 => state_reg(1),
      O => state_next(0)
    );
\FSM_sequential_state_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => '1',
      D => state_next(0),
      Q => state_reg(0),
      R => sync_reg(0)
    );
\FSM_sequential_state_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => '1',
      D => state_next(1),
      Q => state_reg(1),
      R => sync_reg(0)
    );
arp_request_valid_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02023F02"
    )
        port map (
      I0 => ip_tx_ip_hdr_valid,
      I1 => state_reg(1),
      I2 => state_reg(0),
      I3 => \^arp_request_valid\,
      I4 => arp_request_ready,
      O => arp_request_valid_next
    );
arp_request_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => '1',
      D => arp_request_valid_next,
      Q => \^arp_request_valid\,
      R => sync_reg(0)
    );
arp_response_ready_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"32"
    )
        port map (
      I0 => state_reg(0),
      I1 => state_reg(1),
      I2 => ip_tx_ip_hdr_valid,
      O => arp_response_ready_next
    );
arp_response_ready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => '1',
      D => arp_response_ready_next,
      Q => arp_response_ready,
      R => sync_reg(0)
    );
drop_packet_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8888888"
    )
        port map (
      I0 => \^drop_packet_reg\,
      I1 => state_reg(1),
      I2 => outgoing_ip_hdr_valid_reg_reg_0,
      I3 => state_reg(0),
      I4 => arp_response_valid,
      O => drop_packet_reg_i_1_n_0
    );
drop_packet_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => '1',
      D => drop_packet_reg_i_1_n_0,
      Q => \^drop_packet_reg\,
      R => sync_reg(0)
    );
ip_eth_rx_inst: entity work.design_1_axis_udp_ethernet_0_0_ip_eth_rx
     port map (
      \FSM_sequential_state_reg_reg[0]_0\ => \FSM_sequential_state_reg_reg[0]_0\,
      \FSM_sequential_state_reg_reg[0]_1\ => \FSM_sequential_state_reg_reg[0]_1\,
      \hdr_sum_reg_reg[0]_0\ => \hdr_sum_reg_reg[0]\,
      ip_rx_eth_hdr_ready => ip_rx_eth_hdr_ready,
      ip_rx_ip_hdr_valid => ip_rx_ip_hdr_valid,
      ip_rx_ip_payload_axis_tready => ip_rx_ip_payload_axis_tready,
      \last_word_data_reg_reg[0]_0\ => \last_word_data_reg_reg[0]\,
      m_ip_hdr_valid_reg_reg_0 => m_ip_hdr_valid_reg_reg,
      \m_ip_payload_axis_tdata_reg_reg[7]_0\(7 downto 0) => \m_ip_payload_axis_tdata_reg_reg[7]\(7 downto 0),
      m_ip_payload_axis_tlast_reg_reg_0 => m_ip_payload_axis_tlast_reg_reg,
      m_ip_payload_axis_tlast_reg_reg_1 => m_ip_payload_axis_tlast_reg_reg_0,
      m_ip_payload_axis_tlast_reg_reg_2 => m_ip_payload_axis_tlast_reg_reg_1,
      m_ip_payload_axis_tready_int_reg_reg_0 => m_ip_payload_axis_tready_int_reg_reg,
      m_ip_payload_axis_tready_int_reg_reg_1 => m_ip_payload_axis_tready_int_reg_reg_0,
      m_ip_payload_axis_tuser_reg_reg_0 => m_ip_payload_axis_tuser_reg_reg,
      m_ip_payload_axis_tuser_reg_reg_1 => temp_m_eth_payload_axis_tlast_reg_reg,
      m_ip_payload_axis_tvalid_reg_reg_0 => m_ip_payload_axis_tvalid_reg_reg,
      m_ip_payload_axis_tvalid_reg_reg_1 => m_ip_payload_axis_tvalid_reg_reg_0,
      \m_ip_protocol_reg_reg[3]_0\ => \m_ip_protocol_reg_reg[3]\,
      \m_ip_source_ip_reg_reg[31]_0\(31 downto 0) => \m_ip_source_ip_reg_reg[31]\(31 downto 0),
      \m_ip_version_reg_reg[3]_0\(7 downto 0) => \m_ip_version_reg_reg[3]\(7 downto 0),
      m_udp_payload_axis_tlast_int => m_udp_payload_axis_tlast_int,
      rx_eth_payload_axis_tlast => rx_eth_payload_axis_tlast,
      rx_eth_payload_axis_tuser => rx_eth_payload_axis_tuser,
      rx_eth_payload_axis_tvalid => rx_eth_payload_axis_tvalid,
      s_eth_hdr_ready_reg_reg_0 => s_eth_hdr_ready_reg_reg,
      s_eth_hdr_ready_reg_reg_1 => s_eth_hdr_ready_reg_reg_0,
      s_eth_payload_axis_tready_reg_reg_0 => s_eth_payload_axis_tready_reg_reg,
      s_select_udp_reg0 => s_select_udp_reg0,
      sync_reg(0) => sync_reg(0),
      temp_m_udp_payload_axis_tlast_reg_reg(1 downto 0) => temp_m_udp_payload_axis_tlast_reg_reg(1 downto 0),
      udp_rx_ip_hdr_ready => udp_rx_ip_hdr_ready,
      udp_rx_ip_payload_axis_tready => udp_rx_ip_payload_axis_tready,
      \word_count_reg_reg[0]_0\ => \word_count_reg_reg[0]\
    );
ip_eth_tx_inst: entity work.design_1_axis_udp_ethernet_0_0_ip_eth_tx
     port map (
      D(0) => state_next(1),
      E(0) => E(0),
      \FSM_onehot_state_reg_reg[0]_0\ => \FSM_onehot_state_reg_reg[0]\,
      Q(1 downto 0) => state_reg(1 downto 0),
      arp_response_valid => arp_response_valid,
      arp_tx_eth_payload_axis_tlast => arp_tx_eth_payload_axis_tlast,
      current_s_tlast => current_s_tlast,
      data13(0) => data13(0),
      drop_packet_reg => \^drop_packet_reg\,
      grant_encoded => grant_encoded,
      grant_valid => grant_valid,
      \ip_dest_ip_reg_reg[31]_0\(31 downto 0) => \ip_dest_ip_reg_reg[31]\(31 downto 0),
      \ip_length_reg_reg[15]_0\(15 downto 0) => \ip_length_reg_reg[15]\(15 downto 0),
      \ip_source_ip_reg_reg[31]_0\(11 downto 0) => \ip_source_ip_reg_reg[31]\(11 downto 0),
      \ip_ttl_reg_reg[7]_0\(1 downto 0) => \ip_ttl_reg_reg[7]\(1 downto 0),
      ip_tx_eth_hdr_valid => ip_tx_eth_hdr_valid,
      ip_tx_eth_payload_axis_tlast => ip_tx_eth_payload_axis_tlast,
      ip_tx_ip_payload_axis_tlast => ip_tx_ip_payload_axis_tlast,
      ip_tx_ip_payload_axis_tuser => ip_tx_ip_payload_axis_tuser,
      ip_tx_ip_payload_axis_tvalid => ip_tx_ip_payload_axis_tvalid,
      ip_tx_ip_protocol(0) => ip_tx_ip_protocol(0),
      \m_eth_dest_mac_reg_reg[47]_0\(47 downto 0) => D(47 downto 0),
      \m_eth_dest_mac_reg_reg[47]_1\(47 downto 0) => \m_eth_dest_mac_reg_reg[47]\(47 downto 0),
      \m_eth_dest_mac_reg_reg[47]_2\(47 downto 0) => outgoing_eth_dest_mac_reg(47 downto 0),
      m_eth_hdr_valid_reg_reg_0(0) => m_eth_hdr_valid_reg_reg(0),
      \m_eth_payload_axis_tdata_reg_reg[6]_0\ => \m_eth_payload_axis_tdata_reg_reg[6]\,
      \m_eth_payload_axis_tdata_reg_reg[7]_0\(7 downto 0) => \m_eth_payload_axis_tdata_reg_reg[7]\(7 downto 0),
      \m_eth_payload_axis_tdata_reg_reg[7]_1\(7 downto 0) => Q(7 downto 0),
      m_eth_payload_axis_tready_int_reg_0 => m_eth_payload_axis_tready_int_reg_0,
      m_eth_payload_axis_tready_int_reg_reg_0 => m_eth_payload_axis_tready_int_reg,
      m_eth_payload_axis_tuser_reg_reg_0 => m_eth_payload_axis_tuser_reg_reg,
      m_eth_payload_axis_tvalid_reg_reg_0 => ip_tx_eth_payload_axis_tvalid,
      m_eth_type_reg0(0) => m_eth_type_reg0(0),
      outgoing_ip_hdr_valid_next => outgoing_ip_hdr_valid_next,
      outgoing_ip_hdr_valid_reg => outgoing_ip_hdr_valid_reg,
      outgoing_ip_hdr_valid_reg_reg => outgoing_ip_hdr_valid_reg_reg_0,
      s_ip_payload_axis_tready_reg_reg_0 => s_ip_payload_axis_tready_reg_reg,
      s_ip_payload_axis_tready_reg_reg_1 => s_ip_payload_axis_tready_reg_reg_0,
      s_ip_payload_axis_tready_reg_reg_2 => s_ip_payload_axis_tready_reg_reg_1,
      sync_reg(0) => sync_reg(0),
      \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(0) => \temp_m_eth_payload_axis_tdata_reg_reg[7]\(0),
      \temp_m_eth_payload_axis_tdata_reg_reg[7]_1\(7 downto 0) => \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(7 downto 0),
      \temp_m_eth_payload_axis_tdata_reg_reg[7]_2\(7 downto 0) => \temp_m_eth_payload_axis_tdata_reg_reg[7]_1\(7 downto 0),
      temp_m_eth_payload_axis_tlast_reg_reg_0 => temp_m_eth_payload_axis_tlast_reg_reg
    );
\outgoing_eth_dest_mac_reg[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => state_reg(0),
      I1 => state_reg(1),
      I2 => arp_response_valid,
      I3 => outgoing_ip_hdr_valid_reg_reg_0,
      O => outgoing_eth_dest_mac_next
    );
\outgoing_eth_dest_mac_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(0),
      Q => outgoing_eth_dest_mac_reg(0),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(10),
      Q => outgoing_eth_dest_mac_reg(10),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(11),
      Q => outgoing_eth_dest_mac_reg(11),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(12),
      Q => outgoing_eth_dest_mac_reg(12),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(13),
      Q => outgoing_eth_dest_mac_reg(13),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(14),
      Q => outgoing_eth_dest_mac_reg(14),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(15),
      Q => outgoing_eth_dest_mac_reg(15),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(16),
      Q => outgoing_eth_dest_mac_reg(16),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(17),
      Q => outgoing_eth_dest_mac_reg(17),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(18),
      Q => outgoing_eth_dest_mac_reg(18),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(19),
      Q => outgoing_eth_dest_mac_reg(19),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(1),
      Q => outgoing_eth_dest_mac_reg(1),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(20),
      Q => outgoing_eth_dest_mac_reg(20),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(21),
      Q => outgoing_eth_dest_mac_reg(21),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(22),
      Q => outgoing_eth_dest_mac_reg(22),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(23),
      Q => outgoing_eth_dest_mac_reg(23),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(24),
      Q => outgoing_eth_dest_mac_reg(24),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(25),
      Q => outgoing_eth_dest_mac_reg(25),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(26),
      Q => outgoing_eth_dest_mac_reg(26),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(27),
      Q => outgoing_eth_dest_mac_reg(27),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(28),
      Q => outgoing_eth_dest_mac_reg(28),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(29),
      Q => outgoing_eth_dest_mac_reg(29),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(2),
      Q => outgoing_eth_dest_mac_reg(2),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(30),
      Q => outgoing_eth_dest_mac_reg(30),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(31),
      Q => outgoing_eth_dest_mac_reg(31),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(32),
      Q => outgoing_eth_dest_mac_reg(32),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(33),
      Q => outgoing_eth_dest_mac_reg(33),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(34),
      Q => outgoing_eth_dest_mac_reg(34),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(35),
      Q => outgoing_eth_dest_mac_reg(35),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(36),
      Q => outgoing_eth_dest_mac_reg(36),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(37),
      Q => outgoing_eth_dest_mac_reg(37),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(38),
      Q => outgoing_eth_dest_mac_reg(38),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(39),
      Q => outgoing_eth_dest_mac_reg(39),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(3),
      Q => outgoing_eth_dest_mac_reg(3),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(40),
      Q => outgoing_eth_dest_mac_reg(40),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(41),
      Q => outgoing_eth_dest_mac_reg(41),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(42),
      Q => outgoing_eth_dest_mac_reg(42),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(43),
      Q => outgoing_eth_dest_mac_reg(43),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(44),
      Q => outgoing_eth_dest_mac_reg(44),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(45),
      Q => outgoing_eth_dest_mac_reg(45),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(46),
      Q => outgoing_eth_dest_mac_reg(46),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(47),
      Q => outgoing_eth_dest_mac_reg(47),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(4),
      Q => outgoing_eth_dest_mac_reg(4),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(5),
      Q => outgoing_eth_dest_mac_reg(5),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(6),
      Q => outgoing_eth_dest_mac_reg(6),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(7),
      Q => outgoing_eth_dest_mac_reg(7),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(8),
      Q => outgoing_eth_dest_mac_reg(8),
      R => '0'
    );
\outgoing_eth_dest_mac_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => outgoing_eth_dest_mac_next,
      D => \outgoing_eth_dest_mac_reg_reg[47]_0\(9),
      Q => outgoing_eth_dest_mac_reg(9),
      R => '0'
    );
outgoing_ip_hdr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => '1',
      D => outgoing_ip_hdr_valid_next,
      Q => outgoing_ip_hdr_valid_reg,
      R => sync_reg(0)
    );
\s_ip_hdr_ready_reg_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => arp_response_valid,
      I1 => state_reg(1),
      I2 => state_reg(0),
      O => s_ip_hdr_ready_next
    );
s_ip_hdr_ready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => '1',
      D => s_ip_hdr_ready_next,
      Q => ip_tx_ip_hdr_ready,
      R => sync_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_ip_arb_mux is
  port (
    ip_tx_ip_hdr_valid : out STD_LOGIC;
    m_ip_payload_axis_tready_int_reg : out STD_LOGIC;
    \s_ip_hdr_ready_reg_reg[0]_0\ : out STD_LOGIC;
    ip_tx_ip_protocol : out STD_LOGIC_VECTOR ( 0 to 0 );
    ip_tx_ip_payload_axis_tlast : out STD_LOGIC;
    ip_tx_ip_payload_axis_tuser : out STD_LOGIC;
    grant_valid : out STD_LOGIC;
    ip_tx_ip_payload_axis_tvalid : out STD_LOGIC;
    m_ip_payload_axis_tlast_reg_reg_0 : out STD_LOGIC;
    \m_ip_dest_ip_reg_reg[6]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 31 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_ip_dest_ip_reg_reg[9]_0\ : out STD_LOGIC;
    \m_ip_dest_ip_reg_reg[0]_0\ : out STD_LOGIC;
    \m_ip_length_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_ip_ttl_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ip_source_ip_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \m_ip_payload_axis_tdata_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grant_valid_reg_reg : out STD_LOGIC;
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grant_valid_reg_reg_0 : in STD_LOGIC;
    udp_tx_ip_protocol : in STD_LOGIC_VECTOR ( 0 to 0 );
    udp_tx_ip_payload_axis_tlast : in STD_LOGIC;
    udp_tx_ip_payload_axis_tuser : in STD_LOGIC;
    grant_valid_reg_reg_1 : in STD_LOGIC;
    outgoing_ip_payload_axis_tready : in STD_LOGIC;
    drop_packet_reg : in STD_LOGIC;
    udp_tx_ip_payload_axis_tvalid : in STD_LOGIC;
    m_ip_payload_axis_tready_int_reg_0 : in STD_LOGIC;
    ip_tx_ip_hdr_ready : in STD_LOGIC;
    \cache_query_request_ip_reg_reg[1]\ : in STD_LOGIC;
    arp_request_ip_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_ip_payload_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_ip_ttl_reg_reg[7]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ip_source_ip_reg_reg[31]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \m_ip_dest_ip_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_ip_arb_mux : entity is "ip_arb_mux";
end design_1_axis_udp_ethernet_0_0_ip_arb_mux;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_ip_arb_mux is
  signal \^q\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal arb_inst_n_1 : STD_LOGIC;
  signal arb_inst_n_3 : STD_LOGIC;
  signal arb_inst_n_4 : STD_LOGIC;
  signal arb_inst_n_5 : STD_LOGIC;
  signal arb_inst_n_7 : STD_LOGIC;
  signal \arp_response_mac_reg[47]_i_4_n_0\ : STD_LOGIC;
  signal \cache_query_request_ip_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \cache_query_request_ip_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \cache_query_request_ip_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \cache_query_request_ip_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \cache_query_request_ip_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \cache_query_request_ip_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal frame_reg : STD_LOGIC;
  signal frame_reg0 : STD_LOGIC;
  signal \^ip_tx_ip_hdr_valid\ : STD_LOGIC;
  signal \^ip_tx_ip_payload_axis_tlast\ : STD_LOGIC;
  signal \^ip_tx_ip_payload_axis_tvalid\ : STD_LOGIC;
  signal m_ip_payload_axis_tlast_reg_i_1_n_0 : STD_LOGIC;
  signal \^m_ip_payload_axis_tready_int_reg\ : STD_LOGIC;
  signal m_ip_payload_axis_tuser_reg : STD_LOGIC;
  signal \m_ip_payload_axis_tuser_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal s_ip_hdr_ready_next : STD_LOGIC_VECTOR ( 0 to 0 );
  signal temp_m_ip_payload_axis_tdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal temp_m_ip_payload_axis_tlast_reg : STD_LOGIC;
  signal temp_m_ip_payload_axis_tuser_reg : STD_LOGIC;
  signal temp_m_ip_payload_axis_tvalid_next0_out : STD_LOGIC;
  signal temp_m_ip_payload_axis_tvalid_reg : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cache_query_request_ip_reg[0]_i_1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \cache_query_request_ip_reg[7]_i_1\ : label is "soft_lutpair123";
begin
  Q(31 downto 0) <= \^q\(31 downto 0);
  ip_tx_ip_hdr_valid <= \^ip_tx_ip_hdr_valid\;
  ip_tx_ip_payload_axis_tlast <= \^ip_tx_ip_payload_axis_tlast\;
  ip_tx_ip_payload_axis_tvalid <= \^ip_tx_ip_payload_axis_tvalid\;
  m_ip_payload_axis_tready_int_reg <= \^m_ip_payload_axis_tready_int_reg\;
\FSM_onehot_state_reg[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ip_tx_ip_payload_axis_tlast\,
      I1 => outgoing_ip_payload_axis_tready,
      I2 => \^ip_tx_ip_payload_axis_tvalid\,
      O => m_ip_payload_axis_tlast_reg_reg_0
    );
arb_inst: entity work.design_1_axis_udp_ethernet_0_0_arbiter_1
     port map (
      E(0) => E(0),
      drop_packet_reg => drop_packet_reg,
      frame_reg => frame_reg,
      frame_reg_reg => arb_inst_n_3,
      grant_valid_reg_reg_0 => grant_valid,
      grant_valid_reg_reg_1 => arb_inst_n_4,
      grant_valid_reg_reg_2(0) => frame_reg0,
      grant_valid_reg_reg_3 => grant_valid_reg_reg,
      grant_valid_reg_reg_4 => grant_valid_reg_reg_1,
      grant_valid_reg_reg_5 => grant_valid_reg_reg_0,
      ip_tx_ip_hdr_ready => ip_tx_ip_hdr_ready,
      \m_ip_dest_ip_reg_reg[0]\ => \^ip_tx_ip_hdr_valid\,
      m_ip_payload_axis_tready_int_reg_0 => m_ip_payload_axis_tready_int_reg_0,
      m_ip_payload_axis_tready_int_reg_reg => arb_inst_n_5,
      m_ip_payload_axis_tready_int_reg_reg_0 => \^ip_tx_ip_payload_axis_tvalid\,
      outgoing_ip_payload_axis_tready => outgoing_ip_payload_axis_tready,
      s_ip_hdr_ready_next(0) => s_ip_hdr_ready_next(0),
      sync_reg(0) => sync_reg(0),
      \temp_m_ip_payload_axis_tdata_reg_reg[7]\ => \^m_ip_payload_axis_tready_int_reg\,
      temp_m_ip_payload_axis_tvalid_reg => temp_m_ip_payload_axis_tvalid_reg,
      temp_m_ip_payload_axis_tvalid_reg_reg => arb_inst_n_1,
      temp_m_ip_payload_axis_tvalid_reg_reg_0 => arb_inst_n_7,
      temp_m_ip_payload_axis_tvalid_reg_reg_1 => temp_m_ip_payload_axis_tvalid_reg_reg_0,
      udp_tx_ip_payload_axis_tlast => udp_tx_ip_payload_axis_tlast,
      udp_tx_ip_payload_axis_tvalid => udp_tx_ip_payload_axis_tvalid
    );
\arp_response_mac_reg[47]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \arp_response_mac_reg[47]_i_4_n_0\,
      O => \m_ip_dest_ip_reg_reg[6]_0\
    );
\arp_response_mac_reg[47]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(0),
      O => \arp_response_mac_reg[47]_i_4_n_0\
    );
\cache_query_request_ip_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFE0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \cache_query_request_ip_reg[7]_i_3_n_0\,
      I2 => \cache_query_request_ip_reg_reg[1]\,
      I3 => arp_request_ip_reg(0),
      O => \m_ip_dest_ip_reg_reg[0]_0\
    );
\cache_query_request_ip_reg[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \cache_query_request_ip_reg[7]_i_3_n_0\,
      I1 => \cache_query_request_ip_reg_reg[1]\,
      O => \m_ip_dest_ip_reg_reg[9]_0\
    );
\cache_query_request_ip_reg[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \cache_query_request_ip_reg[7]_i_4_n_0\,
      I1 => \^q\(9),
      I2 => \^q\(14),
      I3 => \^q\(21),
      I4 => \^q\(17),
      I5 => \cache_query_request_ip_reg[7]_i_5_n_0\,
      O => \cache_query_request_ip_reg[7]_i_3_n_0\
    );
\cache_query_request_ip_reg[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(16),
      I2 => \^q\(13),
      I3 => \^q\(18),
      O => \cache_query_request_ip_reg[7]_i_4_n_0\
    );
\cache_query_request_ip_reg[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFBFF"
    )
        port map (
      I0 => \cache_query_request_ip_reg[7]_i_6_n_0\,
      I1 => \^q\(31),
      I2 => \^q\(24),
      I3 => \^q\(30),
      I4 => \^q\(27),
      I5 => \cache_query_request_ip_reg[7]_i_7_n_0\,
      O => \cache_query_request_ip_reg[7]_i_5_n_0\
    );
\cache_query_request_ip_reg[7]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(22),
      I1 => \^q\(25),
      I2 => \^q\(23),
      I3 => \^q\(26),
      O => \cache_query_request_ip_reg[7]_i_6_n_0\
    );
\cache_query_request_ip_reg[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \^q\(29),
      I1 => \^q\(28),
      I2 => \^q\(10),
      I3 => \^q\(19),
      I4 => \cache_query_request_ip_reg[7]_i_8_n_0\,
      O => \cache_query_request_ip_reg[7]_i_7_n_0\
    );
\cache_query_request_ip_reg[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^q\(20),
      I2 => \^q\(8),
      I3 => \^q\(15),
      O => \cache_query_request_ip_reg[7]_i_8_n_0\
    );
frame_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => '1',
      D => arb_inst_n_5,
      Q => frame_reg,
      R => sync_reg(0)
    );
\m_ip_dest_ip_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(12),
      Q => \^q\(12),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(13),
      Q => \^q\(13),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(14),
      Q => \^q\(14),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(15),
      Q => \^q\(15),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(16),
      Q => \^q\(16),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(17),
      Q => \^q\(17),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(18),
      Q => \^q\(18),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(19),
      Q => \^q\(19),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(20),
      Q => \^q\(20),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(21),
      Q => \^q\(21),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(22),
      Q => \^q\(22),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(23),
      Q => \^q\(23),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(24),
      Q => \^q\(24),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(25),
      Q => \^q\(25),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(26),
      Q => \^q\(26),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(27),
      Q => \^q\(27),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(28),
      Q => \^q\(28),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(29),
      Q => \^q\(29),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(30),
      Q => \^q\(30),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(31),
      Q => \^q\(31),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_dest_ip_reg_reg[31]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
m_ip_hdr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => '1',
      D => arb_inst_n_3,
      Q => \^ip_tx_ip_hdr_valid\,
      R => sync_reg(0)
    );
\m_ip_length_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => D(0),
      Q => \m_ip_length_reg_reg[15]_0\(0),
      R => '0'
    );
\m_ip_length_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => D(10),
      Q => \m_ip_length_reg_reg[15]_0\(10),
      R => '0'
    );
\m_ip_length_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => D(11),
      Q => \m_ip_length_reg_reg[15]_0\(11),
      R => '0'
    );
\m_ip_length_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => D(12),
      Q => \m_ip_length_reg_reg[15]_0\(12),
      R => '0'
    );
\m_ip_length_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => D(13),
      Q => \m_ip_length_reg_reg[15]_0\(13),
      R => '0'
    );
\m_ip_length_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => D(14),
      Q => \m_ip_length_reg_reg[15]_0\(14),
      R => '0'
    );
\m_ip_length_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => D(15),
      Q => \m_ip_length_reg_reg[15]_0\(15),
      R => '0'
    );
\m_ip_length_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => D(1),
      Q => \m_ip_length_reg_reg[15]_0\(1),
      R => '0'
    );
\m_ip_length_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => D(2),
      Q => \m_ip_length_reg_reg[15]_0\(2),
      R => '0'
    );
\m_ip_length_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => D(3),
      Q => \m_ip_length_reg_reg[15]_0\(3),
      R => '0'
    );
\m_ip_length_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => D(4),
      Q => \m_ip_length_reg_reg[15]_0\(4),
      R => '0'
    );
\m_ip_length_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => D(5),
      Q => \m_ip_length_reg_reg[15]_0\(5),
      R => '0'
    );
\m_ip_length_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => D(6),
      Q => \m_ip_length_reg_reg[15]_0\(6),
      R => '0'
    );
\m_ip_length_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => D(7),
      Q => \m_ip_length_reg_reg[15]_0\(7),
      R => '0'
    );
\m_ip_length_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => D(8),
      Q => \m_ip_length_reg_reg[15]_0\(8),
      R => '0'
    );
\m_ip_length_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => D(9),
      Q => \m_ip_length_reg_reg[15]_0\(9),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAACACCCCCCCC"
    )
        port map (
      I0 => \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\(0),
      I1 => temp_m_ip_payload_axis_tdata_reg(0),
      I2 => \^ip_tx_ip_payload_axis_tvalid\,
      I3 => outgoing_ip_payload_axis_tready,
      I4 => drop_packet_reg,
      I5 => \^m_ip_payload_axis_tready_int_reg\,
      O => p_1_in(0)
    );
\m_ip_payload_axis_tdata_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAACACCCCCCCC"
    )
        port map (
      I0 => \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\(1),
      I1 => temp_m_ip_payload_axis_tdata_reg(1),
      I2 => \^ip_tx_ip_payload_axis_tvalid\,
      I3 => outgoing_ip_payload_axis_tready,
      I4 => drop_packet_reg,
      I5 => \^m_ip_payload_axis_tready_int_reg\,
      O => p_1_in(1)
    );
\m_ip_payload_axis_tdata_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAACACCCCCCCC"
    )
        port map (
      I0 => \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\(2),
      I1 => temp_m_ip_payload_axis_tdata_reg(2),
      I2 => \^ip_tx_ip_payload_axis_tvalid\,
      I3 => outgoing_ip_payload_axis_tready,
      I4 => drop_packet_reg,
      I5 => \^m_ip_payload_axis_tready_int_reg\,
      O => p_1_in(2)
    );
\m_ip_payload_axis_tdata_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAACACCCCCCCC"
    )
        port map (
      I0 => \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\(3),
      I1 => temp_m_ip_payload_axis_tdata_reg(3),
      I2 => \^ip_tx_ip_payload_axis_tvalid\,
      I3 => outgoing_ip_payload_axis_tready,
      I4 => drop_packet_reg,
      I5 => \^m_ip_payload_axis_tready_int_reg\,
      O => p_1_in(3)
    );
\m_ip_payload_axis_tdata_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAACACCCCCCCC"
    )
        port map (
      I0 => \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\(4),
      I1 => temp_m_ip_payload_axis_tdata_reg(4),
      I2 => \^ip_tx_ip_payload_axis_tvalid\,
      I3 => outgoing_ip_payload_axis_tready,
      I4 => drop_packet_reg,
      I5 => \^m_ip_payload_axis_tready_int_reg\,
      O => p_1_in(4)
    );
\m_ip_payload_axis_tdata_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAACACCCCCCCC"
    )
        port map (
      I0 => \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\(5),
      I1 => temp_m_ip_payload_axis_tdata_reg(5),
      I2 => \^ip_tx_ip_payload_axis_tvalid\,
      I3 => outgoing_ip_payload_axis_tready,
      I4 => drop_packet_reg,
      I5 => \^m_ip_payload_axis_tready_int_reg\,
      O => p_1_in(5)
    );
\m_ip_payload_axis_tdata_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAACACCCCCCCC"
    )
        port map (
      I0 => \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\(6),
      I1 => temp_m_ip_payload_axis_tdata_reg(6),
      I2 => \^ip_tx_ip_payload_axis_tvalid\,
      I3 => outgoing_ip_payload_axis_tready,
      I4 => drop_packet_reg,
      I5 => \^m_ip_payload_axis_tready_int_reg\,
      O => p_1_in(6)
    );
\m_ip_payload_axis_tdata_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF4"
    )
        port map (
      I0 => \^ip_tx_ip_payload_axis_tvalid\,
      I1 => \^m_ip_payload_axis_tready_int_reg\,
      I2 => outgoing_ip_payload_axis_tready,
      I3 => drop_packet_reg,
      O => m_ip_payload_axis_tuser_reg
    );
\m_ip_payload_axis_tdata_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAACACCCCCCCC"
    )
        port map (
      I0 => \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\(7),
      I1 => temp_m_ip_payload_axis_tdata_reg(7),
      I2 => \^ip_tx_ip_payload_axis_tvalid\,
      I3 => outgoing_ip_payload_axis_tready,
      I4 => drop_packet_reg,
      I5 => \^m_ip_payload_axis_tready_int_reg\,
      O => p_1_in(7)
    );
\m_ip_payload_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => m_ip_payload_axis_tuser_reg,
      D => p_1_in(0),
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(0),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => m_ip_payload_axis_tuser_reg,
      D => p_1_in(1),
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(1),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => m_ip_payload_axis_tuser_reg,
      D => p_1_in(2),
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(2),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => m_ip_payload_axis_tuser_reg,
      D => p_1_in(3),
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(3),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => m_ip_payload_axis_tuser_reg,
      D => p_1_in(4),
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(4),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => m_ip_payload_axis_tuser_reg,
      D => p_1_in(5),
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(5),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => m_ip_payload_axis_tuser_reg,
      D => p_1_in(6),
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(6),
      R => '0'
    );
\m_ip_payload_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => m_ip_payload_axis_tuser_reg,
      D => p_1_in(7),
      Q => \m_ip_payload_axis_tdata_reg_reg[7]_0\(7),
      R => '0'
    );
m_ip_payload_axis_tlast_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEFFFFAAA20000"
    )
        port map (
      I0 => udp_tx_ip_payload_axis_tlast,
      I1 => \^ip_tx_ip_payload_axis_tvalid\,
      I2 => outgoing_ip_payload_axis_tready,
      I3 => drop_packet_reg,
      I4 => \^m_ip_payload_axis_tready_int_reg\,
      I5 => temp_m_ip_payload_axis_tlast_reg,
      O => m_ip_payload_axis_tlast_reg_i_1_n_0
    );
m_ip_payload_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => m_ip_payload_axis_tuser_reg,
      D => m_ip_payload_axis_tlast_reg_i_1_n_0,
      Q => \^ip_tx_ip_payload_axis_tlast\,
      R => '0'
    );
m_ip_payload_axis_tready_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => '1',
      D => arb_inst_n_1,
      Q => \^m_ip_payload_axis_tready_int_reg\,
      R => sync_reg(0)
    );
\m_ip_payload_axis_tuser_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEFFFFAAA20000"
    )
        port map (
      I0 => udp_tx_ip_payload_axis_tuser,
      I1 => \^ip_tx_ip_payload_axis_tvalid\,
      I2 => outgoing_ip_payload_axis_tready,
      I3 => drop_packet_reg,
      I4 => \^m_ip_payload_axis_tready_int_reg\,
      I5 => temp_m_ip_payload_axis_tuser_reg,
      O => \m_ip_payload_axis_tuser_reg[0]_i_1_n_0\
    );
\m_ip_payload_axis_tuser_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => m_ip_payload_axis_tuser_reg,
      D => \m_ip_payload_axis_tuser_reg[0]_i_1_n_0\,
      Q => ip_tx_ip_payload_axis_tuser,
      R => '0'
    );
m_ip_payload_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => '1',
      D => arb_inst_n_4,
      Q => \^ip_tx_ip_payload_axis_tvalid\,
      R => sync_reg(0)
    );
\m_ip_protocol_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => udp_tx_ip_protocol(0),
      Q => ip_tx_ip_protocol(0),
      R => '0'
    );
\m_ip_source_ip_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_source_ip_reg_reg[31]_1\(4),
      Q => \m_ip_source_ip_reg_reg[31]_0\(4),
      R => '0'
    );
\m_ip_source_ip_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_source_ip_reg_reg[31]_1\(5),
      Q => \m_ip_source_ip_reg_reg[31]_0\(5),
      R => '0'
    );
\m_ip_source_ip_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_source_ip_reg_reg[31]_1\(6),
      Q => \m_ip_source_ip_reg_reg[31]_0\(6),
      R => '0'
    );
\m_ip_source_ip_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_source_ip_reg_reg[31]_1\(7),
      Q => \m_ip_source_ip_reg_reg[31]_0\(7),
      R => '0'
    );
\m_ip_source_ip_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_source_ip_reg_reg[31]_1\(8),
      Q => \m_ip_source_ip_reg_reg[31]_0\(8),
      R => '0'
    );
\m_ip_source_ip_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_source_ip_reg_reg[31]_1\(9),
      Q => \m_ip_source_ip_reg_reg[31]_0\(9),
      R => '0'
    );
\m_ip_source_ip_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_source_ip_reg_reg[31]_1\(10),
      Q => \m_ip_source_ip_reg_reg[31]_0\(10),
      R => '0'
    );
\m_ip_source_ip_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_source_ip_reg_reg[31]_1\(11),
      Q => \m_ip_source_ip_reg_reg[31]_0\(11),
      R => '0'
    );
\m_ip_source_ip_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_source_ip_reg_reg[31]_1\(0),
      Q => \m_ip_source_ip_reg_reg[31]_0\(0),
      R => '0'
    );
\m_ip_source_ip_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_source_ip_reg_reg[31]_1\(1),
      Q => \m_ip_source_ip_reg_reg[31]_0\(1),
      R => '0'
    );
\m_ip_source_ip_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_source_ip_reg_reg[31]_1\(2),
      Q => \m_ip_source_ip_reg_reg[31]_0\(2),
      R => '0'
    );
\m_ip_source_ip_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_source_ip_reg_reg[31]_1\(3),
      Q => \m_ip_source_ip_reg_reg[31]_0\(3),
      R => '0'
    );
\m_ip_ttl_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_ttl_reg_reg[7]_1\(0),
      Q => \m_ip_ttl_reg_reg[7]_0\(0),
      R => '0'
    );
\m_ip_ttl_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => frame_reg0,
      D => \m_ip_ttl_reg_reg[7]_1\(1),
      Q => \m_ip_ttl_reg_reg[7]_0\(1),
      R => '0'
    );
\s_ip_hdr_ready_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => '1',
      D => s_ip_hdr_ready_next(0),
      Q => \s_ip_hdr_ready_reg_reg[0]_0\,
      R => sync_reg(0)
    );
\temp_m_ip_payload_axis_tdata_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \^m_ip_payload_axis_tready_int_reg\,
      I1 => \^ip_tx_ip_payload_axis_tvalid\,
      I2 => outgoing_ip_payload_axis_tready,
      I3 => drop_packet_reg,
      O => temp_m_ip_payload_axis_tvalid_next0_out
    );
\temp_m_ip_payload_axis_tdata_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => temp_m_ip_payload_axis_tvalid_next0_out,
      D => \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\(0),
      Q => temp_m_ip_payload_axis_tdata_reg(0),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => temp_m_ip_payload_axis_tvalid_next0_out,
      D => \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\(1),
      Q => temp_m_ip_payload_axis_tdata_reg(1),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => temp_m_ip_payload_axis_tvalid_next0_out,
      D => \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\(2),
      Q => temp_m_ip_payload_axis_tdata_reg(2),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => temp_m_ip_payload_axis_tvalid_next0_out,
      D => \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\(3),
      Q => temp_m_ip_payload_axis_tdata_reg(3),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => temp_m_ip_payload_axis_tvalid_next0_out,
      D => \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\(4),
      Q => temp_m_ip_payload_axis_tdata_reg(4),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => temp_m_ip_payload_axis_tvalid_next0_out,
      D => \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\(5),
      Q => temp_m_ip_payload_axis_tdata_reg(5),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => temp_m_ip_payload_axis_tvalid_next0_out,
      D => \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\(6),
      Q => temp_m_ip_payload_axis_tdata_reg(6),
      R => '0'
    );
\temp_m_ip_payload_axis_tdata_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => temp_m_ip_payload_axis_tvalid_next0_out,
      D => \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\(7),
      Q => temp_m_ip_payload_axis_tdata_reg(7),
      R => '0'
    );
temp_m_ip_payload_axis_tlast_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => temp_m_ip_payload_axis_tvalid_next0_out,
      D => udp_tx_ip_payload_axis_tlast,
      Q => temp_m_ip_payload_axis_tlast_reg,
      R => '0'
    );
\temp_m_ip_payload_axis_tuser_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => temp_m_ip_payload_axis_tvalid_next0_out,
      D => udp_tx_ip_payload_axis_tuser,
      Q => temp_m_ip_payload_axis_tuser_reg,
      R => '0'
    );
temp_m_ip_payload_axis_tvalid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => grant_valid_reg_reg_0,
      CE => '1',
      D => arb_inst_n_7,
      Q => temp_m_ip_payload_axis_tvalid_reg,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_ssio_ddr_in is
  port (
    \gmii_rxd_d0_reg[6]\ : out STD_LOGIC;
    output_q1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    gmii_rx_dv_d00 : out STD_LOGIC;
    gmii_rx_dv_d20 : out STD_LOGIC;
    gmii_rx_dv_d30 : out STD_LOGIC;
    gmii_rx_dv_d40 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_clk : out STD_LOGIC;
    mii_odd_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gmii_rx_dv_d0 : in STD_LOGIC;
    gmii_rx_dv_d2_reg : in STD_LOGIC;
    gmii_rx_dv_d2 : in STD_LOGIC;
    gmii_rx_dv_d3 : in STD_LOGIC;
    \gmii_rxd_d0_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_d : in STD_LOGIC_VECTOR ( 4 downto 0 );
    phy_rx_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_ssio_ddr_in : entity is "ssio_ddr_in";
end design_1_axis_udp_ethernet_0_0_ssio_ddr_in;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_ssio_ddr_in is
  signal clk_io : STD_LOGIC;
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clk_bufio : label is "PRIMITIVE";
  attribute BOX_TYPE of clk_bufr : label is "PRIMITIVE";
begin
clk_bufio: unisim.vcomponents.BUFIO
     port map (
      I => phy_rx_clk,
      O => clk_io
    );
clk_bufr: unisim.vcomponents.BUFR
    generic map(
      BUFR_DIVIDE => "BYPASS",
      SIM_DEVICE => "7SERIES"
    )
        port map (
      CE => '1',
      CLR => '0',
      I => phy_rx_clk,
      O => output_clk
    );
data_iddr_inst: entity work.design_1_axis_udp_ethernet_0_0_iddr
     port map (
      D(3 downto 0) => D(3 downto 0),
      clk_io => clk_io,
      gmii_rx_dv_d0 => gmii_rx_dv_d0,
      gmii_rx_dv_d00 => gmii_rx_dv_d00,
      gmii_rx_dv_d2 => gmii_rx_dv_d2,
      gmii_rx_dv_d20 => gmii_rx_dv_d20,
      gmii_rx_dv_d2_reg => gmii_rx_dv_d2_reg,
      gmii_rx_dv_d3 => gmii_rx_dv_d3,
      gmii_rx_dv_d30 => gmii_rx_dv_d30,
      gmii_rx_dv_d40 => gmii_rx_dv_d40,
      \gmii_rxd_d0_reg[6]\ => \gmii_rxd_d0_reg[6]\,
      \gmii_rxd_d0_reg[7]\(0) => \gmii_rxd_d0_reg[7]\(0),
      input_d(4 downto 0) => input_d(4 downto 0),
      mii_odd_i_2(1 downto 0) => mii_odd_i_2(1 downto 0),
      q1(4 downto 0) => output_q1(4 downto 0),
      q2(0) => q2(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_udp_checksum_gen is
  port (
    DOBDO : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_udp_hdr_ready_reg_reg_0 : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    tx_udp_hdr_valid : out STD_LOGIC;
    \state_reg_reg[1]_0\ : out STD_LOGIC;
    \state_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \m_axis_tvalid_pipe_reg_reg[1]\ : out STD_LOGIC;
    tx_udp_payload_axis_tvalid_1 : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[0]\ : out STD_LOGIC;
    \state_reg_reg[2]_0\ : out STD_LOGIC;
    \state_reg_reg[1]_1\ : out STD_LOGIC;
    m_udp_hdr_valid_reg_reg_0 : out STD_LOGIC;
    mem_reg : out STD_LOGIC;
    \m_udp_length_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_ip_ttl_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ip_source_ip_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \m_ip_dest_ip_reg_reg[31]_0\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_udp_source_port_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_udp_dest_port_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \m_udp_checksum_reg_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \rd_ptr_reg_reg_rep[10]\ : in STD_LOGIC;
    mem_reg_0 : in STD_LOGIC;
    mem_reg_1 : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \checksum_reg[4]_i_2_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_udp_payload_axis_tvalid : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \frame_ptr_reg_reg[0]_0\ : in STD_LOGIC;
    tx_udp_payload_axis_tready : in STD_LOGIC;
    match_cond : in STD_LOGIC;
    rx_udp_hdr_valid : in STD_LOGIC;
    tx_udp_hdr_ready : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ip_dest_ip_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \udp_source_port_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \udp_dest_port_reg_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_udp_checksum_gen : entity is "udp_checksum_gen";
end design_1_axis_udp_ethernet_0_0_udp_checksum_gen;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_udp_checksum_gen is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \_inferred__1/i___0_carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__3_n_0\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__4_n_0\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__4_n_1\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__4_n_2\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__4_n_3\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__5_n_0\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__5_n_1\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__5_n_2\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__5_n_3\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__6_n_1\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__6_n_2\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry__6_n_3\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i___0_carry_n_3\ : STD_LOGIC;
  signal checksum_next : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal checksum_next0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal checksum_next00_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \checksum_next0_carry__0_n_0\ : STD_LOGIC;
  signal \checksum_next0_carry__0_n_1\ : STD_LOGIC;
  signal \checksum_next0_carry__0_n_2\ : STD_LOGIC;
  signal \checksum_next0_carry__0_n_3\ : STD_LOGIC;
  signal \checksum_next0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \checksum_next0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \checksum_next0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \checksum_next0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \checksum_next0_carry__1_n_0\ : STD_LOGIC;
  signal \checksum_next0_carry__1_n_1\ : STD_LOGIC;
  signal \checksum_next0_carry__1_n_2\ : STD_LOGIC;
  signal \checksum_next0_carry__1_n_3\ : STD_LOGIC;
  signal \checksum_next0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \checksum_next0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \checksum_next0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \checksum_next0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \checksum_next0_carry__2_n_0\ : STD_LOGIC;
  signal \checksum_next0_carry__2_n_1\ : STD_LOGIC;
  signal \checksum_next0_carry__2_n_2\ : STD_LOGIC;
  signal \checksum_next0_carry__2_n_3\ : STD_LOGIC;
  signal \checksum_next0_carry__3_n_0\ : STD_LOGIC;
  signal \checksum_next0_carry__3_n_1\ : STD_LOGIC;
  signal \checksum_next0_carry__3_n_2\ : STD_LOGIC;
  signal \checksum_next0_carry__3_n_3\ : STD_LOGIC;
  signal \checksum_next0_carry__4_n_0\ : STD_LOGIC;
  signal \checksum_next0_carry__4_n_1\ : STD_LOGIC;
  signal \checksum_next0_carry__4_n_2\ : STD_LOGIC;
  signal \checksum_next0_carry__4_n_3\ : STD_LOGIC;
  signal \checksum_next0_carry__5_n_0\ : STD_LOGIC;
  signal \checksum_next0_carry__5_n_1\ : STD_LOGIC;
  signal \checksum_next0_carry__5_n_2\ : STD_LOGIC;
  signal \checksum_next0_carry__5_n_3\ : STD_LOGIC;
  signal \checksum_next0_carry__6_n_1\ : STD_LOGIC;
  signal \checksum_next0_carry__6_n_2\ : STD_LOGIC;
  signal \checksum_next0_carry__6_n_3\ : STD_LOGIC;
  signal checksum_next0_carry_i_1_n_0 : STD_LOGIC;
  signal checksum_next0_carry_n_0 : STD_LOGIC;
  signal checksum_next0_carry_n_1 : STD_LOGIC;
  signal checksum_next0_carry_n_2 : STD_LOGIC;
  signal checksum_next0_carry_n_3 : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__3_n_0\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__4_n_0\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__4_n_1\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__4_n_2\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__4_n_3\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__5_n_0\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__5_n_1\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__5_n_2\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__5_n_3\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__6_n_1\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__6_n_2\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry__6_n_3\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \checksum_next0_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal checksum_next1 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal checksum_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \checksum_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \checksum_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \checksum_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \checksum_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \checksum_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \checksum_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \checksum_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \checksum_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \checksum_reg[13]_i_2_n_0\ : STD_LOGIC;
  signal \checksum_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \checksum_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \checksum_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \checksum_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \checksum_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \checksum_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \checksum_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \checksum_reg[1]_i_2_n_0\ : STD_LOGIC;
  signal \checksum_reg[2]_i_2_n_0\ : STD_LOGIC;
  signal \checksum_reg[31]_i_3_n_0\ : STD_LOGIC;
  signal \checksum_reg[31]_i_4_n_0\ : STD_LOGIC;
  signal \checksum_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \checksum_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \checksum_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \checksum_reg[3]_i_7_n_0\ : STD_LOGIC;
  signal \checksum_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \checksum_reg[3]_i_9_n_0\ : STD_LOGIC;
  signal \checksum_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \checksum_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \checksum_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \checksum_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \checksum_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \checksum_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \checksum_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \checksum_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \checksum_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \checksum_reg[9]_i_2_n_0\ : STD_LOGIC;
  signal \checksum_reg_reg[11]_i_3_n_0\ : STD_LOGIC;
  signal \checksum_reg_reg[11]_i_3_n_1\ : STD_LOGIC;
  signal \checksum_reg_reg[11]_i_3_n_2\ : STD_LOGIC;
  signal \checksum_reg_reg[11]_i_3_n_3\ : STD_LOGIC;
  signal \checksum_reg_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \checksum_reg_reg[11]_i_4_n_1\ : STD_LOGIC;
  signal \checksum_reg_reg[11]_i_4_n_2\ : STD_LOGIC;
  signal \checksum_reg_reg[11]_i_4_n_3\ : STD_LOGIC;
  signal \checksum_reg_reg[11]_i_4_n_4\ : STD_LOGIC;
  signal \checksum_reg_reg[11]_i_4_n_5\ : STD_LOGIC;
  signal \checksum_reg_reg[11]_i_4_n_6\ : STD_LOGIC;
  signal \checksum_reg_reg[11]_i_4_n_7\ : STD_LOGIC;
  signal \checksum_reg_reg[15]_i_3_n_0\ : STD_LOGIC;
  signal \checksum_reg_reg[15]_i_3_n_1\ : STD_LOGIC;
  signal \checksum_reg_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \checksum_reg_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \checksum_reg_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \checksum_reg_reg[15]_i_4_n_1\ : STD_LOGIC;
  signal \checksum_reg_reg[15]_i_4_n_2\ : STD_LOGIC;
  signal \checksum_reg_reg[15]_i_4_n_3\ : STD_LOGIC;
  signal \checksum_reg_reg[15]_i_4_n_4\ : STD_LOGIC;
  signal \checksum_reg_reg[15]_i_4_n_5\ : STD_LOGIC;
  signal \checksum_reg_reg[15]_i_4_n_6\ : STD_LOGIC;
  signal \checksum_reg_reg[15]_i_4_n_7\ : STD_LOGIC;
  signal \checksum_reg_reg[3]_i_10_n_3\ : STD_LOGIC;
  signal \checksum_reg_reg[3]_i_3_n_0\ : STD_LOGIC;
  signal \checksum_reg_reg[3]_i_3_n_1\ : STD_LOGIC;
  signal \checksum_reg_reg[3]_i_3_n_2\ : STD_LOGIC;
  signal \checksum_reg_reg[3]_i_3_n_3\ : STD_LOGIC;
  signal \checksum_reg_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \checksum_reg_reg[3]_i_4_n_1\ : STD_LOGIC;
  signal \checksum_reg_reg[3]_i_4_n_2\ : STD_LOGIC;
  signal \checksum_reg_reg[3]_i_4_n_3\ : STD_LOGIC;
  signal \checksum_reg_reg[3]_i_4_n_4\ : STD_LOGIC;
  signal \checksum_reg_reg[3]_i_4_n_5\ : STD_LOGIC;
  signal \checksum_reg_reg[3]_i_4_n_6\ : STD_LOGIC;
  signal \checksum_reg_reg[3]_i_4_n_7\ : STD_LOGIC;
  signal \checksum_reg_reg[7]_i_3_n_0\ : STD_LOGIC;
  signal \checksum_reg_reg[7]_i_3_n_1\ : STD_LOGIC;
  signal \checksum_reg_reg[7]_i_3_n_2\ : STD_LOGIC;
  signal \checksum_reg_reg[7]_i_3_n_3\ : STD_LOGIC;
  signal \checksum_reg_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \checksum_reg_reg[7]_i_4_n_1\ : STD_LOGIC;
  signal \checksum_reg_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \checksum_reg_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \checksum_reg_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \checksum_reg_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \checksum_reg_reg[7]_i_4_n_6\ : STD_LOGIC;
  signal \checksum_reg_reg[7]_i_4_n_7\ : STD_LOGIC;
  signal frame_ptr_next0 : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal frame_ptr_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \frame_ptr_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[15]_i_3_n_2\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[15]_i_3_n_3\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \frame_ptr_reg_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal hdr_valid_reg : STD_LOGIC;
  signal hdr_valid_reg_i_1_n_0 : STD_LOGIC;
  signal \header_fifo_rd_ptr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \header_fifo_rd_ptr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \header_fifo_rd_ptr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \header_fifo_rd_ptr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal \header_fifo_wr_ptr_reg_reg_n_0_[0]\ : STD_LOGIC;
  signal \header_fifo_wr_ptr_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \header_fifo_wr_ptr_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \header_fifo_wr_ptr_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal header_fifo_write0_out : STD_LOGIC;
  signal \i___0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_13_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_15_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_16_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i___0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_13_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_14_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_15_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i___0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_13_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_14_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_15_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_16_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \i___0_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \i___0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_10_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_11_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_12_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_13_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_14_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_1_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_2_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_3_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_4_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_5_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_6_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_7_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_8_n_0\ : STD_LOGIC;
  signal \i___0_carry_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal ip_dest_ip_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ip_dest_ip_reg[31]_i_1_n_0\ : STD_LOGIC;
  signal ip_ttl_reg : STD_LOGIC_VECTOR ( 6 to 6 );
  signal m_ip_dest_ip_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_ip_source_ip_reg0 : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal m_ip_ttl_reg0 : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal m_udp_checksum_reg0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m_udp_dest_port_reg0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \m_udp_hdr_valid_reg_i_1__0_n_0\ : STD_LOGIC;
  signal \^m_udp_hdr_valid_reg_reg_0\ : STD_LOGIC;
  signal m_udp_length_reg0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \m_udp_length_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \m_udp_length_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal m_udp_source_port_reg0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_2_in : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal payload_fifo_n_13 : STD_LOGIC;
  signal payload_fifo_n_14 : STD_LOGIC;
  signal payload_fifo_n_15 : STD_LOGIC;
  signal payload_fifo_n_18 : STD_LOGIC;
  signal payload_fifo_n_21 : STD_LOGIC;
  signal s_udp_hdr_ready_next : STD_LOGIC;
  signal s_udp_hdr_ready_reg_i_2_n_0 : STD_LOGIC;
  signal \^s_udp_hdr_ready_reg_reg_0\ : STD_LOGIC;
  signal state_next : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal state_reg : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal \^state_reg_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^tx_udp_hdr_valid\ : STD_LOGIC;
  signal udp_dest_port_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal udp_source_port_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW__inferred__1/i___0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_checksum_next0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_checksum_next0_inferred__0/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_checksum_reg_reg[16]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_checksum_reg_reg[16]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_checksum_reg_reg[3]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_checksum_reg_reg[3]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_frame_ptr_reg_reg[15]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_frame_ptr_reg_reg[15]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_ip_dest_ip_mem_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ip_dest_ip_mem_reg_0_7_12_17_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ip_dest_ip_mem_reg_0_7_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ip_dest_ip_mem_reg_0_7_24_29_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ip_dest_ip_mem_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ip_source_ip_mem_reg_0_7_18_23_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ip_source_ip_mem_reg_0_7_30_31_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ip_source_ip_mem_reg_0_7_30_31_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ip_source_ip_mem_reg_0_7_6_11_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ip_source_ip_mem_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ip_ttl_mem_reg_0_7_6_7_DOB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ip_ttl_mem_reg_0_7_6_7_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_ip_ttl_mem_reg_0_7_6_7_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_udp_checksum_mem_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_udp_checksum_mem_reg_0_7_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_udp_checksum_mem_reg_0_7_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_udp_checksum_mem_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_udp_dest_port_mem_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_udp_dest_port_mem_reg_0_7_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_udp_dest_port_mem_reg_0_7_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_udp_dest_port_mem_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_udp_length_mem_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_udp_length_mem_reg_0_7_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_udp_length_mem_reg_0_7_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_udp_length_mem_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_udp_source_port_mem_reg_0_7_0_5_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_udp_source_port_mem_reg_0_7_12_15_DOC_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_udp_source_port_mem_reg_0_7_12_15_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_udp_source_port_mem_reg_0_7_6_11_DOD_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \_inferred__1/i___0_carry\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i___0_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i___0_carry__0\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i___0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i___0_carry__1\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i___0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i___0_carry__2\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i___0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i___0_carry__3\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i___0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i___0_carry__4\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i___0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i___0_carry__5\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i___0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of \_inferred__1/i___0_carry__6\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i___0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute ADDER_THRESHOLD of checksum_next0_carry : label is 35;
  attribute ADDER_THRESHOLD of \checksum_next0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \checksum_next0_carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \checksum_next0_carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \checksum_next0_carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \checksum_next0_carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \checksum_next0_carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \checksum_next0_carry__6\ : label is 35;
  attribute ADDER_THRESHOLD of \checksum_next0_inferred__0/i__carry\ : label is 35;
  attribute ADDER_THRESHOLD of \checksum_next0_inferred__0/i__carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \checksum_next0_inferred__0/i__carry__1\ : label is 35;
  attribute ADDER_THRESHOLD of \checksum_next0_inferred__0/i__carry__2\ : label is 35;
  attribute ADDER_THRESHOLD of \checksum_next0_inferred__0/i__carry__3\ : label is 35;
  attribute ADDER_THRESHOLD of \checksum_next0_inferred__0/i__carry__4\ : label is 35;
  attribute ADDER_THRESHOLD of \checksum_next0_inferred__0/i__carry__5\ : label is 35;
  attribute ADDER_THRESHOLD of \checksum_next0_inferred__0/i__carry__6\ : label is 35;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \checksum_reg[31]_i_3\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \checksum_reg[31]_i_4\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \frame_ptr_reg[0]_i_1__0\ : label is "soft_lutpair264";
  attribute ADDER_THRESHOLD of \frame_ptr_reg_reg[12]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \frame_ptr_reg_reg[15]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \frame_ptr_reg_reg[4]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \frame_ptr_reg_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of hdr_valid_reg_i_1 : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \header_fifo_rd_ptr_reg[0]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \header_fifo_rd_ptr_reg[1]_i_1\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \header_fifo_rd_ptr_reg[2]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \header_fifo_rd_ptr_reg[3]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \header_fifo_wr_ptr_reg[0]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \header_fifo_wr_ptr_reg[1]_i_1\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \header_fifo_wr_ptr_reg[2]_i_1\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \header_fifo_wr_ptr_reg[3]_i_1\ : label is "soft_lutpair263";
  attribute HLUTNM : string;
  attribute HLUTNM of \i___0_carry__0_i_5\ : label is "lutpair0";
  attribute HLUTNM of \i___0_carry__1_i_4\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \i___0_carry_i_10\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \i___0_carry_i_12\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \i___0_carry_i_14\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \i___0_carry_i_8\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \i___0_carry_i_9\ : label is "soft_lutpair259";
  attribute METHODOLOGY_DRC_VIOS of ip_dest_ip_mem_reg_0_7_0_5 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ip_dest_ip_mem_reg_0_7_0_5 : label is 256;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ip_dest_ip_mem_reg_0_7_0_5 : label is "udp_checksum_gen_inst/ip_dest_ip_mem";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ip_dest_ip_mem_reg_0_7_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ip_dest_ip_mem_reg_0_7_0_5 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ip_dest_ip_mem_reg_0_7_0_5 : label is 7;
  attribute ram_offset : integer;
  attribute ram_offset of ip_dest_ip_mem_reg_0_7_0_5 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ip_dest_ip_mem_reg_0_7_0_5 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ip_dest_ip_mem_reg_0_7_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of ip_dest_ip_mem_reg_0_7_12_17 : label is "";
  attribute RTL_RAM_BITS of ip_dest_ip_mem_reg_0_7_12_17 : label is 256;
  attribute RTL_RAM_NAME of ip_dest_ip_mem_reg_0_7_12_17 : label is "udp_checksum_gen_inst/ip_dest_ip_mem";
  attribute RTL_RAM_TYPE of ip_dest_ip_mem_reg_0_7_12_17 : label is "RAM_SDP";
  attribute ram_addr_begin of ip_dest_ip_mem_reg_0_7_12_17 : label is 0;
  attribute ram_addr_end of ip_dest_ip_mem_reg_0_7_12_17 : label is 7;
  attribute ram_offset of ip_dest_ip_mem_reg_0_7_12_17 : label is 0;
  attribute ram_slice_begin of ip_dest_ip_mem_reg_0_7_12_17 : label is 12;
  attribute ram_slice_end of ip_dest_ip_mem_reg_0_7_12_17 : label is 17;
  attribute METHODOLOGY_DRC_VIOS of ip_dest_ip_mem_reg_0_7_18_23 : label is "";
  attribute RTL_RAM_BITS of ip_dest_ip_mem_reg_0_7_18_23 : label is 256;
  attribute RTL_RAM_NAME of ip_dest_ip_mem_reg_0_7_18_23 : label is "udp_checksum_gen_inst/ip_dest_ip_mem";
  attribute RTL_RAM_TYPE of ip_dest_ip_mem_reg_0_7_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ip_dest_ip_mem_reg_0_7_18_23 : label is 0;
  attribute ram_addr_end of ip_dest_ip_mem_reg_0_7_18_23 : label is 7;
  attribute ram_offset of ip_dest_ip_mem_reg_0_7_18_23 : label is 0;
  attribute ram_slice_begin of ip_dest_ip_mem_reg_0_7_18_23 : label is 18;
  attribute ram_slice_end of ip_dest_ip_mem_reg_0_7_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ip_dest_ip_mem_reg_0_7_24_29 : label is "";
  attribute RTL_RAM_BITS of ip_dest_ip_mem_reg_0_7_24_29 : label is 256;
  attribute RTL_RAM_NAME of ip_dest_ip_mem_reg_0_7_24_29 : label is "udp_checksum_gen_inst/ip_dest_ip_mem";
  attribute RTL_RAM_TYPE of ip_dest_ip_mem_reg_0_7_24_29 : label is "RAM_SDP";
  attribute ram_addr_begin of ip_dest_ip_mem_reg_0_7_24_29 : label is 0;
  attribute ram_addr_end of ip_dest_ip_mem_reg_0_7_24_29 : label is 7;
  attribute ram_offset of ip_dest_ip_mem_reg_0_7_24_29 : label is 0;
  attribute ram_slice_begin of ip_dest_ip_mem_reg_0_7_24_29 : label is 24;
  attribute ram_slice_end of ip_dest_ip_mem_reg_0_7_24_29 : label is 29;
  attribute METHODOLOGY_DRC_VIOS of ip_dest_ip_mem_reg_0_7_6_11 : label is "";
  attribute RTL_RAM_BITS of ip_dest_ip_mem_reg_0_7_6_11 : label is 256;
  attribute RTL_RAM_NAME of ip_dest_ip_mem_reg_0_7_6_11 : label is "udp_checksum_gen_inst/ip_dest_ip_mem";
  attribute RTL_RAM_TYPE of ip_dest_ip_mem_reg_0_7_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ip_dest_ip_mem_reg_0_7_6_11 : label is 0;
  attribute ram_addr_end of ip_dest_ip_mem_reg_0_7_6_11 : label is 7;
  attribute ram_offset of ip_dest_ip_mem_reg_0_7_6_11 : label is 0;
  attribute ram_slice_begin of ip_dest_ip_mem_reg_0_7_6_11 : label is 6;
  attribute ram_slice_end of ip_dest_ip_mem_reg_0_7_6_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of ip_source_ip_mem_reg_0_7_18_23 : label is "";
  attribute RTL_RAM_BITS of ip_source_ip_mem_reg_0_7_18_23 : label is 256;
  attribute RTL_RAM_NAME of ip_source_ip_mem_reg_0_7_18_23 : label is "udp_checksum_gen_inst/ip_source_ip_mem";
  attribute RTL_RAM_TYPE of ip_source_ip_mem_reg_0_7_18_23 : label is "RAM_SDP";
  attribute ram_addr_begin of ip_source_ip_mem_reg_0_7_18_23 : label is 0;
  attribute ram_addr_end of ip_source_ip_mem_reg_0_7_18_23 : label is 7;
  attribute ram_offset of ip_source_ip_mem_reg_0_7_18_23 : label is 0;
  attribute ram_slice_begin of ip_source_ip_mem_reg_0_7_18_23 : label is 18;
  attribute ram_slice_end of ip_source_ip_mem_reg_0_7_18_23 : label is 23;
  attribute METHODOLOGY_DRC_VIOS of ip_source_ip_mem_reg_0_7_30_31 : label is "";
  attribute RTL_RAM_BITS of ip_source_ip_mem_reg_0_7_30_31 : label is 256;
  attribute RTL_RAM_NAME of ip_source_ip_mem_reg_0_7_30_31 : label is "udp_checksum_gen_inst/ip_source_ip_mem";
  attribute RTL_RAM_TYPE of ip_source_ip_mem_reg_0_7_30_31 : label is "RAM_SDP";
  attribute ram_addr_begin of ip_source_ip_mem_reg_0_7_30_31 : label is 0;
  attribute ram_addr_end of ip_source_ip_mem_reg_0_7_30_31 : label is 7;
  attribute ram_offset of ip_source_ip_mem_reg_0_7_30_31 : label is 0;
  attribute ram_slice_begin of ip_source_ip_mem_reg_0_7_30_31 : label is 30;
  attribute ram_slice_end of ip_source_ip_mem_reg_0_7_30_31 : label is 31;
  attribute METHODOLOGY_DRC_VIOS of ip_source_ip_mem_reg_0_7_6_11 : label is "";
  attribute RTL_RAM_BITS of ip_source_ip_mem_reg_0_7_6_11 : label is 256;
  attribute RTL_RAM_NAME of ip_source_ip_mem_reg_0_7_6_11 : label is "udp_checksum_gen_inst/ip_source_ip_mem";
  attribute RTL_RAM_TYPE of ip_source_ip_mem_reg_0_7_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of ip_source_ip_mem_reg_0_7_6_11 : label is 0;
  attribute ram_addr_end of ip_source_ip_mem_reg_0_7_6_11 : label is 7;
  attribute ram_offset of ip_source_ip_mem_reg_0_7_6_11 : label is 0;
  attribute ram_slice_begin of ip_source_ip_mem_reg_0_7_6_11 : label is 6;
  attribute ram_slice_end of ip_source_ip_mem_reg_0_7_6_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of ip_ttl_mem_reg_0_7_6_7 : label is "";
  attribute RTL_RAM_BITS of ip_ttl_mem_reg_0_7_6_7 : label is 64;
  attribute RTL_RAM_NAME of ip_ttl_mem_reg_0_7_6_7 : label is "udp_checksum_gen_inst/ip_ttl_mem";
  attribute RTL_RAM_TYPE of ip_ttl_mem_reg_0_7_6_7 : label is "RAM_SDP";
  attribute ram_addr_begin of ip_ttl_mem_reg_0_7_6_7 : label is 0;
  attribute ram_addr_end of ip_ttl_mem_reg_0_7_6_7 : label is 7;
  attribute ram_offset of ip_ttl_mem_reg_0_7_6_7 : label is 0;
  attribute ram_slice_begin of ip_ttl_mem_reg_0_7_6_7 : label is 6;
  attribute ram_slice_end of ip_ttl_mem_reg_0_7_6_7 : label is 7;
  attribute SOFT_HLUTNM of \m_udp_hdr_valid_reg_i_1__0\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \rd_ptr_reg_rep[10]_i_3\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of s_udp_hdr_ready_reg_i_2 : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \state_reg[1]_i_1__0\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \state_reg[2]_i_1\ : label is "soft_lutpair259";
  attribute METHODOLOGY_DRC_VIOS of udp_checksum_mem_reg_0_7_0_5 : label is "";
  attribute RTL_RAM_BITS of udp_checksum_mem_reg_0_7_0_5 : label is 128;
  attribute RTL_RAM_NAME of udp_checksum_mem_reg_0_7_0_5 : label is "udp_checksum_gen_inst/udp_checksum_mem";
  attribute RTL_RAM_TYPE of udp_checksum_mem_reg_0_7_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin of udp_checksum_mem_reg_0_7_0_5 : label is 0;
  attribute ram_addr_end of udp_checksum_mem_reg_0_7_0_5 : label is 7;
  attribute ram_offset of udp_checksum_mem_reg_0_7_0_5 : label is 0;
  attribute ram_slice_begin of udp_checksum_mem_reg_0_7_0_5 : label is 0;
  attribute ram_slice_end of udp_checksum_mem_reg_0_7_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of udp_checksum_mem_reg_0_7_12_15 : label is "";
  attribute RTL_RAM_BITS of udp_checksum_mem_reg_0_7_12_15 : label is 128;
  attribute RTL_RAM_NAME of udp_checksum_mem_reg_0_7_12_15 : label is "udp_checksum_gen_inst/udp_checksum_mem";
  attribute RTL_RAM_TYPE of udp_checksum_mem_reg_0_7_12_15 : label is "RAM_SDP";
  attribute ram_addr_begin of udp_checksum_mem_reg_0_7_12_15 : label is 0;
  attribute ram_addr_end of udp_checksum_mem_reg_0_7_12_15 : label is 7;
  attribute ram_offset of udp_checksum_mem_reg_0_7_12_15 : label is 0;
  attribute ram_slice_begin of udp_checksum_mem_reg_0_7_12_15 : label is 12;
  attribute ram_slice_end of udp_checksum_mem_reg_0_7_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of udp_checksum_mem_reg_0_7_6_11 : label is "";
  attribute RTL_RAM_BITS of udp_checksum_mem_reg_0_7_6_11 : label is 128;
  attribute RTL_RAM_NAME of udp_checksum_mem_reg_0_7_6_11 : label is "udp_checksum_gen_inst/udp_checksum_mem";
  attribute RTL_RAM_TYPE of udp_checksum_mem_reg_0_7_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of udp_checksum_mem_reg_0_7_6_11 : label is 0;
  attribute ram_addr_end of udp_checksum_mem_reg_0_7_6_11 : label is 7;
  attribute ram_offset of udp_checksum_mem_reg_0_7_6_11 : label is 0;
  attribute ram_slice_begin of udp_checksum_mem_reg_0_7_6_11 : label is 6;
  attribute ram_slice_end of udp_checksum_mem_reg_0_7_6_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of udp_dest_port_mem_reg_0_7_0_5 : label is "";
  attribute RTL_RAM_BITS of udp_dest_port_mem_reg_0_7_0_5 : label is 128;
  attribute RTL_RAM_NAME of udp_dest_port_mem_reg_0_7_0_5 : label is "udp_checksum_gen_inst/udp_dest_port_mem";
  attribute RTL_RAM_TYPE of udp_dest_port_mem_reg_0_7_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin of udp_dest_port_mem_reg_0_7_0_5 : label is 0;
  attribute ram_addr_end of udp_dest_port_mem_reg_0_7_0_5 : label is 7;
  attribute ram_offset of udp_dest_port_mem_reg_0_7_0_5 : label is 0;
  attribute ram_slice_begin of udp_dest_port_mem_reg_0_7_0_5 : label is 0;
  attribute ram_slice_end of udp_dest_port_mem_reg_0_7_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of udp_dest_port_mem_reg_0_7_12_15 : label is "";
  attribute RTL_RAM_BITS of udp_dest_port_mem_reg_0_7_12_15 : label is 128;
  attribute RTL_RAM_NAME of udp_dest_port_mem_reg_0_7_12_15 : label is "udp_checksum_gen_inst/udp_dest_port_mem";
  attribute RTL_RAM_TYPE of udp_dest_port_mem_reg_0_7_12_15 : label is "RAM_SDP";
  attribute ram_addr_begin of udp_dest_port_mem_reg_0_7_12_15 : label is 0;
  attribute ram_addr_end of udp_dest_port_mem_reg_0_7_12_15 : label is 7;
  attribute ram_offset of udp_dest_port_mem_reg_0_7_12_15 : label is 0;
  attribute ram_slice_begin of udp_dest_port_mem_reg_0_7_12_15 : label is 12;
  attribute ram_slice_end of udp_dest_port_mem_reg_0_7_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of udp_dest_port_mem_reg_0_7_6_11 : label is "";
  attribute RTL_RAM_BITS of udp_dest_port_mem_reg_0_7_6_11 : label is 128;
  attribute RTL_RAM_NAME of udp_dest_port_mem_reg_0_7_6_11 : label is "udp_checksum_gen_inst/udp_dest_port_mem";
  attribute RTL_RAM_TYPE of udp_dest_port_mem_reg_0_7_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of udp_dest_port_mem_reg_0_7_6_11 : label is 0;
  attribute ram_addr_end of udp_dest_port_mem_reg_0_7_6_11 : label is 7;
  attribute ram_offset of udp_dest_port_mem_reg_0_7_6_11 : label is 0;
  attribute ram_slice_begin of udp_dest_port_mem_reg_0_7_6_11 : label is 6;
  attribute ram_slice_end of udp_dest_port_mem_reg_0_7_6_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of udp_length_mem_reg_0_7_0_5 : label is "";
  attribute RTL_RAM_BITS of udp_length_mem_reg_0_7_0_5 : label is 128;
  attribute RTL_RAM_NAME of udp_length_mem_reg_0_7_0_5 : label is "udp_checksum_gen_inst/udp_length_mem";
  attribute RTL_RAM_TYPE of udp_length_mem_reg_0_7_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin of udp_length_mem_reg_0_7_0_5 : label is 0;
  attribute ram_addr_end of udp_length_mem_reg_0_7_0_5 : label is 7;
  attribute ram_offset of udp_length_mem_reg_0_7_0_5 : label is 0;
  attribute ram_slice_begin of udp_length_mem_reg_0_7_0_5 : label is 0;
  attribute ram_slice_end of udp_length_mem_reg_0_7_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of udp_length_mem_reg_0_7_12_15 : label is "";
  attribute RTL_RAM_BITS of udp_length_mem_reg_0_7_12_15 : label is 128;
  attribute RTL_RAM_NAME of udp_length_mem_reg_0_7_12_15 : label is "udp_checksum_gen_inst/udp_length_mem";
  attribute RTL_RAM_TYPE of udp_length_mem_reg_0_7_12_15 : label is "RAM_SDP";
  attribute ram_addr_begin of udp_length_mem_reg_0_7_12_15 : label is 0;
  attribute ram_addr_end of udp_length_mem_reg_0_7_12_15 : label is 7;
  attribute ram_offset of udp_length_mem_reg_0_7_12_15 : label is 0;
  attribute ram_slice_begin of udp_length_mem_reg_0_7_12_15 : label is 12;
  attribute ram_slice_end of udp_length_mem_reg_0_7_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of udp_length_mem_reg_0_7_6_11 : label is "";
  attribute RTL_RAM_BITS of udp_length_mem_reg_0_7_6_11 : label is 128;
  attribute RTL_RAM_NAME of udp_length_mem_reg_0_7_6_11 : label is "udp_checksum_gen_inst/udp_length_mem";
  attribute RTL_RAM_TYPE of udp_length_mem_reg_0_7_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of udp_length_mem_reg_0_7_6_11 : label is 0;
  attribute ram_addr_end of udp_length_mem_reg_0_7_6_11 : label is 7;
  attribute ram_offset of udp_length_mem_reg_0_7_6_11 : label is 0;
  attribute ram_slice_begin of udp_length_mem_reg_0_7_6_11 : label is 6;
  attribute ram_slice_end of udp_length_mem_reg_0_7_6_11 : label is 11;
  attribute METHODOLOGY_DRC_VIOS of udp_source_port_mem_reg_0_7_0_5 : label is "";
  attribute RTL_RAM_BITS of udp_source_port_mem_reg_0_7_0_5 : label is 128;
  attribute RTL_RAM_NAME of udp_source_port_mem_reg_0_7_0_5 : label is "udp_checksum_gen_inst/udp_source_port_mem";
  attribute RTL_RAM_TYPE of udp_source_port_mem_reg_0_7_0_5 : label is "RAM_SDP";
  attribute ram_addr_begin of udp_source_port_mem_reg_0_7_0_5 : label is 0;
  attribute ram_addr_end of udp_source_port_mem_reg_0_7_0_5 : label is 7;
  attribute ram_offset of udp_source_port_mem_reg_0_7_0_5 : label is 0;
  attribute ram_slice_begin of udp_source_port_mem_reg_0_7_0_5 : label is 0;
  attribute ram_slice_end of udp_source_port_mem_reg_0_7_0_5 : label is 5;
  attribute METHODOLOGY_DRC_VIOS of udp_source_port_mem_reg_0_7_12_15 : label is "";
  attribute RTL_RAM_BITS of udp_source_port_mem_reg_0_7_12_15 : label is 128;
  attribute RTL_RAM_NAME of udp_source_port_mem_reg_0_7_12_15 : label is "udp_checksum_gen_inst/udp_source_port_mem";
  attribute RTL_RAM_TYPE of udp_source_port_mem_reg_0_7_12_15 : label is "RAM_SDP";
  attribute ram_addr_begin of udp_source_port_mem_reg_0_7_12_15 : label is 0;
  attribute ram_addr_end of udp_source_port_mem_reg_0_7_12_15 : label is 7;
  attribute ram_offset of udp_source_port_mem_reg_0_7_12_15 : label is 0;
  attribute ram_slice_begin of udp_source_port_mem_reg_0_7_12_15 : label is 12;
  attribute ram_slice_end of udp_source_port_mem_reg_0_7_12_15 : label is 15;
  attribute METHODOLOGY_DRC_VIOS of udp_source_port_mem_reg_0_7_6_11 : label is "";
  attribute RTL_RAM_BITS of udp_source_port_mem_reg_0_7_6_11 : label is 128;
  attribute RTL_RAM_NAME of udp_source_port_mem_reg_0_7_6_11 : label is "udp_checksum_gen_inst/udp_source_port_mem";
  attribute RTL_RAM_TYPE of udp_source_port_mem_reg_0_7_6_11 : label is "RAM_SDP";
  attribute ram_addr_begin of udp_source_port_mem_reg_0_7_6_11 : label is 0;
  attribute ram_addr_end of udp_source_port_mem_reg_0_7_6_11 : label is 7;
  attribute ram_offset of udp_source_port_mem_reg_0_7_6_11 : label is 0;
  attribute ram_slice_begin of udp_source_port_mem_reg_0_7_6_11 : label is 6;
  attribute ram_slice_end of udp_source_port_mem_reg_0_7_6_11 : label is 11;
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  m_udp_hdr_valid_reg_reg_0 <= \^m_udp_hdr_valid_reg_reg_0\;
  s_udp_hdr_ready_reg_reg_0 <= \^s_udp_hdr_ready_reg_reg_0\;
  \state_reg_reg[0]_0\(0) <= \^state_reg_reg[0]_0\(0);
  tx_udp_hdr_valid <= \^tx_udp_hdr_valid\;
\_inferred__1/i___0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i___0_carry_n_0\,
      CO(2) => \_inferred__1/i___0_carry_n_1\,
      CO(1) => \_inferred__1/i___0_carry_n_2\,
      CO(0) => \_inferred__1/i___0_carry_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry_i_1_n_0\,
      DI(2) => \i___0_carry_i_2_n_0\,
      DI(1) => \i___0_carry_i_3_n_0\,
      DI(0) => '0',
      O(3 downto 0) => p_2_in(3 downto 0),
      S(3) => \i___0_carry_i_4_n_0\,
      S(2) => \i___0_carry_i_5_n_0\,
      S(1) => \i___0_carry_i_6_n_0\,
      S(0) => \i___0_carry_i_7_n_0\
    );
\_inferred__1/i___0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i___0_carry_n_0\,
      CO(3) => \_inferred__1/i___0_carry__0_n_0\,
      CO(2) => \_inferred__1/i___0_carry__0_n_1\,
      CO(1) => \_inferred__1/i___0_carry__0_n_2\,
      CO(0) => \_inferred__1/i___0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry__0_i_1_n_0\,
      DI(2) => \i___0_carry__0_i_2_n_0\,
      DI(1) => \i___0_carry__0_i_3_n_0\,
      DI(0) => \i___0_carry__0_i_4_n_0\,
      O(3 downto 0) => p_2_in(7 downto 4),
      S(3) => \i___0_carry__0_i_5_n_0\,
      S(2) => \i___0_carry__0_i_6_n_0\,
      S(1) => \i___0_carry__0_i_7_n_0\,
      S(0) => \i___0_carry__0_i_8_n_0\
    );
\_inferred__1/i___0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i___0_carry__0_n_0\,
      CO(3) => \_inferred__1/i___0_carry__1_n_0\,
      CO(2) => \_inferred__1/i___0_carry__1_n_1\,
      CO(1) => \_inferred__1/i___0_carry__1_n_2\,
      CO(0) => \_inferred__1/i___0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry__1_i_1_n_0\,
      DI(2) => \i___0_carry__1_i_2_n_0\,
      DI(1) => \i___0_carry__1_i_3_n_0\,
      DI(0) => \i___0_carry__1_i_4_n_0\,
      O(3 downto 0) => p_2_in(11 downto 8),
      S(3) => \i___0_carry__1_i_5_n_0\,
      S(2) => \i___0_carry__1_i_6_n_0\,
      S(1) => \i___0_carry__1_i_7_n_0\,
      S(0) => \i___0_carry__1_i_8_n_0\
    );
\_inferred__1/i___0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i___0_carry__1_n_0\,
      CO(3) => \_inferred__1/i___0_carry__2_n_0\,
      CO(2) => \_inferred__1/i___0_carry__2_n_1\,
      CO(1) => \_inferred__1/i___0_carry__2_n_2\,
      CO(0) => \_inferred__1/i___0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \i___0_carry__2_i_1_n_0\,
      DI(2) => \i___0_carry__2_i_2_n_0\,
      DI(1) => \i___0_carry__2_i_3_n_0\,
      DI(0) => \i___0_carry__2_i_4_n_0\,
      O(3 downto 0) => p_2_in(15 downto 12),
      S(3) => \i___0_carry__2_i_5_n_0\,
      S(2) => \i___0_carry__2_i_6_n_0\,
      S(1) => \i___0_carry__2_i_7_n_0\,
      S(0) => \i___0_carry__2_i_8_n_0\
    );
\_inferred__1/i___0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i___0_carry__2_n_0\,
      CO(3) => \_inferred__1/i___0_carry__3_n_0\,
      CO(2) => \_inferred__1/i___0_carry__3_n_1\,
      CO(1) => \_inferred__1/i___0_carry__3_n_2\,
      CO(0) => \_inferred__1/i___0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => checksum_reg(16),
      O(3 downto 0) => p_2_in(19 downto 16),
      S(3 downto 1) => checksum_reg(19 downto 17),
      S(0) => \i___0_carry__3_i_1_n_0\
    );
\_inferred__1/i___0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i___0_carry__3_n_0\,
      CO(3) => \_inferred__1/i___0_carry__4_n_0\,
      CO(2) => \_inferred__1/i___0_carry__4_n_1\,
      CO(1) => \_inferred__1/i___0_carry__4_n_2\,
      CO(0) => \_inferred__1/i___0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_2_in(23 downto 20),
      S(3 downto 0) => checksum_reg(23 downto 20)
    );
\_inferred__1/i___0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i___0_carry__4_n_0\,
      CO(3) => \_inferred__1/i___0_carry__5_n_0\,
      CO(2) => \_inferred__1/i___0_carry__5_n_1\,
      CO(1) => \_inferred__1/i___0_carry__5_n_2\,
      CO(0) => \_inferred__1/i___0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_2_in(27 downto 24),
      S(3 downto 0) => checksum_reg(27 downto 24)
    );
\_inferred__1/i___0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i___0_carry__5_n_0\,
      CO(3) => \NLW__inferred__1/i___0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \_inferred__1/i___0_carry__6_n_1\,
      CO(1) => \_inferred__1/i___0_carry__6_n_2\,
      CO(0) => \_inferred__1/i___0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => p_2_in(31 downto 28),
      S(3 downto 0) => checksum_reg(31 downto 28)
    );
checksum_next0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => checksum_next0_carry_n_0,
      CO(2) => checksum_next0_carry_n_1,
      CO(1) => checksum_next0_carry_n_2,
      CO(0) => checksum_next0_carry_n_3,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^q\(0),
      DI(0) => '0',
      O(3 downto 0) => checksum_next0(3 downto 0),
      S(3 downto 2) => \^q\(2 downto 1),
      S(1) => checksum_next0_carry_i_1_n_0,
      S(0) => checksum_reg(0)
    );
\checksum_next0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => checksum_next0_carry_n_0,
      CO(3) => \checksum_next0_carry__0_n_0\,
      CO(2) => \checksum_next0_carry__0_n_1\,
      CO(1) => \checksum_next0_carry__0_n_2\,
      CO(0) => \checksum_next0_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => checksum_next0(7 downto 4),
      S(3) => checksum_reg(7),
      S(2 downto 0) => \^q\(5 downto 3)
    );
\checksum_next0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_next0_carry__0_n_0\,
      CO(3) => \checksum_next0_carry__1_n_0\,
      CO(2) => \checksum_next0_carry__1_n_1\,
      CO(1) => \checksum_next0_carry__1_n_2\,
      CO(0) => \checksum_next0_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => checksum_reg(11 downto 8),
      O(3 downto 0) => checksum_next0(11 downto 8),
      S(3) => \checksum_next0_carry__1_i_1_n_0\,
      S(2) => \checksum_next0_carry__1_i_2_n_0\,
      S(1) => \checksum_next0_carry__1_i_3_n_0\,
      S(0) => \checksum_next0_carry__1_i_4_n_0\
    );
\checksum_next0_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(11),
      I1 => mem_reg_1(3),
      O => \checksum_next0_carry__1_i_1_n_0\
    );
\checksum_next0_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(10),
      I1 => mem_reg_1(2),
      O => \checksum_next0_carry__1_i_2_n_0\
    );
\checksum_next0_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(9),
      I1 => mem_reg_1(1),
      O => \checksum_next0_carry__1_i_3_n_0\
    );
\checksum_next0_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(8),
      I1 => mem_reg_1(0),
      O => \checksum_next0_carry__1_i_4_n_0\
    );
\checksum_next0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_next0_carry__1_n_0\,
      CO(3) => \checksum_next0_carry__2_n_0\,
      CO(2) => \checksum_next0_carry__2_n_1\,
      CO(1) => \checksum_next0_carry__2_n_2\,
      CO(0) => \checksum_next0_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => checksum_reg(15 downto 12),
      O(3 downto 0) => checksum_next0(15 downto 12),
      S(3) => \checksum_next0_carry__2_i_1_n_0\,
      S(2) => \checksum_next0_carry__2_i_2_n_0\,
      S(1) => \checksum_next0_carry__2_i_3_n_0\,
      S(0) => \checksum_next0_carry__2_i_4_n_0\
    );
\checksum_next0_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(15),
      I1 => mem_reg_1(7),
      O => \checksum_next0_carry__2_i_1_n_0\
    );
\checksum_next0_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(14),
      I1 => mem_reg_1(6),
      O => \checksum_next0_carry__2_i_2_n_0\
    );
\checksum_next0_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(13),
      I1 => mem_reg_1(5),
      O => \checksum_next0_carry__2_i_3_n_0\
    );
\checksum_next0_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(12),
      I1 => mem_reg_1(4),
      O => \checksum_next0_carry__2_i_4_n_0\
    );
\checksum_next0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_next0_carry__2_n_0\,
      CO(3) => \checksum_next0_carry__3_n_0\,
      CO(2) => \checksum_next0_carry__3_n_1\,
      CO(1) => \checksum_next0_carry__3_n_2\,
      CO(0) => \checksum_next0_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => checksum_next0(19 downto 16),
      S(3 downto 0) => checksum_reg(19 downto 16)
    );
\checksum_next0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_next0_carry__3_n_0\,
      CO(3) => \checksum_next0_carry__4_n_0\,
      CO(2) => \checksum_next0_carry__4_n_1\,
      CO(1) => \checksum_next0_carry__4_n_2\,
      CO(0) => \checksum_next0_carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => checksum_next0(23 downto 20),
      S(3 downto 0) => checksum_reg(23 downto 20)
    );
\checksum_next0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_next0_carry__4_n_0\,
      CO(3) => \checksum_next0_carry__5_n_0\,
      CO(2) => \checksum_next0_carry__5_n_1\,
      CO(1) => \checksum_next0_carry__5_n_2\,
      CO(0) => \checksum_next0_carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => checksum_next0(27 downto 24),
      S(3 downto 0) => checksum_reg(27 downto 24)
    );
\checksum_next0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_next0_carry__5_n_0\,
      CO(3) => \NLW_checksum_next0_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \checksum_next0_carry__6_n_1\,
      CO(1) => \checksum_next0_carry__6_n_2\,
      CO(0) => \checksum_next0_carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => checksum_next0(31 downto 28),
      S(3 downto 0) => checksum_reg(31 downto 28)
    );
checksum_next0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => checksum_next0_carry_i_1_n_0
    );
\checksum_next0_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \checksum_next0_inferred__0/i__carry_n_0\,
      CO(2) => \checksum_next0_inferred__0/i__carry_n_1\,
      CO(1) => \checksum_next0_inferred__0/i__carry_n_2\,
      CO(0) => \checksum_next0_inferred__0/i__carry_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => mem_reg_1(1),
      DI(1) => \^q\(0),
      DI(0) => checksum_reg(0),
      O(3 downto 0) => checksum_next00_in(3 downto 0),
      S(3) => \i__carry_i_2__5_n_0\,
      S(2 downto 1) => S(1 downto 0),
      S(0) => \i__carry_i_5_n_0\
    );
\checksum_next0_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_next0_inferred__0/i__carry_n_0\,
      CO(3) => \checksum_next0_inferred__0/i__carry__0_n_0\,
      CO(2) => \checksum_next0_inferred__0/i__carry__0_n_1\,
      CO(1) => \checksum_next0_inferred__0/i__carry__0_n_2\,
      CO(0) => \checksum_next0_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \checksum_reg[4]_i_2_0\(3 downto 0),
      O(3 downto 0) => checksum_next00_in(7 downto 4),
      S(3) => \i__carry__0_i_5_n_0\,
      S(2) => \i__carry__0_i_6_n_0\,
      S(1) => \i__carry__0_i_7_n_0\,
      S(0) => \i__carry__0_i_8_n_0\
    );
\checksum_next0_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_next0_inferred__0/i__carry__0_n_0\,
      CO(3) => \checksum_next0_inferred__0/i__carry__1_n_0\,
      CO(2) => \checksum_next0_inferred__0/i__carry__1_n_1\,
      CO(1) => \checksum_next0_inferred__0/i__carry__1_n_2\,
      CO(0) => \checksum_next0_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => checksum_reg(8),
      O(3 downto 0) => checksum_next00_in(11 downto 8),
      S(3 downto 1) => checksum_reg(11 downto 9),
      S(0) => \i__carry__1_i_1__5_n_0\
    );
\checksum_next0_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_next0_inferred__0/i__carry__1_n_0\,
      CO(3) => \checksum_next0_inferred__0/i__carry__2_n_0\,
      CO(2) => \checksum_next0_inferred__0/i__carry__2_n_1\,
      CO(1) => \checksum_next0_inferred__0/i__carry__2_n_2\,
      CO(0) => \checksum_next0_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => checksum_next00_in(15 downto 12),
      S(3 downto 0) => checksum_reg(15 downto 12)
    );
\checksum_next0_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_next0_inferred__0/i__carry__2_n_0\,
      CO(3) => \checksum_next0_inferred__0/i__carry__3_n_0\,
      CO(2) => \checksum_next0_inferred__0/i__carry__3_n_1\,
      CO(1) => \checksum_next0_inferred__0/i__carry__3_n_2\,
      CO(0) => \checksum_next0_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => checksum_next00_in(19 downto 16),
      S(3 downto 0) => checksum_reg(19 downto 16)
    );
\checksum_next0_inferred__0/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_next0_inferred__0/i__carry__3_n_0\,
      CO(3) => \checksum_next0_inferred__0/i__carry__4_n_0\,
      CO(2) => \checksum_next0_inferred__0/i__carry__4_n_1\,
      CO(1) => \checksum_next0_inferred__0/i__carry__4_n_2\,
      CO(0) => \checksum_next0_inferred__0/i__carry__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => checksum_next00_in(23 downto 20),
      S(3 downto 0) => checksum_reg(23 downto 20)
    );
\checksum_next0_inferred__0/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_next0_inferred__0/i__carry__4_n_0\,
      CO(3) => \checksum_next0_inferred__0/i__carry__5_n_0\,
      CO(2) => \checksum_next0_inferred__0/i__carry__5_n_1\,
      CO(1) => \checksum_next0_inferred__0/i__carry__5_n_2\,
      CO(0) => \checksum_next0_inferred__0/i__carry__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => checksum_next00_in(27 downto 24),
      S(3 downto 0) => checksum_reg(27 downto 24)
    );
\checksum_next0_inferred__0/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_next0_inferred__0/i__carry__5_n_0\,
      CO(3) => \NLW_checksum_next0_inferred__0/i__carry__6_CO_UNCONNECTED\(3),
      CO(2) => \checksum_next0_inferred__0/i__carry__6_n_1\,
      CO(1) => \checksum_next0_inferred__0/i__carry__6_n_2\,
      CO(0) => \checksum_next0_inferred__0/i__carry__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => checksum_next00_in(31 downto 28),
      S(3 downto 0) => checksum_reg(31 downto 28)
    );
\checksum_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEAEEEFEEEAEE"
    )
        port map (
      I0 => \checksum_reg[0]_i_2_n_0\,
      I1 => p_2_in(0),
      I2 => state_reg(1),
      I3 => state_reg(2),
      I4 => \^state_reg_reg[0]_0\(0),
      I5 => checksum_next1(0),
      O => checksum_next(0)
    );
\checksum_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100011111111"
    )
        port map (
      I0 => state_reg(1),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => checksum_next00_in(0),
      I3 => frame_ptr_reg(0),
      I4 => checksum_next0(0),
      I5 => state_reg(2),
      O => \checksum_reg[0]_i_2_n_0\
    );
\checksum_reg[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA00002A00"
    )
        port map (
      I0 => \checksum_reg[10]_i_2_n_0\,
      I1 => checksum_next1(10),
      I2 => \^state_reg_reg[0]_0\(0),
      I3 => state_reg(2),
      I4 => state_reg(1),
      I5 => p_2_in(10),
      O => checksum_next(10)
    );
\checksum_reg[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => state_reg(2),
      I1 => checksum_next00_in(10),
      I2 => frame_ptr_reg(0),
      I3 => checksum_next0(10),
      I4 => state_reg(1),
      I5 => \^state_reg_reg[0]_0\(0),
      O => \checksum_reg[10]_i_2_n_0\
    );
\checksum_reg[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888A888A888A88"
    )
        port map (
      I0 => \checksum_reg[11]_i_2_n_0\,
      I1 => p_2_in(11),
      I2 => state_reg(1),
      I3 => state_reg(2),
      I4 => checksum_next1(11),
      I5 => \^state_reg_reg[0]_0\(0),
      O => checksum_next(11)
    );
\checksum_reg[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => state_reg(2),
      I1 => checksum_next00_in(11),
      I2 => frame_ptr_reg(0),
      I3 => checksum_next0(11),
      I4 => state_reg(1),
      I5 => \^state_reg_reg[0]_0\(0),
      O => \checksum_reg[11]_i_2_n_0\
    );
\checksum_reg[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(11),
      I1 => checksum_reg(27),
      O => \checksum_reg[11]_i_5_n_0\
    );
\checksum_reg[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(10),
      I1 => checksum_reg(26),
      O => \checksum_reg[11]_i_6_n_0\
    );
\checksum_reg[11]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(9),
      I1 => checksum_reg(25),
      O => \checksum_reg[11]_i_7_n_0\
    );
\checksum_reg[11]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(8),
      I1 => checksum_reg(24),
      O => \checksum_reg[11]_i_8_n_0\
    );
\checksum_reg[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888A888A888A88"
    )
        port map (
      I0 => \checksum_reg[12]_i_2_n_0\,
      I1 => p_2_in(12),
      I2 => state_reg(1),
      I3 => state_reg(2),
      I4 => checksum_next1(12),
      I5 => \^state_reg_reg[0]_0\(0),
      O => checksum_next(12)
    );
\checksum_reg[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => state_reg(2),
      I1 => checksum_next00_in(12),
      I2 => frame_ptr_reg(0),
      I3 => checksum_next0(12),
      I4 => state_reg(1),
      I5 => \^state_reg_reg[0]_0\(0),
      O => \checksum_reg[12]_i_2_n_0\
    );
\checksum_reg[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA00002A00"
    )
        port map (
      I0 => \checksum_reg[13]_i_2_n_0\,
      I1 => checksum_next1(13),
      I2 => \^state_reg_reg[0]_0\(0),
      I3 => state_reg(2),
      I4 => state_reg(1),
      I5 => p_2_in(13),
      O => checksum_next(13)
    );
\checksum_reg[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => state_reg(2),
      I1 => checksum_next00_in(13),
      I2 => frame_ptr_reg(0),
      I3 => checksum_next0(13),
      I4 => state_reg(1),
      I5 => \^state_reg_reg[0]_0\(0),
      O => \checksum_reg[13]_i_2_n_0\
    );
\checksum_reg[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA00002A00"
    )
        port map (
      I0 => \checksum_reg[14]_i_2_n_0\,
      I1 => checksum_next1(14),
      I2 => \^state_reg_reg[0]_0\(0),
      I3 => state_reg(2),
      I4 => state_reg(1),
      I5 => p_2_in(14),
      O => checksum_next(14)
    );
\checksum_reg[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => state_reg(2),
      I1 => checksum_next00_in(14),
      I2 => frame_ptr_reg(0),
      I3 => checksum_next0(14),
      I4 => state_reg(1),
      I5 => \^state_reg_reg[0]_0\(0),
      O => \checksum_reg[14]_i_2_n_0\
    );
\checksum_reg[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888A888A888A88"
    )
        port map (
      I0 => \checksum_reg[15]_i_2_n_0\,
      I1 => p_2_in(15),
      I2 => state_reg(1),
      I3 => state_reg(2),
      I4 => checksum_next1(15),
      I5 => \^state_reg_reg[0]_0\(0),
      O => checksum_next(15)
    );
\checksum_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => state_reg(2),
      I1 => checksum_next00_in(15),
      I2 => frame_ptr_reg(0),
      I3 => checksum_next0(15),
      I4 => state_reg(1),
      I5 => \^state_reg_reg[0]_0\(0),
      O => \checksum_reg[15]_i_2_n_0\
    );
\checksum_reg[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(15),
      I1 => checksum_reg(31),
      O => \checksum_reg[15]_i_5_n_0\
    );
\checksum_reg[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(14),
      I1 => checksum_reg(30),
      O => \checksum_reg[15]_i_6_n_0\
    );
\checksum_reg[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(13),
      I1 => checksum_reg(29),
      O => \checksum_reg[15]_i_7_n_0\
    );
\checksum_reg[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(12),
      I1 => checksum_reg(28),
      O => \checksum_reg[15]_i_8_n_0\
    );
\checksum_reg[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888A888A888A88"
    )
        port map (
      I0 => \checksum_reg[16]_i_2_n_0\,
      I1 => p_2_in(16),
      I2 => state_reg(1),
      I3 => state_reg(2),
      I4 => checksum_next1(16),
      I5 => \^state_reg_reg[0]_0\(0),
      O => checksum_next(16)
    );
\checksum_reg[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => state_reg(2),
      I1 => checksum_next00_in(16),
      I2 => frame_ptr_reg(0),
      I3 => checksum_next0(16),
      I4 => state_reg(1),
      I5 => \^state_reg_reg[0]_0\(0),
      O => \checksum_reg[16]_i_2_n_0\
    );
\checksum_reg[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF00FFB8FF0000"
    )
        port map (
      I0 => checksum_next00_in(17),
      I1 => frame_ptr_reg(0),
      I2 => checksum_next0(17),
      I3 => \checksum_reg[31]_i_4_n_0\,
      I4 => state_reg(2),
      I5 => p_2_in(17),
      O => checksum_next(17)
    );
\checksum_reg[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF00FFB8FF0000"
    )
        port map (
      I0 => checksum_next00_in(18),
      I1 => frame_ptr_reg(0),
      I2 => checksum_next0(18),
      I3 => \checksum_reg[31]_i_4_n_0\,
      I4 => state_reg(2),
      I5 => p_2_in(18),
      O => checksum_next(18)
    );
\checksum_reg[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF00FFB8FF0000"
    )
        port map (
      I0 => checksum_next00_in(19),
      I1 => frame_ptr_reg(0),
      I2 => checksum_next0(19),
      I3 => \checksum_reg[31]_i_4_n_0\,
      I4 => state_reg(2),
      I5 => p_2_in(19),
      O => checksum_next(19)
    );
\checksum_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA00002A00"
    )
        port map (
      I0 => \checksum_reg[1]_i_2_n_0\,
      I1 => checksum_next1(1),
      I2 => \^state_reg_reg[0]_0\(0),
      I3 => state_reg(2),
      I4 => state_reg(1),
      I5 => p_2_in(1),
      O => checksum_next(1)
    );
\checksum_reg[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => state_reg(2),
      I1 => checksum_next00_in(1),
      I2 => frame_ptr_reg(0),
      I3 => checksum_next0(1),
      I4 => state_reg(1),
      I5 => \^state_reg_reg[0]_0\(0),
      O => \checksum_reg[1]_i_2_n_0\
    );
\checksum_reg[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF00FFB8FF0000"
    )
        port map (
      I0 => checksum_next00_in(20),
      I1 => frame_ptr_reg(0),
      I2 => checksum_next0(20),
      I3 => \checksum_reg[31]_i_4_n_0\,
      I4 => state_reg(2),
      I5 => p_2_in(20),
      O => checksum_next(20)
    );
\checksum_reg[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF00FFB8FF0000"
    )
        port map (
      I0 => checksum_next00_in(21),
      I1 => frame_ptr_reg(0),
      I2 => checksum_next0(21),
      I3 => \checksum_reg[31]_i_4_n_0\,
      I4 => state_reg(2),
      I5 => p_2_in(21),
      O => checksum_next(21)
    );
\checksum_reg[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF00FFB8FF0000"
    )
        port map (
      I0 => checksum_next00_in(22),
      I1 => frame_ptr_reg(0),
      I2 => checksum_next0(22),
      I3 => \checksum_reg[31]_i_4_n_0\,
      I4 => state_reg(2),
      I5 => p_2_in(22),
      O => checksum_next(22)
    );
\checksum_reg[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF00FFB8FF0000"
    )
        port map (
      I0 => checksum_next00_in(23),
      I1 => frame_ptr_reg(0),
      I2 => checksum_next0(23),
      I3 => \checksum_reg[31]_i_4_n_0\,
      I4 => state_reg(2),
      I5 => p_2_in(23),
      O => checksum_next(23)
    );
\checksum_reg[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF00FFB8FF0000"
    )
        port map (
      I0 => checksum_next00_in(24),
      I1 => frame_ptr_reg(0),
      I2 => checksum_next0(24),
      I3 => \checksum_reg[31]_i_4_n_0\,
      I4 => state_reg(2),
      I5 => p_2_in(24),
      O => checksum_next(24)
    );
\checksum_reg[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF00FFB8FF0000"
    )
        port map (
      I0 => checksum_next00_in(25),
      I1 => frame_ptr_reg(0),
      I2 => checksum_next0(25),
      I3 => \checksum_reg[31]_i_4_n_0\,
      I4 => state_reg(2),
      I5 => p_2_in(25),
      O => checksum_next(25)
    );
\checksum_reg[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF00FFB8FF0000"
    )
        port map (
      I0 => checksum_next00_in(26),
      I1 => frame_ptr_reg(0),
      I2 => checksum_next0(26),
      I3 => \checksum_reg[31]_i_4_n_0\,
      I4 => state_reg(2),
      I5 => p_2_in(26),
      O => checksum_next(26)
    );
\checksum_reg[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF00FFB8FF0000"
    )
        port map (
      I0 => checksum_next00_in(27),
      I1 => frame_ptr_reg(0),
      I2 => checksum_next0(27),
      I3 => \checksum_reg[31]_i_4_n_0\,
      I4 => state_reg(2),
      I5 => p_2_in(27),
      O => checksum_next(27)
    );
\checksum_reg[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF00FFB8FF0000"
    )
        port map (
      I0 => checksum_next00_in(28),
      I1 => frame_ptr_reg(0),
      I2 => checksum_next0(28),
      I3 => \checksum_reg[31]_i_4_n_0\,
      I4 => state_reg(2),
      I5 => p_2_in(28),
      O => checksum_next(28)
    );
\checksum_reg[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF00FFB8FF0000"
    )
        port map (
      I0 => checksum_next00_in(29),
      I1 => frame_ptr_reg(0),
      I2 => checksum_next0(29),
      I3 => \checksum_reg[31]_i_4_n_0\,
      I4 => state_reg(2),
      I5 => p_2_in(29),
      O => checksum_next(29)
    );
\checksum_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA00002A00"
    )
        port map (
      I0 => \checksum_reg[2]_i_2_n_0\,
      I1 => checksum_next1(2),
      I2 => \^state_reg_reg[0]_0\(0),
      I3 => state_reg(2),
      I4 => state_reg(1),
      I5 => p_2_in(2),
      O => checksum_next(2)
    );
\checksum_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => state_reg(2),
      I1 => checksum_next00_in(2),
      I2 => frame_ptr_reg(0),
      I3 => checksum_next0(2),
      I4 => state_reg(1),
      I5 => \^state_reg_reg[0]_0\(0),
      O => \checksum_reg[2]_i_2_n_0\
    );
\checksum_reg[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF00FFB8FF0000"
    )
        port map (
      I0 => checksum_next00_in(30),
      I1 => frame_ptr_reg(0),
      I2 => checksum_next0(30),
      I3 => \checksum_reg[31]_i_4_n_0\,
      I4 => state_reg(2),
      I5 => p_2_in(30),
      O => checksum_next(30)
    );
\checksum_reg[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FF00FFB8FF0000"
    )
        port map (
      I0 => checksum_next00_in(31),
      I1 => frame_ptr_reg(0),
      I2 => checksum_next0(31),
      I3 => \checksum_reg[31]_i_4_n_0\,
      I4 => state_reg(2),
      I5 => p_2_in(31),
      O => checksum_next(31)
    );
\checksum_reg[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^s_udp_hdr_ready_reg_reg_0\,
      I1 => rx_udp_hdr_valid,
      I2 => match_cond,
      I3 => state_reg(2),
      O => \checksum_reg[31]_i_3_n_0\
    );
\checksum_reg[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^state_reg_reg[0]_0\(0),
      I1 => state_reg(1),
      O => \checksum_reg[31]_i_4_n_0\
    );
\checksum_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA00002A00"
    )
        port map (
      I0 => \checksum_reg[3]_i_2_n_0\,
      I1 => checksum_next1(3),
      I2 => \^state_reg_reg[0]_0\(0),
      I3 => state_reg(2),
      I4 => state_reg(1),
      I5 => p_2_in(3),
      O => checksum_next(3)
    );
\checksum_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => state_reg(2),
      I1 => checksum_next00_in(3),
      I2 => frame_ptr_reg(0),
      I3 => checksum_next0(3),
      I4 => state_reg(1),
      I5 => \^state_reg_reg[0]_0\(0),
      O => \checksum_reg[3]_i_2_n_0\
    );
\checksum_reg[3]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \checksum_reg_reg[3]_i_4_n_7\,
      I1 => \checksum_reg_reg[3]_i_10_n_3\,
      O => \checksum_reg[3]_i_5_n_0\
    );
\checksum_reg[3]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(2),
      I1 => checksum_reg(19),
      O => \checksum_reg[3]_i_6_n_0\
    );
\checksum_reg[3]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(1),
      I1 => checksum_reg(18),
      O => \checksum_reg[3]_i_7_n_0\
    );
\checksum_reg[3]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => checksum_reg(17),
      O => \checksum_reg[3]_i_8_n_0\
    );
\checksum_reg[3]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(0),
      I1 => checksum_reg(16),
      O => \checksum_reg[3]_i_9_n_0\
    );
\checksum_reg[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888A888A888A88"
    )
        port map (
      I0 => \checksum_reg[4]_i_2_n_0\,
      I1 => p_2_in(4),
      I2 => state_reg(1),
      I3 => state_reg(2),
      I4 => checksum_next1(4),
      I5 => \^state_reg_reg[0]_0\(0),
      O => checksum_next(4)
    );
\checksum_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => state_reg(2),
      I1 => checksum_next00_in(4),
      I2 => frame_ptr_reg(0),
      I3 => checksum_next0(4),
      I4 => state_reg(1),
      I5 => \^state_reg_reg[0]_0\(0),
      O => \checksum_reg[4]_i_2_n_0\
    );
\checksum_reg[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEAEEEFEEEAEE"
    )
        port map (
      I0 => \checksum_reg[5]_i_2_n_0\,
      I1 => p_2_in(5),
      I2 => state_reg(1),
      I3 => state_reg(2),
      I4 => \^state_reg_reg[0]_0\(0),
      I5 => checksum_next1(5),
      O => checksum_next(5)
    );
\checksum_reg[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1011100011111111"
    )
        port map (
      I0 => state_reg(1),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => checksum_next00_in(5),
      I3 => frame_ptr_reg(0),
      I4 => checksum_next0(5),
      I5 => state_reg(2),
      O => \checksum_reg[5]_i_2_n_0\
    );
\checksum_reg[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888A888A888A88"
    )
        port map (
      I0 => \checksum_reg[6]_i_2_n_0\,
      I1 => p_2_in(6),
      I2 => state_reg(1),
      I3 => state_reg(2),
      I4 => checksum_next1(6),
      I5 => \^state_reg_reg[0]_0\(0),
      O => checksum_next(6)
    );
\checksum_reg[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => state_reg(2),
      I1 => checksum_next00_in(6),
      I2 => frame_ptr_reg(0),
      I3 => checksum_next0(6),
      I4 => state_reg(1),
      I5 => \^state_reg_reg[0]_0\(0),
      O => \checksum_reg[6]_i_2_n_0\
    );
\checksum_reg[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA00002A00"
    )
        port map (
      I0 => \checksum_reg[7]_i_2_n_0\,
      I1 => checksum_next1(7),
      I2 => \^state_reg_reg[0]_0\(0),
      I3 => state_reg(2),
      I4 => state_reg(1),
      I5 => p_2_in(7),
      O => checksum_next(7)
    );
\checksum_reg[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => state_reg(2),
      I1 => checksum_next00_in(7),
      I2 => frame_ptr_reg(0),
      I3 => checksum_next0(7),
      I4 => state_reg(1),
      I5 => \^state_reg_reg[0]_0\(0),
      O => \checksum_reg[7]_i_2_n_0\
    );
\checksum_reg[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(7),
      I1 => checksum_reg(23),
      O => \checksum_reg[7]_i_5_n_0\
    );
\checksum_reg[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(5),
      I1 => checksum_reg(22),
      O => \checksum_reg[7]_i_6_n_0\
    );
\checksum_reg[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(4),
      I1 => checksum_reg(21),
      O => \checksum_reg[7]_i_7_n_0\
    );
\checksum_reg[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(3),
      I1 => checksum_reg(20),
      O => \checksum_reg[7]_i_8_n_0\
    );
\checksum_reg[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAA00002A00"
    )
        port map (
      I0 => \checksum_reg[8]_i_2_n_0\,
      I1 => checksum_next1(8),
      I2 => \^state_reg_reg[0]_0\(0),
      I3 => state_reg(2),
      I4 => state_reg(1),
      I5 => p_2_in(8),
      O => checksum_next(8)
    );
\checksum_reg[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => state_reg(2),
      I1 => checksum_next00_in(8),
      I2 => frame_ptr_reg(0),
      I3 => checksum_next0(8),
      I4 => state_reg(1),
      I5 => \^state_reg_reg[0]_0\(0),
      O => \checksum_reg[8]_i_2_n_0\
    );
\checksum_reg[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80888A888A888A88"
    )
        port map (
      I0 => \checksum_reg[9]_i_2_n_0\,
      I1 => p_2_in(9),
      I2 => state_reg(1),
      I3 => state_reg(2),
      I4 => checksum_next1(9),
      I5 => \^state_reg_reg[0]_0\(0),
      O => checksum_next(9)
    );
\checksum_reg[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF8A80"
    )
        port map (
      I0 => state_reg(2),
      I1 => checksum_next00_in(9),
      I2 => frame_ptr_reg(0),
      I3 => checksum_next0(9),
      I4 => state_reg(1),
      I5 => \^state_reg_reg[0]_0\(0),
      O => \checksum_reg[9]_i_2_n_0\
    );
\checksum_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(0),
      Q => checksum_reg(0),
      R => '0'
    );
\checksum_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(10),
      Q => checksum_reg(10),
      R => '0'
    );
\checksum_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(11),
      Q => checksum_reg(11),
      R => '0'
    );
\checksum_reg_reg[11]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_reg_reg[7]_i_3_n_0\,
      CO(3) => \checksum_reg_reg[11]_i_3_n_0\,
      CO(2) => \checksum_reg_reg[11]_i_3_n_1\,
      CO(1) => \checksum_reg_reg[11]_i_3_n_2\,
      CO(0) => \checksum_reg_reg[11]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => checksum_next1(11 downto 8),
      S(3) => \checksum_reg_reg[11]_i_4_n_4\,
      S(2) => \checksum_reg_reg[11]_i_4_n_5\,
      S(1) => \checksum_reg_reg[11]_i_4_n_6\,
      S(0) => \checksum_reg_reg[11]_i_4_n_7\
    );
\checksum_reg_reg[11]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_reg_reg[7]_i_4_n_0\,
      CO(3) => \checksum_reg_reg[11]_i_4_n_0\,
      CO(2) => \checksum_reg_reg[11]_i_4_n_1\,
      CO(1) => \checksum_reg_reg[11]_i_4_n_2\,
      CO(0) => \checksum_reg_reg[11]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => checksum_reg(11 downto 8),
      O(3) => \checksum_reg_reg[11]_i_4_n_4\,
      O(2) => \checksum_reg_reg[11]_i_4_n_5\,
      O(1) => \checksum_reg_reg[11]_i_4_n_6\,
      O(0) => \checksum_reg_reg[11]_i_4_n_7\,
      S(3) => \checksum_reg[11]_i_5_n_0\,
      S(2) => \checksum_reg[11]_i_6_n_0\,
      S(1) => \checksum_reg[11]_i_7_n_0\,
      S(0) => \checksum_reg[11]_i_8_n_0\
    );
\checksum_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(12),
      Q => checksum_reg(12),
      R => '0'
    );
\checksum_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(13),
      Q => checksum_reg(13),
      R => '0'
    );
\checksum_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(14),
      Q => checksum_reg(14),
      R => '0'
    );
\checksum_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(15),
      Q => checksum_reg(15),
      R => '0'
    );
\checksum_reg_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_reg_reg[11]_i_3_n_0\,
      CO(3) => \checksum_reg_reg[15]_i_3_n_0\,
      CO(2) => \checksum_reg_reg[15]_i_3_n_1\,
      CO(1) => \checksum_reg_reg[15]_i_3_n_2\,
      CO(0) => \checksum_reg_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => checksum_next1(15 downto 12),
      S(3) => \checksum_reg_reg[15]_i_4_n_4\,
      S(2) => \checksum_reg_reg[15]_i_4_n_5\,
      S(1) => \checksum_reg_reg[15]_i_4_n_6\,
      S(0) => \checksum_reg_reg[15]_i_4_n_7\
    );
\checksum_reg_reg[15]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_reg_reg[11]_i_4_n_0\,
      CO(3) => \checksum_reg_reg[15]_i_4_n_0\,
      CO(2) => \checksum_reg_reg[15]_i_4_n_1\,
      CO(1) => \checksum_reg_reg[15]_i_4_n_2\,
      CO(0) => \checksum_reg_reg[15]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => checksum_reg(15 downto 12),
      O(3) => \checksum_reg_reg[15]_i_4_n_4\,
      O(2) => \checksum_reg_reg[15]_i_4_n_5\,
      O(1) => \checksum_reg_reg[15]_i_4_n_6\,
      O(0) => \checksum_reg_reg[15]_i_4_n_7\,
      S(3) => \checksum_reg[15]_i_5_n_0\,
      S(2) => \checksum_reg[15]_i_6_n_0\,
      S(1) => \checksum_reg[15]_i_7_n_0\,
      S(0) => \checksum_reg[15]_i_8_n_0\
    );
\checksum_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(16),
      Q => checksum_reg(16),
      R => '0'
    );
\checksum_reg_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_reg_reg[15]_i_3_n_0\,
      CO(3 downto 1) => \NLW_checksum_reg_reg[16]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => checksum_next1(16),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_checksum_reg_reg[16]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\checksum_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(17),
      Q => checksum_reg(17),
      R => '0'
    );
\checksum_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(18),
      Q => checksum_reg(18),
      R => '0'
    );
\checksum_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(19),
      Q => checksum_reg(19),
      R => '0'
    );
\checksum_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(1),
      Q => \^q\(0),
      R => '0'
    );
\checksum_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(20),
      Q => checksum_reg(20),
      R => '0'
    );
\checksum_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(21),
      Q => checksum_reg(21),
      R => '0'
    );
\checksum_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(22),
      Q => checksum_reg(22),
      R => '0'
    );
\checksum_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(23),
      Q => checksum_reg(23),
      R => '0'
    );
\checksum_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(24),
      Q => checksum_reg(24),
      R => '0'
    );
\checksum_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(25),
      Q => checksum_reg(25),
      R => '0'
    );
\checksum_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(26),
      Q => checksum_reg(26),
      R => '0'
    );
\checksum_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(27),
      Q => checksum_reg(27),
      R => '0'
    );
\checksum_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(28),
      Q => checksum_reg(28),
      R => '0'
    );
\checksum_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(29),
      Q => checksum_reg(29),
      R => '0'
    );
\checksum_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(2),
      Q => \^q\(1),
      R => '0'
    );
\checksum_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(30),
      Q => checksum_reg(30),
      R => '0'
    );
\checksum_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(31),
      Q => checksum_reg(31),
      R => '0'
    );
\checksum_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(3),
      Q => \^q\(2),
      R => '0'
    );
\checksum_reg_reg[3]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_reg_reg[15]_i_4_n_0\,
      CO(3 downto 1) => \NLW_checksum_reg_reg[3]_i_10_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \checksum_reg_reg[3]_i_10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_checksum_reg_reg[3]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\checksum_reg_reg[3]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \checksum_reg_reg[3]_i_3_n_0\,
      CO(2) => \checksum_reg_reg[3]_i_3_n_1\,
      CO(1) => \checksum_reg_reg[3]_i_3_n_2\,
      CO(0) => \checksum_reg_reg[3]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \checksum_reg_reg[3]_i_4_n_7\,
      O(3 downto 0) => checksum_next1(3 downto 0),
      S(3) => \checksum_reg_reg[3]_i_4_n_4\,
      S(2) => \checksum_reg_reg[3]_i_4_n_5\,
      S(1) => \checksum_reg_reg[3]_i_4_n_6\,
      S(0) => \checksum_reg[3]_i_5_n_0\
    );
\checksum_reg_reg[3]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \checksum_reg_reg[3]_i_4_n_0\,
      CO(2) => \checksum_reg_reg[3]_i_4_n_1\,
      CO(1) => \checksum_reg_reg[3]_i_4_n_2\,
      CO(0) => \checksum_reg_reg[3]_i_4_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => \^q\(2 downto 0),
      DI(0) => checksum_reg(0),
      O(3) => \checksum_reg_reg[3]_i_4_n_4\,
      O(2) => \checksum_reg_reg[3]_i_4_n_5\,
      O(1) => \checksum_reg_reg[3]_i_4_n_6\,
      O(0) => \checksum_reg_reg[3]_i_4_n_7\,
      S(3) => \checksum_reg[3]_i_6_n_0\,
      S(2) => \checksum_reg[3]_i_7_n_0\,
      S(1) => \checksum_reg[3]_i_8_n_0\,
      S(0) => \checksum_reg[3]_i_9_n_0\
    );
\checksum_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(4),
      Q => \^q\(3),
      R => '0'
    );
\checksum_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(5),
      Q => \^q\(4),
      R => '0'
    );
\checksum_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(6),
      Q => \^q\(5),
      R => '0'
    );
\checksum_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(7),
      Q => checksum_reg(7),
      R => '0'
    );
\checksum_reg_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_reg_reg[3]_i_3_n_0\,
      CO(3) => \checksum_reg_reg[7]_i_3_n_0\,
      CO(2) => \checksum_reg_reg[7]_i_3_n_1\,
      CO(1) => \checksum_reg_reg[7]_i_3_n_2\,
      CO(0) => \checksum_reg_reg[7]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => checksum_next1(7 downto 4),
      S(3) => \checksum_reg_reg[7]_i_4_n_4\,
      S(2) => \checksum_reg_reg[7]_i_4_n_5\,
      S(1) => \checksum_reg_reg[7]_i_4_n_6\,
      S(0) => \checksum_reg_reg[7]_i_4_n_7\
    );
\checksum_reg_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \checksum_reg_reg[3]_i_4_n_0\,
      CO(3) => \checksum_reg_reg[7]_i_4_n_0\,
      CO(2) => \checksum_reg_reg[7]_i_4_n_1\,
      CO(1) => \checksum_reg_reg[7]_i_4_n_2\,
      CO(0) => \checksum_reg_reg[7]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => checksum_reg(7),
      DI(2 downto 0) => \^q\(5 downto 3),
      O(3) => \checksum_reg_reg[7]_i_4_n_4\,
      O(2) => \checksum_reg_reg[7]_i_4_n_5\,
      O(1) => \checksum_reg_reg[7]_i_4_n_6\,
      O(0) => \checksum_reg_reg[7]_i_4_n_7\,
      S(3) => \checksum_reg[7]_i_5_n_0\,
      S(2) => \checksum_reg[7]_i_6_n_0\,
      S(1) => \checksum_reg[7]_i_7_n_0\,
      S(0) => \checksum_reg[7]_i_8_n_0\
    );
\checksum_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(8),
      Q => checksum_reg(8),
      R => '0'
    );
\checksum_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_18,
      D => checksum_next(9),
      Q => checksum_reg(9),
      R => '0'
    );
\frame_ptr_reg[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(2),
      I1 => frame_ptr_reg(0),
      O => \frame_ptr_reg[0]_i_1__0_n_0\
    );
\frame_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_15,
      D => \frame_ptr_reg[0]_i_1__0_n_0\,
      Q => frame_ptr_reg(0),
      R => '0'
    );
\frame_ptr_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_15,
      D => frame_ptr_next0(10),
      Q => frame_ptr_reg(10),
      R => payload_fifo_n_14
    );
\frame_ptr_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_15,
      D => frame_ptr_next0(11),
      Q => frame_ptr_reg(11),
      R => payload_fifo_n_14
    );
\frame_ptr_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_15,
      D => frame_ptr_next0(12),
      Q => frame_ptr_reg(12),
      R => payload_fifo_n_14
    );
\frame_ptr_reg_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_ptr_reg_reg[8]_i_1_n_0\,
      CO(3) => \frame_ptr_reg_reg[12]_i_1_n_0\,
      CO(2) => \frame_ptr_reg_reg[12]_i_1_n_1\,
      CO(1) => \frame_ptr_reg_reg[12]_i_1_n_2\,
      CO(0) => \frame_ptr_reg_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => frame_ptr_next0(12 downto 9),
      S(3 downto 0) => frame_ptr_reg(12 downto 9)
    );
\frame_ptr_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_15,
      D => frame_ptr_next0(13),
      Q => frame_ptr_reg(13),
      R => payload_fifo_n_14
    );
\frame_ptr_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_15,
      D => frame_ptr_next0(14),
      Q => frame_ptr_reg(14),
      R => payload_fifo_n_14
    );
\frame_ptr_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_15,
      D => frame_ptr_next0(15),
      Q => frame_ptr_reg(15),
      R => payload_fifo_n_14
    );
\frame_ptr_reg_reg[15]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_ptr_reg_reg[12]_i_1_n_0\,
      CO(3 downto 2) => \NLW_frame_ptr_reg_reg[15]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \frame_ptr_reg_reg[15]_i_3_n_2\,
      CO(0) => \frame_ptr_reg_reg[15]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_frame_ptr_reg_reg[15]_i_3_O_UNCONNECTED\(3),
      O(2 downto 0) => frame_ptr_next0(15 downto 13),
      S(3) => '0',
      S(2 downto 0) => frame_ptr_reg(15 downto 13)
    );
\frame_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_15,
      D => frame_ptr_next0(1),
      Q => frame_ptr_reg(1),
      R => payload_fifo_n_14
    );
\frame_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_15,
      D => frame_ptr_next0(2),
      Q => frame_ptr_reg(2),
      R => payload_fifo_n_14
    );
\frame_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => '1',
      D => payload_fifo_n_21,
      Q => frame_ptr_reg(3),
      R => '0'
    );
\frame_ptr_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_15,
      D => frame_ptr_next0(4),
      Q => frame_ptr_reg(4),
      R => payload_fifo_n_14
    );
\frame_ptr_reg_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \frame_ptr_reg_reg[4]_i_1_n_0\,
      CO(2) => \frame_ptr_reg_reg[4]_i_1_n_1\,
      CO(1) => \frame_ptr_reg_reg[4]_i_1_n_2\,
      CO(0) => \frame_ptr_reg_reg[4]_i_1_n_3\,
      CYINIT => frame_ptr_reg(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => frame_ptr_next0(4 downto 1),
      S(3 downto 0) => frame_ptr_reg(4 downto 1)
    );
\frame_ptr_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_15,
      D => frame_ptr_next0(5),
      Q => frame_ptr_reg(5),
      R => payload_fifo_n_14
    );
\frame_ptr_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_15,
      D => frame_ptr_next0(6),
      Q => frame_ptr_reg(6),
      R => payload_fifo_n_14
    );
\frame_ptr_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_15,
      D => frame_ptr_next0(7),
      Q => frame_ptr_reg(7),
      R => payload_fifo_n_14
    );
\frame_ptr_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_15,
      D => frame_ptr_next0(8),
      Q => frame_ptr_reg(8),
      R => payload_fifo_n_14
    );
\frame_ptr_reg_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \frame_ptr_reg_reg[4]_i_1_n_0\,
      CO(3) => \frame_ptr_reg_reg[8]_i_1_n_0\,
      CO(2) => \frame_ptr_reg_reg[8]_i_1_n_1\,
      CO(1) => \frame_ptr_reg_reg[8]_i_1_n_2\,
      CO(0) => \frame_ptr_reg_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => frame_ptr_next0(8 downto 5),
      S(3 downto 0) => frame_ptr_reg(8 downto 5)
    );
\frame_ptr_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => payload_fifo_n_15,
      D => frame_ptr_next0(9),
      Q => frame_ptr_reg(9),
      R => payload_fifo_n_14
    );
hdr_valid_reg_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => state_reg(1),
      I1 => state_reg(2),
      I2 => \^state_reg_reg[0]_0\(0),
      O => hdr_valid_reg_i_1_n_0
    );
hdr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => '1',
      D => hdr_valid_reg_i_1_n_0,
      Q => hdr_valid_reg,
      R => sync_reg(0)
    );
\header_fifo_rd_ptr_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      O => p_0_in_0(0)
    );
\header_fifo_rd_ptr_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      I1 => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      O => p_0_in_0(1)
    );
\header_fifo_rd_ptr_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      I1 => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      I2 => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      O => p_0_in_0(2)
    );
\header_fifo_rd_ptr_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \header_fifo_rd_ptr_reg_reg_n_0_[3]\,
      I1 => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      I2 => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      I3 => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      O => p_0_in_0(3)
    );
\header_fifo_rd_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => p_0_in_0(0),
      Q => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      R => sync_reg(0)
    );
\header_fifo_rd_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => p_0_in_0(1),
      Q => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      R => sync_reg(0)
    );
\header_fifo_rd_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => p_0_in_0(2),
      Q => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      R => sync_reg(0)
    );
\header_fifo_rd_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => p_0_in_0(3),
      Q => \header_fifo_rd_ptr_reg_reg_n_0_[3]\,
      R => sync_reg(0)
    );
\header_fifo_wr_ptr_reg[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      O => \p_0_in__0\(0)
    );
\header_fifo_wr_ptr_reg[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      I1 => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      O => \p_0_in__0\(1)
    );
\header_fifo_wr_ptr_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      I1 => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      I2 => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      O => \p_0_in__0\(2)
    );
\header_fifo_wr_ptr_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \header_fifo_wr_ptr_reg_reg_n_0_[3]\,
      I1 => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      I2 => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      I3 => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      O => \p_0_in__0\(3)
    );
\header_fifo_wr_ptr_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => header_fifo_write0_out,
      D => \p_0_in__0\(0),
      Q => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      R => sync_reg(0)
    );
\header_fifo_wr_ptr_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => header_fifo_write0_out,
      D => \p_0_in__0\(1),
      Q => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      R => sync_reg(0)
    );
\header_fifo_wr_ptr_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => header_fifo_write0_out,
      D => \p_0_in__0\(2),
      Q => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      R => sync_reg(0)
    );
\header_fifo_wr_ptr_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => header_fifo_write0_out,
      D => \p_0_in__0\(3),
      Q => \header_fifo_wr_ptr_reg_reg_n_0_[3]\,
      R => sync_reg(0)
    );
\i___0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE888E888888888"
    )
        port map (
      I0 => \^q\(5),
      I1 => \i___0_carry__0_i_9_n_0\,
      I2 => ip_dest_ip_reg(22),
      I3 => \^state_reg_reg[0]_0\(0),
      I4 => udp_source_port_reg(6),
      I5 => state_reg(1),
      O => \i___0_carry__0_i_1_n_0\
    );
\i___0_carry__0_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => udp_source_port_reg(5),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => ip_dest_ip_reg(21),
      I3 => state_reg(1),
      I4 => ip_ttl_reg(6),
      O => \i___0_carry__0_i_10_n_0\
    );
\i___0_carry__0_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(4),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_dest_port_reg(4),
      I3 => state_reg(1),
      O => \i___0_carry__0_i_11_n_0\
    );
\i___0_carry__0_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => udp_source_port_reg(7),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => ip_dest_ip_reg(23),
      I3 => state_reg(1),
      I4 => ip_ttl_reg(6),
      O => \i___0_carry__0_i_12_n_0\
    );
\i___0_carry__0_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => udp_dest_port_reg(7),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => ip_dest_ip_reg(7),
      I3 => state_reg(1),
      I4 => ip_ttl_reg(6),
      O => \i___0_carry__0_i_13_n_0\
    );
\i___0_carry__0_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(22),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_source_port_reg(6),
      I3 => state_reg(1),
      O => \i___0_carry__0_i_14_n_0\
    );
\i___0_carry__0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(5),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_dest_port_reg(5),
      I3 => state_reg(1),
      O => \i___0_carry__0_i_15_n_0\
    );
\i___0_carry__0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(20),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_source_port_reg(4),
      I3 => state_reg(1),
      O => \i___0_carry__0_i_16_n_0\
    );
\i___0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEAAA80888000"
    )
        port map (
      I0 => \^q\(4),
      I1 => state_reg(1),
      I2 => udp_dest_port_reg(5),
      I3 => \^state_reg_reg[0]_0\(0),
      I4 => ip_dest_ip_reg(5),
      I5 => \i___0_carry__0_i_10_n_0\,
      O => \i___0_carry__0_i_2_n_0\
    );
\i___0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE888E888888888"
    )
        port map (
      I0 => \^q\(3),
      I1 => \i___0_carry__0_i_11_n_0\,
      I2 => ip_dest_ip_reg(20),
      I3 => \^state_reg_reg[0]_0\(0),
      I4 => udp_source_port_reg(4),
      I5 => state_reg(1),
      O => \i___0_carry__0_i_3_n_0\
    );
\i___0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEAAA80888000"
    )
        port map (
      I0 => \^q\(2),
      I1 => state_reg(1),
      I2 => udp_dest_port_reg(3),
      I3 => \^state_reg_reg[0]_0\(0),
      I4 => ip_dest_ip_reg(3),
      I5 => \i___0_carry_i_12_n_0\,
      O => \i___0_carry__0_i_4_n_0\
    );
\i___0_carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry__0_i_12_n_0\,
      I1 => checksum_reg(7),
      I2 => \i___0_carry__0_i_13_n_0\,
      I3 => \i___0_carry__0_i_1_n_0\,
      O => \i___0_carry__0_i_5_n_0\
    );
\i___0_carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry__0_i_2_n_0\,
      I1 => \^q\(5),
      I2 => \i___0_carry__0_i_9_n_0\,
      I3 => \i___0_carry__0_i_14_n_0\,
      O => \i___0_carry__0_i_6_n_0\
    );
\i___0_carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry__0_i_3_n_0\,
      I1 => \^q\(4),
      I2 => \i___0_carry__0_i_15_n_0\,
      I3 => \i___0_carry__0_i_10_n_0\,
      O => \i___0_carry__0_i_7_n_0\
    );
\i___0_carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry__0_i_4_n_0\,
      I1 => \^q\(3),
      I2 => \i___0_carry__0_i_11_n_0\,
      I3 => \i___0_carry__0_i_16_n_0\,
      O => \i___0_carry__0_i_8_n_0\
    );
\i___0_carry__0_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(6),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_dest_port_reg(6),
      I3 => state_reg(1),
      O => \i___0_carry__0_i_9_n_0\
    );
\i___0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE888E888888888"
    )
        port map (
      I0 => checksum_reg(10),
      I1 => \i___0_carry__1_i_9_n_0\,
      I2 => ip_dest_ip_reg(26),
      I3 => \^state_reg_reg[0]_0\(0),
      I4 => udp_source_port_reg(10),
      I5 => state_reg(1),
      O => \i___0_carry__1_i_1_n_0\
    );
\i___0_carry__1_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(9),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_dest_port_reg(9),
      I3 => state_reg(1),
      O => \i___0_carry__1_i_10_n_0\
    );
\i___0_carry__1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => udp_dest_port_reg(8),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => ip_dest_ip_reg(8),
      I3 => state_reg(1),
      I4 => ip_ttl_reg(6),
      O => \i___0_carry__1_i_11_n_0\
    );
\i___0_carry__1_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(11),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_dest_port_reg(11),
      I3 => state_reg(1),
      O => \i___0_carry__1_i_12_n_0\
    );
\i___0_carry__1_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(27),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_source_port_reg(11),
      I3 => state_reg(1),
      O => \i___0_carry__1_i_13_n_0\
    );
\i___0_carry__1_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(26),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_source_port_reg(10),
      I3 => state_reg(1),
      O => \i___0_carry__1_i_14_n_0\
    );
\i___0_carry__1_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(25),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_source_port_reg(9),
      I3 => state_reg(1),
      O => \i___0_carry__1_i_15_n_0\
    );
\i___0_carry__1_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(24),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_source_port_reg(8),
      I3 => state_reg(1),
      O => \i___0_carry__1_i_16_n_0\
    );
\i___0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE888E888888888"
    )
        port map (
      I0 => checksum_reg(9),
      I1 => \i___0_carry__1_i_10_n_0\,
      I2 => ip_dest_ip_reg(25),
      I3 => \^state_reg_reg[0]_0\(0),
      I4 => udp_source_port_reg(9),
      I5 => state_reg(1),
      O => \i___0_carry__1_i_2_n_0\
    );
\i___0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE888E888888888"
    )
        port map (
      I0 => checksum_reg(8),
      I1 => \i___0_carry__1_i_11_n_0\,
      I2 => ip_dest_ip_reg(24),
      I3 => \^state_reg_reg[0]_0\(0),
      I4 => udp_source_port_reg(8),
      I5 => state_reg(1),
      O => \i___0_carry__1_i_3_n_0\
    );
\i___0_carry__1_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \i___0_carry__0_i_12_n_0\,
      I1 => checksum_reg(7),
      I2 => \i___0_carry__0_i_13_n_0\,
      O => \i___0_carry__1_i_4_n_0\
    );
\i___0_carry__1_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry__1_i_1_n_0\,
      I1 => checksum_reg(11),
      I2 => \i___0_carry__1_i_12_n_0\,
      I3 => \i___0_carry__1_i_13_n_0\,
      O => \i___0_carry__1_i_5_n_0\
    );
\i___0_carry__1_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry__1_i_2_n_0\,
      I1 => checksum_reg(10),
      I2 => \i___0_carry__1_i_9_n_0\,
      I3 => \i___0_carry__1_i_14_n_0\,
      O => \i___0_carry__1_i_6_n_0\
    );
\i___0_carry__1_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry__1_i_3_n_0\,
      I1 => checksum_reg(9),
      I2 => \i___0_carry__1_i_10_n_0\,
      I3 => \i___0_carry__1_i_15_n_0\,
      O => \i___0_carry__1_i_7_n_0\
    );
\i___0_carry__1_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry__1_i_4_n_0\,
      I1 => checksum_reg(8),
      I2 => \i___0_carry__1_i_11_n_0\,
      I3 => \i___0_carry__1_i_16_n_0\,
      O => \i___0_carry__1_i_8_n_0\
    );
\i___0_carry__1_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(10),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_dest_port_reg(10),
      I3 => state_reg(1),
      O => \i___0_carry__1_i_9_n_0\
    );
\i___0_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEEEAAA80888000"
    )
        port map (
      I0 => checksum_reg(14),
      I1 => state_reg(1),
      I2 => udp_dest_port_reg(14),
      I3 => \^state_reg_reg[0]_0\(0),
      I4 => ip_dest_ip_reg(14),
      I5 => \i___0_carry__2_i_9_n_0\,
      O => \i___0_carry__2_i_1_n_0\
    );
\i___0_carry__2_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(13),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_dest_port_reg(13),
      I3 => state_reg(1),
      O => \i___0_carry__2_i_10_n_0\
    );
\i___0_carry__2_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(12),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_dest_port_reg(12),
      I3 => state_reg(1),
      O => \i___0_carry__2_i_11_n_0\
    );
\i___0_carry__2_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(15),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_dest_port_reg(15),
      I3 => state_reg(1),
      O => \i___0_carry__2_i_12_n_0\
    );
\i___0_carry__2_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => udp_source_port_reg(15),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => ip_dest_ip_reg(31),
      I3 => state_reg(1),
      I4 => ip_ttl_reg(6),
      O => \i___0_carry__2_i_13_n_0\
    );
\i___0_carry__2_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(14),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_dest_port_reg(14),
      I3 => state_reg(1),
      O => \i___0_carry__2_i_14_n_0\
    );
\i___0_carry__2_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(29),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_source_port_reg(13),
      I3 => state_reg(1),
      O => \i___0_carry__2_i_15_n_0\
    );
\i___0_carry__2_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(28),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_source_port_reg(12),
      I3 => state_reg(1),
      O => \i___0_carry__2_i_16_n_0\
    );
\i___0_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE888E888888888"
    )
        port map (
      I0 => checksum_reg(13),
      I1 => \i___0_carry__2_i_10_n_0\,
      I2 => ip_dest_ip_reg(29),
      I3 => \^state_reg_reg[0]_0\(0),
      I4 => udp_source_port_reg(13),
      I5 => state_reg(1),
      O => \i___0_carry__2_i_2_n_0\
    );
\i___0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE888E888888888"
    )
        port map (
      I0 => checksum_reg(12),
      I1 => \i___0_carry__2_i_11_n_0\,
      I2 => ip_dest_ip_reg(28),
      I3 => \^state_reg_reg[0]_0\(0),
      I4 => udp_source_port_reg(12),
      I5 => state_reg(1),
      O => \i___0_carry__2_i_3_n_0\
    );
\i___0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE888E888888888"
    )
        port map (
      I0 => checksum_reg(11),
      I1 => \i___0_carry__1_i_12_n_0\,
      I2 => ip_dest_ip_reg(27),
      I3 => \^state_reg_reg[0]_0\(0),
      I4 => udp_source_port_reg(11),
      I5 => state_reg(1),
      O => \i___0_carry__2_i_4_n_0\
    );
\i___0_carry__2_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry__2_i_1_n_0\,
      I1 => checksum_reg(15),
      I2 => \i___0_carry__2_i_12_n_0\,
      I3 => \i___0_carry__2_i_13_n_0\,
      O => \i___0_carry__2_i_5_n_0\
    );
\i___0_carry__2_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry__2_i_2_n_0\,
      I1 => checksum_reg(14),
      I2 => \i___0_carry__2_i_14_n_0\,
      I3 => \i___0_carry__2_i_9_n_0\,
      O => \i___0_carry__2_i_6_n_0\
    );
\i___0_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry__2_i_3_n_0\,
      I1 => checksum_reg(13),
      I2 => \i___0_carry__2_i_10_n_0\,
      I3 => \i___0_carry__2_i_15_n_0\,
      O => \i___0_carry__2_i_7_n_0\
    );
\i___0_carry__2_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry__2_i_4_n_0\,
      I1 => checksum_reg(12),
      I2 => \i___0_carry__2_i_11_n_0\,
      I3 => \i___0_carry__2_i_16_n_0\,
      O => \i___0_carry__2_i_8_n_0\
    );
\i___0_carry__2_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => udp_source_port_reg(14),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => ip_dest_ip_reg(30),
      I3 => state_reg(1),
      I4 => ip_ttl_reg(6),
      O => \i___0_carry__2_i_9_n_0\
    );
\i___0_carry__3_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \i___0_carry__2_i_13_n_0\,
      I1 => \i___0_carry__2_i_12_n_0\,
      I2 => checksum_reg(15),
      I3 => checksum_reg(16),
      O => \i___0_carry__3_i_1_n_0\
    );
\i___0_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE888E888888888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \i___0_carry_i_8_n_0\,
      I2 => ip_dest_ip_reg(18),
      I3 => \^state_reg_reg[0]_0\(0),
      I4 => udp_source_port_reg(2),
      I5 => state_reg(1),
      O => \i___0_carry_i_1_n_0\
    );
\i___0_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(0),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_dest_port_reg(0),
      I3 => state_reg(1),
      O => \i___0_carry_i_10_n_0\
    );
\i___0_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(3),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_dest_port_reg(3),
      I3 => state_reg(1),
      O => \i___0_carry_i_11_n_0\
    );
\i___0_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => udp_source_port_reg(3),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => ip_dest_ip_reg(19),
      I3 => state_reg(1),
      I4 => ip_ttl_reg(6),
      O => \i___0_carry_i_12_n_0\
    );
\i___0_carry_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(18),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_source_port_reg(2),
      I3 => state_reg(1),
      O => \i___0_carry_i_13_n_0\
    );
\i___0_carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(17),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_source_port_reg(1),
      I3 => state_reg(1),
      O => \i___0_carry_i_14_n_0\
    );
\i___0_carry_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE888E888888888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \i___0_carry_i_9_n_0\,
      I2 => ip_dest_ip_reg(17),
      I3 => \^state_reg_reg[0]_0\(0),
      I4 => udp_source_port_reg(1),
      I5 => state_reg(1),
      O => \i___0_carry_i_2_n_0\
    );
\i___0_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE888E888888888"
    )
        port map (
      I0 => checksum_reg(0),
      I1 => \i___0_carry_i_10_n_0\,
      I2 => ip_dest_ip_reg(16),
      I3 => \^state_reg_reg[0]_0\(0),
      I4 => udp_source_port_reg(0),
      I5 => state_reg(1),
      O => \i___0_carry_i_3_n_0\
    );
\i___0_carry_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry_i_1_n_0\,
      I1 => \^q\(2),
      I2 => \i___0_carry_i_11_n_0\,
      I3 => \i___0_carry_i_12_n_0\,
      O => \i___0_carry_i_4_n_0\
    );
\i___0_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \i___0_carry_i_8_n_0\,
      I3 => \i___0_carry_i_13_n_0\,
      O => \i___0_carry_i_5_n_0\
    );
\i___0_carry_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \i___0_carry_i_3_n_0\,
      I1 => \^q\(0),
      I2 => \i___0_carry_i_9_n_0\,
      I3 => \i___0_carry_i_14_n_0\,
      O => \i___0_carry_i_6_n_0\
    );
\i___0_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A80757F757F8A80"
    )
        port map (
      I0 => state_reg(1),
      I1 => udp_source_port_reg(0),
      I2 => \^state_reg_reg[0]_0\(0),
      I3 => ip_dest_ip_reg(16),
      I4 => \i___0_carry_i_10_n_0\,
      I5 => checksum_reg(0),
      O => \i___0_carry_i_7_n_0\
    );
\i___0_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(2),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_dest_port_reg(2),
      I3 => state_reg(1),
      O => \i___0_carry_i_8_n_0\
    );
\i___0_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => ip_dest_ip_reg(1),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => udp_dest_port_reg(1),
      I3 => state_reg(1),
      O => \i___0_carry_i_9_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^q\(5),
      I1 => mem_reg_1(6),
      I2 => checksum_reg(7),
      I3 => mem_reg_1(7),
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^q\(4),
      I1 => mem_reg_1(5),
      I2 => \^q\(5),
      I3 => mem_reg_1(6),
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^q\(3),
      I1 => mem_reg_1(4),
      I2 => \^q\(4),
      I3 => mem_reg_1(5),
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^q\(2),
      I1 => mem_reg_1(3),
      I2 => \^q\(3),
      I3 => mem_reg_1(4),
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__1_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => checksum_reg(7),
      I1 => mem_reg_1(7),
      I2 => checksum_reg(8),
      O => \i__carry__1_i_1__5_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8778"
    )
        port map (
      I0 => \^q\(1),
      I1 => mem_reg_1(2),
      I2 => \^q\(2),
      I3 => mem_reg_1(3),
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => checksum_reg(0),
      I1 => mem_reg_1(0),
      O => \i__carry_i_5_n_0\
    );
ip_dest_ip_mem_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1 downto 0) => ip_dest_ip_reg(1 downto 0),
      DIB(1 downto 0) => ip_dest_ip_reg(3 downto 2),
      DIC(1 downto 0) => ip_dest_ip_reg(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_ip_dest_ip_reg0(1 downto 0),
      DOB(1 downto 0) => m_ip_dest_ip_reg0(3 downto 2),
      DOC(1 downto 0) => m_ip_dest_ip_reg0(5 downto 4),
      DOD(1 downto 0) => NLW_ip_dest_ip_mem_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
ip_dest_ip_mem_reg_0_7_12_17: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1 downto 0) => ip_dest_ip_reg(13 downto 12),
      DIB(1 downto 0) => ip_dest_ip_reg(15 downto 14),
      DIC(1 downto 0) => ip_dest_ip_reg(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_ip_dest_ip_reg0(13 downto 12),
      DOB(1 downto 0) => m_ip_dest_ip_reg0(15 downto 14),
      DOC(1 downto 0) => m_ip_dest_ip_reg0(17 downto 16),
      DOD(1 downto 0) => NLW_ip_dest_ip_mem_reg_0_7_12_17_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
ip_dest_ip_mem_reg_0_7_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1 downto 0) => ip_dest_ip_reg(19 downto 18),
      DIB(1 downto 0) => ip_dest_ip_reg(21 downto 20),
      DIC(1 downto 0) => ip_dest_ip_reg(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_ip_dest_ip_reg0(19 downto 18),
      DOB(1 downto 0) => m_ip_dest_ip_reg0(21 downto 20),
      DOC(1 downto 0) => m_ip_dest_ip_reg0(23 downto 22),
      DOD(1 downto 0) => NLW_ip_dest_ip_mem_reg_0_7_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
ip_dest_ip_mem_reg_0_7_24_29: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1 downto 0) => ip_dest_ip_reg(25 downto 24),
      DIB(1 downto 0) => ip_dest_ip_reg(27 downto 26),
      DIC(1 downto 0) => ip_dest_ip_reg(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_ip_dest_ip_reg0(25 downto 24),
      DOB(1 downto 0) => m_ip_dest_ip_reg0(27 downto 26),
      DOC(1 downto 0) => m_ip_dest_ip_reg0(29 downto 28),
      DOD(1 downto 0) => NLW_ip_dest_ip_mem_reg_0_7_24_29_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
ip_dest_ip_mem_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1 downto 0) => ip_dest_ip_reg(7 downto 6),
      DIB(1 downto 0) => ip_dest_ip_reg(9 downto 8),
      DIC(1 downto 0) => ip_dest_ip_reg(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_ip_dest_ip_reg0(7 downto 6),
      DOB(1 downto 0) => m_ip_dest_ip_reg0(9 downto 8),
      DOC(1 downto 0) => m_ip_dest_ip_reg0(11 downto 10),
      DOD(1 downto 0) => NLW_ip_dest_ip_mem_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
\ip_dest_ip_reg[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => state_reg(2),
      I1 => match_cond,
      I2 => rx_udp_hdr_valid,
      I3 => \^s_udp_hdr_ready_reg_reg_0\,
      I4 => state_reg(1),
      I5 => \^state_reg_reg[0]_0\(0),
      O => \ip_dest_ip_reg[31]_i_1_n_0\
    );
\ip_dest_ip_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(0),
      Q => ip_dest_ip_reg(0),
      R => '0'
    );
\ip_dest_ip_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(10),
      Q => ip_dest_ip_reg(10),
      R => '0'
    );
\ip_dest_ip_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(11),
      Q => ip_dest_ip_reg(11),
      R => '0'
    );
\ip_dest_ip_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(12),
      Q => ip_dest_ip_reg(12),
      R => '0'
    );
\ip_dest_ip_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(13),
      Q => ip_dest_ip_reg(13),
      R => '0'
    );
\ip_dest_ip_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(14),
      Q => ip_dest_ip_reg(14),
      R => '0'
    );
\ip_dest_ip_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(15),
      Q => ip_dest_ip_reg(15),
      R => '0'
    );
\ip_dest_ip_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(16),
      Q => ip_dest_ip_reg(16),
      R => '0'
    );
\ip_dest_ip_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(17),
      Q => ip_dest_ip_reg(17),
      R => '0'
    );
\ip_dest_ip_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(18),
      Q => ip_dest_ip_reg(18),
      R => '0'
    );
\ip_dest_ip_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(19),
      Q => ip_dest_ip_reg(19),
      R => '0'
    );
\ip_dest_ip_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(1),
      Q => ip_dest_ip_reg(1),
      R => '0'
    );
\ip_dest_ip_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(20),
      Q => ip_dest_ip_reg(20),
      R => '0'
    );
\ip_dest_ip_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(21),
      Q => ip_dest_ip_reg(21),
      R => '0'
    );
\ip_dest_ip_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(22),
      Q => ip_dest_ip_reg(22),
      R => '0'
    );
\ip_dest_ip_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(23),
      Q => ip_dest_ip_reg(23),
      R => '0'
    );
\ip_dest_ip_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(24),
      Q => ip_dest_ip_reg(24),
      R => '0'
    );
\ip_dest_ip_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(25),
      Q => ip_dest_ip_reg(25),
      R => '0'
    );
\ip_dest_ip_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(26),
      Q => ip_dest_ip_reg(26),
      R => '0'
    );
\ip_dest_ip_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(27),
      Q => ip_dest_ip_reg(27),
      R => '0'
    );
\ip_dest_ip_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(28),
      Q => ip_dest_ip_reg(28),
      R => '0'
    );
\ip_dest_ip_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(29),
      Q => ip_dest_ip_reg(29),
      R => '0'
    );
\ip_dest_ip_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(2),
      Q => ip_dest_ip_reg(2),
      R => '0'
    );
\ip_dest_ip_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(30),
      Q => ip_dest_ip_reg(30),
      R => '0'
    );
\ip_dest_ip_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(31),
      Q => ip_dest_ip_reg(31),
      R => '0'
    );
\ip_dest_ip_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(3),
      Q => ip_dest_ip_reg(3),
      R => '0'
    );
\ip_dest_ip_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(4),
      Q => ip_dest_ip_reg(4),
      R => '0'
    );
\ip_dest_ip_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(5),
      Q => ip_dest_ip_reg(5),
      R => '0'
    );
\ip_dest_ip_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(6),
      Q => ip_dest_ip_reg(6),
      R => '0'
    );
\ip_dest_ip_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(7),
      Q => ip_dest_ip_reg(7),
      R => '0'
    );
\ip_dest_ip_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(8),
      Q => ip_dest_ip_reg(8),
      R => '0'
    );
\ip_dest_ip_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \ip_dest_ip_reg_reg[31]_0\(9),
      Q => ip_dest_ip_reg(9),
      R => '0'
    );
ip_source_ip_mem_reg_0_7_18_23: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1) => ip_ttl_reg(6),
      DIA(0) => '0',
      DIB(1) => ip_ttl_reg(6),
      DIB(0) => '0',
      DIC(1) => ip_ttl_reg(6),
      DIC(0) => '0',
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_ip_source_ip_reg0(19 downto 18),
      DOB(1 downto 0) => m_ip_source_ip_reg0(21 downto 20),
      DOC(1 downto 0) => m_ip_source_ip_reg0(23 downto 22),
      DOD(1 downto 0) => NLW_ip_source_ip_mem_reg_0_7_18_23_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
ip_source_ip_mem_reg_0_7_30_31: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1) => ip_ttl_reg(6),
      DIA(0) => ip_ttl_reg(6),
      DIB(1 downto 0) => ip_dest_ip_reg(31 downto 30),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_ip_source_ip_reg0(31 downto 30),
      DOB(1 downto 0) => m_ip_dest_ip_reg0(31 downto 30),
      DOC(1 downto 0) => NLW_ip_source_ip_mem_reg_0_7_30_31_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ip_source_ip_mem_reg_0_7_30_31_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
ip_source_ip_mem_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1) => ip_ttl_reg(6),
      DIA(0) => '0',
      DIB(1) => '0',
      DIB(0) => ip_ttl_reg(6),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_ip_source_ip_reg0(7 downto 6),
      DOB(1 downto 0) => m_ip_source_ip_reg0(9 downto 8),
      DOC(1 downto 0) => NLW_ip_source_ip_mem_reg_0_7_6_11_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ip_source_ip_mem_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
ip_ttl_mem_reg_0_7_6_7: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1) => '0',
      DIA(0) => ip_ttl_reg(6),
      DIB(1 downto 0) => B"00",
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_ip_ttl_reg0(7 downto 6),
      DOB(1 downto 0) => NLW_ip_ttl_mem_reg_0_7_6_7_DOB_UNCONNECTED(1 downto 0),
      DOC(1 downto 0) => NLW_ip_ttl_mem_reg_0_7_6_7_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_ip_ttl_mem_reg_0_7_6_7_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
\ip_ttl_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => '1',
      Q => ip_ttl_reg(6),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(0),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(0),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(10),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(10),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(11),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(11),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(12),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(12),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(13),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(13),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(14),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(14),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(15),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(15),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(16),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(16),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(17),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(17),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(18),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(18),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(19),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(19),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(1),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(1),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(20),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(20),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(21),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(21),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(22),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(22),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(23),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(23),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(24),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(24),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(25),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(25),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(26),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(26),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(27),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(27),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(28),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(28),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(29),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(29),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(2),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(2),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(30),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(30),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(31),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(31),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(3),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(3),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(4),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(4),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(5),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(5),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(6),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(6),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(7),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(7),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(8),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(8),
      R => '0'
    );
\m_ip_dest_ip_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_dest_ip_reg0(9),
      Q => \m_ip_dest_ip_reg_reg[31]_0\(9),
      R => '0'
    );
\m_ip_source_ip_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_source_ip_reg0(18),
      Q => \m_ip_source_ip_reg_reg[31]_0\(4),
      R => '0'
    );
\m_ip_source_ip_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_source_ip_reg0(19),
      Q => \m_ip_source_ip_reg_reg[31]_0\(5),
      R => '0'
    );
\m_ip_source_ip_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_source_ip_reg0(20),
      Q => \m_ip_source_ip_reg_reg[31]_0\(6),
      R => '0'
    );
\m_ip_source_ip_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_source_ip_reg0(21),
      Q => \m_ip_source_ip_reg_reg[31]_0\(7),
      R => '0'
    );
\m_ip_source_ip_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_source_ip_reg0(22),
      Q => \m_ip_source_ip_reg_reg[31]_0\(8),
      R => '0'
    );
\m_ip_source_ip_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_source_ip_reg0(23),
      Q => \m_ip_source_ip_reg_reg[31]_0\(9),
      R => '0'
    );
\m_ip_source_ip_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_source_ip_reg0(30),
      Q => \m_ip_source_ip_reg_reg[31]_0\(10),
      R => '0'
    );
\m_ip_source_ip_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_source_ip_reg0(31),
      Q => \m_ip_source_ip_reg_reg[31]_0\(11),
      R => '0'
    );
\m_ip_source_ip_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_source_ip_reg0(6),
      Q => \m_ip_source_ip_reg_reg[31]_0\(0),
      R => '0'
    );
\m_ip_source_ip_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_source_ip_reg0(7),
      Q => \m_ip_source_ip_reg_reg[31]_0\(1),
      R => '0'
    );
\m_ip_source_ip_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_source_ip_reg0(8),
      Q => \m_ip_source_ip_reg_reg[31]_0\(2),
      R => '0'
    );
\m_ip_source_ip_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_source_ip_reg0(9),
      Q => \m_ip_source_ip_reg_reg[31]_0\(3),
      R => '0'
    );
\m_ip_ttl_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_ttl_reg0(6),
      Q => \m_ip_ttl_reg_reg[7]_0\(0),
      R => '0'
    );
\m_ip_ttl_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_ip_ttl_reg0(7),
      Q => \m_ip_ttl_reg_reg[7]_0\(1),
      R => '0'
    );
\m_udp_checksum_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_checksum_reg0(0),
      Q => \m_udp_checksum_reg_reg[15]_0\(0),
      R => '0'
    );
\m_udp_checksum_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_checksum_reg0(10),
      Q => \m_udp_checksum_reg_reg[15]_0\(10),
      R => '0'
    );
\m_udp_checksum_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_checksum_reg0(11),
      Q => \m_udp_checksum_reg_reg[15]_0\(11),
      R => '0'
    );
\m_udp_checksum_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_checksum_reg0(12),
      Q => \m_udp_checksum_reg_reg[15]_0\(12),
      R => '0'
    );
\m_udp_checksum_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_checksum_reg0(13),
      Q => \m_udp_checksum_reg_reg[15]_0\(13),
      R => '0'
    );
\m_udp_checksum_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_checksum_reg0(14),
      Q => \m_udp_checksum_reg_reg[15]_0\(14),
      R => '0'
    );
\m_udp_checksum_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_checksum_reg0(15),
      Q => \m_udp_checksum_reg_reg[15]_0\(15),
      R => '0'
    );
\m_udp_checksum_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_checksum_reg0(1),
      Q => \m_udp_checksum_reg_reg[15]_0\(1),
      R => '0'
    );
\m_udp_checksum_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_checksum_reg0(2),
      Q => \m_udp_checksum_reg_reg[15]_0\(2),
      R => '0'
    );
\m_udp_checksum_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_checksum_reg0(3),
      Q => \m_udp_checksum_reg_reg[15]_0\(3),
      R => '0'
    );
\m_udp_checksum_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_checksum_reg0(4),
      Q => \m_udp_checksum_reg_reg[15]_0\(4),
      R => '0'
    );
\m_udp_checksum_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_checksum_reg0(5),
      Q => \m_udp_checksum_reg_reg[15]_0\(5),
      R => '0'
    );
\m_udp_checksum_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_checksum_reg0(6),
      Q => \m_udp_checksum_reg_reg[15]_0\(6),
      R => '0'
    );
\m_udp_checksum_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_checksum_reg0(7),
      Q => \m_udp_checksum_reg_reg[15]_0\(7),
      R => '0'
    );
\m_udp_checksum_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_checksum_reg0(8),
      Q => \m_udp_checksum_reg_reg[15]_0\(8),
      R => '0'
    );
\m_udp_checksum_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_checksum_reg0(9),
      Q => \m_udp_checksum_reg_reg[15]_0\(9),
      R => '0'
    );
\m_udp_dest_port_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_dest_port_reg0(0),
      Q => \m_udp_dest_port_reg_reg[15]_0\(0),
      R => '0'
    );
\m_udp_dest_port_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_dest_port_reg0(10),
      Q => \m_udp_dest_port_reg_reg[15]_0\(10),
      R => '0'
    );
\m_udp_dest_port_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_dest_port_reg0(11),
      Q => \m_udp_dest_port_reg_reg[15]_0\(11),
      R => '0'
    );
\m_udp_dest_port_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_dest_port_reg0(12),
      Q => \m_udp_dest_port_reg_reg[15]_0\(12),
      R => '0'
    );
\m_udp_dest_port_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_dest_port_reg0(13),
      Q => \m_udp_dest_port_reg_reg[15]_0\(13),
      R => '0'
    );
\m_udp_dest_port_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_dest_port_reg0(14),
      Q => \m_udp_dest_port_reg_reg[15]_0\(14),
      R => '0'
    );
\m_udp_dest_port_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_dest_port_reg0(15),
      Q => \m_udp_dest_port_reg_reg[15]_0\(15),
      R => '0'
    );
\m_udp_dest_port_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_dest_port_reg0(1),
      Q => \m_udp_dest_port_reg_reg[15]_0\(1),
      R => '0'
    );
\m_udp_dest_port_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_dest_port_reg0(2),
      Q => \m_udp_dest_port_reg_reg[15]_0\(2),
      R => '0'
    );
\m_udp_dest_port_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_dest_port_reg0(3),
      Q => \m_udp_dest_port_reg_reg[15]_0\(3),
      R => '0'
    );
\m_udp_dest_port_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_dest_port_reg0(4),
      Q => \m_udp_dest_port_reg_reg[15]_0\(4),
      R => '0'
    );
\m_udp_dest_port_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_dest_port_reg0(5),
      Q => \m_udp_dest_port_reg_reg[15]_0\(5),
      R => '0'
    );
\m_udp_dest_port_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_dest_port_reg0(6),
      Q => \m_udp_dest_port_reg_reg[15]_0\(6),
      R => '0'
    );
\m_udp_dest_port_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_dest_port_reg0(7),
      Q => \m_udp_dest_port_reg_reg[15]_0\(7),
      R => '0'
    );
\m_udp_dest_port_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_dest_port_reg0(8),
      Q => \m_udp_dest_port_reg_reg[15]_0\(8),
      R => '0'
    );
\m_udp_dest_port_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_dest_port_reg0(9),
      Q => \m_udp_dest_port_reg_reg[15]_0\(9),
      R => '0'
    );
\m_udp_hdr_valid_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6FFF6F6F"
    )
        port map (
      I0 => \header_fifo_rd_ptr_reg_reg_n_0_[3]\,
      I1 => \header_fifo_wr_ptr_reg_reg_n_0_[3]\,
      I2 => \m_udp_length_reg[15]_i_2_n_0\,
      I3 => tx_udp_hdr_ready,
      I4 => \^tx_udp_hdr_valid\,
      O => \m_udp_hdr_valid_reg_i_1__0_n_0\
    );
m_udp_hdr_valid_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => '1',
      D => \m_udp_hdr_valid_reg_i_1__0_n_0\,
      Q => \^tx_udp_hdr_valid\,
      R => sync_reg(0)
    );
\m_udp_length_reg[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0DD0DDDD"
    )
        port map (
      I0 => \^tx_udp_hdr_valid\,
      I1 => tx_udp_hdr_ready,
      I2 => \header_fifo_rd_ptr_reg_reg_n_0_[3]\,
      I3 => \header_fifo_wr_ptr_reg_reg_n_0_[3]\,
      I4 => \m_udp_length_reg[15]_i_2_n_0\,
      O => \m_udp_length_reg[15]_i_1_n_0\
    );
\m_udp_length_reg[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      I1 => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      I2 => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      I3 => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      I4 => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      I5 => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      O => \m_udp_length_reg[15]_i_2_n_0\
    );
\m_udp_length_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_length_reg0(0),
      Q => \m_udp_length_reg_reg[15]_0\(0),
      R => '0'
    );
\m_udp_length_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_length_reg0(10),
      Q => \m_udp_length_reg_reg[15]_0\(10),
      R => '0'
    );
\m_udp_length_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_length_reg0(11),
      Q => \m_udp_length_reg_reg[15]_0\(11),
      R => '0'
    );
\m_udp_length_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_length_reg0(12),
      Q => \m_udp_length_reg_reg[15]_0\(12),
      R => '0'
    );
\m_udp_length_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_length_reg0(13),
      Q => \m_udp_length_reg_reg[15]_0\(13),
      R => '0'
    );
\m_udp_length_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_length_reg0(14),
      Q => \m_udp_length_reg_reg[15]_0\(14),
      R => '0'
    );
\m_udp_length_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_length_reg0(15),
      Q => \m_udp_length_reg_reg[15]_0\(15),
      R => '0'
    );
\m_udp_length_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_length_reg0(1),
      Q => \m_udp_length_reg_reg[15]_0\(1),
      R => '0'
    );
\m_udp_length_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_length_reg0(2),
      Q => \m_udp_length_reg_reg[15]_0\(2),
      R => '0'
    );
\m_udp_length_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_length_reg0(3),
      Q => \m_udp_length_reg_reg[15]_0\(3),
      R => '0'
    );
\m_udp_length_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_length_reg0(4),
      Q => \m_udp_length_reg_reg[15]_0\(4),
      R => '0'
    );
\m_udp_length_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_length_reg0(5),
      Q => \m_udp_length_reg_reg[15]_0\(5),
      R => '0'
    );
\m_udp_length_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_length_reg0(6),
      Q => \m_udp_length_reg_reg[15]_0\(6),
      R => '0'
    );
\m_udp_length_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_length_reg0(7),
      Q => \m_udp_length_reg_reg[15]_0\(7),
      R => '0'
    );
\m_udp_length_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_length_reg0(8),
      Q => \m_udp_length_reg_reg[15]_0\(8),
      R => '0'
    );
\m_udp_length_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_length_reg0(9),
      Q => \m_udp_length_reg_reg[15]_0\(9),
      R => '0'
    );
\m_udp_source_port_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_source_port_reg0(0),
      Q => \m_udp_source_port_reg_reg[15]_0\(0),
      R => '0'
    );
\m_udp_source_port_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_source_port_reg0(10),
      Q => \m_udp_source_port_reg_reg[15]_0\(10),
      R => '0'
    );
\m_udp_source_port_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_source_port_reg0(11),
      Q => \m_udp_source_port_reg_reg[15]_0\(11),
      R => '0'
    );
\m_udp_source_port_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_source_port_reg0(12),
      Q => \m_udp_source_port_reg_reg[15]_0\(12),
      R => '0'
    );
\m_udp_source_port_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_source_port_reg0(13),
      Q => \m_udp_source_port_reg_reg[15]_0\(13),
      R => '0'
    );
\m_udp_source_port_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_source_port_reg0(14),
      Q => \m_udp_source_port_reg_reg[15]_0\(14),
      R => '0'
    );
\m_udp_source_port_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_source_port_reg0(15),
      Q => \m_udp_source_port_reg_reg[15]_0\(15),
      R => '0'
    );
\m_udp_source_port_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_source_port_reg0(1),
      Q => \m_udp_source_port_reg_reg[15]_0\(1),
      R => '0'
    );
\m_udp_source_port_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_source_port_reg0(2),
      Q => \m_udp_source_port_reg_reg[15]_0\(2),
      R => '0'
    );
\m_udp_source_port_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_source_port_reg0(3),
      Q => \m_udp_source_port_reg_reg[15]_0\(3),
      R => '0'
    );
\m_udp_source_port_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_source_port_reg0(4),
      Q => \m_udp_source_port_reg_reg[15]_0\(4),
      R => '0'
    );
\m_udp_source_port_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_source_port_reg0(5),
      Q => \m_udp_source_port_reg_reg[15]_0\(5),
      R => '0'
    );
\m_udp_source_port_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_source_port_reg0(6),
      Q => \m_udp_source_port_reg_reg[15]_0\(6),
      R => '0'
    );
\m_udp_source_port_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_source_port_reg0(7),
      Q => \m_udp_source_port_reg_reg[15]_0\(7),
      R => '0'
    );
\m_udp_source_port_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_source_port_reg0(8),
      Q => \m_udp_source_port_reg_reg[15]_0\(8),
      R => '0'
    );
\m_udp_source_port_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \m_udp_length_reg[15]_i_1_n_0\,
      D => m_udp_source_port_reg0(9),
      Q => \m_udp_source_port_reg_reg[15]_0\(9),
      R => '0'
    );
payload_fifo: entity work.design_1_axis_udp_ethernet_0_0_axis_fifo
     port map (
      CO(0) => CO(0),
      D(0) => payload_fifo_n_13,
      DOBDO(9 downto 0) => DOBDO(9 downto 0),
      E(0) => payload_fifo_n_18,
      I160(0) => frame_ptr_reg(3),
      O(0) => frame_ptr_next0(3),
      Q(2 downto 1) => state_reg(2 downto 1),
      Q(0) => \^state_reg_reg[0]_0\(0),
      \checksum_reg_reg[0]\ => \checksum_reg[31]_i_3_n_0\,
      \frame_ptr_reg_reg[0]\ => \frame_ptr_reg_reg[0]_0\,
      \frame_ptr_reg_reg[3]\ => payload_fifo_n_21,
      \m_axis_tvalid_pipe_reg_reg[0]_0\ => \m_axis_tvalid_pipe_reg_reg[0]\,
      \m_axis_tvalid_pipe_reg_reg[1]_0\ => \m_axis_tvalid_pipe_reg_reg[1]\,
      \m_axis_tvalid_pipe_reg_reg[1]_1\ => payload_fifo_n_15,
      \m_axis_tvalid_pipe_reg_reg[1]_2\ => tx_udp_payload_axis_tvalid_1,
      mem_reg_0 => mem_reg,
      mem_reg_1 => mem_reg_0,
      mem_reg_2(9 downto 0) => mem_reg_1(9 downto 0),
      \out\(2 downto 0) => \out\(2 downto 0),
      p_1_in(0) => p_1_in(0),
      \rd_ptr_reg_reg_rep[10]_0\ => \rd_ptr_reg_reg_rep[10]\,
      s_udp_hdr_ready_reg_reg => \^m_udp_hdr_valid_reg_reg_0\,
      \state_reg_reg[1]\ => \state_reg_reg[1]_0\,
      \state_reg_reg[1]_0\ => \state_reg_reg[1]_1\,
      \state_reg_reg[2]\ => payload_fifo_n_14,
      sync_reg(0) => sync_reg(0),
      tx_udp_payload_axis_tready => tx_udp_payload_axis_tready,
      tx_udp_payload_axis_tvalid => tx_udp_payload_axis_tvalid
    );
\rd_ptr_reg_rep[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => state_reg(2),
      I1 => state_reg(1),
      O => \state_reg_reg[2]_0\
    );
s_udp_hdr_ready_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000007F00"
    )
        port map (
      I0 => match_cond,
      I1 => rx_udp_hdr_valid,
      I2 => \^s_udp_hdr_ready_reg_reg_0\,
      I3 => \checksum_reg[31]_i_4_n_0\,
      I4 => state_reg(2),
      I5 => s_udp_hdr_ready_reg_i_2_n_0,
      O => s_udp_hdr_ready_next
    );
s_udp_hdr_ready_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \m_udp_length_reg[15]_i_2_n_0\,
      I1 => \header_fifo_wr_ptr_reg_reg_n_0_[3]\,
      I2 => \header_fifo_rd_ptr_reg_reg_n_0_[3]\,
      O => s_udp_hdr_ready_reg_i_2_n_0
    );
s_udp_hdr_ready_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => '1',
      D => s_udp_hdr_ready_next,
      Q => \^s_udp_hdr_ready_reg_reg_0\,
      R => sync_reg(0)
    );
\state_reg[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^tx_udp_hdr_valid\,
      I1 => tx_udp_hdr_ready,
      O => \^m_udp_hdr_valid_reg_reg_0\
    );
\state_reg[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => state_reg(1),
      I1 => \^state_reg_reg[0]_0\(0),
      I2 => state_reg(2),
      O => state_next(1)
    );
\state_reg[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"18"
    )
        port map (
      I0 => \^state_reg_reg[0]_0\(0),
      I1 => state_reg(1),
      I2 => state_reg(2),
      O => state_next(2)
    );
\state_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => '1',
      D => payload_fifo_n_13,
      Q => \^state_reg_reg[0]_0\(0),
      R => sync_reg(0)
    );
\state_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => '1',
      D => state_next(1),
      Q => state_reg(1),
      R => sync_reg(0)
    );
\state_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => '1',
      D => state_next(2),
      Q => state_reg(2),
      R => sync_reg(0)
    );
udp_checksum_mem_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1) => \^q\(0),
      DIA(0) => checksum_reg(0),
      DIB(1 downto 0) => \^q\(2 downto 1),
      DIC(1 downto 0) => \^q\(4 downto 3),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_udp_checksum_reg0(1 downto 0),
      DOB(1 downto 0) => m_udp_checksum_reg0(3 downto 2),
      DOC(1 downto 0) => m_udp_checksum_reg0(5 downto 4),
      DOD(1 downto 0) => NLW_udp_checksum_mem_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
udp_checksum_mem_reg_0_7_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1 downto 0) => checksum_reg(13 downto 12),
      DIB(1 downto 0) => checksum_reg(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_udp_checksum_reg0(13 downto 12),
      DOB(1 downto 0) => m_udp_checksum_reg0(15 downto 14),
      DOC(1 downto 0) => NLW_udp_checksum_mem_reg_0_7_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_udp_checksum_mem_reg_0_7_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
udp_checksum_mem_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1) => checksum_reg(7),
      DIA(0) => \^q\(5),
      DIB(1 downto 0) => checksum_reg(9 downto 8),
      DIC(1 downto 0) => checksum_reg(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_udp_checksum_reg0(7 downto 6),
      DOB(1 downto 0) => m_udp_checksum_reg0(9 downto 8),
      DOC(1 downto 0) => m_udp_checksum_reg0(11 downto 10),
      DOD(1 downto 0) => NLW_udp_checksum_mem_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
udp_dest_port_mem_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1 downto 0) => udp_dest_port_reg(1 downto 0),
      DIB(1 downto 0) => udp_dest_port_reg(3 downto 2),
      DIC(1 downto 0) => udp_dest_port_reg(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_udp_dest_port_reg0(1 downto 0),
      DOB(1 downto 0) => m_udp_dest_port_reg0(3 downto 2),
      DOC(1 downto 0) => m_udp_dest_port_reg0(5 downto 4),
      DOD(1 downto 0) => NLW_udp_dest_port_mem_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
udp_dest_port_mem_reg_0_7_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1 downto 0) => udp_dest_port_reg(13 downto 12),
      DIB(1 downto 0) => udp_dest_port_reg(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_udp_dest_port_reg0(13 downto 12),
      DOB(1 downto 0) => m_udp_dest_port_reg0(15 downto 14),
      DOC(1 downto 0) => NLW_udp_dest_port_mem_reg_0_7_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_udp_dest_port_mem_reg_0_7_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
udp_dest_port_mem_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1 downto 0) => udp_dest_port_reg(7 downto 6),
      DIB(1 downto 0) => udp_dest_port_reg(9 downto 8),
      DIC(1 downto 0) => udp_dest_port_reg(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_udp_dest_port_reg0(7 downto 6),
      DOB(1 downto 0) => m_udp_dest_port_reg0(9 downto 8),
      DOC(1 downto 0) => m_udp_dest_port_reg0(11 downto 10),
      DOD(1 downto 0) => NLW_udp_dest_port_mem_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
\udp_dest_port_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_dest_port_reg_reg[15]_0\(0),
      Q => udp_dest_port_reg(0),
      R => '0'
    );
\udp_dest_port_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_dest_port_reg_reg[15]_0\(10),
      Q => udp_dest_port_reg(10),
      R => '0'
    );
\udp_dest_port_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_dest_port_reg_reg[15]_0\(11),
      Q => udp_dest_port_reg(11),
      R => '0'
    );
\udp_dest_port_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_dest_port_reg_reg[15]_0\(12),
      Q => udp_dest_port_reg(12),
      R => '0'
    );
\udp_dest_port_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_dest_port_reg_reg[15]_0\(13),
      Q => udp_dest_port_reg(13),
      R => '0'
    );
\udp_dest_port_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_dest_port_reg_reg[15]_0\(14),
      Q => udp_dest_port_reg(14),
      R => '0'
    );
\udp_dest_port_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_dest_port_reg_reg[15]_0\(15),
      Q => udp_dest_port_reg(15),
      R => '0'
    );
\udp_dest_port_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_dest_port_reg_reg[15]_0\(1),
      Q => udp_dest_port_reg(1),
      R => '0'
    );
\udp_dest_port_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_dest_port_reg_reg[15]_0\(2),
      Q => udp_dest_port_reg(2),
      R => '0'
    );
\udp_dest_port_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_dest_port_reg_reg[15]_0\(3),
      Q => udp_dest_port_reg(3),
      R => '0'
    );
\udp_dest_port_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_dest_port_reg_reg[15]_0\(4),
      Q => udp_dest_port_reg(4),
      R => '0'
    );
\udp_dest_port_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_dest_port_reg_reg[15]_0\(5),
      Q => udp_dest_port_reg(5),
      R => '0'
    );
\udp_dest_port_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_dest_port_reg_reg[15]_0\(6),
      Q => udp_dest_port_reg(6),
      R => '0'
    );
\udp_dest_port_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_dest_port_reg_reg[15]_0\(7),
      Q => udp_dest_port_reg(7),
      R => '0'
    );
\udp_dest_port_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_dest_port_reg_reg[15]_0\(8),
      Q => udp_dest_port_reg(8),
      R => '0'
    );
\udp_dest_port_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_dest_port_reg_reg[15]_0\(9),
      Q => udp_dest_port_reg(9),
      R => '0'
    );
udp_length_mem_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1 downto 0) => frame_ptr_reg(1 downto 0),
      DIB(1 downto 0) => frame_ptr_reg(3 downto 2),
      DIC(1 downto 0) => frame_ptr_reg(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_udp_length_reg0(1 downto 0),
      DOB(1 downto 0) => m_udp_length_reg0(3 downto 2),
      DOC(1 downto 0) => m_udp_length_reg0(5 downto 4),
      DOD(1 downto 0) => NLW_udp_length_mem_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
udp_length_mem_reg_0_7_0_5_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"82AA"
    )
        port map (
      I0 => hdr_valid_reg,
      I1 => \header_fifo_rd_ptr_reg_reg_n_0_[3]\,
      I2 => \header_fifo_wr_ptr_reg_reg_n_0_[3]\,
      I3 => \m_udp_length_reg[15]_i_2_n_0\,
      O => header_fifo_write0_out
    );
udp_length_mem_reg_0_7_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1 downto 0) => frame_ptr_reg(13 downto 12),
      DIB(1 downto 0) => frame_ptr_reg(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_udp_length_reg0(13 downto 12),
      DOB(1 downto 0) => m_udp_length_reg0(15 downto 14),
      DOC(1 downto 0) => NLW_udp_length_mem_reg_0_7_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_udp_length_mem_reg_0_7_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
udp_length_mem_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1 downto 0) => frame_ptr_reg(7 downto 6),
      DIB(1 downto 0) => frame_ptr_reg(9 downto 8),
      DIC(1 downto 0) => frame_ptr_reg(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_udp_length_reg0(7 downto 6),
      DOB(1 downto 0) => m_udp_length_reg0(9 downto 8),
      DOC(1 downto 0) => m_udp_length_reg0(11 downto 10),
      DOD(1 downto 0) => NLW_udp_length_mem_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
udp_source_port_mem_reg_0_7_0_5: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1 downto 0) => udp_source_port_reg(1 downto 0),
      DIB(1 downto 0) => udp_source_port_reg(3 downto 2),
      DIC(1 downto 0) => udp_source_port_reg(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_udp_source_port_reg0(1 downto 0),
      DOB(1 downto 0) => m_udp_source_port_reg0(3 downto 2),
      DOC(1 downto 0) => m_udp_source_port_reg0(5 downto 4),
      DOD(1 downto 0) => NLW_udp_source_port_mem_reg_0_7_0_5_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
udp_source_port_mem_reg_0_7_12_15: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1 downto 0) => udp_source_port_reg(13 downto 12),
      DIB(1 downto 0) => udp_source_port_reg(15 downto 14),
      DIC(1 downto 0) => B"00",
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_udp_source_port_reg0(13 downto 12),
      DOB(1 downto 0) => m_udp_source_port_reg0(15 downto 14),
      DOC(1 downto 0) => NLW_udp_source_port_mem_reg_0_7_12_15_DOC_UNCONNECTED(1 downto 0),
      DOD(1 downto 0) => NLW_udp_source_port_mem_reg_0_7_12_15_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
udp_source_port_mem_reg_0_7_6_11: unisim.vcomponents.RAM32M
     port map (
      ADDRA(4 downto 3) => B"00",
      ADDRA(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRA(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRA(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRB(4 downto 3) => B"00",
      ADDRB(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRB(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRB(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRC(4 downto 3) => B"00",
      ADDRC(2) => \header_fifo_rd_ptr_reg_reg_n_0_[2]\,
      ADDRC(1) => \header_fifo_rd_ptr_reg_reg_n_0_[1]\,
      ADDRC(0) => \header_fifo_rd_ptr_reg_reg_n_0_[0]\,
      ADDRD(4 downto 3) => B"00",
      ADDRD(2) => \header_fifo_wr_ptr_reg_reg_n_0_[2]\,
      ADDRD(1) => \header_fifo_wr_ptr_reg_reg_n_0_[1]\,
      ADDRD(0) => \header_fifo_wr_ptr_reg_reg_n_0_[0]\,
      DIA(1 downto 0) => udp_source_port_reg(7 downto 6),
      DIB(1 downto 0) => udp_source_port_reg(9 downto 8),
      DIC(1 downto 0) => udp_source_port_reg(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => m_udp_source_port_reg0(7 downto 6),
      DOB(1 downto 0) => m_udp_source_port_reg0(9 downto 8),
      DOC(1 downto 0) => m_udp_source_port_reg0(11 downto 10),
      DOD(1 downto 0) => NLW_udp_source_port_mem_reg_0_7_6_11_DOD_UNCONNECTED(1 downto 0),
      WCLK => \rd_ptr_reg_reg_rep[10]\,
      WE => header_fifo_write0_out
    );
\udp_source_port_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_source_port_reg_reg[15]_0\(0),
      Q => udp_source_port_reg(0),
      R => '0'
    );
\udp_source_port_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_source_port_reg_reg[15]_0\(10),
      Q => udp_source_port_reg(10),
      R => '0'
    );
\udp_source_port_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_source_port_reg_reg[15]_0\(11),
      Q => udp_source_port_reg(11),
      R => '0'
    );
\udp_source_port_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_source_port_reg_reg[15]_0\(12),
      Q => udp_source_port_reg(12),
      R => '0'
    );
\udp_source_port_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_source_port_reg_reg[15]_0\(13),
      Q => udp_source_port_reg(13),
      R => '0'
    );
\udp_source_port_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_source_port_reg_reg[15]_0\(14),
      Q => udp_source_port_reg(14),
      R => '0'
    );
\udp_source_port_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_source_port_reg_reg[15]_0\(15),
      Q => udp_source_port_reg(15),
      R => '0'
    );
\udp_source_port_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_source_port_reg_reg[15]_0\(1),
      Q => udp_source_port_reg(1),
      R => '0'
    );
\udp_source_port_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_source_port_reg_reg[15]_0\(2),
      Q => udp_source_port_reg(2),
      R => '0'
    );
\udp_source_port_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_source_port_reg_reg[15]_0\(3),
      Q => udp_source_port_reg(3),
      R => '0'
    );
\udp_source_port_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_source_port_reg_reg[15]_0\(4),
      Q => udp_source_port_reg(4),
      R => '0'
    );
\udp_source_port_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_source_port_reg_reg[15]_0\(5),
      Q => udp_source_port_reg(5),
      R => '0'
    );
\udp_source_port_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_source_port_reg_reg[15]_0\(6),
      Q => udp_source_port_reg(6),
      R => '0'
    );
\udp_source_port_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_source_port_reg_reg[15]_0\(7),
      Q => udp_source_port_reg(7),
      R => '0'
    );
\udp_source_port_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_source_port_reg_reg[15]_0\(8),
      Q => udp_source_port_reg(8),
      R => '0'
    );
\udp_source_port_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \rd_ptr_reg_reg_rep[10]\,
      CE => \ip_dest_ip_reg[31]_i_1_n_0\,
      D => \udp_source_port_reg_reg[15]_0\(9),
      Q => udp_source_port_reg(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_eth_mac_1g is
  port (
    gmii_rx_dv_d0 : out STD_LOGIC;
    gmii_rx_dv_d1_reg : out STD_LOGIC;
    gmii_rx_dv_d2 : out STD_LOGIC;
    gmii_rx_dv_d3 : out STD_LOGIC;
    rx_fifo_axis_tlast : out STD_LOGIC;
    rx_fifo_axis_tuser : out STD_LOGIC;
    rx_fifo_axis_tvalid : out STD_LOGIC;
    s_axis_tready_reg_reg : out STD_LOGIC;
    mii_odd_reg : out STD_LOGIC;
    \gmii_rxd_d0_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    d2 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    d1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s_axis_tready_reg_reg_0 : out STD_LOGIC;
    m_axis_tuser_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow_reg111_out : out STD_LOGIC;
    m_axis_tuser_reg_reg_0 : out STD_LOGIC;
    \m_axis_tdata_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    output_clk : in STD_LOGIC;
    gmii_rx_dv_d00 : in STD_LOGIC;
    gmii_rx_dv_d20 : in STD_LOGIC;
    gmii_rx_dv_d30 : in STD_LOGIC;
    gmii_rx_dv_d40 : in STD_LOGIC;
    \frame_ptr_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    state_next : in STD_LOGIC;
    gmii_tx_en_reg_reg : in STD_LOGIC;
    gmii_tx_er_next : in STD_LOGIC;
    \gmii_txd_reg_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \crc_state_reg[0]\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx_fifo_axis_tvalid : in STD_LOGIC;
    mii_odd_reg_reg : in STD_LOGIC;
    phy_tx_ctl : in STD_LOGIC;
    output_q1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mii_locked_reg : in STD_LOGIC;
    \gmii_rxd_d0_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \frame_ptr_reg_reg[15]\ : in STD_LOGIC;
    \m_axis_pipe_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    output_q2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \overflow_reg1__1\ : in STD_LOGIC;
    s_rst_sync3_reg : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \mii_msn_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gmii_txd_reg_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_eth_mac_1g : entity is "eth_mac_1g";
end design_1_axis_udp_ethernet_0_0_eth_mac_1g;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_eth_mac_1g is
begin
axis_gmii_rx_inst: entity work.design_1_axis_udp_ethernet_0_0_axis_gmii_rx
     port map (
      D(3 downto 0) => D(3 downto 0),
      Q(0) => Q(0),
      gmii_rx_dv_d0 => gmii_rx_dv_d0,
      gmii_rx_dv_d00 => gmii_rx_dv_d00,
      gmii_rx_dv_d1_reg_0 => gmii_rx_dv_d1_reg,
      gmii_rx_dv_d2 => gmii_rx_dv_d2,
      gmii_rx_dv_d20 => gmii_rx_dv_d20,
      gmii_rx_dv_d3 => gmii_rx_dv_d3,
      gmii_rx_dv_d30 => gmii_rx_dv_d30,
      gmii_rx_dv_d40 => gmii_rx_dv_d40,
      \gmii_rxd_d0_reg[0]_0\(0) => \gmii_rxd_d0_reg[0]\(0),
      \gmii_rxd_d0_reg[7]_0\(1 downto 0) => \gmii_rxd_d0_reg[7]\(1 downto 0),
      \m_axis_tdata_reg_reg[7]_0\(7 downto 0) => \m_axis_tdata_reg_reg[7]\(7 downto 0),
      m_axis_tuser_reg_reg_0(0) => m_axis_tuser_reg_reg(0),
      m_axis_tuser_reg_reg_1 => m_axis_tuser_reg_reg_0,
      mii_locked_reg_0 => mii_locked_reg,
      output_clk => output_clk,
      output_q1(4 downto 0) => output_q1(4 downto 0),
      output_q2(0) => output_q2(0),
      overflow_reg111_out => overflow_reg111_out,
      \overflow_reg1__1\ => \overflow_reg1__1\,
      rx_fifo_axis_tlast => rx_fifo_axis_tlast,
      rx_fifo_axis_tuser => rx_fifo_axis_tuser,
      rx_fifo_axis_tvalid => rx_fifo_axis_tvalid,
      s_rst_sync3_reg => s_rst_sync3_reg
    );
axis_gmii_tx_inst: entity work.design_1_axis_udp_ethernet_0_0_axis_gmii_tx
     port map (
      E(0) => E(0),
      Q(2 downto 0) => \FSM_sequential_state_reg_reg[2]\(2 downto 0),
      SR(0) => SR(0),
      \crc_state_reg[0]_0\ => \crc_state_reg[0]\,
      d1(4 downto 0) => d1(4 downto 0),
      d2(4 downto 0) => d2(4 downto 0),
      \frame_ptr_reg_reg[0]_0\(0) => \frame_ptr_reg_reg[0]\(0),
      \frame_ptr_reg_reg[15]_0\ => \frame_ptr_reg_reg[15]\,
      gmii_tx_en_reg_reg_0 => gmii_tx_en_reg_reg,
      gmii_tx_er_next => gmii_tx_er_next,
      \gmii_txd_reg_reg[0]_0\(0) => \gmii_txd_reg_reg[0]\(0),
      \gmii_txd_reg_reg[2]_0\(0) => \gmii_txd_reg_reg[2]\(0),
      \m_axis_pipe_reg_reg[0]_0\(9 downto 0) => \m_axis_pipe_reg_reg[0]_0\(9 downto 0),
      \mii_msn_reg_reg[0]_0\(0) => \mii_msn_reg_reg[0]\(0),
      mii_odd_reg_reg_0 => mii_odd_reg,
      mii_odd_reg_reg_1 => mii_odd_reg_reg,
      phy_tx_ctl => phy_tx_ctl,
      s_axis_tready_reg_reg_0 => s_axis_tready_reg_reg,
      s_axis_tready_reg_reg_1 => s_axis_tready_reg_reg_0,
      state_next => state_next,
      tx_fifo_axis_tvalid => tx_fifo_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_ip_complete is
  port (
    read_eth_header_reg_reg : out STD_LOGIC;
    tx_eth_type : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_eth_payload_axis_tlast : out STD_LOGIC;
    tx_eth_payload_axis_tuser : out STD_LOGIC;
    s_eth_payload_axis_tready_reg_reg : out STD_LOGIC;
    ip_rx_ip_hdr_valid : out STD_LOGIC;
    ip_rx_eth_hdr_ready : out STD_LOGIC;
    m_ip_payload_axis_tlast_reg_reg : out STD_LOGIC;
    m_ip_payload_axis_tuser_reg_reg : out STD_LOGIC;
    outgoing_ip_payload_axis_tready : out STD_LOGIC;
    ip_tx_ip_hdr_ready : out STD_LOGIC;
    s_eth_payload_axis_tready_reg_reg_0 : out STD_LOGIC;
    arp_rx_eth_hdr_ready : out STD_LOGIC;
    drop_packet_reg : out STD_LOGIC;
    s_select_none_reg_reg_0 : out STD_LOGIC;
    s_select_ip_reg_reg_0 : out STD_LOGIC;
    s_select_arp_reg_reg_0 : out STD_LOGIC;
    m_eth_payload_axis_tvalid_reg_reg : out STD_LOGIC;
    m_ip_payload_axis_tvalid_reg_reg : out STD_LOGIC;
    \cache_query_request_ip_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    arp_request_operation_reg_reg : out STD_LOGIC;
    \cache_query_request_ip_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    query_request_ready_reg_reg : out STD_LOGIC;
    Q : out STD_LOGIC;
    \word_count_reg_reg[0]\ : out STD_LOGIC;
    s_ip_payload_axis_tready_reg_reg : out STD_LOGIC;
    s_select_ip_reg0 : out STD_LOGIC;
    s_select_arp_reg_reg_1 : out STD_LOGIC;
    \m_ip_protocol_reg_reg[3]\ : out STD_LOGIC;
    m_axis_tuser_int : out STD_LOGIC;
    flush_save : out STD_LOGIC;
    m_ip_payload_axis_tlast_reg_reg_0 : out STD_LOGIC;
    m_udp_payload_axis_tlast_int : out STD_LOGIC;
    m_ip_payload_axis_tlast_reg_reg_1 : out STD_LOGIC;
    m_ip_payload_axis_tvalid_reg_reg_0 : out STD_LOGIC;
    m_ip_hdr_valid_reg_reg : out STD_LOGIC;
    s_select_udp_reg0 : out STD_LOGIC;
    \m_eth_dest_mac_reg_reg[47]\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \m_eth_payload_axis_tdata_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \m_ip_source_ip_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_ip_payload_axis_tdata_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_eth_header_next : in STD_LOGIC;
    temp_m_eth_payload_axis_tlast_reg_reg : in STD_LOGIC;
    ip_tx_ip_protocol : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_select_none_reg_reg_1 : in STD_LOGIC;
    \cache_query_request_ip_reg_reg[1]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \cache_query_request_ip_reg_reg[0]_1\ : in STD_LOGIC;
    ip_addr_mem_reg : in STD_LOGIC;
    ip_addr_mem_reg_0 : in STD_LOGIC;
    ip_addr_mem_reg_1 : in STD_LOGIC;
    ip_addr_mem_reg_2 : in STD_LOGIC;
    ip_addr_mem_reg_3 : in STD_LOGIC;
    ip_addr_mem_reg_4 : in STD_LOGIC;
    ip_addr_mem_reg_5 : in STD_LOGIC;
    ip_addr_mem_reg_6 : in STD_LOGIC;
    tx_eth_payload_axis_tready : in STD_LOGIC;
    ip_rx_ip_payload_axis_tready : in STD_LOGIC;
    ip_tx_ip_payload_axis_tlast : in STD_LOGIC;
    tx_eth_hdr_ready : in STD_LOGIC;
    udp_rx_ip_payload_axis_tready : in STD_LOGIC;
    m_ip_payload_axis_tready_int_reg_reg : in STD_LOGIC;
    m_ip_payload_axis_tready_int_reg_reg_0 : in STD_LOGIC;
    rx_eth_payload_axis_tlast : in STD_LOGIC;
    \m_ip_version_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_eth_payload_axis_tvalid : in STD_LOGIC;
    s_eth_hdr_ready_reg_reg : in STD_LOGIC;
    rx_eth_payload_axis_tuser : in STD_LOGIC;
    \last_word_data_reg_reg[0]\ : in STD_LOGIC;
    s_eth_hdr_ready_reg_reg_0 : in STD_LOGIC;
    s_select_ip_reg_reg_1 : in STD_LOGIC;
    \FSM_sequential_state_reg_reg[0]\ : in STD_LOGIC;
    ip_tx_ip_payload_axis_tvalid : in STD_LOGIC;
    ip_tx_ip_payload_axis_tuser : in STD_LOGIC;
    \FSM_onehot_state_reg_reg[0]\ : in STD_LOGIC;
    \temp_m_eth_payload_axis_tdata_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    read_arp_header_reg_reg : in STD_LOGIC;
    cache_query_request_valid_reg_reg : in STD_LOGIC;
    udp_rx_ip_hdr_ready : in STD_LOGIC;
    ip_tx_ip_hdr_valid : in STD_LOGIC;
    s_select_arp : in STD_LOGIC;
    send_eth_payload_reg : in STD_LOGIC;
    ip_addr_mem_reg_7 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    temp_m_udp_payload_axis_tlast_reg_reg : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_eth_src_mac_reg_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 );
    \ip_length_reg_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ip_ttl_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ip_source_ip_reg_reg[31]\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_ip_complete : entity is "ip_complete";
end design_1_axis_udp_ethernet_0_0_ip_complete;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_ip_complete is
  signal \arp_eth_tx_inst/data13\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \arp_eth_tx_inst/m_eth_payload_axis_tready_int_early\ : STD_LOGIC;
  signal \arp_eth_tx_inst/m_eth_payload_axis_tready_int_reg\ : STD_LOGIC;
  signal \arp_eth_tx_inst/store_eth_payload_int_to_temp\ : STD_LOGIC;
  signal arp_inst_n_10 : STD_LOGIC;
  signal arp_inst_n_26 : STD_LOGIC;
  signal arp_inst_n_28 : STD_LOGIC;
  signal arp_inst_n_29 : STD_LOGIC;
  signal arp_inst_n_8 : STD_LOGIC;
  signal arp_request_ready : STD_LOGIC;
  signal arp_request_valid : STD_LOGIC;
  signal arp_response_mac : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal arp_response_ready : STD_LOGIC;
  signal arp_response_valid : STD_LOGIC;
  signal arp_tx_eth_dest_mac : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal arp_tx_eth_hdr_valid : STD_LOGIC;
  signal arp_tx_eth_payload_axis_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal arp_tx_eth_payload_axis_tlast : STD_LOGIC;
  signal arp_tx_eth_payload_axis_tvalid : STD_LOGIC;
  signal current_s_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal current_s_tlast : STD_LOGIC;
  signal eth_arb_mux_inst_n_10 : STD_LOGIC;
  signal eth_arb_mux_inst_n_13 : STD_LOGIC;
  signal eth_arb_mux_inst_n_14 : STD_LOGIC;
  signal eth_arb_mux_inst_n_15 : STD_LOGIC;
  signal eth_arb_mux_inst_n_19 : STD_LOGIC;
  signal eth_arb_mux_inst_n_21 : STD_LOGIC;
  signal eth_arb_mux_inst_n_8 : STD_LOGIC;
  signal eth_arb_mux_inst_n_9 : STD_LOGIC;
  signal grant_encoded : STD_LOGIC;
  signal grant_valid : STD_LOGIC;
  signal \ip_eth_tx_inst/m_eth_payload_axis_tready_int_reg\ : STD_LOGIC;
  signal ip_inst_n_2 : STD_LOGIC;
  signal ip_tx_eth_hdr_ready : STD_LOGIC;
  signal ip_tx_eth_hdr_valid : STD_LOGIC;
  signal ip_tx_eth_payload_axis_tlast : STD_LOGIC;
  signal ip_tx_eth_payload_axis_tvalid : STD_LOGIC;
  signal m_eth_dest_mac_reg0 : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal m_eth_payload_axis_tdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal m_eth_payload_axis_tready_int_reg : STD_LOGIC;
  signal m_eth_type_reg0 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \^s_eth_payload_axis_tready_reg_reg\ : STD_LOGIC;
  signal \^s_select_arp_reg_reg_0\ : STD_LOGIC;
  signal \^s_select_ip_reg_reg_0\ : STD_LOGIC;
  signal \^s_select_none_reg_reg_0\ : STD_LOGIC;
begin
  s_eth_payload_axis_tready_reg_reg <= \^s_eth_payload_axis_tready_reg_reg\;
  s_select_arp_reg_reg_0 <= \^s_select_arp_reg_reg_0\;
  s_select_ip_reg_reg_0 <= \^s_select_ip_reg_reg_0\;
  s_select_none_reg_reg_0 <= \^s_select_none_reg_reg_0\;
arp_inst: entity work.design_1_axis_udp_ethernet_0_0_arp
     port map (
      D(6 downto 0) => D(7 downto 1),
      E(0) => \arp_eth_tx_inst/store_eth_payload_int_to_temp\,
      Q(0) => eth_arb_mux_inst_n_21,
      SR(0) => SR(0),
      arp_request_operation_reg_reg_0 => arp_request_operation_reg_reg,
      arp_request_ready => arp_request_ready,
      arp_request_valid => arp_request_valid,
      arp_response_error_reg_reg_0 => arp_inst_n_10,
      \arp_response_mac_reg_reg[47]_0\(47 downto 0) => arp_response_mac(47 downto 0),
      arp_response_ready => arp_response_ready,
      arp_response_valid => arp_response_valid,
      arp_rx_eth_hdr_ready => arp_rx_eth_hdr_ready,
      arp_tx_eth_hdr_valid => arp_tx_eth_hdr_valid,
      arp_tx_eth_payload_axis_tlast => arp_tx_eth_payload_axis_tlast,
      arp_tx_eth_payload_axis_tvalid => arp_tx_eth_payload_axis_tvalid,
      \cache_query_request_ip_reg_reg[0]_0\(0) => \cache_query_request_ip_reg_reg[0]\(0),
      \cache_query_request_ip_reg_reg[0]_1\(8 downto 0) => \cache_query_request_ip_reg_reg[0]_0\(8 downto 0),
      \cache_query_request_ip_reg_reg[0]_2\ => \cache_query_request_ip_reg_reg[0]_1\,
      \cache_query_request_ip_reg_reg[1]_0\ => \cache_query_request_ip_reg_reg[1]\,
      cache_query_request_valid_reg_reg_0 => cache_query_request_valid_reg_reg,
      data13(0) => \arp_eth_tx_inst/data13\(7),
      grant_encoded => grant_encoded,
      ip_addr_mem_reg => ip_addr_mem_reg,
      ip_addr_mem_reg_0 => ip_addr_mem_reg_0,
      ip_addr_mem_reg_1 => ip_addr_mem_reg_1,
      ip_addr_mem_reg_2 => ip_addr_mem_reg_2,
      ip_addr_mem_reg_3 => ip_addr_mem_reg_3,
      ip_addr_mem_reg_4 => ip_addr_mem_reg_4,
      ip_addr_mem_reg_5 => ip_addr_mem_reg_5,
      ip_addr_mem_reg_6 => ip_addr_mem_reg_6,
      ip_addr_mem_reg_7 => ip_addr_mem_reg_7,
      \m_arp_tha_reg_reg[7]\(7 downto 0) => \m_ip_version_reg_reg[3]\(7 downto 0),
      \m_eth_dest_mac_reg_reg[47]\(47 downto 0) => arp_tx_eth_dest_mac(47 downto 0),
      \m_eth_payload_axis_tdata_reg_reg[7]\(7 downto 0) => arp_tx_eth_payload_axis_tdata(7 downto 0),
      \m_eth_payload_axis_tdata_reg_reg[7]_0\ => temp_m_eth_payload_axis_tlast_reg_reg,
      m_eth_payload_axis_tlast_reg_reg(0) => eth_arb_mux_inst_n_13,
      m_eth_payload_axis_tlast_reg_reg_0 => eth_arb_mux_inst_n_14,
      m_eth_payload_axis_tready_int_early => \arp_eth_tx_inst/m_eth_payload_axis_tready_int_early\,
      m_eth_payload_axis_tready_int_reg => \arp_eth_tx_inst/m_eth_payload_axis_tready_int_reg\,
      m_eth_payload_axis_tready_int_reg_reg => arp_inst_n_26,
      \m_eth_src_mac_reg_reg[47]\(47 downto 0) => \m_eth_src_mac_reg_reg[47]\(47 downto 0),
      m_eth_type_reg0(0) => m_eth_type_reg0(2),
      \ptr_reg_reg[0]\ => \^s_select_arp_reg_reg_0\,
      query_request_ready_reg_reg(0) => query_request_ready_reg_reg,
      read_arp_header_reg_reg => read_arp_header_reg_reg,
      read_eth_header_next => read_eth_header_next,
      read_eth_header_reg_reg => read_eth_header_reg_reg,
      rx_eth_payload_axis_tlast => rx_eth_payload_axis_tlast,
      rx_eth_payload_axis_tuser => rx_eth_payload_axis_tuser,
      rx_eth_payload_axis_tvalid => rx_eth_payload_axis_tvalid,
      s_eth_payload_axis_tready_reg_reg => s_eth_payload_axis_tready_reg_reg_0,
      s_select_arp => s_select_arp,
      s_select_arp_reg_reg => s_select_arp_reg_reg_1,
      s_select_arp_reg_reg_0 => arp_inst_n_28,
      s_select_ip_reg0 => s_select_ip_reg0,
      s_select_ip_reg_reg => arp_inst_n_29,
      s_select_ip_reg_reg_0 => \^s_select_ip_reg_reg_0\,
      s_select_ip_reg_reg_1 => s_select_ip_reg_reg_1,
      sync_reg(0) => sync_reg(0),
      temp_m_eth_payload_axis_tvalid_reg_reg => arp_inst_n_8,
      temp_m_eth_payload_axis_tvalid_reg_reg_0 => \^s_eth_payload_axis_tready_reg_reg\,
      temp_m_eth_payload_axis_tvalid_reg_reg_1 => \^s_select_none_reg_reg_0\,
      temp_m_eth_payload_axis_tvalid_reg_reg_2 => eth_arb_mux_inst_n_15
    );
eth_arb_mux_inst: entity work.design_1_axis_udp_ethernet_0_0_eth_arb_mux
     port map (
      D(47 downto 0) => m_eth_dest_mac_reg0(47 downto 0),
      E(0) => eth_arb_mux_inst_n_8,
      Q(7 downto 0) => m_eth_payload_axis_tdata_reg(7 downto 0),
      arp_tx_eth_hdr_valid => arp_tx_eth_hdr_valid,
      arp_tx_eth_payload_axis_tlast => arp_tx_eth_payload_axis_tlast,
      arp_tx_eth_payload_axis_tvalid => arp_tx_eth_payload_axis_tvalid,
      current_s_tlast => current_s_tlast,
      flush_save => flush_save,
      grant_encoded => grant_encoded,
      \grant_encoded_reg_reg[0]\ => eth_arb_mux_inst_n_10,
      \grant_encoded_reg_reg[0]_0\ => eth_arb_mux_inst_n_15,
      \grant_encoded_reg_reg[0]_1\(0) => eth_arb_mux_inst_n_19,
      \grant_encoded_reg_reg[0]_2\ => temp_m_eth_payload_axis_tlast_reg_reg,
      grant_valid => grant_valid,
      ip_tx_eth_hdr_valid => ip_tx_eth_hdr_valid,
      ip_tx_eth_payload_axis_tlast => ip_tx_eth_payload_axis_tlast,
      ip_tx_eth_payload_axis_tvalid => ip_tx_eth_payload_axis_tvalid,
      m_axis_tuser_int => m_axis_tuser_int,
      \m_eth_dest_mac_reg_reg[47]_0\(47 downto 0) => \m_eth_dest_mac_reg_reg[47]\(47 downto 0),
      m_eth_hdr_valid_reg_reg_0 => Q,
      \m_eth_payload_axis_tdata_reg_reg[7]_0\(7 downto 0) => \m_eth_payload_axis_tdata_reg_reg[7]\(7 downto 0),
      \m_eth_payload_axis_tdata_reg_reg[7]_1\(7 downto 0) => arp_tx_eth_payload_axis_tdata(7 downto 0),
      m_eth_payload_axis_tready_int_early => \arp_eth_tx_inst/m_eth_payload_axis_tready_int_early\,
      m_eth_payload_axis_tready_int_reg => m_eth_payload_axis_tready_int_reg,
      m_eth_payload_axis_tready_int_reg_0 => \ip_eth_tx_inst/m_eth_payload_axis_tready_int_reg\,
      m_eth_payload_axis_tready_int_reg_1 => \arp_eth_tx_inst/m_eth_payload_axis_tready_int_reg\,
      m_eth_payload_axis_tready_int_reg_reg_0 => eth_arb_mux_inst_n_9,
      m_eth_payload_axis_tready_int_reg_reg_1(0) => \arp_eth_tx_inst/store_eth_payload_int_to_temp\,
      m_eth_payload_axis_tready_int_reg_reg_2 => eth_arb_mux_inst_n_14,
      m_eth_payload_axis_tready_int_reg_reg_3 => arp_inst_n_8,
      m_eth_payload_axis_tready_int_reg_reg_4 => arp_inst_n_26,
      m_eth_payload_axis_tvalid_reg_reg_0 => m_eth_payload_axis_tvalid_reg_reg,
      m_eth_payload_axis_tvalid_reg_reg_1(0) => eth_arb_mux_inst_n_13,
      m_eth_type_reg0(1) => m_eth_type_reg0(11),
      m_eth_type_reg0(0) => m_eth_type_reg0(2),
      \s_eth_hdr_ready_reg_reg[1]_0\(1) => ip_tx_eth_hdr_ready,
      \s_eth_hdr_ready_reg_reg[1]_0\(0) => eth_arb_mux_inst_n_21,
      send_eth_payload_reg => send_eth_payload_reg,
      sync_reg(0) => sync_reg(0),
      \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(7 downto 0) => current_s_tdata(7 downto 0),
      \temp_m_eth_payload_axis_tuser_reg_reg[0]_0\ => ip_inst_n_2,
      tx_eth_hdr_ready => tx_eth_hdr_ready,
      tx_eth_payload_axis_tlast => tx_eth_payload_axis_tlast,
      tx_eth_payload_axis_tready => tx_eth_payload_axis_tready,
      tx_eth_payload_axis_tuser => tx_eth_payload_axis_tuser,
      tx_eth_type(1 downto 0) => tx_eth_type(1 downto 0)
    );
ip_inst: entity work.design_1_axis_udp_ethernet_0_0_ip
     port map (
      D(47 downto 0) => m_eth_dest_mac_reg0(47 downto 0),
      E(0) => eth_arb_mux_inst_n_8,
      \FSM_onehot_state_reg_reg[0]\ => \FSM_onehot_state_reg_reg[0]\,
      \FSM_sequential_state_reg_reg[0]_0\ => s_select_ip_reg_reg_1,
      \FSM_sequential_state_reg_reg[0]_1\ => \FSM_sequential_state_reg_reg[0]\,
      Q(7 downto 0) => m_eth_payload_axis_tdata_reg(7 downto 0),
      arp_request_ready => arp_request_ready,
      arp_request_valid => arp_request_valid,
      arp_response_ready => arp_response_ready,
      arp_response_valid => arp_response_valid,
      arp_tx_eth_payload_axis_tlast => arp_tx_eth_payload_axis_tlast,
      current_s_tlast => current_s_tlast,
      data13(0) => \arp_eth_tx_inst/data13\(7),
      drop_packet_reg => drop_packet_reg,
      grant_encoded => grant_encoded,
      grant_valid => grant_valid,
      \hdr_sum_reg_reg[0]\ => \^s_select_ip_reg_reg_0\,
      \ip_dest_ip_reg_reg[31]\(31 downto 0) => D(31 downto 0),
      \ip_length_reg_reg[15]\(15 downto 0) => \ip_length_reg_reg[15]\(15 downto 0),
      ip_rx_eth_hdr_ready => ip_rx_eth_hdr_ready,
      ip_rx_ip_hdr_valid => ip_rx_ip_hdr_valid,
      ip_rx_ip_payload_axis_tready => ip_rx_ip_payload_axis_tready,
      \ip_source_ip_reg_reg[31]\(11 downto 0) => \ip_source_ip_reg_reg[31]\(11 downto 0),
      \ip_ttl_reg_reg[7]\(1 downto 0) => \ip_ttl_reg_reg[7]\(1 downto 0),
      ip_tx_eth_hdr_valid => ip_tx_eth_hdr_valid,
      ip_tx_eth_payload_axis_tlast => ip_tx_eth_payload_axis_tlast,
      ip_tx_eth_payload_axis_tvalid => ip_tx_eth_payload_axis_tvalid,
      ip_tx_ip_hdr_ready => ip_tx_ip_hdr_ready,
      ip_tx_ip_hdr_valid => ip_tx_ip_hdr_valid,
      ip_tx_ip_payload_axis_tlast => ip_tx_ip_payload_axis_tlast,
      ip_tx_ip_payload_axis_tuser => ip_tx_ip_payload_axis_tuser,
      ip_tx_ip_payload_axis_tvalid => ip_tx_ip_payload_axis_tvalid,
      ip_tx_ip_protocol(0) => ip_tx_ip_protocol(0),
      \last_word_data_reg_reg[0]\ => \last_word_data_reg_reg[0]\,
      \m_eth_dest_mac_reg_reg[47]\(47 downto 0) => arp_tx_eth_dest_mac(47 downto 0),
      m_eth_hdr_valid_reg_reg(0) => ip_tx_eth_hdr_ready,
      \m_eth_payload_axis_tdata_reg_reg[6]\ => eth_arb_mux_inst_n_9,
      \m_eth_payload_axis_tdata_reg_reg[7]\(7 downto 0) => current_s_tdata(7 downto 0),
      m_eth_payload_axis_tready_int_reg => \ip_eth_tx_inst/m_eth_payload_axis_tready_int_reg\,
      m_eth_payload_axis_tready_int_reg_0 => m_eth_payload_axis_tready_int_reg,
      m_eth_payload_axis_tuser_reg_reg => ip_inst_n_2,
      m_eth_type_reg0(0) => m_eth_type_reg0(11),
      m_ip_hdr_valid_reg_reg => m_ip_hdr_valid_reg_reg,
      \m_ip_payload_axis_tdata_reg_reg[7]\(7 downto 0) => \m_ip_payload_axis_tdata_reg_reg[7]\(7 downto 0),
      m_ip_payload_axis_tlast_reg_reg => m_ip_payload_axis_tlast_reg_reg,
      m_ip_payload_axis_tlast_reg_reg_0 => m_ip_payload_axis_tlast_reg_reg_0,
      m_ip_payload_axis_tlast_reg_reg_1 => m_ip_payload_axis_tlast_reg_reg_1,
      m_ip_payload_axis_tready_int_reg_reg => m_ip_payload_axis_tready_int_reg_reg,
      m_ip_payload_axis_tready_int_reg_reg_0 => m_ip_payload_axis_tready_int_reg_reg_0,
      m_ip_payload_axis_tuser_reg_reg => m_ip_payload_axis_tuser_reg_reg,
      m_ip_payload_axis_tvalid_reg_reg => m_ip_payload_axis_tvalid_reg_reg,
      m_ip_payload_axis_tvalid_reg_reg_0 => m_ip_payload_axis_tvalid_reg_reg_0,
      \m_ip_protocol_reg_reg[3]\ => \m_ip_protocol_reg_reg[3]\,
      \m_ip_source_ip_reg_reg[31]\(31 downto 0) => \m_ip_source_ip_reg_reg[31]\(31 downto 0),
      \m_ip_version_reg_reg[3]\(7 downto 0) => \m_ip_version_reg_reg[3]\(7 downto 0),
      m_udp_payload_axis_tlast_int => m_udp_payload_axis_tlast_int,
      \outgoing_eth_dest_mac_reg_reg[47]_0\(47 downto 0) => arp_response_mac(47 downto 0),
      outgoing_ip_hdr_valid_reg_reg_0 => arp_inst_n_10,
      rx_eth_payload_axis_tlast => rx_eth_payload_axis_tlast,
      rx_eth_payload_axis_tuser => rx_eth_payload_axis_tuser,
      rx_eth_payload_axis_tvalid => rx_eth_payload_axis_tvalid,
      s_eth_hdr_ready_reg_reg => s_eth_hdr_ready_reg_reg,
      s_eth_hdr_ready_reg_reg_0 => s_eth_hdr_ready_reg_reg_0,
      s_eth_payload_axis_tready_reg_reg => \^s_eth_payload_axis_tready_reg_reg\,
      s_ip_payload_axis_tready_reg_reg => outgoing_ip_payload_axis_tready,
      s_ip_payload_axis_tready_reg_reg_0 => s_ip_payload_axis_tready_reg_reg,
      s_ip_payload_axis_tready_reg_reg_1 => eth_arb_mux_inst_n_10,
      s_select_udp_reg0 => s_select_udp_reg0,
      sync_reg(0) => sync_reg(0),
      \temp_m_eth_payload_axis_tdata_reg_reg[7]\(0) => eth_arb_mux_inst_n_19,
      \temp_m_eth_payload_axis_tdata_reg_reg[7]_0\(7 downto 0) => \temp_m_eth_payload_axis_tdata_reg_reg[7]\(7 downto 0),
      \temp_m_eth_payload_axis_tdata_reg_reg[7]_1\(7 downto 0) => arp_tx_eth_payload_axis_tdata(7 downto 0),
      temp_m_eth_payload_axis_tlast_reg_reg => temp_m_eth_payload_axis_tlast_reg_reg,
      temp_m_udp_payload_axis_tlast_reg_reg(1 downto 0) => temp_m_udp_payload_axis_tlast_reg_reg(1 downto 0),
      udp_rx_ip_hdr_ready => udp_rx_ip_hdr_ready,
      udp_rx_ip_payload_axis_tready => udp_rx_ip_payload_axis_tready,
      \word_count_reg_reg[0]\ => \word_count_reg_reg[0]\
    );
s_select_arp_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => '1',
      D => arp_inst_n_28,
      Q => \^s_select_arp_reg_reg_0\,
      R => '0'
    );
s_select_ip_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => '1',
      D => arp_inst_n_29,
      Q => \^s_select_ip_reg_reg_0\,
      R => '0'
    );
s_select_none_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => temp_m_eth_payload_axis_tlast_reg_reg,
      CE => '1',
      D => s_select_none_reg_reg_1,
      Q => \^s_select_none_reg_reg_0\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_rgmii_phy_if is
  port (
    phy_tx_clk : out STD_LOGIC;
    rgmii_tx_clk_2_reg_0 : out STD_LOGIC;
    rgmii_tx_clk_fall_reg_0 : out STD_LOGIC;
    rgmii_tx_clk_fall_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    state_next : out STD_LOGIC;
    \speed_reg_reg[1]_inv\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rgmii_tx_clk_fall_reg_2 : out STD_LOGIC;
    \gmii_rxd_d0_reg[6]\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 4 downto 0 );
    gmii_rx_dv_d00 : out STD_LOGIC;
    gmii_rx_dv_d20 : out STD_LOGIC;
    gmii_rx_dv_d30 : out STD_LOGIC;
    gmii_rx_dv_d40 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 3 downto 0 );
    q2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_clk : out STD_LOGIC;
    \^q\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \rx_rst_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_rst_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clk90_int : in STD_LOGIC;
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgmii_tx_clk_2_reg_1 : in STD_LOGIC;
    speed_int : in STD_LOGIC_VECTOR ( 1 downto 0 );
    mii_odd_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    mii_odd_i_2 : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gmii_rx_dv_d0 : in STD_LOGIC;
    gmii_rx_dv_d2_reg : in STD_LOGIC;
    gmii_rx_dv_d2 : in STD_LOGIC;
    gmii_rx_dv_d3 : in STD_LOGIC;
    \gmii_rxd_d0_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    input_d : in STD_LOGIC_VECTOR ( 4 downto 0 );
    phy_rx_clk : in STD_LOGIC;
    d1 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    d2 : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_rgmii_phy_if : entity is "rgmii_phy_if";
end design_1_axis_udp_ethernet_0_0_rgmii_phy_if;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_rgmii_phy_if is
  signal \count_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \count_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \count_reg[5]_i_3_n_0\ : STD_LOGIC;
  signal \count_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \^output_clk\ : STD_LOGIC;
  signal rgmii_tx_clk_1_i_1_n_0 : STD_LOGIC;
  signal rgmii_tx_clk_1_i_2_n_0 : STD_LOGIC;
  signal rgmii_tx_clk_1_i_3_n_0 : STD_LOGIC;
  signal rgmii_tx_clk_1_i_4_n_0 : STD_LOGIC;
  signal rgmii_tx_clk_1_reg_n_0 : STD_LOGIC;
  signal rgmii_tx_clk_2_i_1_n_0 : STD_LOGIC;
  signal rgmii_tx_clk_2_i_2_n_0 : STD_LOGIC;
  signal \^rgmii_tx_clk_2_reg_0\ : STD_LOGIC;
  signal rgmii_tx_clk_fall_i_1_n_0 : STD_LOGIC;
  signal rgmii_tx_clk_fall_i_2_n_0 : STD_LOGIC;
  signal \^rgmii_tx_clk_fall_reg_0\ : STD_LOGIC;
  signal \rx_rst_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \rx_rst_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \rx_rst_reg_reg_n_0_[3]\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \tx_rst_reg_reg_n_0_[1]\ : STD_LOGIC;
  signal \tx_rst_reg_reg_n_0_[2]\ : STD_LOGIC;
  signal \tx_rst_reg_reg_n_0_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state_reg[2]_i_1__0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \count_reg[0]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count_reg[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \count_reg[2]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \count_reg[3]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \count_reg[5]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \count_reg[5]_i_4\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \gmii_txd_reg[7]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \gmii_txd_reg[7]_i_2\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \mii_msn_reg[3]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of mii_odd_reg_i_3 : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of rgmii_tx_clk_1_i_1 : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of rgmii_tx_clk_1_i_3 : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of rgmii_tx_clk_fall_i_1 : label is "soft_lutpair56";
begin
  output_clk <= \^output_clk\;
  rgmii_tx_clk_2_reg_0 <= \^rgmii_tx_clk_2_reg_0\;
  rgmii_tx_clk_fall_reg_0 <= \^rgmii_tx_clk_fall_reg_0\;
\FSM_sequential_state_reg[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0DDD"
    )
        port map (
      I0 => speed_int(1),
      I1 => \^rgmii_tx_clk_fall_reg_0\,
      I2 => mii_odd_reg,
      I3 => Q(0),
      O => state_next
    );
clk_oddr_inst: entity work.design_1_axis_udp_ethernet_0_0_oddr
     port map (
      clk90_int => clk90_int,
      phy_tx_clk => phy_tx_clk,
      phy_tx_clk_0 => rgmii_tx_clk_1_reg_n_0,
      phy_tx_clk_1 => \^rgmii_tx_clk_2_reg_0\
    );
\count_reg[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sel0(0),
      I1 => \count_reg[5]_i_3_n_0\,
      O => \count_reg[0]_i_1_n_0\
    );
\count_reg[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => sel0(0),
      I1 => sel0(1),
      I2 => \count_reg[5]_i_3_n_0\,
      O => \count_reg[1]_i_1_n_0\
    );
\count_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0078"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(2),
      I3 => \count_reg[5]_i_3_n_0\,
      O => \count_reg[2]_i_1_n_0\
    );
\count_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => sel0(1),
      I3 => sel0(3),
      I4 => \count_reg[5]_i_3_n_0\,
      O => \count_reg[3]_i_1_n_0\
    );
\count_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001444"
    )
        port map (
      I0 => speed_int(0),
      I1 => sel0(4),
      I2 => \count_reg[5]_i_2_n_0\,
      I3 => sel0(3),
      I4 => \count_reg[4]_i_2_n_0\,
      O => \count_reg[4]_i_1_n_0\
    );
\count_reg[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE000000000000"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      I2 => sel0(3),
      I3 => sel0(2),
      I4 => sel0(5),
      I5 => sel0(4),
      O => \count_reg[4]_i_2_n_0\
    );
\count_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007F80"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => \count_reg[5]_i_2_n_0\,
      I3 => sel0(5),
      I4 => \count_reg[5]_i_3_n_0\,
      O => \count_reg[5]_i_1_n_0\
    );
\count_reg[5]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => sel0(2),
      I1 => sel0(0),
      I2 => sel0(1),
      O => \count_reg[5]_i_2_n_0\
    );
\count_reg[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBB8"
    )
        port map (
      I0 => \count_reg[4]_i_2_n_0\,
      I1 => \count_reg[5]_i_4_n_0\,
      I2 => sel0(5),
      I3 => sel0(4),
      I4 => sel0(2),
      I5 => sel0(3),
      O => \count_reg[5]_i_3_n_0\
    );
\count_reg[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => speed_int(1),
      I1 => speed_int(0),
      O => \count_reg[5]_i_4_n_0\
    );
\count_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg_1,
      CE => speed_int(1),
      D => \count_reg[0]_i_1_n_0\,
      Q => sel0(0),
      R => sync_reg(0)
    );
\count_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg_1,
      CE => speed_int(1),
      D => \count_reg[1]_i_1_n_0\,
      Q => sel0(1),
      R => sync_reg(0)
    );
\count_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg_1,
      CE => speed_int(1),
      D => \count_reg[2]_i_1_n_0\,
      Q => sel0(2),
      R => sync_reg(0)
    );
\count_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg_1,
      CE => speed_int(1),
      D => \count_reg[3]_i_1_n_0\,
      Q => sel0(3),
      R => sync_reg(0)
    );
\count_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg_1,
      CE => speed_int(1),
      D => \count_reg[4]_i_1_n_0\,
      Q => sel0(4),
      R => sync_reg(0)
    );
\count_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg_1,
      CE => speed_int(1),
      D => \count_reg[5]_i_1_n_0\,
      Q => sel0(5),
      R => sync_reg(0)
    );
data_oddr_inst: entity work.\design_1_axis_udp_ethernet_0_0_oddr__parameterized0\
     port map (
      d1(4 downto 0) => d1(4 downto 0),
      d2(4 downto 0) => d2(4 downto 0),
      \phy_txd[3]\ => rgmii_tx_clk_2_reg_1,
      q(4 downto 0) => \^q\(4 downto 0)
    );
\gmii_txd_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => Q(0),
      I1 => speed_int(1),
      I2 => \^rgmii_tx_clk_fall_reg_0\,
      O => SR(0)
    );
\gmii_txd_reg[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => speed_int(1),
      I1 => \^rgmii_tx_clk_fall_reg_0\,
      O => \speed_reg_reg[1]_inv\(0)
    );
\mii_msn_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0B00"
    )
        port map (
      I0 => \^rgmii_tx_clk_fall_reg_0\,
      I1 => speed_int(1),
      I2 => mii_odd_reg,
      I3 => Q(0),
      O => rgmii_tx_clk_fall_reg_1(0)
    );
mii_odd_reg_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^rgmii_tx_clk_fall_reg_0\,
      I1 => speed_int(1),
      O => rgmii_tx_clk_fall_reg_2
    );
rgmii_tx_clk_1_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEAFF"
    )
        port map (
      I0 => rgmii_tx_clk_1_i_2_n_0,
      I1 => \^rgmii_tx_clk_2_reg_0\,
      I2 => speed_int(0),
      I3 => speed_int(1),
      I4 => sync_reg(0),
      O => rgmii_tx_clk_1_i_1_n_0
    );
rgmii_tx_clk_1_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"444F444F444F4444"
    )
        port map (
      I0 => rgmii_tx_clk_fall_i_2_n_0,
      I1 => rgmii_tx_clk_1_i_3_n_0,
      I2 => speed_int(0),
      I3 => \count_reg[4]_i_2_n_0\,
      I4 => \^rgmii_tx_clk_2_reg_0\,
      I5 => rgmii_tx_clk_1_i_4_n_0,
      O => rgmii_tx_clk_1_i_2_n_0
    );
rgmii_tx_clk_1_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sel0(1),
      I1 => sel0(0),
      O => rgmii_tx_clk_1_i_3_n_0
    );
rgmii_tx_clk_1_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => sel0(2),
      I5 => sel0(5),
      O => rgmii_tx_clk_1_i_4_n_0
    );
rgmii_tx_clk_1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rgmii_tx_clk_2_reg_1,
      CE => '1',
      D => rgmii_tx_clk_1_i_1_n_0,
      Q => rgmii_tx_clk_1_reg_n_0,
      R => '0'
    );
rgmii_tx_clk_2_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B0B0A0B08080A08"
    )
        port map (
      I0 => rgmii_tx_clk_1_i_2_n_0,
      I1 => rgmii_tx_clk_fall_i_2_n_0,
      I2 => rgmii_tx_clk_2_i_2_n_0,
      I3 => sel0(1),
      I4 => sel0(0),
      I5 => \^rgmii_tx_clk_2_reg_0\,
      O => rgmii_tx_clk_2_i_1_n_0
    );
rgmii_tx_clk_2_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"D"
    )
        port map (
      I0 => speed_int(1),
      I1 => sync_reg(0),
      O => rgmii_tx_clk_2_i_2_n_0
    );
rgmii_tx_clk_2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg_1,
      CE => '1',
      D => rgmii_tx_clk_2_i_1_n_0,
      Q => \^rgmii_tx_clk_2_reg_0\,
      R => '0'
    );
rgmii_tx_clk_fall_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AF8F"
    )
        port map (
      I0 => rgmii_tx_clk_fall_i_2_n_0,
      I1 => \count_reg[4]_i_2_n_0\,
      I2 => speed_int(1),
      I3 => speed_int(0),
      O => rgmii_tx_clk_fall_i_1_n_0
    );
rgmii_tx_clk_fall_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => speed_int(0),
      I1 => sel0(3),
      I2 => sel0(2),
      I3 => sel0(4),
      I4 => sel0(5),
      O => rgmii_tx_clk_fall_i_2_n_0
    );
rgmii_tx_clk_fall_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => rgmii_tx_clk_2_reg_1,
      CE => '1',
      D => rgmii_tx_clk_fall_i_1_n_0,
      Q => \^rgmii_tx_clk_fall_reg_0\,
      S => sync_reg(0)
    );
\rx_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^output_clk\,
      CE => '1',
      D => \rx_rst_reg_reg_n_0_[1]\,
      PRE => sync_reg(0),
      Q => \rx_rst_reg_reg[0]_0\(0)
    );
\rx_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^output_clk\,
      CE => '1',
      D => \rx_rst_reg_reg_n_0_[2]\,
      PRE => sync_reg(0),
      Q => \rx_rst_reg_reg_n_0_[1]\
    );
\rx_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^output_clk\,
      CE => '1',
      D => \rx_rst_reg_reg_n_0_[3]\,
      PRE => sync_reg(0),
      Q => \rx_rst_reg_reg_n_0_[2]\
    );
\rx_rst_reg_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => \^output_clk\,
      CE => '1',
      D => '0',
      PRE => sync_reg(0),
      Q => \rx_rst_reg_reg_n_0_[3]\
    );
rx_ssio_ddr_inst: entity work.design_1_axis_udp_ethernet_0_0_ssio_ddr_in
     port map (
      D(3 downto 0) => D(3 downto 0),
      gmii_rx_dv_d0 => gmii_rx_dv_d0,
      gmii_rx_dv_d00 => gmii_rx_dv_d00,
      gmii_rx_dv_d2 => gmii_rx_dv_d2,
      gmii_rx_dv_d20 => gmii_rx_dv_d20,
      gmii_rx_dv_d2_reg => gmii_rx_dv_d2_reg,
      gmii_rx_dv_d3 => gmii_rx_dv_d3,
      gmii_rx_dv_d30 => gmii_rx_dv_d30,
      gmii_rx_dv_d40 => gmii_rx_dv_d40,
      \gmii_rxd_d0_reg[6]\ => \gmii_rxd_d0_reg[6]\,
      \gmii_rxd_d0_reg[7]\(0) => \gmii_rxd_d0_reg[7]\(0),
      input_d(4 downto 0) => input_d(4 downto 0),
      mii_odd_i_2(1 downto 0) => mii_odd_i_2(1 downto 0),
      output_clk => \^output_clk\,
      output_q1(4 downto 0) => q1(4 downto 0),
      phy_rx_clk => phy_rx_clk,
      q2(0) => q2(0)
    );
\tx_rst_reg_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rgmii_tx_clk_2_reg_1,
      CE => '1',
      D => \tx_rst_reg_reg_n_0_[1]\,
      PRE => sync_reg(0),
      Q => \tx_rst_reg_reg[0]_0\(0)
    );
\tx_rst_reg_reg[1]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rgmii_tx_clk_2_reg_1,
      CE => '1',
      D => \tx_rst_reg_reg_n_0_[2]\,
      PRE => sync_reg(0),
      Q => \tx_rst_reg_reg_n_0_[1]\
    );
\tx_rst_reg_reg[2]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rgmii_tx_clk_2_reg_1,
      CE => '1',
      D => \tx_rst_reg_reg_n_0_[3]\,
      PRE => sync_reg(0),
      Q => \tx_rst_reg_reg_n_0_[2]\
    );
\tx_rst_reg_reg[3]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rgmii_tx_clk_2_reg_1,
      CE => '1',
      D => '0',
      PRE => sync_reg(0),
      Q => \tx_rst_reg_reg_n_0_[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_udp is
  port (
    udp_rx_ip_payload_axis_tready : out STD_LOGIC;
    udp_rx_ip_hdr_ready : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 9 downto 0 );
    m_ip_payload_axis_tready_int_reg : out STD_LOGIC;
    udp_tx_ip_protocol : out STD_LOGIC_VECTOR ( 0 to 0 );
    udp_tx_ip_payload_axis_tlast : out STD_LOGIC;
    udp_tx_ip_payload_axis_tuser : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    udp_tx_ip_payload_axis_tvalid : out STD_LOGIC;
    \state_reg_reg[1]\ : out STD_LOGIC;
    \state_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    match_cond_reg_reg : out STD_LOGIC;
    no_match_reg_reg : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_state_reg_reg[1]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_axis_tvalid_pipe_reg_reg[0]\ : out STD_LOGIC;
    \state_reg_reg[2]\ : out STD_LOGIC;
    ip_rx_ip_payload_axis_tready : out STD_LOGIC;
    m_ip_hdr_valid_reg_reg : out STD_LOGIC;
    \m_ip_ttl_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_ip_source_ip_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \m_ip_dest_ip_reg_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \m_ip_payload_axis_tdata_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_ip_payload_axis_tvalid_reg_reg : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 9 downto 0 );
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_udp_payload_axis_tlast_int : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \checksum_reg[4]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    tx_udp_payload_axis_tvalid : in STD_LOGIC;
    match_cond_reg : in STD_LOGIC;
    \temp_m_udp_payload_axis_tdata_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    match_cond_reg0 : in STD_LOGIC;
    \temp_m_udp_payload_axis_tdata_reg_reg[7]_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \m_udp_length_reg_reg[8]\ : in STD_LOGIC;
    \hdr_ptr_reg_reg[0]\ : in STD_LOGIC;
    \hdr_ptr_reg_reg[0]_0\ : in STD_LOGIC;
    s_ip_hdr_ready_reg_reg : in STD_LOGIC;
    \m_udp_source_port_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    temp_m_ip_payload_axis_tvalid_reg_reg : in STD_LOGIC;
    m_ip_payload_axis_tready_int_reg_0 : in STD_LOGIC;
    grant_valid : in STD_LOGIC;
    rx_udp_payload_axis_tready : in STD_LOGIC;
    s_ip_payload_axis_tready_reg_reg : in STD_LOGIC;
    m_udp_payload_axis_tvalid_reg_reg : in STD_LOGIC;
    s_ip_hdr_ready_reg_reg_0 : in STD_LOGIC;
    temp_m_udp_payload_axis_tuser_reg_reg : in STD_LOGIC;
    m_ip_hdr_valid_reg_reg_0 : in STD_LOGIC;
    s_select_udp : in STD_LOGIC;
    ip_rx_ip_hdr_valid : in STD_LOGIC;
    tx_eth_hdr_ready : in STD_LOGIC;
    temp_m_ip_payload_axis_tvalid_reg_reg_0 : in STD_LOGIC;
    \m_ip_source_ip_reg_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_udp : entity is "udp";
end design_1_axis_udp_ethernet_0_0_udp;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_udp is
  signal m_ip_dest_ip_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal m_ip_source_ip_reg : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal m_ip_ttl_reg : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal m_udp_checksum_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m_udp_dest_port_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m_udp_length_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal m_udp_source_port_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal match_cond : STD_LOGIC;
  signal p_2_in : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rx_udp_dest_port : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rx_udp_hdr_valid : STD_LOGIC;
  signal tx_udp_hdr_ready : STD_LOGIC;
  signal tx_udp_hdr_valid : STD_LOGIC;
  signal tx_udp_payload_axis_tlast : STD_LOGIC;
  signal tx_udp_payload_axis_tready : STD_LOGIC;
  signal tx_udp_payload_axis_tuser : STD_LOGIC;
  signal tx_udp_payload_axis_tvalid_1 : STD_LOGIC;
  signal udp_checksum_gen_inst_n_10 : STD_LOGIC;
  signal udp_checksum_gen_inst_n_2 : STD_LOGIC;
  signal udp_checksum_gen_inst_n_25 : STD_LOGIC;
  signal udp_checksum_gen_inst_n_26 : STD_LOGIC;
  signal udp_checksum_gen_inst_n_27 : STD_LOGIC;
  signal udp_checksum_gen_inst_n_3 : STD_LOGIC;
  signal udp_checksum_gen_inst_n_4 : STD_LOGIC;
  signal udp_checksum_gen_inst_n_5 : STD_LOGIC;
  signal udp_checksum_gen_inst_n_6 : STD_LOGIC;
  signal udp_checksum_gen_inst_n_7 : STD_LOGIC;
  signal udp_checksum_gen_inst_n_8 : STD_LOGIC;
  signal udp_checksum_gen_inst_n_9 : STD_LOGIC;
  signal udp_ip_rx_inst_n_36 : STD_LOGIC;
  signal udp_ip_rx_inst_n_38 : STD_LOGIC;
  signal udp_ip_rx_inst_n_39 : STD_LOGIC;
  signal udp_ip_rx_inst_n_40 : STD_LOGIC;
  signal udp_ip_rx_inst_n_41 : STD_LOGIC;
  signal udp_ip_rx_inst_n_42 : STD_LOGIC;
  signal udp_ip_rx_inst_n_43 : STD_LOGIC;
  signal udp_ip_rx_inst_n_44 : STD_LOGIC;
  signal udp_ip_rx_inst_n_45 : STD_LOGIC;
  signal udp_ip_rx_inst_n_46 : STD_LOGIC;
  signal udp_ip_rx_inst_n_47 : STD_LOGIC;
  signal udp_ip_rx_inst_n_48 : STD_LOGIC;
  signal udp_ip_rx_inst_n_49 : STD_LOGIC;
  signal udp_ip_rx_inst_n_50 : STD_LOGIC;
  signal udp_ip_rx_inst_n_51 : STD_LOGIC;
  signal udp_ip_rx_inst_n_52 : STD_LOGIC;
  signal udp_ip_rx_inst_n_53 : STD_LOGIC;
  signal udp_ip_rx_inst_n_54 : STD_LOGIC;
  signal udp_ip_rx_inst_n_55 : STD_LOGIC;
  signal udp_ip_rx_inst_n_56 : STD_LOGIC;
  signal udp_ip_rx_inst_n_57 : STD_LOGIC;
  signal udp_ip_rx_inst_n_58 : STD_LOGIC;
  signal udp_ip_rx_inst_n_59 : STD_LOGIC;
  signal udp_ip_rx_inst_n_60 : STD_LOGIC;
  signal udp_ip_rx_inst_n_61 : STD_LOGIC;
  signal udp_ip_rx_inst_n_62 : STD_LOGIC;
  signal udp_ip_rx_inst_n_63 : STD_LOGIC;
  signal udp_ip_rx_inst_n_64 : STD_LOGIC;
  signal udp_ip_rx_inst_n_65 : STD_LOGIC;
  signal udp_ip_rx_inst_n_66 : STD_LOGIC;
  signal udp_ip_rx_inst_n_67 : STD_LOGIC;
  signal udp_ip_rx_inst_n_68 : STD_LOGIC;
  signal udp_ip_rx_inst_n_69 : STD_LOGIC;
  signal udp_ip_rx_inst_n_70 : STD_LOGIC;
  signal udp_ip_rx_inst_n_71 : STD_LOGIC;
  signal udp_ip_rx_inst_n_72 : STD_LOGIC;
  signal udp_ip_rx_inst_n_73 : STD_LOGIC;
  signal udp_ip_rx_inst_n_74 : STD_LOGIC;
  signal udp_ip_rx_inst_n_75 : STD_LOGIC;
  signal udp_ip_rx_inst_n_76 : STD_LOGIC;
  signal udp_ip_rx_inst_n_77 : STD_LOGIC;
  signal udp_ip_rx_inst_n_78 : STD_LOGIC;
  signal udp_ip_rx_inst_n_79 : STD_LOGIC;
  signal udp_ip_rx_inst_n_80 : STD_LOGIC;
  signal udp_ip_rx_inst_n_81 : STD_LOGIC;
  signal udp_ip_rx_inst_n_82 : STD_LOGIC;
  signal udp_ip_rx_inst_n_83 : STD_LOGIC;
  signal udp_ip_rx_inst_n_84 : STD_LOGIC;
  signal udp_ip_rx_inst_n_85 : STD_LOGIC;
  signal udp_ip_tx_inst_n_26 : STD_LOGIC;
begin
udp_checksum_gen_inst: entity work.design_1_axis_udp_ethernet_0_0_udp_checksum_gen
     port map (
      CO(0) => CO(0),
      DI(0) => DI(0),
      DOBDO(9) => tx_udp_payload_axis_tuser,
      DOBDO(8) => tx_udp_payload_axis_tlast,
      DOBDO(7) => udp_checksum_gen_inst_n_2,
      DOBDO(6) => udp_checksum_gen_inst_n_3,
      DOBDO(5) => udp_checksum_gen_inst_n_4,
      DOBDO(4) => udp_checksum_gen_inst_n_5,
      DOBDO(3) => udp_checksum_gen_inst_n_6,
      DOBDO(2) => udp_checksum_gen_inst_n_7,
      DOBDO(1) => udp_checksum_gen_inst_n_8,
      DOBDO(0) => udp_checksum_gen_inst_n_9,
      Q(5 downto 0) => Q(5 downto 0),
      S(1 downto 0) => S(1 downto 0),
      \checksum_reg[4]_i_2_0\(3 downto 0) => \checksum_reg[4]_i_2\(3 downto 0),
      \frame_ptr_reg_reg[0]_0\ => udp_ip_rx_inst_n_36,
      \ip_dest_ip_reg_reg[31]_0\(31) => udp_ip_rx_inst_n_38,
      \ip_dest_ip_reg_reg[31]_0\(30) => udp_ip_rx_inst_n_39,
      \ip_dest_ip_reg_reg[31]_0\(29) => udp_ip_rx_inst_n_40,
      \ip_dest_ip_reg_reg[31]_0\(28) => udp_ip_rx_inst_n_41,
      \ip_dest_ip_reg_reg[31]_0\(27) => udp_ip_rx_inst_n_42,
      \ip_dest_ip_reg_reg[31]_0\(26) => udp_ip_rx_inst_n_43,
      \ip_dest_ip_reg_reg[31]_0\(25) => udp_ip_rx_inst_n_44,
      \ip_dest_ip_reg_reg[31]_0\(24) => udp_ip_rx_inst_n_45,
      \ip_dest_ip_reg_reg[31]_0\(23) => udp_ip_rx_inst_n_46,
      \ip_dest_ip_reg_reg[31]_0\(22) => udp_ip_rx_inst_n_47,
      \ip_dest_ip_reg_reg[31]_0\(21) => udp_ip_rx_inst_n_48,
      \ip_dest_ip_reg_reg[31]_0\(20) => udp_ip_rx_inst_n_49,
      \ip_dest_ip_reg_reg[31]_0\(19) => udp_ip_rx_inst_n_50,
      \ip_dest_ip_reg_reg[31]_0\(18) => udp_ip_rx_inst_n_51,
      \ip_dest_ip_reg_reg[31]_0\(17) => udp_ip_rx_inst_n_52,
      \ip_dest_ip_reg_reg[31]_0\(16) => udp_ip_rx_inst_n_53,
      \ip_dest_ip_reg_reg[31]_0\(15) => udp_ip_rx_inst_n_54,
      \ip_dest_ip_reg_reg[31]_0\(14) => udp_ip_rx_inst_n_55,
      \ip_dest_ip_reg_reg[31]_0\(13) => udp_ip_rx_inst_n_56,
      \ip_dest_ip_reg_reg[31]_0\(12) => udp_ip_rx_inst_n_57,
      \ip_dest_ip_reg_reg[31]_0\(11) => udp_ip_rx_inst_n_58,
      \ip_dest_ip_reg_reg[31]_0\(10) => udp_ip_rx_inst_n_59,
      \ip_dest_ip_reg_reg[31]_0\(9) => udp_ip_rx_inst_n_60,
      \ip_dest_ip_reg_reg[31]_0\(8) => udp_ip_rx_inst_n_61,
      \ip_dest_ip_reg_reg[31]_0\(7) => udp_ip_rx_inst_n_62,
      \ip_dest_ip_reg_reg[31]_0\(6) => udp_ip_rx_inst_n_63,
      \ip_dest_ip_reg_reg[31]_0\(5) => udp_ip_rx_inst_n_64,
      \ip_dest_ip_reg_reg[31]_0\(4) => udp_ip_rx_inst_n_65,
      \ip_dest_ip_reg_reg[31]_0\(3) => udp_ip_rx_inst_n_66,
      \ip_dest_ip_reg_reg[31]_0\(2) => udp_ip_rx_inst_n_67,
      \ip_dest_ip_reg_reg[31]_0\(1) => udp_ip_rx_inst_n_68,
      \ip_dest_ip_reg_reg[31]_0\(0) => udp_ip_rx_inst_n_69,
      \m_axis_tvalid_pipe_reg_reg[0]\ => \m_axis_tvalid_pipe_reg_reg[0]\,
      \m_axis_tvalid_pipe_reg_reg[1]\ => \m_axis_tvalid_pipe_reg_reg[1]\,
      \m_ip_dest_ip_reg_reg[31]_0\(31 downto 0) => m_ip_dest_ip_reg(31 downto 0),
      \m_ip_source_ip_reg_reg[31]_0\(11 downto 10) => m_ip_source_ip_reg(31 downto 30),
      \m_ip_source_ip_reg_reg[31]_0\(9 downto 4) => m_ip_source_ip_reg(23 downto 18),
      \m_ip_source_ip_reg_reg[31]_0\(3 downto 0) => m_ip_source_ip_reg(9 downto 6),
      \m_ip_ttl_reg_reg[7]_0\(1 downto 0) => m_ip_ttl_reg(7 downto 6),
      \m_udp_checksum_reg_reg[15]_0\(15 downto 0) => m_udp_checksum_reg(15 downto 0),
      \m_udp_dest_port_reg_reg[15]_0\(15 downto 0) => m_udp_dest_port_reg(15 downto 0),
      m_udp_hdr_valid_reg_reg_0 => udp_checksum_gen_inst_n_26,
      \m_udp_length_reg_reg[15]_0\(15 downto 0) => m_udp_length_reg(15 downto 0),
      \m_udp_source_port_reg_reg[15]_0\(15 downto 0) => m_udp_source_port_reg(15 downto 0),
      match_cond => match_cond,
      mem_reg => udp_checksum_gen_inst_n_27,
      mem_reg_0 => udp_ip_tx_inst_n_26,
      mem_reg_1(9 downto 0) => DOBDO(9 downto 0),
      \out\(2 downto 0) => p_2_in(2 downto 0),
      p_1_in(0) => p_1_in(0),
      \rd_ptr_reg_reg_rep[10]\ => m_ip_payload_axis_tvalid_reg_reg,
      rx_udp_hdr_valid => rx_udp_hdr_valid,
      s_udp_hdr_ready_reg_reg_0 => udp_checksum_gen_inst_n_10,
      \state_reg_reg[0]_0\(0) => \state_reg_reg[0]\(0),
      \state_reg_reg[1]_0\ => \state_reg_reg[1]\,
      \state_reg_reg[1]_1\ => udp_checksum_gen_inst_n_25,
      \state_reg_reg[2]_0\ => \state_reg_reg[2]\,
      sync_reg(0) => sync_reg(0),
      tx_udp_hdr_ready => tx_udp_hdr_ready,
      tx_udp_hdr_valid => tx_udp_hdr_valid,
      tx_udp_payload_axis_tready => tx_udp_payload_axis_tready,
      tx_udp_payload_axis_tvalid => tx_udp_payload_axis_tvalid,
      tx_udp_payload_axis_tvalid_1 => tx_udp_payload_axis_tvalid_1,
      \udp_dest_port_reg_reg[15]_0\(15) => udp_ip_rx_inst_n_70,
      \udp_dest_port_reg_reg[15]_0\(14) => udp_ip_rx_inst_n_71,
      \udp_dest_port_reg_reg[15]_0\(13) => udp_ip_rx_inst_n_72,
      \udp_dest_port_reg_reg[15]_0\(12) => udp_ip_rx_inst_n_73,
      \udp_dest_port_reg_reg[15]_0\(11) => udp_ip_rx_inst_n_74,
      \udp_dest_port_reg_reg[15]_0\(10) => udp_ip_rx_inst_n_75,
      \udp_dest_port_reg_reg[15]_0\(9) => udp_ip_rx_inst_n_76,
      \udp_dest_port_reg_reg[15]_0\(8) => udp_ip_rx_inst_n_77,
      \udp_dest_port_reg_reg[15]_0\(7) => udp_ip_rx_inst_n_78,
      \udp_dest_port_reg_reg[15]_0\(6) => udp_ip_rx_inst_n_79,
      \udp_dest_port_reg_reg[15]_0\(5) => udp_ip_rx_inst_n_80,
      \udp_dest_port_reg_reg[15]_0\(4) => udp_ip_rx_inst_n_81,
      \udp_dest_port_reg_reg[15]_0\(3) => udp_ip_rx_inst_n_82,
      \udp_dest_port_reg_reg[15]_0\(2) => udp_ip_rx_inst_n_83,
      \udp_dest_port_reg_reg[15]_0\(1) => udp_ip_rx_inst_n_84,
      \udp_dest_port_reg_reg[15]_0\(0) => udp_ip_rx_inst_n_85,
      \udp_source_port_reg_reg[15]_0\(15 downto 0) => rx_udp_dest_port(15 downto 0)
    );
udp_ip_rx_inst: entity work.design_1_axis_udp_ethernet_0_0_udp_ip_rx
     port map (
      DIADI(9 downto 0) => DIADI(9 downto 0),
      \FSM_sequential_state_reg_reg[1]_0\(1 downto 0) => \FSM_sequential_state_reg_reg[1]\(1 downto 0),
      Q(15 downto 0) => rx_udp_dest_port(15 downto 0),
      WEA(0) => WEA(0),
      \frame_ptr_reg_reg[0]\ => udp_checksum_gen_inst_n_10,
      \hdr_ptr_reg_reg[0]_0\ => \hdr_ptr_reg_reg[0]\,
      \hdr_ptr_reg_reg[0]_1\ => \hdr_ptr_reg_reg[0]_0\,
      ip_rx_ip_hdr_valid => ip_rx_ip_hdr_valid,
      ip_rx_ip_payload_axis_tready => ip_rx_ip_payload_axis_tready,
      \m_ip_source_ip_reg_reg[31]_0\(31) => udp_ip_rx_inst_n_38,
      \m_ip_source_ip_reg_reg[31]_0\(30) => udp_ip_rx_inst_n_39,
      \m_ip_source_ip_reg_reg[31]_0\(29) => udp_ip_rx_inst_n_40,
      \m_ip_source_ip_reg_reg[31]_0\(28) => udp_ip_rx_inst_n_41,
      \m_ip_source_ip_reg_reg[31]_0\(27) => udp_ip_rx_inst_n_42,
      \m_ip_source_ip_reg_reg[31]_0\(26) => udp_ip_rx_inst_n_43,
      \m_ip_source_ip_reg_reg[31]_0\(25) => udp_ip_rx_inst_n_44,
      \m_ip_source_ip_reg_reg[31]_0\(24) => udp_ip_rx_inst_n_45,
      \m_ip_source_ip_reg_reg[31]_0\(23) => udp_ip_rx_inst_n_46,
      \m_ip_source_ip_reg_reg[31]_0\(22) => udp_ip_rx_inst_n_47,
      \m_ip_source_ip_reg_reg[31]_0\(21) => udp_ip_rx_inst_n_48,
      \m_ip_source_ip_reg_reg[31]_0\(20) => udp_ip_rx_inst_n_49,
      \m_ip_source_ip_reg_reg[31]_0\(19) => udp_ip_rx_inst_n_50,
      \m_ip_source_ip_reg_reg[31]_0\(18) => udp_ip_rx_inst_n_51,
      \m_ip_source_ip_reg_reg[31]_0\(17) => udp_ip_rx_inst_n_52,
      \m_ip_source_ip_reg_reg[31]_0\(16) => udp_ip_rx_inst_n_53,
      \m_ip_source_ip_reg_reg[31]_0\(15) => udp_ip_rx_inst_n_54,
      \m_ip_source_ip_reg_reg[31]_0\(14) => udp_ip_rx_inst_n_55,
      \m_ip_source_ip_reg_reg[31]_0\(13) => udp_ip_rx_inst_n_56,
      \m_ip_source_ip_reg_reg[31]_0\(12) => udp_ip_rx_inst_n_57,
      \m_ip_source_ip_reg_reg[31]_0\(11) => udp_ip_rx_inst_n_58,
      \m_ip_source_ip_reg_reg[31]_0\(10) => udp_ip_rx_inst_n_59,
      \m_ip_source_ip_reg_reg[31]_0\(9) => udp_ip_rx_inst_n_60,
      \m_ip_source_ip_reg_reg[31]_0\(8) => udp_ip_rx_inst_n_61,
      \m_ip_source_ip_reg_reg[31]_0\(7) => udp_ip_rx_inst_n_62,
      \m_ip_source_ip_reg_reg[31]_0\(6) => udp_ip_rx_inst_n_63,
      \m_ip_source_ip_reg_reg[31]_0\(5) => udp_ip_rx_inst_n_64,
      \m_ip_source_ip_reg_reg[31]_0\(4) => udp_ip_rx_inst_n_65,
      \m_ip_source_ip_reg_reg[31]_0\(3) => udp_ip_rx_inst_n_66,
      \m_ip_source_ip_reg_reg[31]_0\(2) => udp_ip_rx_inst_n_67,
      \m_ip_source_ip_reg_reg[31]_0\(1) => udp_ip_rx_inst_n_68,
      \m_ip_source_ip_reg_reg[31]_0\(0) => udp_ip_rx_inst_n_69,
      \m_ip_source_ip_reg_reg[31]_1\(31 downto 0) => \m_ip_source_ip_reg_reg[31]_0\(31 downto 0),
      m_udp_hdr_valid_reg_reg_0 => udp_ip_rx_inst_n_36,
      \m_udp_length_reg_reg[8]_0\ => \m_udp_length_reg_reg[8]\,
      m_udp_payload_axis_tlast_int => m_udp_payload_axis_tlast_int,
      m_udp_payload_axis_tvalid_reg_reg_0 => m_ip_payload_axis_tvalid_reg_reg,
      m_udp_payload_axis_tvalid_reg_reg_1 => m_udp_payload_axis_tvalid_reg_reg,
      \m_udp_source_port_reg_reg[15]_0\(15) => udp_ip_rx_inst_n_70,
      \m_udp_source_port_reg_reg[15]_0\(14) => udp_ip_rx_inst_n_71,
      \m_udp_source_port_reg_reg[15]_0\(13) => udp_ip_rx_inst_n_72,
      \m_udp_source_port_reg_reg[15]_0\(12) => udp_ip_rx_inst_n_73,
      \m_udp_source_port_reg_reg[15]_0\(11) => udp_ip_rx_inst_n_74,
      \m_udp_source_port_reg_reg[15]_0\(10) => udp_ip_rx_inst_n_75,
      \m_udp_source_port_reg_reg[15]_0\(9) => udp_ip_rx_inst_n_76,
      \m_udp_source_port_reg_reg[15]_0\(8) => udp_ip_rx_inst_n_77,
      \m_udp_source_port_reg_reg[15]_0\(7) => udp_ip_rx_inst_n_78,
      \m_udp_source_port_reg_reg[15]_0\(6) => udp_ip_rx_inst_n_79,
      \m_udp_source_port_reg_reg[15]_0\(5) => udp_ip_rx_inst_n_80,
      \m_udp_source_port_reg_reg[15]_0\(4) => udp_ip_rx_inst_n_81,
      \m_udp_source_port_reg_reg[15]_0\(3) => udp_ip_rx_inst_n_82,
      \m_udp_source_port_reg_reg[15]_0\(2) => udp_ip_rx_inst_n_83,
      \m_udp_source_port_reg_reg[15]_0\(1) => udp_ip_rx_inst_n_84,
      \m_udp_source_port_reg_reg[15]_0\(0) => udp_ip_rx_inst_n_85,
      \m_udp_source_port_reg_reg[7]_0\(7 downto 0) => \m_udp_source_port_reg_reg[7]\(7 downto 0),
      match_cond => match_cond,
      match_cond_reg => match_cond_reg,
      match_cond_reg0 => match_cond_reg0,
      match_cond_reg_reg => match_cond_reg_reg,
      no_match_reg_reg => no_match_reg_reg,
      p_0_in => p_0_in,
      rx_udp_hdr_valid => rx_udp_hdr_valid,
      rx_udp_payload_axis_tready => rx_udp_payload_axis_tready,
      s_ip_hdr_ready_reg_reg_0 => s_ip_hdr_ready_reg_reg,
      s_ip_hdr_ready_reg_reg_1 => s_ip_hdr_ready_reg_reg_0,
      s_ip_payload_axis_tready_reg_reg_0 => udp_rx_ip_payload_axis_tready,
      s_ip_payload_axis_tready_reg_reg_1 => s_ip_payload_axis_tready_reg_reg,
      s_select_udp => s_select_udp,
      sync_reg(0) => sync_reg(0),
      temp_m_ip_payload_axis_tvalid_reg_reg => temp_m_ip_payload_axis_tvalid_reg_reg_0,
      \temp_m_udp_payload_axis_tdata_reg_reg[7]_0\(0) => \temp_m_udp_payload_axis_tdata_reg_reg[7]\(0),
      \temp_m_udp_payload_axis_tdata_reg_reg[7]_1\ => \temp_m_udp_payload_axis_tdata_reg_reg[7]_0\,
      temp_m_udp_payload_axis_tuser_reg_reg_0 => temp_m_udp_payload_axis_tuser_reg_reg,
      tx_eth_hdr_ready => tx_eth_hdr_ready,
      udp_rx_ip_hdr_ready => udp_rx_ip_hdr_ready
    );
udp_ip_tx_inst: entity work.design_1_axis_udp_ethernet_0_0_udp_ip_tx
     port map (
      D(15 downto 0) => D(15 downto 0),
      DOBDO(9) => tx_udp_payload_axis_tuser,
      DOBDO(8) => tx_udp_payload_axis_tlast,
      DOBDO(7) => udp_checksum_gen_inst_n_2,
      DOBDO(6) => udp_checksum_gen_inst_n_3,
      DOBDO(5) => udp_checksum_gen_inst_n_4,
      DOBDO(4) => udp_checksum_gen_inst_n_5,
      DOBDO(3) => udp_checksum_gen_inst_n_6,
      DOBDO(2) => udp_checksum_gen_inst_n_7,
      DOBDO(1) => udp_checksum_gen_inst_n_8,
      DOBDO(0) => udp_checksum_gen_inst_n_9,
      E(0) => E(0),
      grant_valid => grant_valid,
      \m_ip_dest_ip_reg_reg[31]_0\(31 downto 0) => \m_ip_dest_ip_reg_reg[31]\(31 downto 0),
      \m_ip_dest_ip_reg_reg[31]_1\(31 downto 0) => m_ip_dest_ip_reg(31 downto 0),
      m_ip_hdr_valid_reg_reg_0 => m_ip_hdr_valid_reg_reg,
      m_ip_hdr_valid_reg_reg_1 => m_ip_hdr_valid_reg_reg_0,
      \m_ip_payload_axis_tdata_reg_reg[7]_0\(7 downto 0) => \m_ip_payload_axis_tdata_reg_reg[7]\(7 downto 0),
      m_ip_payload_axis_tready_int_reg_0 => m_ip_payload_axis_tready_int_reg_0,
      m_ip_payload_axis_tready_int_reg_reg_0 => m_ip_payload_axis_tready_int_reg,
      m_ip_payload_axis_tuser_reg_reg_0 => udp_checksum_gen_inst_n_27,
      m_ip_payload_axis_tvalid_reg_reg_0 => udp_tx_ip_payload_axis_tvalid,
      m_ip_payload_axis_tvalid_reg_reg_1 => m_ip_payload_axis_tvalid_reg_reg,
      \m_ip_source_ip_reg_reg[31]_0\(11 downto 0) => \m_ip_source_ip_reg_reg[31]\(11 downto 0),
      \m_ip_source_ip_reg_reg[31]_1\(11 downto 10) => m_ip_source_ip_reg(31 downto 30),
      \m_ip_source_ip_reg_reg[31]_1\(9 downto 4) => m_ip_source_ip_reg(23 downto 18),
      \m_ip_source_ip_reg_reg[31]_1\(3 downto 0) => m_ip_source_ip_reg(9 downto 6),
      \m_ip_ttl_reg_reg[7]_0\(1 downto 0) => \m_ip_ttl_reg_reg[7]\(1 downto 0),
      \m_ip_ttl_reg_reg[7]_1\(1 downto 0) => m_ip_ttl_reg(7 downto 6),
      \out\(2 downto 0) => p_2_in(2 downto 0),
      s_udp_hdr_ready_reg_reg_0 => udp_checksum_gen_inst_n_25,
      s_udp_payload_axis_tready_reg_reg_0 => udp_ip_tx_inst_n_26,
      \state_reg_reg[0]_0\ => udp_checksum_gen_inst_n_26,
      sync_reg(0) => sync_reg(0),
      temp_m_ip_payload_axis_tvalid_reg_reg_0 => temp_m_ip_payload_axis_tvalid_reg_reg,
      tx_udp_hdr_ready => tx_udp_hdr_ready,
      tx_udp_hdr_valid => tx_udp_hdr_valid,
      tx_udp_payload_axis_tready => tx_udp_payload_axis_tready,
      tx_udp_payload_axis_tvalid_1 => tx_udp_payload_axis_tvalid_1,
      \udp_checksum_reg_reg[15]_0\(15 downto 0) => m_udp_checksum_reg(15 downto 0),
      \udp_dest_port_reg_reg[15]_0\(15 downto 0) => m_udp_dest_port_reg(15 downto 0),
      \udp_length_reg_reg[15]_0\(15 downto 0) => m_udp_length_reg(15 downto 0),
      \udp_source_port_reg_reg[15]_0\(15 downto 0) => m_udp_source_port_reg(15 downto 0),
      udp_tx_ip_payload_axis_tlast => udp_tx_ip_payload_axis_tlast,
      udp_tx_ip_payload_axis_tuser => udp_tx_ip_payload_axis_tuser,
      udp_tx_ip_protocol(0) => udp_tx_ip_protocol(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_eth_mac_1g_rgmii is
  port (
    phy_tx_clk : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    output_clk : out STD_LOGIC;
    rx_fifo_axis_tlast : out STD_LOGIC;
    rx_fifo_axis_tuser : out STD_LOGIC;
    rx_fifo_axis_tvalid : out STD_LOGIC;
    \tx_rst_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    tx_fifo_axis_tready : out STD_LOGIC;
    \FSM_sequential_state_reg_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axis_tready_reg_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow_reg111_out : out STD_LOGIC;
    m_axis_tuser_reg_reg : out STD_LOGIC;
    \^q\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \m_axis_tdata_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    clk90_int : in STD_LOGIC;
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    rgmii_tx_clk_2_reg : in STD_LOGIC;
    gmii_tx_er_next : in STD_LOGIC;
    tx_fifo_axis_tvalid : in STD_LOGIC;
    \frame_ptr_reg_reg[15]\ : in STD_LOGIC;
    \m_axis_pipe_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \overflow_reg1__1\ : in STD_LOGIC;
    s_rst_sync3_reg : in STD_LOGIC;
    input_d : in STD_LOGIC_VECTOR ( 4 downto 0 );
    phy_rx_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_eth_mac_1g_rgmii : entity is "eth_mac_1g_rgmii";
end design_1_axis_udp_ethernet_0_0_eth_mac_1g_rgmii;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_eth_mac_1g_rgmii is
  signal \^q_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \axis_gmii_rx_inst/gmii_rx_dv_d0\ : STD_LOGIC;
  signal \axis_gmii_rx_inst/gmii_rx_dv_d00\ : STD_LOGIC;
  signal \axis_gmii_rx_inst/gmii_rx_dv_d2\ : STD_LOGIC;
  signal \axis_gmii_rx_inst/gmii_rx_dv_d20\ : STD_LOGIC;
  signal \axis_gmii_rx_inst/gmii_rx_dv_d3\ : STD_LOGIC;
  signal \axis_gmii_rx_inst/gmii_rx_dv_d30\ : STD_LOGIC;
  signal \axis_gmii_rx_inst/gmii_rx_dv_d40\ : STD_LOGIC;
  signal \axis_gmii_rx_inst/p_0_in\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \axis_gmii_tx_inst/mii_msn_next\ : STD_LOGIC;
  signal \axis_gmii_tx_inst/mii_odd_reg\ : STD_LOGIC;
  signal \axis_gmii_tx_inst/state_next\ : STD_LOGIC;
  signal eth_mac_1g_inst_n_1 : STD_LOGIC;
  signal gmii_txd_next : STD_LOGIC_VECTOR ( 7 to 7 );
  signal mac_gmii_rx_dv : STD_LOGIC;
  signal mac_gmii_rxd : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mac_gmii_tx_clk_en : STD_LOGIC;
  signal mac_gmii_txd : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mii_select_reg : STD_LOGIC;
  signal mii_select_reg_i_1_n_0 : STD_LOGIC;
  signal \^output_clk\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal p_0_in_1 : STD_LOGIC;
  signal p_1_out : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_3_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rgmii_phy_if_inst_n_1 : STD_LOGIC;
  signal rgmii_phy_if_inst_n_18 : STD_LOGIC;
  signal rgmii_phy_if_inst_n_19 : STD_LOGIC;
  signal rgmii_phy_if_inst_n_2 : STD_LOGIC;
  signal rgmii_phy_if_inst_n_20 : STD_LOGIC;
  signal rgmii_phy_if_inst_n_21 : STD_LOGIC;
  signal rgmii_phy_if_inst_n_7 : STD_LOGIC;
  signal rgmii_phy_if_inst_n_8 : STD_LOGIC;
  signal rgmii_rx_ctl_2 : STD_LOGIC;
  signal rx_mii_select_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \rx_mii_select_sync_reg_n_0_[0]\ : STD_LOGIC;
  signal rx_prescale : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \rx_prescale[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_prescale[1]_i_1_n_0\ : STD_LOGIC;
  signal \rx_prescale[2]_i_1_n_0\ : STD_LOGIC;
  signal \rx_prescale_sync_reg_n_0_[0]\ : STD_LOGIC;
  signal \rx_prescale_sync_reg_n_0_[1]\ : STD_LOGIC;
  signal rx_speed_count_1_reg : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal rx_speed_count_2 : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rx_speed_count_2[0]_i_1_n_0\ : STD_LOGIC;
  signal \rx_speed_count_2[1]_i_2_n_0\ : STD_LOGIC;
  signal rx_speed_count_2_0 : STD_LOGIC;
  signal speed_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \speed_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \speed_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \speed_reg[1]_inv_i_1_n_0\ : STD_LOGIC;
  signal tx_mii_select_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \tx_mii_select_sync_reg_n_0_[0]\ : STD_LOGIC;
  signal \^tx_rst_reg_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SRL_STYLE : string;
  attribute SRL_STYLE of \rx_mii_select_sync_reg[0]\ : label is "register";
  attribute SRL_STYLE of \rx_mii_select_sync_reg[1]\ : label is "register";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \rx_prescale[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \rx_prescale[2]_i_1\ : label is "soft_lutpair63";
  attribute SRL_STYLE of \rx_prescale_sync_reg[0]\ : label is "register";
  attribute SRL_STYLE of \rx_prescale_sync_reg[1]\ : label is "register";
  attribute SRL_STYLE of \rx_prescale_sync_reg[2]\ : label is "register";
  attribute SOFT_HLUTNM of \rx_speed_count_1[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rx_speed_count_1[2]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \rx_speed_count_1[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rx_speed_count_1[4]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \rx_speed_count_2[0]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \rx_speed_count_2[1]_i_2\ : label is "soft_lutpair61";
  attribute SRL_STYLE of \tx_mii_select_sync_reg[0]\ : label is "register";
  attribute SRL_STYLE of \tx_mii_select_sync_reg[1]\ : label is "register";
begin
  Q(0) <= \^q_1\(0);
  output_clk <= \^output_clk\;
  \tx_rst_reg_reg[0]\(0) <= \^tx_rst_reg_reg[0]\(0);
eth_mac_1g_inst: entity work.design_1_axis_udp_ethernet_0_0_eth_mac_1g
     port map (
      D(3) => rgmii_phy_if_inst_n_18,
      D(2) => rgmii_phy_if_inst_n_19,
      D(1) => rgmii_phy_if_inst_n_20,
      D(0) => rgmii_phy_if_inst_n_21,
      E(0) => speed_int(1),
      \FSM_sequential_state_reg_reg[2]\(2 downto 0) => \FSM_sequential_state_reg_reg[2]\(2 downto 0),
      Q(0) => \^q_1\(0),
      SR(0) => gmii_txd_next(7),
      \crc_state_reg[0]\ => rgmii_phy_if_inst_n_2,
      d1(4 downto 1) => mac_gmii_txd(3 downto 0),
      d1(0) => p_1_out(0),
      d2(4 downto 0) => p_3_out(4 downto 0),
      \frame_ptr_reg_reg[0]\(0) => \^tx_rst_reg_reg[0]\(0),
      \frame_ptr_reg_reg[15]\ => \frame_ptr_reg_reg[15]\,
      gmii_rx_dv_d0 => \axis_gmii_rx_inst/gmii_rx_dv_d0\,
      gmii_rx_dv_d00 => \axis_gmii_rx_inst/gmii_rx_dv_d00\,
      gmii_rx_dv_d1_reg => eth_mac_1g_inst_n_1,
      gmii_rx_dv_d2 => \axis_gmii_rx_inst/gmii_rx_dv_d2\,
      gmii_rx_dv_d20 => \axis_gmii_rx_inst/gmii_rx_dv_d20\,
      gmii_rx_dv_d3 => \axis_gmii_rx_inst/gmii_rx_dv_d3\,
      gmii_rx_dv_d30 => \axis_gmii_rx_inst/gmii_rx_dv_d30\,
      gmii_rx_dv_d40 => \axis_gmii_rx_inst/gmii_rx_dv_d40\,
      \gmii_rxd_d0_reg[0]\(0) => rx_mii_select_sync(1),
      \gmii_rxd_d0_reg[7]\(1 downto 0) => \axis_gmii_rx_inst/p_0_in\(3 downto 2),
      gmii_tx_en_reg_reg => rgmii_tx_clk_2_reg,
      gmii_tx_er_next => gmii_tx_er_next,
      \gmii_txd_reg_reg[0]\(0) => mac_gmii_tx_clk_en,
      \gmii_txd_reg_reg[2]\(0) => tx_mii_select_sync(1),
      \m_axis_pipe_reg_reg[0]_0\(9 downto 0) => \m_axis_pipe_reg_reg[0]_0\(9 downto 0),
      \m_axis_tdata_reg_reg[7]\(7 downto 0) => \m_axis_tdata_reg_reg[7]\(7 downto 0),
      m_axis_tuser_reg_reg(0) => E(0),
      m_axis_tuser_reg_reg_0 => m_axis_tuser_reg_reg,
      mii_locked_reg => rgmii_phy_if_inst_n_8,
      \mii_msn_reg_reg[0]\(0) => \axis_gmii_tx_inst/mii_msn_next\,
      mii_odd_reg => \axis_gmii_tx_inst/mii_odd_reg\,
      mii_odd_reg_reg => rgmii_phy_if_inst_n_7,
      output_clk => \^output_clk\,
      output_q1(4 downto 1) => mac_gmii_rxd(3 downto 0),
      output_q1(0) => mac_gmii_rx_dv,
      output_q2(0) => rgmii_rx_ctl_2,
      overflow_reg111_out => overflow_reg111_out,
      \overflow_reg1__1\ => \overflow_reg1__1\,
      phy_tx_ctl => rgmii_phy_if_inst_n_1,
      rx_fifo_axis_tlast => rx_fifo_axis_tlast,
      rx_fifo_axis_tuser => rx_fifo_axis_tuser,
      rx_fifo_axis_tvalid => rx_fifo_axis_tvalid,
      s_axis_tready_reg_reg => tx_fifo_axis_tready,
      s_axis_tready_reg_reg_0 => s_axis_tready_reg_reg,
      s_rst_sync3_reg => s_rst_sync3_reg,
      state_next => \axis_gmii_tx_inst/state_next\,
      tx_fifo_axis_tvalid => tx_fifo_axis_tvalid
    );
mii_select_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBFC080FF80"
    )
        port map (
      I0 => rx_speed_count_1_reg(5),
      I1 => rx_speed_count_2(1),
      I2 => rx_speed_count_2(0),
      I3 => rx_speed_count_1_reg(6),
      I4 => \speed_reg[0]_i_2_n_0\,
      I5 => mii_select_reg,
      O => mii_select_reg_i_1_n_0
    );
mii_select_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg,
      CE => '1',
      D => mii_select_reg_i_1_n_0,
      Q => mii_select_reg,
      R => sync_reg(0)
    );
rgmii_phy_if_inst: entity work.design_1_axis_udp_ethernet_0_0_rgmii_phy_if
     port map (
      D(3) => rgmii_phy_if_inst_n_18,
      D(2) => rgmii_phy_if_inst_n_19,
      D(1) => rgmii_phy_if_inst_n_20,
      D(0) => rgmii_phy_if_inst_n_21,
      Q(0) => tx_mii_select_sync(1),
      SR(0) => gmii_txd_next(7),
      clk90_int => clk90_int,
      d1(4 downto 1) => mac_gmii_txd(3 downto 0),
      d1(0) => p_1_out(0),
      d2(4 downto 0) => p_3_out(4 downto 0),
      gmii_rx_dv_d0 => \axis_gmii_rx_inst/gmii_rx_dv_d0\,
      gmii_rx_dv_d00 => \axis_gmii_rx_inst/gmii_rx_dv_d00\,
      gmii_rx_dv_d2 => \axis_gmii_rx_inst/gmii_rx_dv_d2\,
      gmii_rx_dv_d20 => \axis_gmii_rx_inst/gmii_rx_dv_d20\,
      gmii_rx_dv_d2_reg => eth_mac_1g_inst_n_1,
      gmii_rx_dv_d3 => \axis_gmii_rx_inst/gmii_rx_dv_d3\,
      gmii_rx_dv_d30 => \axis_gmii_rx_inst/gmii_rx_dv_d30\,
      gmii_rx_dv_d40 => \axis_gmii_rx_inst/gmii_rx_dv_d40\,
      \gmii_rxd_d0_reg[6]\ => rgmii_phy_if_inst_n_8,
      \gmii_rxd_d0_reg[7]\(0) => rx_mii_select_sync(1),
      input_d(4 downto 0) => input_d(4 downto 0),
      mii_odd_i_2(1 downto 0) => \axis_gmii_rx_inst/p_0_in\(3 downto 2),
      mii_odd_reg => \axis_gmii_tx_inst/mii_odd_reg\,
      output_clk => \^output_clk\,
      phy_rx_clk => phy_rx_clk,
      phy_tx_clk => phy_tx_clk,
      \^q\(4 downto 0) => \^q\(4 downto 0),
      q1(4 downto 1) => mac_gmii_rxd(3 downto 0),
      q1(0) => mac_gmii_rx_dv,
      q2(0) => rgmii_rx_ctl_2,
      rgmii_tx_clk_2_reg_0 => rgmii_phy_if_inst_n_1,
      rgmii_tx_clk_2_reg_1 => rgmii_tx_clk_2_reg,
      rgmii_tx_clk_fall_reg_0 => rgmii_phy_if_inst_n_2,
      rgmii_tx_clk_fall_reg_1(0) => \axis_gmii_tx_inst/mii_msn_next\,
      rgmii_tx_clk_fall_reg_2 => rgmii_phy_if_inst_n_7,
      \rx_rst_reg_reg[0]_0\(0) => \^q_1\(0),
      speed_int(1 downto 0) => speed_int(1 downto 0),
      \speed_reg_reg[1]_inv\(0) => mac_gmii_tx_clk_en,
      state_next => \axis_gmii_tx_inst/state_next\,
      sync_reg(0) => sync_reg(0),
      \tx_rst_reg_reg[0]_0\(0) => \^tx_rst_reg_reg[0]\(0)
    );
\rx_mii_select_sync_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^output_clk\,
      CE => '1',
      D => mii_select_reg,
      Q => \rx_mii_select_sync_reg_n_0_[0]\,
      R => '0'
    );
\rx_mii_select_sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^output_clk\,
      CE => '1',
      D => \rx_mii_select_sync_reg_n_0_[0]\,
      Q => rx_mii_select_sync(1),
      R => '0'
    );
\rx_prescale[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_prescale(0),
      O => \rx_prescale[0]_i_1_n_0\
    );
\rx_prescale[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_prescale(0),
      I1 => rx_prescale(1),
      O => \rx_prescale[1]_i_1_n_0\
    );
\rx_prescale[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => rx_prescale(0),
      I1 => rx_prescale(1),
      I2 => rx_prescale(2),
      O => \rx_prescale[2]_i_1_n_0\
    );
\rx_prescale_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^output_clk\,
      CE => '1',
      D => \rx_prescale[0]_i_1_n_0\,
      Q => rx_prescale(0),
      R => '0'
    );
\rx_prescale_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^output_clk\,
      CE => '1',
      D => \rx_prescale[1]_i_1_n_0\,
      Q => rx_prescale(1),
      R => '0'
    );
\rx_prescale_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \^output_clk\,
      CE => '1',
      D => \rx_prescale[2]_i_1_n_0\,
      Q => rx_prescale(2),
      R => '0'
    );
\rx_prescale_sync_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg,
      CE => '1',
      D => rx_prescale(2),
      Q => \rx_prescale_sync_reg_n_0_[0]\,
      R => '0'
    );
\rx_prescale_sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg,
      CE => '1',
      D => \rx_prescale_sync_reg_n_0_[0]\,
      Q => \rx_prescale_sync_reg_n_0_[1]\,
      R => '0'
    );
\rx_prescale_sync_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg,
      CE => '1',
      D => \rx_prescale_sync_reg_n_0_[1]\,
      Q => p_0_in_1,
      R => '0'
    );
\rx_speed_count_1[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rx_speed_count_1_reg(0),
      O => p_0_in(0)
    );
\rx_speed_count_1[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => rx_speed_count_1_reg(0),
      I1 => rx_speed_count_1_reg(1),
      O => p_0_in(1)
    );
\rx_speed_count_1[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => rx_speed_count_1_reg(2),
      I1 => rx_speed_count_1_reg(0),
      I2 => rx_speed_count_1_reg(1),
      O => p_0_in(2)
    );
\rx_speed_count_1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => rx_speed_count_1_reg(3),
      I1 => rx_speed_count_1_reg(1),
      I2 => rx_speed_count_1_reg(0),
      I3 => rx_speed_count_1_reg(2),
      O => p_0_in(3)
    );
\rx_speed_count_1[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => rx_speed_count_1_reg(4),
      I1 => rx_speed_count_1_reg(2),
      I2 => rx_speed_count_1_reg(0),
      I3 => rx_speed_count_1_reg(1),
      I4 => rx_speed_count_1_reg(3),
      O => p_0_in(4)
    );
\rx_speed_count_1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => rx_speed_count_1_reg(5),
      I1 => rx_speed_count_1_reg(3),
      I2 => rx_speed_count_1_reg(1),
      I3 => rx_speed_count_1_reg(0),
      I4 => rx_speed_count_1_reg(2),
      I5 => rx_speed_count_1_reg(4),
      O => p_0_in(5)
    );
\rx_speed_count_1[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \speed_reg[0]_i_2_n_0\,
      I1 => rx_speed_count_1_reg(6),
      O => p_0_in(6)
    );
\rx_speed_count_1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg,
      CE => '1',
      D => p_0_in(0),
      Q => rx_speed_count_1_reg(0),
      R => rx_speed_count_2_0
    );
\rx_speed_count_1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg,
      CE => '1',
      D => p_0_in(1),
      Q => rx_speed_count_1_reg(1),
      R => rx_speed_count_2_0
    );
\rx_speed_count_1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg,
      CE => '1',
      D => p_0_in(2),
      Q => rx_speed_count_1_reg(2),
      R => rx_speed_count_2_0
    );
\rx_speed_count_1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg,
      CE => '1',
      D => p_0_in(3),
      Q => rx_speed_count_1_reg(3),
      R => rx_speed_count_2_0
    );
\rx_speed_count_1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg,
      CE => '1',
      D => p_0_in(4),
      Q => rx_speed_count_1_reg(4),
      R => rx_speed_count_2_0
    );
\rx_speed_count_1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg,
      CE => '1',
      D => p_0_in(5),
      Q => rx_speed_count_1_reg(5),
      R => rx_speed_count_2_0
    );
\rx_speed_count_1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg,
      CE => '1',
      D => p_0_in(6),
      Q => rx_speed_count_1_reg(6),
      R => rx_speed_count_2_0
    );
\rx_speed_count_2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \rx_prescale_sync_reg_n_0_[1]\,
      I1 => p_0_in_1,
      I2 => rx_speed_count_2(0),
      O => \rx_speed_count_2[0]_i_1_n_0\
    );
\rx_speed_count_2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAEAFFEA"
    )
        port map (
      I0 => sync_reg(0),
      I1 => rx_speed_count_2(1),
      I2 => rx_speed_count_2(0),
      I3 => rx_speed_count_1_reg(6),
      I4 => \speed_reg[0]_i_2_n_0\,
      O => rx_speed_count_2_0
    );
\rx_speed_count_2[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D728"
    )
        port map (
      I0 => rx_speed_count_2(0),
      I1 => p_0_in_1,
      I2 => \rx_prescale_sync_reg_n_0_[1]\,
      I3 => rx_speed_count_2(1),
      O => \rx_speed_count_2[1]_i_2_n_0\
    );
\rx_speed_count_2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg,
      CE => '1',
      D => \rx_speed_count_2[0]_i_1_n_0\,
      Q => rx_speed_count_2(0),
      R => rx_speed_count_2_0
    );
\rx_speed_count_2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg,
      CE => '1',
      D => \rx_speed_count_2[1]_i_2_n_0\,
      Q => rx_speed_count_2(1),
      R => rx_speed_count_2_0
    );
\speed_reg[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFCFCFFA000000"
    )
        port map (
      I0 => rx_speed_count_1_reg(5),
      I1 => \speed_reg[0]_i_2_n_0\,
      I2 => rx_speed_count_1_reg(6),
      I3 => rx_speed_count_2(0),
      I4 => rx_speed_count_2(1),
      I5 => speed_int(0),
      O => \speed_reg[0]_i_1_n_0\
    );
\speed_reg[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => rx_speed_count_1_reg(4),
      I1 => rx_speed_count_1_reg(2),
      I2 => rx_speed_count_1_reg(0),
      I3 => rx_speed_count_1_reg(1),
      I4 => rx_speed_count_1_reg(3),
      I5 => rx_speed_count_1_reg(5),
      O => \speed_reg[0]_i_2_n_0\
    );
\speed_reg[1]_inv_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFFFFFFFA303030"
    )
        port map (
      I0 => rx_speed_count_1_reg(5),
      I1 => \speed_reg[0]_i_2_n_0\,
      I2 => rx_speed_count_1_reg(6),
      I3 => rx_speed_count_2(0),
      I4 => rx_speed_count_2(1),
      I5 => speed_int(1),
      O => \speed_reg[1]_inv_i_1_n_0\
    );
\speed_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg,
      CE => '1',
      D => \speed_reg[0]_i_1_n_0\,
      Q => speed_int(0),
      R => sync_reg(0)
    );
\speed_reg_reg[1]_inv\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg,
      CE => '1',
      D => \speed_reg[1]_inv_i_1_n_0\,
      Q => speed_int(1),
      R => sync_reg(0)
    );
\tx_mii_select_sync_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg,
      CE => '1',
      D => mii_select_reg,
      Q => \tx_mii_select_sync_reg_n_0_[0]\,
      R => '0'
    );
\tx_mii_select_sync_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rgmii_tx_clk_2_reg,
      CE => '1',
      D => \tx_mii_select_sync_reg_n_0_[0]\,
      Q => tx_mii_select_sync(1),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_udp_complete is
  port (
    read_eth_header_reg : out STD_LOGIC;
    tx_eth_type : out STD_LOGIC_VECTOR ( 1 downto 0 );
    tx_eth_payload_axis_tlast : out STD_LOGIC;
    tx_eth_payload_axis_tuser : out STD_LOGIC;
    ip_rx_eth_payload_axis_tready : out STD_LOGIC;
    ip_rx_eth_hdr_ready : out STD_LOGIC;
    arp_rx_eth_payload_axis_tready : out STD_LOGIC;
    arp_rx_eth_hdr_ready : out STD_LOGIC;
    s_select_none_reg_reg : out STD_LOGIC;
    s_select_ip_reg : out STD_LOGIC;
    s_select_arp_reg : out STD_LOGIC;
    tx_eth_payload_axis_tvalid : out STD_LOGIC;
    ip_rx_ip_payload_axis_tvalid : out STD_LOGIC;
    s_select_udp_reg : out STD_LOGIC;
    s_select_ip_reg_reg_0 : out STD_LOGIC;
    DIADI : out STD_LOGIC_VECTOR ( 9 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_eth_hdr_valid_reg_reg : out STD_LOGIC;
    \word_count_reg_reg[0]\ : out STD_LOGIC;
    s_select_ip_reg0 : out STD_LOGIC;
    s_select_arp_reg_reg : out STD_LOGIC;
    s_select_udp : out STD_LOGIC;
    \state_reg_reg[1]\ : out STD_LOGIC;
    \state_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tuser_int : out STD_LOGIC;
    flush_save : out STD_LOGIC;
    p_0_in : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    match_cond_reg_reg : out STD_LOGIC;
    no_match_reg_reg : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]\ : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[0]\ : out STD_LOGIC;
    \state_reg_reg[2]\ : out STD_LOGIC;
    \m_eth_dest_mac_reg_reg[47]\ : out STD_LOGIC_VECTOR ( 47 downto 0 );
    \m_eth_payload_axis_tdata_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    s_select_udp_reg0 : out STD_LOGIC;
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    read_eth_header_next : in STD_LOGIC;
    m_ip_payload_axis_tvalid_reg_reg : in STD_LOGIC;
    s_select_none_reg_reg_0 : in STD_LOGIC;
    s_select_udp_reg_reg_0 : in STD_LOGIC;
    s_select_ip_reg_reg_1 : in STD_LOGIC;
    DOBDO : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    S : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \checksum_reg[4]_i_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ip_addr_mem_reg : in STD_LOGIC;
    ip_addr_mem_reg_0 : in STD_LOGIC;
    ip_addr_mem_reg_1 : in STD_LOGIC;
    ip_addr_mem_reg_2 : in STD_LOGIC;
    ip_addr_mem_reg_3 : in STD_LOGIC;
    ip_addr_mem_reg_4 : in STD_LOGIC;
    ip_addr_mem_reg_5 : in STD_LOGIC;
    ip_addr_mem_reg_6 : in STD_LOGIC;
    tx_eth_payload_axis_tready : in STD_LOGIC;
    tx_eth_hdr_ready : in STD_LOGIC;
    rx_eth_payload_axis_tlast : in STD_LOGIC;
    \m_ip_version_reg_reg[3]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rx_eth_payload_axis_tvalid : in STD_LOGIC;
    s_eth_hdr_ready_reg_reg : in STD_LOGIC;
    rx_eth_payload_axis_tuser : in STD_LOGIC;
    \last_word_data_reg_reg[0]\ : in STD_LOGIC;
    s_eth_hdr_ready_reg_reg_0 : in STD_LOGIC;
    s_select_ip_reg_reg_2 : in STD_LOGIC;
    \FSM_sequential_state_reg_reg[0]\ : in STD_LOGIC;
    read_arp_header_reg_reg : in STD_LOGIC;
    s_select_arp : in STD_LOGIC;
    tx_udp_payload_axis_tvalid : in STD_LOGIC;
    send_eth_payload_reg : in STD_LOGIC;
    match_cond_reg : in STD_LOGIC;
    \temp_m_udp_payload_axis_tdata_reg_reg[7]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    match_cond_reg0 : in STD_LOGIC;
    \temp_m_udp_payload_axis_tdata_reg_reg[7]_0\ : in STD_LOGIC;
    p_1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ip_addr_mem_reg_7 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx_udp_payload_axis_tready : in STD_LOGIC;
    \m_eth_src_mac_reg_reg[47]\ : in STD_LOGIC_VECTOR ( 47 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_udp_complete : entity is "udp_complete";
end design_1_axis_udp_ethernet_0_0_udp_complete;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_udp_complete is
  signal \arp_inst/arp_request_ip_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal grant_valid : STD_LOGIC;
  signal ip_arb_mux_inst_n_2 : STD_LOGIC;
  signal ip_arb_mux_inst_n_42 : STD_LOGIC;
  signal ip_arb_mux_inst_n_43 : STD_LOGIC;
  signal ip_arb_mux_inst_n_44 : STD_LOGIC;
  signal ip_arb_mux_inst_n_8 : STD_LOGIC;
  signal ip_arb_mux_inst_n_83 : STD_LOGIC;
  signal ip_arb_mux_inst_n_9 : STD_LOGIC;
  signal ip_complete_inst_n_102 : STD_LOGIC;
  signal ip_complete_inst_n_103 : STD_LOGIC;
  signal ip_complete_inst_n_104 : STD_LOGIC;
  signal ip_complete_inst_n_105 : STD_LOGIC;
  signal ip_complete_inst_n_106 : STD_LOGIC;
  signal ip_complete_inst_n_107 : STD_LOGIC;
  signal ip_complete_inst_n_108 : STD_LOGIC;
  signal ip_complete_inst_n_109 : STD_LOGIC;
  signal ip_complete_inst_n_110 : STD_LOGIC;
  signal ip_complete_inst_n_111 : STD_LOGIC;
  signal ip_complete_inst_n_112 : STD_LOGIC;
  signal ip_complete_inst_n_113 : STD_LOGIC;
  signal ip_complete_inst_n_114 : STD_LOGIC;
  signal ip_complete_inst_n_115 : STD_LOGIC;
  signal ip_complete_inst_n_116 : STD_LOGIC;
  signal ip_complete_inst_n_117 : STD_LOGIC;
  signal ip_complete_inst_n_118 : STD_LOGIC;
  signal ip_complete_inst_n_119 : STD_LOGIC;
  signal ip_complete_inst_n_120 : STD_LOGIC;
  signal ip_complete_inst_n_121 : STD_LOGIC;
  signal ip_complete_inst_n_122 : STD_LOGIC;
  signal ip_complete_inst_n_123 : STD_LOGIC;
  signal ip_complete_inst_n_124 : STD_LOGIC;
  signal ip_complete_inst_n_125 : STD_LOGIC;
  signal ip_complete_inst_n_126 : STD_LOGIC;
  signal ip_complete_inst_n_127 : STD_LOGIC;
  signal ip_complete_inst_n_128 : STD_LOGIC;
  signal ip_complete_inst_n_129 : STD_LOGIC;
  signal ip_complete_inst_n_130 : STD_LOGIC;
  signal ip_complete_inst_n_131 : STD_LOGIC;
  signal ip_complete_inst_n_132 : STD_LOGIC;
  signal ip_complete_inst_n_133 : STD_LOGIC;
  signal ip_complete_inst_n_134 : STD_LOGIC;
  signal ip_complete_inst_n_135 : STD_LOGIC;
  signal ip_complete_inst_n_136 : STD_LOGIC;
  signal ip_complete_inst_n_137 : STD_LOGIC;
  signal ip_complete_inst_n_138 : STD_LOGIC;
  signal ip_complete_inst_n_139 : STD_LOGIC;
  signal ip_complete_inst_n_140 : STD_LOGIC;
  signal ip_complete_inst_n_141 : STD_LOGIC;
  signal ip_complete_inst_n_21 : STD_LOGIC;
  signal ip_complete_inst_n_34 : STD_LOGIC;
  signal ip_complete_inst_n_40 : STD_LOGIC;
  signal ip_complete_inst_n_42 : STD_LOGIC;
  signal ip_complete_inst_n_43 : STD_LOGIC;
  signal ip_complete_inst_n_44 : STD_LOGIC;
  signal ip_complete_inst_n_8 : STD_LOGIC;
  signal ip_complete_inst_n_9 : STD_LOGIC;
  signal \ip_inst/drop_packet_reg\ : STD_LOGIC;
  signal \ip_inst/outgoing_ip_payload_axis_tready\ : STD_LOGIC;
  signal ip_rx_ip_hdr_valid : STD_LOGIC;
  signal ip_rx_ip_payload_axis_tready : STD_LOGIC;
  signal \^ip_rx_ip_payload_axis_tvalid\ : STD_LOGIC;
  signal ip_tx_ip_dest_ip : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ip_tx_ip_hdr_ready : STD_LOGIC;
  signal ip_tx_ip_hdr_valid : STD_LOGIC;
  signal ip_tx_ip_length : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ip_tx_ip_payload_axis_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ip_tx_ip_payload_axis_tlast : STD_LOGIC;
  signal ip_tx_ip_payload_axis_tuser : STD_LOGIC;
  signal ip_tx_ip_payload_axis_tvalid : STD_LOGIC;
  signal ip_tx_ip_protocol : STD_LOGIC_VECTOR ( 4 to 4 );
  signal ip_tx_ip_source_ip : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal ip_tx_ip_ttl : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal m_ip_payload_axis_tready_int_reg : STD_LOGIC;
  signal \^s_select_ip_reg_reg_0\ : STD_LOGIC;
  signal \^s_select_udp\ : STD_LOGIC;
  signal \^s_select_udp_reg\ : STD_LOGIC;
  signal udp_inst_n_52 : STD_LOGIC;
  signal \udp_ip_rx_inst/m_udp_payload_axis_tlast_int\ : STD_LOGIC;
  signal \udp_ip_rx_inst/state_reg\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \udp_ip_tx_inst/m_ip_payload_axis_tready_int_reg\ : STD_LOGIC;
  signal udp_rx_ip_hdr_ready : STD_LOGIC;
  signal udp_rx_ip_payload_axis_tready : STD_LOGIC;
  signal udp_tx_ip_dest_ip : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal udp_tx_ip_length : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal udp_tx_ip_payload_axis_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal udp_tx_ip_payload_axis_tlast : STD_LOGIC;
  signal udp_tx_ip_payload_axis_tuser : STD_LOGIC;
  signal udp_tx_ip_payload_axis_tvalid : STD_LOGIC;
  signal udp_tx_ip_protocol : STD_LOGIC_VECTOR ( 4 to 4 );
  signal udp_tx_ip_source_ip : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal udp_tx_ip_ttl : STD_LOGIC_VECTOR ( 7 downto 6 );
begin
  ip_rx_ip_payload_axis_tvalid <= \^ip_rx_ip_payload_axis_tvalid\;
  s_select_ip_reg_reg_0 <= \^s_select_ip_reg_reg_0\;
  s_select_udp <= \^s_select_udp\;
  s_select_udp_reg <= \^s_select_udp_reg\;
ip_arb_mux_inst: entity work.design_1_axis_udp_ethernet_0_0_ip_arb_mux
     port map (
      D(15 downto 0) => udp_tx_ip_length(15 downto 0),
      E(0) => ip_arb_mux_inst_n_42,
      Q(31 downto 0) => ip_tx_ip_dest_ip(31 downto 0),
      arp_request_ip_reg(0) => \arp_inst/arp_request_ip_reg\(0),
      \cache_query_request_ip_reg_reg[1]\ => ip_complete_inst_n_21,
      drop_packet_reg => \ip_inst/drop_packet_reg\,
      grant_valid => grant_valid,
      grant_valid_reg_reg => ip_arb_mux_inst_n_83,
      grant_valid_reg_reg_0 => m_ip_payload_axis_tvalid_reg_reg,
      grant_valid_reg_reg_1 => udp_inst_n_52,
      ip_tx_ip_hdr_ready => ip_tx_ip_hdr_ready,
      ip_tx_ip_hdr_valid => ip_tx_ip_hdr_valid,
      ip_tx_ip_payload_axis_tlast => ip_tx_ip_payload_axis_tlast,
      ip_tx_ip_payload_axis_tuser => ip_tx_ip_payload_axis_tuser,
      ip_tx_ip_payload_axis_tvalid => ip_tx_ip_payload_axis_tvalid,
      ip_tx_ip_protocol(0) => ip_tx_ip_protocol(4),
      \m_ip_dest_ip_reg_reg[0]_0\ => ip_arb_mux_inst_n_44,
      \m_ip_dest_ip_reg_reg[31]_0\(31 downto 0) => udp_tx_ip_dest_ip(31 downto 0),
      \m_ip_dest_ip_reg_reg[6]_0\ => ip_arb_mux_inst_n_9,
      \m_ip_dest_ip_reg_reg[9]_0\ => ip_arb_mux_inst_n_43,
      \m_ip_length_reg_reg[15]_0\(15 downto 0) => ip_tx_ip_length(15 downto 0),
      \m_ip_payload_axis_tdata_reg_reg[7]_0\(7 downto 0) => ip_tx_ip_payload_axis_tdata(7 downto 0),
      m_ip_payload_axis_tlast_reg_reg_0 => ip_arb_mux_inst_n_8,
      m_ip_payload_axis_tready_int_reg => m_ip_payload_axis_tready_int_reg,
      m_ip_payload_axis_tready_int_reg_0 => \udp_ip_tx_inst/m_ip_payload_axis_tready_int_reg\,
      \m_ip_source_ip_reg_reg[31]_0\(11 downto 10) => ip_tx_ip_source_ip(31 downto 30),
      \m_ip_source_ip_reg_reg[31]_0\(9 downto 4) => ip_tx_ip_source_ip(23 downto 18),
      \m_ip_source_ip_reg_reg[31]_0\(3 downto 0) => ip_tx_ip_source_ip(9 downto 6),
      \m_ip_source_ip_reg_reg[31]_1\(11 downto 10) => udp_tx_ip_source_ip(31 downto 30),
      \m_ip_source_ip_reg_reg[31]_1\(9 downto 4) => udp_tx_ip_source_ip(23 downto 18),
      \m_ip_source_ip_reg_reg[31]_1\(3 downto 0) => udp_tx_ip_source_ip(9 downto 6),
      \m_ip_ttl_reg_reg[7]_0\(1 downto 0) => ip_tx_ip_ttl(7 downto 6),
      \m_ip_ttl_reg_reg[7]_1\(1 downto 0) => udp_tx_ip_ttl(7 downto 6),
      outgoing_ip_payload_axis_tready => \ip_inst/outgoing_ip_payload_axis_tready\,
      \s_ip_hdr_ready_reg_reg[0]_0\ => ip_arb_mux_inst_n_2,
      sync_reg(0) => sync_reg(0),
      \temp_m_ip_payload_axis_tdata_reg_reg[7]_0\(7 downto 0) => udp_tx_ip_payload_axis_tdata(7 downto 0),
      temp_m_ip_payload_axis_tvalid_reg_reg_0 => ip_complete_inst_n_34,
      udp_tx_ip_payload_axis_tlast => udp_tx_ip_payload_axis_tlast,
      udp_tx_ip_payload_axis_tuser => udp_tx_ip_payload_axis_tuser,
      udp_tx_ip_payload_axis_tvalid => udp_tx_ip_payload_axis_tvalid,
      udp_tx_ip_protocol(0) => udp_tx_ip_protocol(4)
    );
ip_complete_inst: entity work.design_1_axis_udp_ethernet_0_0_ip_complete
     port map (
      D(31 downto 0) => ip_tx_ip_dest_ip(31 downto 0),
      \FSM_onehot_state_reg_reg[0]\ => ip_arb_mux_inst_n_8,
      \FSM_sequential_state_reg_reg[0]\ => \FSM_sequential_state_reg_reg[0]\,
      Q => m_eth_hdr_valid_reg_reg,
      SR(0) => SR(0),
      arp_request_operation_reg_reg => ip_complete_inst_n_21,
      arp_rx_eth_hdr_ready => arp_rx_eth_hdr_ready,
      \cache_query_request_ip_reg_reg[0]\(0) => \arp_inst/arp_request_ip_reg\(0),
      \cache_query_request_ip_reg_reg[0]_0\(8 downto 0) => D(8 downto 0),
      \cache_query_request_ip_reg_reg[0]_1\ => ip_arb_mux_inst_n_44,
      \cache_query_request_ip_reg_reg[1]\ => ip_arb_mux_inst_n_43,
      cache_query_request_valid_reg_reg => ip_arb_mux_inst_n_9,
      drop_packet_reg => \ip_inst/drop_packet_reg\,
      flush_save => flush_save,
      ip_addr_mem_reg => ip_addr_mem_reg,
      ip_addr_mem_reg_0 => ip_addr_mem_reg_0,
      ip_addr_mem_reg_1 => ip_addr_mem_reg_1,
      ip_addr_mem_reg_2 => ip_addr_mem_reg_2,
      ip_addr_mem_reg_3 => ip_addr_mem_reg_3,
      ip_addr_mem_reg_4 => ip_addr_mem_reg_4,
      ip_addr_mem_reg_5 => ip_addr_mem_reg_5,
      ip_addr_mem_reg_6 => ip_addr_mem_reg_6,
      ip_addr_mem_reg_7 => ip_addr_mem_reg_7,
      \ip_length_reg_reg[15]\(15 downto 0) => ip_tx_ip_length(15 downto 0),
      ip_rx_eth_hdr_ready => ip_rx_eth_hdr_ready,
      ip_rx_ip_hdr_valid => ip_rx_ip_hdr_valid,
      ip_rx_ip_payload_axis_tready => ip_rx_ip_payload_axis_tready,
      \ip_source_ip_reg_reg[31]\(11 downto 10) => ip_tx_ip_source_ip(31 downto 30),
      \ip_source_ip_reg_reg[31]\(9 downto 4) => ip_tx_ip_source_ip(23 downto 18),
      \ip_source_ip_reg_reg[31]\(3 downto 0) => ip_tx_ip_source_ip(9 downto 6),
      \ip_ttl_reg_reg[7]\(1 downto 0) => ip_tx_ip_ttl(7 downto 6),
      ip_tx_ip_hdr_ready => ip_tx_ip_hdr_ready,
      ip_tx_ip_hdr_valid => ip_tx_ip_hdr_valid,
      ip_tx_ip_payload_axis_tlast => ip_tx_ip_payload_axis_tlast,
      ip_tx_ip_payload_axis_tuser => ip_tx_ip_payload_axis_tuser,
      ip_tx_ip_payload_axis_tvalid => ip_tx_ip_payload_axis_tvalid,
      ip_tx_ip_protocol(0) => ip_tx_ip_protocol(4),
      \last_word_data_reg_reg[0]\ => \last_word_data_reg_reg[0]\,
      m_axis_tuser_int => m_axis_tuser_int,
      \m_eth_dest_mac_reg_reg[47]\(47 downto 0) => \m_eth_dest_mac_reg_reg[47]\(47 downto 0),
      \m_eth_payload_axis_tdata_reg_reg[7]\(7 downto 0) => \m_eth_payload_axis_tdata_reg_reg[7]\(7 downto 0),
      m_eth_payload_axis_tvalid_reg_reg => tx_eth_payload_axis_tvalid,
      \m_eth_src_mac_reg_reg[47]\(47 downto 0) => \m_eth_src_mac_reg_reg[47]\(47 downto 0),
      m_ip_hdr_valid_reg_reg => ip_complete_inst_n_44,
      \m_ip_payload_axis_tdata_reg_reg[7]\(7) => ip_complete_inst_n_134,
      \m_ip_payload_axis_tdata_reg_reg[7]\(6) => ip_complete_inst_n_135,
      \m_ip_payload_axis_tdata_reg_reg[7]\(5) => ip_complete_inst_n_136,
      \m_ip_payload_axis_tdata_reg_reg[7]\(4) => ip_complete_inst_n_137,
      \m_ip_payload_axis_tdata_reg_reg[7]\(3) => ip_complete_inst_n_138,
      \m_ip_payload_axis_tdata_reg_reg[7]\(2) => ip_complete_inst_n_139,
      \m_ip_payload_axis_tdata_reg_reg[7]\(1) => ip_complete_inst_n_140,
      \m_ip_payload_axis_tdata_reg_reg[7]\(0) => ip_complete_inst_n_141,
      m_ip_payload_axis_tlast_reg_reg => ip_complete_inst_n_8,
      m_ip_payload_axis_tlast_reg_reg_0 => ip_complete_inst_n_40,
      m_ip_payload_axis_tlast_reg_reg_1 => ip_complete_inst_n_42,
      m_ip_payload_axis_tready_int_reg_reg => \^s_select_udp_reg\,
      m_ip_payload_axis_tready_int_reg_reg_0 => \^s_select_ip_reg_reg_0\,
      m_ip_payload_axis_tuser_reg_reg => ip_complete_inst_n_9,
      m_ip_payload_axis_tvalid_reg_reg => \^ip_rx_ip_payload_axis_tvalid\,
      m_ip_payload_axis_tvalid_reg_reg_0 => ip_complete_inst_n_43,
      \m_ip_protocol_reg_reg[3]\ => \^s_select_udp\,
      \m_ip_source_ip_reg_reg[31]\(31) => ip_complete_inst_n_102,
      \m_ip_source_ip_reg_reg[31]\(30) => ip_complete_inst_n_103,
      \m_ip_source_ip_reg_reg[31]\(29) => ip_complete_inst_n_104,
      \m_ip_source_ip_reg_reg[31]\(28) => ip_complete_inst_n_105,
      \m_ip_source_ip_reg_reg[31]\(27) => ip_complete_inst_n_106,
      \m_ip_source_ip_reg_reg[31]\(26) => ip_complete_inst_n_107,
      \m_ip_source_ip_reg_reg[31]\(25) => ip_complete_inst_n_108,
      \m_ip_source_ip_reg_reg[31]\(24) => ip_complete_inst_n_109,
      \m_ip_source_ip_reg_reg[31]\(23) => ip_complete_inst_n_110,
      \m_ip_source_ip_reg_reg[31]\(22) => ip_complete_inst_n_111,
      \m_ip_source_ip_reg_reg[31]\(21) => ip_complete_inst_n_112,
      \m_ip_source_ip_reg_reg[31]\(20) => ip_complete_inst_n_113,
      \m_ip_source_ip_reg_reg[31]\(19) => ip_complete_inst_n_114,
      \m_ip_source_ip_reg_reg[31]\(18) => ip_complete_inst_n_115,
      \m_ip_source_ip_reg_reg[31]\(17) => ip_complete_inst_n_116,
      \m_ip_source_ip_reg_reg[31]\(16) => ip_complete_inst_n_117,
      \m_ip_source_ip_reg_reg[31]\(15) => ip_complete_inst_n_118,
      \m_ip_source_ip_reg_reg[31]\(14) => ip_complete_inst_n_119,
      \m_ip_source_ip_reg_reg[31]\(13) => ip_complete_inst_n_120,
      \m_ip_source_ip_reg_reg[31]\(12) => ip_complete_inst_n_121,
      \m_ip_source_ip_reg_reg[31]\(11) => ip_complete_inst_n_122,
      \m_ip_source_ip_reg_reg[31]\(10) => ip_complete_inst_n_123,
      \m_ip_source_ip_reg_reg[31]\(9) => ip_complete_inst_n_124,
      \m_ip_source_ip_reg_reg[31]\(8) => ip_complete_inst_n_125,
      \m_ip_source_ip_reg_reg[31]\(7) => ip_complete_inst_n_126,
      \m_ip_source_ip_reg_reg[31]\(6) => ip_complete_inst_n_127,
      \m_ip_source_ip_reg_reg[31]\(5) => ip_complete_inst_n_128,
      \m_ip_source_ip_reg_reg[31]\(4) => ip_complete_inst_n_129,
      \m_ip_source_ip_reg_reg[31]\(3) => ip_complete_inst_n_130,
      \m_ip_source_ip_reg_reg[31]\(2) => ip_complete_inst_n_131,
      \m_ip_source_ip_reg_reg[31]\(1) => ip_complete_inst_n_132,
      \m_ip_source_ip_reg_reg[31]\(0) => ip_complete_inst_n_133,
      \m_ip_version_reg_reg[3]\(7 downto 0) => \m_ip_version_reg_reg[3]\(7 downto 0),
      m_udp_payload_axis_tlast_int => \udp_ip_rx_inst/m_udp_payload_axis_tlast_int\,
      outgoing_ip_payload_axis_tready => \ip_inst/outgoing_ip_payload_axis_tready\,
      query_request_ready_reg_reg => E(0),
      read_arp_header_reg_reg => read_arp_header_reg_reg,
      read_eth_header_next => read_eth_header_next,
      read_eth_header_reg_reg => read_eth_header_reg,
      rx_eth_payload_axis_tlast => rx_eth_payload_axis_tlast,
      rx_eth_payload_axis_tuser => rx_eth_payload_axis_tuser,
      rx_eth_payload_axis_tvalid => rx_eth_payload_axis_tvalid,
      s_eth_hdr_ready_reg_reg => s_eth_hdr_ready_reg_reg,
      s_eth_hdr_ready_reg_reg_0 => s_eth_hdr_ready_reg_reg_0,
      s_eth_payload_axis_tready_reg_reg => ip_rx_eth_payload_axis_tready,
      s_eth_payload_axis_tready_reg_reg_0 => arp_rx_eth_payload_axis_tready,
      s_ip_payload_axis_tready_reg_reg => ip_complete_inst_n_34,
      s_select_arp => s_select_arp,
      s_select_arp_reg_reg_0 => s_select_arp_reg,
      s_select_arp_reg_reg_1 => s_select_arp_reg_reg,
      s_select_ip_reg0 => s_select_ip_reg0,
      s_select_ip_reg_reg_0 => s_select_ip_reg,
      s_select_ip_reg_reg_1 => s_select_ip_reg_reg_2,
      s_select_none_reg_reg_0 => s_select_none_reg_reg,
      s_select_none_reg_reg_1 => s_select_none_reg_reg_0,
      s_select_udp_reg0 => s_select_udp_reg0,
      send_eth_payload_reg => send_eth_payload_reg,
      sync_reg(0) => sync_reg(0),
      \temp_m_eth_payload_axis_tdata_reg_reg[7]\(7 downto 0) => ip_tx_ip_payload_axis_tdata(7 downto 0),
      temp_m_eth_payload_axis_tlast_reg_reg => m_ip_payload_axis_tvalid_reg_reg,
      temp_m_udp_payload_axis_tlast_reg_reg(1 downto 0) => \udp_ip_rx_inst/state_reg\(1 downto 0),
      tx_eth_hdr_ready => tx_eth_hdr_ready,
      tx_eth_payload_axis_tlast => tx_eth_payload_axis_tlast,
      tx_eth_payload_axis_tready => tx_eth_payload_axis_tready,
      tx_eth_payload_axis_tuser => tx_eth_payload_axis_tuser,
      tx_eth_type(1 downto 0) => tx_eth_type(1 downto 0),
      udp_rx_ip_hdr_ready => udp_rx_ip_hdr_ready,
      udp_rx_ip_payload_axis_tready => udp_rx_ip_payload_axis_tready,
      \word_count_reg_reg[0]\ => \word_count_reg_reg[0]\
    );
s_select_ip_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg,
      CE => '1',
      D => s_select_ip_reg_reg_1,
      Q => \^s_select_ip_reg_reg_0\,
      R => '0'
    );
s_select_udp_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => m_ip_payload_axis_tvalid_reg_reg,
      CE => '1',
      D => s_select_udp_reg_reg_0,
      Q => \^s_select_udp_reg\,
      R => '0'
    );
udp_inst: entity work.design_1_axis_udp_ethernet_0_0_udp
     port map (
      CO(0) => CO(0),
      D(15 downto 0) => udp_tx_ip_length(15 downto 0),
      DI(0) => DI(0),
      DIADI(9 downto 0) => DIADI(9 downto 0),
      DOBDO(9 downto 0) => DOBDO(9 downto 0),
      E(0) => ip_arb_mux_inst_n_42,
      \FSM_sequential_state_reg_reg[1]\(1 downto 0) => \udp_ip_rx_inst/state_reg\(1 downto 0),
      Q(5 downto 0) => Q(5 downto 0),
      S(1 downto 0) => S(1 downto 0),
      WEA(0) => WEA(0),
      \checksum_reg[4]_i_2\(3 downto 0) => \checksum_reg[4]_i_2\(3 downto 0),
      grant_valid => grant_valid,
      \hdr_ptr_reg_reg[0]\ => \^ip_rx_ip_payload_axis_tvalid\,
      \hdr_ptr_reg_reg[0]_0\ => \^s_select_udp_reg\,
      ip_rx_ip_hdr_valid => ip_rx_ip_hdr_valid,
      ip_rx_ip_payload_axis_tready => ip_rx_ip_payload_axis_tready,
      \m_axis_tvalid_pipe_reg_reg[0]\ => \m_axis_tvalid_pipe_reg_reg[0]\,
      \m_axis_tvalid_pipe_reg_reg[1]\ => \m_axis_tvalid_pipe_reg_reg[1]\,
      \m_ip_dest_ip_reg_reg[31]\(31 downto 0) => udp_tx_ip_dest_ip(31 downto 0),
      m_ip_hdr_valid_reg_reg => udp_inst_n_52,
      m_ip_hdr_valid_reg_reg_0 => ip_arb_mux_inst_n_2,
      \m_ip_payload_axis_tdata_reg_reg[7]\(7 downto 0) => udp_tx_ip_payload_axis_tdata(7 downto 0),
      m_ip_payload_axis_tready_int_reg => \udp_ip_tx_inst/m_ip_payload_axis_tready_int_reg\,
      m_ip_payload_axis_tready_int_reg_0 => m_ip_payload_axis_tready_int_reg,
      m_ip_payload_axis_tvalid_reg_reg => m_ip_payload_axis_tvalid_reg_reg,
      \m_ip_source_ip_reg_reg[31]\(11 downto 10) => udp_tx_ip_source_ip(31 downto 30),
      \m_ip_source_ip_reg_reg[31]\(9 downto 4) => udp_tx_ip_source_ip(23 downto 18),
      \m_ip_source_ip_reg_reg[31]\(3 downto 0) => udp_tx_ip_source_ip(9 downto 6),
      \m_ip_source_ip_reg_reg[31]_0\(31) => ip_complete_inst_n_102,
      \m_ip_source_ip_reg_reg[31]_0\(30) => ip_complete_inst_n_103,
      \m_ip_source_ip_reg_reg[31]_0\(29) => ip_complete_inst_n_104,
      \m_ip_source_ip_reg_reg[31]_0\(28) => ip_complete_inst_n_105,
      \m_ip_source_ip_reg_reg[31]_0\(27) => ip_complete_inst_n_106,
      \m_ip_source_ip_reg_reg[31]_0\(26) => ip_complete_inst_n_107,
      \m_ip_source_ip_reg_reg[31]_0\(25) => ip_complete_inst_n_108,
      \m_ip_source_ip_reg_reg[31]_0\(24) => ip_complete_inst_n_109,
      \m_ip_source_ip_reg_reg[31]_0\(23) => ip_complete_inst_n_110,
      \m_ip_source_ip_reg_reg[31]_0\(22) => ip_complete_inst_n_111,
      \m_ip_source_ip_reg_reg[31]_0\(21) => ip_complete_inst_n_112,
      \m_ip_source_ip_reg_reg[31]_0\(20) => ip_complete_inst_n_113,
      \m_ip_source_ip_reg_reg[31]_0\(19) => ip_complete_inst_n_114,
      \m_ip_source_ip_reg_reg[31]_0\(18) => ip_complete_inst_n_115,
      \m_ip_source_ip_reg_reg[31]_0\(17) => ip_complete_inst_n_116,
      \m_ip_source_ip_reg_reg[31]_0\(16) => ip_complete_inst_n_117,
      \m_ip_source_ip_reg_reg[31]_0\(15) => ip_complete_inst_n_118,
      \m_ip_source_ip_reg_reg[31]_0\(14) => ip_complete_inst_n_119,
      \m_ip_source_ip_reg_reg[31]_0\(13) => ip_complete_inst_n_120,
      \m_ip_source_ip_reg_reg[31]_0\(12) => ip_complete_inst_n_121,
      \m_ip_source_ip_reg_reg[31]_0\(11) => ip_complete_inst_n_122,
      \m_ip_source_ip_reg_reg[31]_0\(10) => ip_complete_inst_n_123,
      \m_ip_source_ip_reg_reg[31]_0\(9) => ip_complete_inst_n_124,
      \m_ip_source_ip_reg_reg[31]_0\(8) => ip_complete_inst_n_125,
      \m_ip_source_ip_reg_reg[31]_0\(7) => ip_complete_inst_n_126,
      \m_ip_source_ip_reg_reg[31]_0\(6) => ip_complete_inst_n_127,
      \m_ip_source_ip_reg_reg[31]_0\(5) => ip_complete_inst_n_128,
      \m_ip_source_ip_reg_reg[31]_0\(4) => ip_complete_inst_n_129,
      \m_ip_source_ip_reg_reg[31]_0\(3) => ip_complete_inst_n_130,
      \m_ip_source_ip_reg_reg[31]_0\(2) => ip_complete_inst_n_131,
      \m_ip_source_ip_reg_reg[31]_0\(1) => ip_complete_inst_n_132,
      \m_ip_source_ip_reg_reg[31]_0\(0) => ip_complete_inst_n_133,
      \m_ip_ttl_reg_reg[7]\(1 downto 0) => udp_tx_ip_ttl(7 downto 6),
      \m_udp_length_reg_reg[8]\ => ip_complete_inst_n_43,
      m_udp_payload_axis_tlast_int => \udp_ip_rx_inst/m_udp_payload_axis_tlast_int\,
      m_udp_payload_axis_tvalid_reg_reg => ip_complete_inst_n_40,
      \m_udp_source_port_reg_reg[7]\(7) => ip_complete_inst_n_134,
      \m_udp_source_port_reg_reg[7]\(6) => ip_complete_inst_n_135,
      \m_udp_source_port_reg_reg[7]\(5) => ip_complete_inst_n_136,
      \m_udp_source_port_reg_reg[7]\(4) => ip_complete_inst_n_137,
      \m_udp_source_port_reg_reg[7]\(3) => ip_complete_inst_n_138,
      \m_udp_source_port_reg_reg[7]\(2) => ip_complete_inst_n_139,
      \m_udp_source_port_reg_reg[7]\(1) => ip_complete_inst_n_140,
      \m_udp_source_port_reg_reg[7]\(0) => ip_complete_inst_n_141,
      match_cond_reg => match_cond_reg,
      match_cond_reg0 => match_cond_reg0,
      match_cond_reg_reg => match_cond_reg_reg,
      no_match_reg_reg => no_match_reg_reg,
      p_0_in => p_0_in,
      p_1_in(0) => p_1_in(0),
      rx_udp_payload_axis_tready => rx_udp_payload_axis_tready,
      s_ip_hdr_ready_reg_reg => ip_complete_inst_n_8,
      s_ip_hdr_ready_reg_reg_0 => ip_complete_inst_n_44,
      s_ip_payload_axis_tready_reg_reg => ip_complete_inst_n_42,
      s_select_udp => \^s_select_udp\,
      \state_reg_reg[0]\(0) => \state_reg_reg[0]\(0),
      \state_reg_reg[1]\ => \state_reg_reg[1]\,
      \state_reg_reg[2]\ => \state_reg_reg[2]\,
      sync_reg(0) => sync_reg(0),
      temp_m_ip_payload_axis_tvalid_reg_reg => ip_arb_mux_inst_n_83,
      temp_m_ip_payload_axis_tvalid_reg_reg_0 => \^s_select_ip_reg_reg_0\,
      \temp_m_udp_payload_axis_tdata_reg_reg[7]\(0) => \temp_m_udp_payload_axis_tdata_reg_reg[7]\(0),
      \temp_m_udp_payload_axis_tdata_reg_reg[7]_0\ => \temp_m_udp_payload_axis_tdata_reg_reg[7]_0\,
      temp_m_udp_payload_axis_tuser_reg_reg => ip_complete_inst_n_9,
      tx_eth_hdr_ready => tx_eth_hdr_ready,
      tx_udp_payload_axis_tvalid => tx_udp_payload_axis_tvalid,
      udp_rx_ip_hdr_ready => udp_rx_ip_hdr_ready,
      udp_rx_ip_payload_axis_tready => udp_rx_ip_payload_axis_tready,
      udp_tx_ip_payload_axis_tlast => udp_tx_ip_payload_axis_tlast,
      udp_tx_ip_payload_axis_tuser => udp_tx_ip_payload_axis_tuser,
      udp_tx_ip_payload_axis_tvalid => udp_tx_ip_payload_axis_tvalid,
      udp_tx_ip_protocol(0) => udp_tx_ip_protocol(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_eth_mac_1g_rgmii_fifo is
  port (
    phy_tx_clk : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_rst_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tvalid_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_tready_int_reg_reg : out STD_LOGIC;
    m_rst_sync3_reg_reg : out STD_LOGIC;
    rx_axis_tvalid : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \^q\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \m_axis_pipe_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    clk90_int : in STD_LOGIC;
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_ptr_update_reg_reg : in STD_LOGIC;
    m_rst_sync3_reg_reg_0 : in STD_LOGIC;
    m_rst_sync3_reg_reg_1 : in STD_LOGIC;
    tx_axis_tvalid : in STD_LOGIC;
    m_axis_tready_int_reg : in STD_LOGIC;
    tx_axis_tuser : in STD_LOGIC;
    tx_axis_tlast : in STD_LOGIC;
    rx_axis_tready : in STD_LOGIC;
    input_d : in STD_LOGIC_VECTOR ( 4 downto 0 );
    phy_rx_clk : in STD_LOGIC;
    s_axis : in STD_LOGIC_VECTOR ( 7 downto 0 );
    mem_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_eth_mac_1g_rgmii_fifo : entity is "eth_mac_1g_rgmii_fifo";
end design_1_axis_udp_ethernet_0_0_eth_mac_1g_rgmii_fifo;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_eth_mac_1g_rgmii_fifo is
  signal \eth_mac_1g_inst/axis_gmii_tx_inst/gmii_tx_er_next\ : STD_LOGIC;
  signal \eth_mac_1g_inst/axis_gmii_tx_inst/state_reg\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal eth_mac_1g_rgmii_inst_n_11 : STD_LOGIC;
  signal eth_mac_1g_rgmii_inst_n_12 : STD_LOGIC;
  signal eth_mac_1g_rgmii_inst_n_14 : STD_LOGIC;
  signal \fifo_inst/overflow_reg111_out\ : STD_LOGIC;
  signal \fifo_inst/overflow_reg1__1\ : STD_LOGIC;
  signal \fifo_inst/s_rst_sync3_reg\ : STD_LOGIC;
  signal rx_clk : STD_LOGIC;
  signal rx_fifo_axis_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_fifo_axis_tlast : STD_LOGIC;
  signal rx_fifo_axis_tuser : STD_LOGIC;
  signal rx_fifo_axis_tvalid : STD_LOGIC;
  signal tx_fifo_axis_tlast : STD_LOGIC;
  signal tx_fifo_axis_tready : STD_LOGIC;
  signal tx_fifo_axis_tuser : STD_LOGIC;
  signal tx_fifo_axis_tvalid : STD_LOGIC;
  signal tx_fifo_n_10 : STD_LOGIC;
  signal tx_fifo_n_16 : STD_LOGIC;
  signal tx_fifo_n_3 : STD_LOGIC;
  signal tx_fifo_n_4 : STD_LOGIC;
  signal tx_fifo_n_5 : STD_LOGIC;
  signal tx_fifo_n_6 : STD_LOGIC;
  signal tx_fifo_n_7 : STD_LOGIC;
  signal tx_fifo_n_8 : STD_LOGIC;
  signal tx_fifo_n_9 : STD_LOGIC;
begin
eth_mac_1g_rgmii_inst: entity work.design_1_axis_udp_ethernet_0_0_eth_mac_1g_rgmii
     port map (
      E(0) => eth_mac_1g_rgmii_inst_n_12,
      \FSM_sequential_state_reg_reg[2]\(2 downto 0) => \eth_mac_1g_inst/axis_gmii_tx_inst/state_reg\(2 downto 0),
      Q(0) => Q(0),
      clk90_int => clk90_int,
      \frame_ptr_reg_reg[15]\ => tx_fifo_n_16,
      gmii_tx_er_next => \eth_mac_1g_inst/axis_gmii_tx_inst/gmii_tx_er_next\,
      input_d(4 downto 0) => input_d(4 downto 0),
      \m_axis_pipe_reg_reg[0]_0\(9) => tx_fifo_axis_tuser,
      \m_axis_pipe_reg_reg[0]_0\(8) => tx_fifo_axis_tlast,
      \m_axis_pipe_reg_reg[0]_0\(7) => tx_fifo_n_3,
      \m_axis_pipe_reg_reg[0]_0\(6) => tx_fifo_n_4,
      \m_axis_pipe_reg_reg[0]_0\(5) => tx_fifo_n_5,
      \m_axis_pipe_reg_reg[0]_0\(4) => tx_fifo_n_6,
      \m_axis_pipe_reg_reg[0]_0\(3) => tx_fifo_n_7,
      \m_axis_pipe_reg_reg[0]_0\(2) => tx_fifo_n_8,
      \m_axis_pipe_reg_reg[0]_0\(1) => tx_fifo_n_9,
      \m_axis_pipe_reg_reg[0]_0\(0) => tx_fifo_n_10,
      \m_axis_tdata_reg_reg[7]\(7 downto 0) => rx_fifo_axis_tdata(7 downto 0),
      m_axis_tuser_reg_reg => eth_mac_1g_rgmii_inst_n_14,
      output_clk => rx_clk,
      overflow_reg111_out => \fifo_inst/overflow_reg111_out\,
      \overflow_reg1__1\ => \fifo_inst/overflow_reg1__1\,
      phy_rx_clk => phy_rx_clk,
      phy_tx_clk => phy_tx_clk,
      \^q\(4 downto 0) => \^q\(4 downto 0),
      rgmii_tx_clk_2_reg => wr_ptr_update_reg_reg,
      rx_fifo_axis_tlast => rx_fifo_axis_tlast,
      rx_fifo_axis_tuser => rx_fifo_axis_tuser,
      rx_fifo_axis_tvalid => rx_fifo_axis_tvalid,
      s_axis_tready_reg_reg => eth_mac_1g_rgmii_inst_n_11,
      s_rst_sync3_reg => \fifo_inst/s_rst_sync3_reg\,
      sync_reg(0) => sync_reg(0),
      tx_fifo_axis_tready => tx_fifo_axis_tready,
      tx_fifo_axis_tvalid => tx_fifo_axis_tvalid,
      \tx_rst_reg_reg[0]\(0) => \tx_rst_reg_reg[0]\(0)
    );
rx_fifo: entity work.\design_1_axis_udp_ethernet_0_0_axis_async_fifo_adapter__parameterized0\
     port map (
      E(0) => eth_mac_1g_rgmii_inst_n_12,
      \m_axis_pipe_reg_reg[0]_0\(9 downto 0) => \m_axis_pipe_reg_reg[0]_0\(9 downto 0),
      \m_axis_tvalid_pipe_reg_reg[1]\ => rx_axis_tvalid,
      m_rst_sync3_reg_reg => m_rst_sync3_reg_reg_1,
      mem_reg_0 => wr_ptr_update_reg_reg,
      mem_reg_0_0 => mem_reg_0,
      overflow_reg111_out => \fifo_inst/overflow_reg111_out\,
      \overflow_reg1__1\ => \fifo_inst/overflow_reg1__1\,
      rx_axis_tready => rx_axis_tready,
      rx_fifo_axis_tlast => rx_fifo_axis_tlast,
      rx_fifo_axis_tuser => rx_fifo_axis_tuser,
      rx_fifo_axis_tvalid => rx_fifo_axis_tvalid,
      s_axis(7 downto 0) => rx_fifo_axis_tdata(7 downto 0),
      s_clk => rx_clk,
      s_rst_sync3_reg => \fifo_inst/s_rst_sync3_reg\,
      \wr_ptr_cur_gray_reg_reg[11]\ => eth_mac_1g_rgmii_inst_n_14
    );
tx_fifo: entity work.design_1_axis_udp_ethernet_0_0_axis_async_fifo_adapter
     port map (
      E(0) => E(0),
      \FSM_sequential_state_reg_reg[0]\ => tx_fifo_n_16,
      gmii_tx_er_next => \eth_mac_1g_inst/axis_gmii_tx_inst/gmii_tx_er_next\,
      gmii_tx_er_reg_reg(2 downto 0) => \eth_mac_1g_inst/axis_gmii_tx_inst/state_reg\(2 downto 0),
      \m_axis_pipe_reg_reg[0]_0\(9) => tx_fifo_axis_tuser,
      \m_axis_pipe_reg_reg[0]_0\(8) => tx_fifo_axis_tlast,
      \m_axis_pipe_reg_reg[0]_0\(7) => tx_fifo_n_3,
      \m_axis_pipe_reg_reg[0]_0\(6) => tx_fifo_n_4,
      \m_axis_pipe_reg_reg[0]_0\(5) => tx_fifo_n_5,
      \m_axis_pipe_reg_reg[0]_0\(4) => tx_fifo_n_6,
      \m_axis_pipe_reg_reg[0]_0\(3) => tx_fifo_n_7,
      \m_axis_pipe_reg_reg[0]_0\(2) => tx_fifo_n_8,
      \m_axis_pipe_reg_reg[0]_0\(1) => tx_fifo_n_9,
      \m_axis_pipe_reg_reg[0]_0\(0) => tx_fifo_n_10,
      m_axis_tready_int_reg => m_axis_tready_int_reg,
      m_axis_tready_int_reg_reg => m_axis_tready_int_reg_reg,
      m_axis_tvalid_reg_reg(0) => m_axis_tvalid_reg_reg(0),
      m_rst_sync3_reg_reg => m_rst_sync3_reg_reg,
      m_rst_sync3_reg_reg_0 => m_rst_sync3_reg_reg_0,
      mem_reg_1 => eth_mac_1g_rgmii_inst_n_11,
      s_axis(9) => tx_axis_tuser,
      s_axis(8) => tx_axis_tlast,
      s_axis(7 downto 0) => s_axis(7 downto 0),
      tx_axis_tvalid => tx_axis_tvalid,
      tx_fifo_axis_tready => tx_fifo_axis_tready,
      tx_fifo_axis_tvalid => tx_fifo_axis_tvalid,
      wr_ptr_update_reg_reg => wr_ptr_update_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_axis_udp_ethernet_core is
  port (
    phy_tx_clk : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \tx_rst_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tx_fifo_udp_payload_axis_tready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 8 downto 0 );
    store_query : out STD_LOGIC;
    \m_axis_tvalid_pipe_reg_reg[1]\ : out STD_LOGIC;
    \^q\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    clk90_int : in STD_LOGIC;
    sync_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    mem_reg : in STD_LOGIC;
    m_rst_sync3_reg_reg : in STD_LOGIC;
    m_rst_sync3_reg_reg_0 : in STD_LOGIC;
    DIADI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    s_axis_tx_fifo_udp_payload_axis_tvalid : in STD_LOGIC;
    ip_addr_mem_reg : in STD_LOGIC;
    ip_addr_mem_reg_0 : in STD_LOGIC;
    ip_addr_mem_reg_1 : in STD_LOGIC;
    ip_addr_mem_reg_2 : in STD_LOGIC;
    ip_addr_mem_reg_3 : in STD_LOGIC;
    ip_addr_mem_reg_4 : in STD_LOGIC;
    ip_addr_mem_reg_5 : in STD_LOGIC;
    ip_addr_mem_reg_6 : in STD_LOGIC;
    m_axis_rx_fifo_udp_payload_axis_tready : in STD_LOGIC;
    ip_addr_mem_reg_7 : in STD_LOGIC;
    input_d : in STD_LOGIC_VECTOR ( 4 downto 0 );
    phy_rx_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_axis_udp_ethernet_core : entity is "axis_udp_ethernet_core";
end design_1_axis_udp_ethernet_0_0_axis_udp_ethernet_core;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_axis_udp_ethernet_core is
  signal eth_axis_rx_inst_n_10 : STD_LOGIC;
  signal eth_axis_rx_inst_n_11 : STD_LOGIC;
  signal eth_axis_rx_inst_n_12 : STD_LOGIC;
  signal eth_axis_rx_inst_n_13 : STD_LOGIC;
  signal eth_axis_rx_inst_n_14 : STD_LOGIC;
  signal eth_axis_rx_inst_n_5 : STD_LOGIC;
  signal eth_axis_rx_inst_n_6 : STD_LOGIC;
  signal eth_axis_rx_inst_n_8 : STD_LOGIC;
  signal eth_mac_inst_n_3 : STD_LOGIC;
  signal eth_mac_inst_n_4 : STD_LOGIC;
  signal eth_mac_inst_n_5 : STD_LOGIC;
  signal eth_mac_inst_n_7 : STD_LOGIC;
  signal flush_save : STD_LOGIC;
  signal full : STD_LOGIC;
  signal \ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_next\ : STD_LOGIC;
  signal \ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_reg\ : STD_LOGIC;
  signal \ip_complete_inst/arp_rx_eth_hdr_ready\ : STD_LOGIC;
  signal \ip_complete_inst/arp_rx_eth_payload_axis_tready\ : STD_LOGIC;
  signal \ip_complete_inst/ip_rx_eth_hdr_ready\ : STD_LOGIC;
  signal \ip_complete_inst/ip_rx_eth_payload_axis_tready\ : STD_LOGIC;
  signal \ip_complete_inst/s_select_arp\ : STD_LOGIC;
  signal \ip_complete_inst/s_select_arp_reg\ : STD_LOGIC;
  signal \ip_complete_inst/s_select_ip_reg\ : STD_LOGIC;
  signal \ip_complete_inst/s_select_ip_reg0\ : STD_LOGIC;
  signal ip_rx_ip_payload_axis_tvalid : STD_LOGIC;
  signal m_axis_tready_int_reg : STD_LOGIC;
  signal m_axis_tuser_int : STD_LOGIC;
  signal match_cond_reg : STD_LOGIC;
  signal match_cond_reg0 : STD_LOGIC;
  signal no_match_reg_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rx_axis_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_axis_tlast : STD_LOGIC;
  signal rx_axis_tready : STD_LOGIC;
  signal rx_axis_tuser : STD_LOGIC;
  signal rx_axis_tvalid : STD_LOGIC;
  signal rx_eth_hdr_valid : STD_LOGIC;
  signal rx_eth_payload_axis_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_eth_payload_axis_tlast : STD_LOGIC;
  signal rx_eth_payload_axis_tuser : STD_LOGIC;
  signal rx_eth_payload_axis_tvalid : STD_LOGIC;
  signal rx_eth_src_mac : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal rx_fifo_udp_payload_axis_tvalid : STD_LOGIC;
  signal rx_udp_payload_axis_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rx_udp_payload_axis_tlast : STD_LOGIC;
  signal rx_udp_payload_axis_tready : STD_LOGIC;
  signal rx_udp_payload_axis_tuser : STD_LOGIC;
  signal s_select_ip_reg_i_1_n_0 : STD_LOGIC;
  signal s_select_udp : STD_LOGIC;
  signal s_select_udp_reg : STD_LOGIC;
  signal s_select_udp_reg0 : STD_LOGIC;
  signal s_select_udp_reg_i_1_n_0 : STD_LOGIC;
  signal send_eth_payload_reg : STD_LOGIC;
  signal tx_axis_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tx_axis_tlast : STD_LOGIC;
  signal tx_axis_tuser : STD_LOGIC;
  signal tx_axis_tvalid : STD_LOGIC;
  signal tx_eth_dest_mac : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal tx_eth_hdr_ready : STD_LOGIC;
  signal tx_eth_hdr_valid : STD_LOGIC;
  signal tx_eth_payload_axis_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tx_eth_payload_axis_tlast : STD_LOGIC;
  signal tx_eth_payload_axis_tready : STD_LOGIC;
  signal tx_eth_payload_axis_tuser : STD_LOGIC;
  signal tx_eth_payload_axis_tvalid : STD_LOGIC;
  signal tx_eth_type : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal tx_fifo_udp_payload_axis_tdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tx_udp_payload_axis_tlast : STD_LOGIC;
  signal tx_udp_payload_axis_tuser : STD_LOGIC;
  signal tx_udp_payload_axis_tvalid : STD_LOGIC;
  signal udp_complete_inst_n_15 : STD_LOGIC;
  signal udp_complete_inst_n_44 : STD_LOGIC;
  signal udp_complete_inst_n_46 : STD_LOGIC;
  signal udp_complete_inst_n_48 : STD_LOGIC;
  signal udp_complete_inst_n_54 : STD_LOGIC;
  signal udp_complete_inst_n_55 : STD_LOGIC;
  signal udp_complete_inst_n_56 : STD_LOGIC;
  signal udp_complete_inst_n_57 : STD_LOGIC;
  signal udp_complete_inst_n_58 : STD_LOGIC;
  signal udp_complete_inst_n_9 : STD_LOGIC;
  signal \udp_inst/full\ : STD_LOGIC;
  signal \udp_inst/udp_checksum_gen_inst/checksum_reg\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal \udp_inst/udp_checksum_gen_inst/state_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal udp_tx_payload_fifo_n_13 : STD_LOGIC;
  signal udp_tx_payload_fifo_n_14 : STD_LOGIC;
  signal udp_tx_payload_fifo_n_15 : STD_LOGIC;
  signal udp_tx_payload_fifo_n_16 : STD_LOGIC;
  signal udp_tx_payload_fifo_n_17 : STD_LOGIC;
  signal udp_tx_payload_fifo_n_18 : STD_LOGIC;
  signal udp_tx_payload_fifo_n_19 : STD_LOGIC;
begin
eth_axis_rx_inst: entity work.design_1_axis_udp_ethernet_0_0_eth_axis_rx
     port map (
      Q => rx_eth_hdr_valid,
      SR(0) => eth_axis_rx_inst_n_14,
      arp_rx_eth_hdr_ready => \ip_complete_inst/arp_rx_eth_hdr_ready\,
      arp_rx_eth_payload_axis_tready => \ip_complete_inst/arp_rx_eth_payload_axis_tready\,
      ip_rx_eth_hdr_ready => \ip_complete_inst/ip_rx_eth_hdr_ready\,
      ip_rx_eth_payload_axis_tready => \ip_complete_inst/ip_rx_eth_payload_axis_tready\,
      \last_word_data_reg_reg[0]\ => udp_complete_inst_n_44,
      \m_axis_pipe_reg_reg[0]_0\(9) => rx_axis_tuser,
      \m_axis_pipe_reg_reg[0]_0\(8) => rx_axis_tlast,
      \m_axis_pipe_reg_reg[0]_0\(7 downto 0) => rx_axis_tdata(7 downto 0),
      m_eth_hdr_valid_reg_reg_0 => eth_axis_rx_inst_n_6,
      \m_eth_payload_axis_tdata_reg_reg[7]_0\(7 downto 0) => rx_eth_payload_axis_tdata(7 downto 0),
      m_eth_payload_axis_tlast_reg_reg_0 => eth_axis_rx_inst_n_12,
      m_eth_payload_axis_tvalid_reg_reg_0 => eth_axis_rx_inst_n_13,
      m_eth_payload_axis_tvalid_reg_reg_1 => mem_reg,
      \m_eth_src_mac_reg_reg[47]_0\(47 downto 0) => rx_eth_src_mac(47 downto 0),
      \m_eth_type_reg_reg[2]_0\ => eth_axis_rx_inst_n_8,
      read_eth_header_next => \ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_next\,
      read_eth_header_reg => \ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_reg\,
      rx_axis_tready => rx_axis_tready,
      rx_axis_tvalid => rx_axis_tvalid,
      rx_eth_payload_axis_tlast => rx_eth_payload_axis_tlast,
      rx_eth_payload_axis_tuser => rx_eth_payload_axis_tuser,
      rx_eth_payload_axis_tvalid => rx_eth_payload_axis_tvalid,
      s_axis_tready_reg_reg_0 => eth_axis_rx_inst_n_11,
      s_eth_hdr_ready_reg_reg => eth_axis_rx_inst_n_5,
      s_select_arp => \ip_complete_inst/s_select_arp\,
      s_select_arp_reg => \ip_complete_inst/s_select_arp_reg\,
      s_select_ip_reg => \ip_complete_inst/s_select_ip_reg\,
      s_select_ip_reg0 => \ip_complete_inst/s_select_ip_reg0\,
      s_select_none_reg_reg => eth_axis_rx_inst_n_10,
      s_select_none_reg_reg_0 => udp_complete_inst_n_9,
      sync_reg(0) => sync_reg(0),
      temp_m_eth_payload_axis_tvalid_reg_reg_0 => udp_complete_inst_n_46
    );
eth_axis_tx_inst: entity work.design_1_axis_udp_ethernet_0_0_eth_axis_tx
     port map (
      E(0) => eth_mac_inst_n_7,
      Q => tx_eth_hdr_valid,
      \eth_dest_mac_reg_reg[47]_0\(47 downto 0) => tx_eth_dest_mac(47 downto 0),
      flush_save => flush_save,
      \m_axis_tdata_reg_reg[7]_0\(7 downto 0) => tx_axis_tdata(7 downto 0),
      \m_axis_tdata_reg_reg[7]_1\ => eth_mac_inst_n_4,
      m_axis_tlast_reg_reg_0(0) => eth_mac_inst_n_3,
      m_axis_tready_int_reg => m_axis_tready_int_reg,
      m_axis_tuser_int => m_axis_tuser_int,
      m_axis_tvalid_reg_reg_0 => mem_reg,
      send_eth_payload_reg => send_eth_payload_reg,
      sync_reg(0) => sync_reg(0),
      \temp_m_axis_tdata_reg_reg[7]_0\(7 downto 0) => tx_eth_payload_axis_tdata(7 downto 0),
      temp_m_axis_tvalid_reg_reg_0 => eth_mac_inst_n_5,
      tx_axis_tlast => tx_axis_tlast,
      tx_axis_tuser => tx_axis_tuser,
      tx_axis_tvalid => tx_axis_tvalid,
      tx_eth_hdr_ready => tx_eth_hdr_ready,
      tx_eth_payload_axis_tlast => tx_eth_payload_axis_tlast,
      tx_eth_payload_axis_tready => tx_eth_payload_axis_tready,
      tx_eth_payload_axis_tuser => tx_eth_payload_axis_tuser,
      tx_eth_payload_axis_tvalid => tx_eth_payload_axis_tvalid,
      tx_eth_type(1) => tx_eth_type(11),
      tx_eth_type(0) => tx_eth_type(2)
    );
eth_mac_inst: entity work.design_1_axis_udp_ethernet_0_0_eth_mac_1g_rgmii_fifo
     port map (
      E(0) => eth_mac_inst_n_7,
      Q(0) => Q(0),
      clk90_int => clk90_int,
      input_d(4 downto 0) => input_d(4 downto 0),
      \m_axis_pipe_reg_reg[0]_0\(9) => rx_axis_tuser,
      \m_axis_pipe_reg_reg[0]_0\(8) => rx_axis_tlast,
      \m_axis_pipe_reg_reg[0]_0\(7 downto 0) => rx_axis_tdata(7 downto 0),
      m_axis_tready_int_reg => m_axis_tready_int_reg,
      m_axis_tready_int_reg_reg => eth_mac_inst_n_4,
      m_axis_tvalid_reg_reg(0) => eth_mac_inst_n_3,
      m_rst_sync3_reg_reg => eth_mac_inst_n_5,
      m_rst_sync3_reg_reg_0 => m_rst_sync3_reg_reg,
      m_rst_sync3_reg_reg_1 => m_rst_sync3_reg_reg_0,
      mem_reg_0 => eth_axis_rx_inst_n_11,
      phy_rx_clk => phy_rx_clk,
      phy_tx_clk => phy_tx_clk,
      \^q\(4 downto 0) => \^q\(4 downto 0),
      rx_axis_tready => rx_axis_tready,
      rx_axis_tvalid => rx_axis_tvalid,
      s_axis(7 downto 0) => tx_axis_tdata(7 downto 0),
      sync_reg(0) => sync_reg(0),
      tx_axis_tlast => tx_axis_tlast,
      tx_axis_tuser => tx_axis_tuser,
      tx_axis_tvalid => tx_axis_tvalid,
      \tx_rst_reg_reg[0]\(0) => \tx_rst_reg_reg[0]\(0),
      wr_ptr_update_reg_reg => mem_reg
    );
match_cond_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg,
      CE => '1',
      D => udp_complete_inst_n_54,
      Q => match_cond_reg,
      R => '0'
    );
no_match_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => mem_reg,
      CE => '1',
      D => udp_complete_inst_n_55,
      Q => no_match_reg_reg_n_0,
      R => '0'
    );
s_select_ip_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00002E00"
    )
        port map (
      I0 => udp_complete_inst_n_15,
      I1 => s_select_udp_reg0,
      I2 => s_select_udp,
      I3 => ip_rx_ip_payload_axis_tvalid,
      I4 => sync_reg(0),
      O => s_select_ip_reg_i_1_n_0
    );
s_select_udp_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => s_select_udp_reg,
      I1 => s_select_udp_reg0,
      I2 => s_select_udp,
      I3 => ip_rx_ip_payload_axis_tvalid,
      I4 => sync_reg(0),
      O => s_select_udp_reg_i_1_n_0
    );
udp_complete_inst: entity work.design_1_axis_udp_ethernet_0_0_udp_complete
     port map (
      CO(0) => \udp_inst/full\,
      D(8 downto 0) => D(8 downto 0),
      DI(0) => udp_tx_payload_fifo_n_15,
      DIADI(9) => rx_udp_payload_axis_tuser,
      DIADI(8) => rx_udp_payload_axis_tlast,
      DIADI(7 downto 0) => rx_udp_payload_axis_tdata(7 downto 0),
      DOBDO(9) => tx_udp_payload_axis_tuser,
      DOBDO(8) => tx_udp_payload_axis_tlast,
      DOBDO(7 downto 0) => tx_fifo_udp_payload_axis_tdata(7 downto 0),
      E(0) => store_query,
      \FSM_sequential_state_reg_reg[0]\ => rx_eth_hdr_valid,
      Q(5 downto 0) => \udp_inst/udp_checksum_gen_inst/checksum_reg\(6 downto 1),
      S(1) => udp_tx_payload_fifo_n_13,
      S(0) => udp_tx_payload_fifo_n_14,
      SR(0) => eth_axis_rx_inst_n_14,
      WEA(0) => rx_fifo_udp_payload_axis_tvalid,
      arp_rx_eth_hdr_ready => \ip_complete_inst/arp_rx_eth_hdr_ready\,
      arp_rx_eth_payload_axis_tready => \ip_complete_inst/arp_rx_eth_payload_axis_tready\,
      \checksum_reg[4]_i_2\(3) => udp_tx_payload_fifo_n_16,
      \checksum_reg[4]_i_2\(2) => udp_tx_payload_fifo_n_17,
      \checksum_reg[4]_i_2\(1) => udp_tx_payload_fifo_n_18,
      \checksum_reg[4]_i_2\(0) => udp_tx_payload_fifo_n_19,
      flush_save => flush_save,
      ip_addr_mem_reg => ip_addr_mem_reg,
      ip_addr_mem_reg_0 => ip_addr_mem_reg_0,
      ip_addr_mem_reg_1 => ip_addr_mem_reg_1,
      ip_addr_mem_reg_2 => ip_addr_mem_reg_2,
      ip_addr_mem_reg_3 => ip_addr_mem_reg_3,
      ip_addr_mem_reg_4 => ip_addr_mem_reg_4,
      ip_addr_mem_reg_5 => ip_addr_mem_reg_5,
      ip_addr_mem_reg_6 => ip_addr_mem_reg_6,
      ip_addr_mem_reg_7 => ip_addr_mem_reg_7,
      ip_rx_eth_hdr_ready => \ip_complete_inst/ip_rx_eth_hdr_ready\,
      ip_rx_eth_payload_axis_tready => \ip_complete_inst/ip_rx_eth_payload_axis_tready\,
      ip_rx_ip_payload_axis_tvalid => ip_rx_ip_payload_axis_tvalid,
      \last_word_data_reg_reg[0]\ => eth_axis_rx_inst_n_12,
      m_axis_tuser_int => m_axis_tuser_int,
      \m_axis_tvalid_pipe_reg_reg[0]\ => udp_complete_inst_n_57,
      \m_axis_tvalid_pipe_reg_reg[1]\ => udp_complete_inst_n_56,
      \m_eth_dest_mac_reg_reg[47]\(47 downto 0) => tx_eth_dest_mac(47 downto 0),
      m_eth_hdr_valid_reg_reg => tx_eth_hdr_valid,
      \m_eth_payload_axis_tdata_reg_reg[7]\(7 downto 0) => tx_eth_payload_axis_tdata(7 downto 0),
      \m_eth_src_mac_reg_reg[47]\(47 downto 0) => rx_eth_src_mac(47 downto 0),
      m_ip_payload_axis_tvalid_reg_reg => mem_reg,
      \m_ip_version_reg_reg[3]\(7 downto 0) => rx_eth_payload_axis_tdata(7 downto 0),
      match_cond_reg => match_cond_reg,
      match_cond_reg0 => match_cond_reg0,
      match_cond_reg_reg => udp_complete_inst_n_54,
      no_match_reg_reg => udp_complete_inst_n_55,
      p_0_in => p_0_in,
      p_1_in(0) => p_1_in(1),
      read_arp_header_reg_reg => eth_axis_rx_inst_n_5,
      read_eth_header_next => \ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_next\,
      read_eth_header_reg => \ip_complete_inst/arp_inst/arp_eth_rx_inst/read_eth_header_reg\,
      rx_eth_payload_axis_tlast => rx_eth_payload_axis_tlast,
      rx_eth_payload_axis_tuser => rx_eth_payload_axis_tuser,
      rx_eth_payload_axis_tvalid => rx_eth_payload_axis_tvalid,
      rx_udp_payload_axis_tready => rx_udp_payload_axis_tready,
      s_eth_hdr_ready_reg_reg => eth_axis_rx_inst_n_13,
      s_eth_hdr_ready_reg_reg_0 => eth_axis_rx_inst_n_6,
      s_select_arp => \ip_complete_inst/s_select_arp\,
      s_select_arp_reg => \ip_complete_inst/s_select_arp_reg\,
      s_select_arp_reg_reg => udp_complete_inst_n_46,
      s_select_ip_reg => \ip_complete_inst/s_select_ip_reg\,
      s_select_ip_reg0 => \ip_complete_inst/s_select_ip_reg0\,
      s_select_ip_reg_reg_0 => udp_complete_inst_n_15,
      s_select_ip_reg_reg_1 => s_select_ip_reg_i_1_n_0,
      s_select_ip_reg_reg_2 => eth_axis_rx_inst_n_8,
      s_select_none_reg_reg => udp_complete_inst_n_9,
      s_select_none_reg_reg_0 => eth_axis_rx_inst_n_10,
      s_select_udp => s_select_udp,
      s_select_udp_reg => s_select_udp_reg,
      s_select_udp_reg0 => s_select_udp_reg0,
      s_select_udp_reg_reg_0 => s_select_udp_reg_i_1_n_0,
      send_eth_payload_reg => send_eth_payload_reg,
      \state_reg_reg[0]\(0) => \udp_inst/udp_checksum_gen_inst/state_reg\(0),
      \state_reg_reg[1]\ => udp_complete_inst_n_48,
      \state_reg_reg[2]\ => udp_complete_inst_n_58,
      sync_reg(0) => sync_reg(0),
      \temp_m_udp_payload_axis_tdata_reg_reg[7]\(0) => full,
      \temp_m_udp_payload_axis_tdata_reg_reg[7]_0\ => no_match_reg_reg_n_0,
      tx_eth_hdr_ready => tx_eth_hdr_ready,
      tx_eth_payload_axis_tlast => tx_eth_payload_axis_tlast,
      tx_eth_payload_axis_tready => tx_eth_payload_axis_tready,
      tx_eth_payload_axis_tuser => tx_eth_payload_axis_tuser,
      tx_eth_payload_axis_tvalid => tx_eth_payload_axis_tvalid,
      tx_eth_type(1) => tx_eth_type(11),
      tx_eth_type(0) => tx_eth_type(2),
      tx_udp_payload_axis_tvalid => tx_udp_payload_axis_tvalid,
      \word_count_reg_reg[0]\ => udp_complete_inst_n_44
    );
udp_rx_payload_fifo: entity work.\design_1_axis_udp_ethernet_0_0_axis_fifo__parameterized0\
     port map (
      DIADI(9) => rx_udp_payload_axis_tuser,
      DIADI(8) => rx_udp_payload_axis_tlast,
      DIADI(7 downto 0) => rx_udp_payload_axis_tdata(7 downto 0),
      DOBDO(9 downto 0) => DOBDO(9 downto 0),
      WEA(0) => rx_fifo_udp_payload_axis_tvalid,
      m_axis_rx_fifo_udp_payload_axis_tready => m_axis_rx_fifo_udp_payload_axis_tready,
      \m_axis_tvalid_pipe_reg_reg[1]_0\ => \m_axis_tvalid_pipe_reg_reg[1]\,
      match_cond_reg => match_cond_reg,
      match_cond_reg0 => match_cond_reg0,
      match_cond_reg_reg => no_match_reg_reg_n_0,
      p_0_in => p_0_in,
      \rd_ptr_reg_reg[11]_0\(0) => full,
      \rd_ptr_reg_reg_rep[10]_0\ => mem_reg,
      rx_udp_payload_axis_tready => rx_udp_payload_axis_tready,
      sync_reg(0) => sync_reg(0)
    );
udp_tx_payload_fifo: entity work.\design_1_axis_udp_ethernet_0_0_axis_fifo__parameterized0_0\
     port map (
      CO(0) => \udp_inst/full\,
      DI(0) => udp_tx_payload_fifo_n_15,
      DIADI(9 downto 0) => DIADI(9 downto 0),
      DOBDO(9) => tx_udp_payload_axis_tuser,
      DOBDO(8) => tx_udp_payload_axis_tlast,
      DOBDO(7 downto 0) => tx_fifo_udp_payload_axis_tdata(7 downto 0),
      Q(5 downto 0) => \udp_inst/udp_checksum_gen_inst/checksum_reg\(6 downto 1),
      S(1) => udp_tx_payload_fifo_n_13,
      S(0) => udp_tx_payload_fifo_n_14,
      \m_axis_tvalid_pipe_reg_reg[0]_0\ => udp_complete_inst_n_58,
      \m_axis_tvalid_pipe_reg_reg[0]_1\(0) => \udp_inst/udp_checksum_gen_inst/state_reg\(0),
      \m_axis_tvalid_pipe_reg_reg[1]_0\ => udp_complete_inst_n_57,
      mem_reg_0(3) => udp_tx_payload_fifo_n_16,
      mem_reg_0(2) => udp_tx_payload_fifo_n_17,
      mem_reg_0(1) => udp_tx_payload_fifo_n_18,
      mem_reg_0(0) => udp_tx_payload_fifo_n_19,
      mem_reg_1 => mem_reg,
      mem_reg_2 => udp_complete_inst_n_56,
      mem_reg_3 => udp_complete_inst_n_48,
      p_1_in(0) => p_1_in(1),
      s_axis_tx_fifo_udp_payload_axis_tready => s_axis_tx_fifo_udp_payload_axis_tready,
      s_axis_tx_fifo_udp_payload_axis_tvalid => s_axis_tx_fifo_udp_payload_axis_tvalid,
      sync_reg(0) => sync_reg(0),
      tx_udp_payload_axis_tvalid => tx_udp_payload_axis_tvalid
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0_axis_udp_ethernet is
  port (
    clk : in STD_LOGIC;
    reset_n : in STD_LOGIC;
    phy_rx_clk : in STD_LOGIC;
    phy_rxd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    phy_rx_ctl : in STD_LOGIC;
    phy_tx_clk : out STD_LOGIC;
    phy_txd : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phy_tx_ctl : out STD_LOGIC;
    phy_reset_n : out STD_LOGIC;
    phy_int_n : in STD_LOGIC;
    phy_pme_n : in STD_LOGIC;
    m_axis_rx_fifo_udp_payload_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_rx_fifo_udp_payload_axis_tvalid : out STD_LOGIC;
    m_axis_rx_fifo_udp_payload_axis_tready : in STD_LOGIC;
    m_axis_rx_fifo_udp_payload_axis_tlast : out STD_LOGIC;
    m_axis_rx_fifo_udp_payload_axis_tuser : out STD_LOGIC;
    s_axis_tx_fifo_udp_payload_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tx_fifo_udp_payload_axis_tvalid : in STD_LOGIC;
    s_axis_tx_fifo_udp_payload_axis_tready : out STD_LOGIC;
    s_axis_tx_fifo_udp_payload_axis_tlast : in STD_LOGIC;
    s_axis_tx_fifo_udp_payload_axis_tuser : in STD_LOGIC;
    clk_out : out STD_LOGIC;
    reset_out : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axis_udp_ethernet_0_0_axis_udp_ethernet : entity is "axis_udp_ethernet";
end design_1_axis_udp_ethernet_0_0_axis_udp_ethernet;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0_axis_udp_ethernet is
  signal clk90_int : STD_LOGIC;
  signal clk90_mmcm_out : STD_LOGIC;
  signal clk_200_int : STD_LOGIC;
  signal clk_200_mmcm_out : STD_LOGIC;
  signal clk_ibufg : STD_LOGIC;
  signal clk_mmcm_out : STD_LOGIC;
  signal \^clk_out\ : STD_LOGIC;
  signal core_inst_n_15 : STD_LOGIC;
  signal core_inst_n_16 : STD_LOGIC;
  signal core_inst_n_17 : STD_LOGIC;
  signal core_inst_n_21 : STD_LOGIC;
  signal core_inst_n_22 : STD_LOGIC;
  signal \eth_mac_inst/rx_rst\ : STD_LOGIC;
  signal \eth_mac_inst/tx_rst\ : STD_LOGIC;
  signal ip_addr_mem_reg_i_11_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_12_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_13_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_15_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_17_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_18_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_19_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_20_n_0 : STD_LOGIC;
  signal ip_addr_mem_reg_i_21_n_0 : STD_LOGIC;
  signal mmcm_clkfb : STD_LOGIC;
  signal mmcm_locked : STD_LOGIC;
  signal mmcm_rst : STD_LOGIC;
  signal phy_rx_ctl_delay : STD_LOGIC;
  signal phy_rxd_delay : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^reset_out\ : STD_LOGIC;
  signal rst_int : STD_LOGIC;
  signal sync_reset_inst_n_2 : STD_LOGIC;
  signal sync_reset_inst_n_3 : STD_LOGIC;
  signal \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_hash\ : STD_LOGIC_VECTOR ( 8 downto 2 );
  signal \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query\ : STD_LOGIC;
  signal NLW_clk_mmcm_inst_CLKFBOUTB_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_mmcm_inst_CLKFBSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_mmcm_inst_CLKINSTOPPED_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_mmcm_inst_CLKOUT0B_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_mmcm_inst_CLKOUT1B_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_mmcm_inst_CLKOUT2B_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_mmcm_inst_CLKOUT3_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_mmcm_inst_CLKOUT3B_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_mmcm_inst_CLKOUT4_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_mmcm_inst_CLKOUT5_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_mmcm_inst_CLKOUT6_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_mmcm_inst_DRDY_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_mmcm_inst_PSDONE_UNCONNECTED : STD_LOGIC;
  signal NLW_clk_mmcm_inst_DO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_idelayctrl_inst_RDY_UNCONNECTED : STD_LOGIC;
  signal NLW_phy_rx_ctl_idelay_CNTVALUEOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_phy_rxd_idelay_0_CNTVALUEOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_phy_rxd_idelay_1_CNTVALUEOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_phy_rxd_idelay_2_CNTVALUEOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_phy_rxd_idelay_3_CNTVALUEOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute BOX_TYPE : string;
  attribute BOX_TYPE of clk90_bufg_inst : label is "PRIMITIVE";
  attribute BOX_TYPE of clk_200_bufg_inst : label is "PRIMITIVE";
  attribute BOX_TYPE of clk_bufg_inst : label is "PRIMITIVE";
  attribute BOX_TYPE of clk_ibufg_inst : label is "PRIMITIVE";
  attribute CAPACITANCE : string;
  attribute CAPACITANCE of clk_ibufg_inst : label is "DONT_CARE";
  attribute IBUF_DELAY_VALUE : string;
  attribute IBUF_DELAY_VALUE of clk_ibufg_inst : label is "0";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of clk_ibufg_inst : label is "IBUFG";
  attribute BOX_TYPE of clk_mmcm_inst : label is "PRIMITIVE";
  attribute XILINX_LEGACY_PRIM of clk_mmcm_inst : label is "MMCME2_BASE";
  attribute BOX_TYPE of idelayctrl_inst : label is "PRIMITIVE";
  attribute BOX_TYPE of phy_rx_ctl_idelay : label is "PRIMITIVE";
  attribute SIM_DELAY_D : integer;
  attribute SIM_DELAY_D of phy_rx_ctl_idelay : label is 0;
  attribute BOX_TYPE of phy_rxd_idelay_0 : label is "PRIMITIVE";
  attribute SIM_DELAY_D of phy_rxd_idelay_0 : label is 0;
  attribute BOX_TYPE of phy_rxd_idelay_1 : label is "PRIMITIVE";
  attribute SIM_DELAY_D of phy_rxd_idelay_1 : label is 0;
  attribute BOX_TYPE of phy_rxd_idelay_2 : label is "PRIMITIVE";
  attribute SIM_DELAY_D of phy_rxd_idelay_2 : label is 0;
  attribute BOX_TYPE of phy_rxd_idelay_3 : label is "PRIMITIVE";
  attribute SIM_DELAY_D of phy_rxd_idelay_3 : label is 0;
begin
  clk_out <= \^clk_out\;
  phy_reset_n <= \^reset_out\;
  reset_out <= \^reset_out\;
clk90_bufg_inst: unisim.vcomponents.BUFG
     port map (
      I => clk90_mmcm_out,
      O => clk90_int
    );
clk_200_bufg_inst: unisim.vcomponents.BUFG
     port map (
      I => clk_200_mmcm_out,
      O => clk_200_int
    );
clk_bufg_inst: unisim.vcomponents.BUFG
     port map (
      I => clk_mmcm_out,
      O => \^clk_out\
    );
clk_ibufg_inst: unisim.vcomponents.IBUF
    generic map(
      IOSTANDARD => "DEFAULT"
    )
        port map (
      I => clk,
      O => clk_ibufg
    );
clk_mmcm_inst: unisim.vcomponents.MMCME2_ADV
    generic map(
      BANDWIDTH => "OPTIMIZED",
      CLKFBOUT_MULT_F => 10.000000,
      CLKFBOUT_PHASE => 0.000000,
      CLKIN1_PERIOD => 10.000000,
      CLKIN2_PERIOD => 10.000000,
      CLKOUT0_DIVIDE_F => 8.000000,
      CLKOUT0_DUTY_CYCLE => 0.500000,
      CLKOUT0_PHASE => 0.000000,
      CLKOUT1_DIVIDE => 8,
      CLKOUT1_DUTY_CYCLE => 0.500000,
      CLKOUT1_PHASE => 90.000000,
      CLKOUT2_DIVIDE => 5,
      CLKOUT2_DUTY_CYCLE => 0.500000,
      CLKOUT2_PHASE => 0.000000,
      CLKOUT3_DIVIDE => 1,
      CLKOUT3_DUTY_CYCLE => 0.500000,
      CLKOUT3_PHASE => 0.000000,
      CLKOUT4_CASCADE => false,
      CLKOUT4_DIVIDE => 1,
      CLKOUT4_DUTY_CYCLE => 0.500000,
      CLKOUT4_PHASE => 0.000000,
      CLKOUT5_DIVIDE => 1,
      CLKOUT5_DUTY_CYCLE => 0.500000,
      CLKOUT5_PHASE => 0.000000,
      CLKOUT6_DIVIDE => 1,
      CLKOUT6_DUTY_CYCLE => 0.500000,
      CLKOUT6_PHASE => 0.000000,
      COMPENSATION => "INTERNAL",
      DIVCLK_DIVIDE => 1,
      REF_JITTER1 => 0.010000,
      STARTUP_WAIT => false
    )
        port map (
      CLKFBIN => mmcm_clkfb,
      CLKFBOUT => mmcm_clkfb,
      CLKFBOUTB => NLW_clk_mmcm_inst_CLKFBOUTB_UNCONNECTED,
      CLKFBSTOPPED => NLW_clk_mmcm_inst_CLKFBSTOPPED_UNCONNECTED,
      CLKIN1 => clk_ibufg,
      CLKIN2 => '0',
      CLKINSEL => '1',
      CLKINSTOPPED => NLW_clk_mmcm_inst_CLKINSTOPPED_UNCONNECTED,
      CLKOUT0 => clk_mmcm_out,
      CLKOUT0B => NLW_clk_mmcm_inst_CLKOUT0B_UNCONNECTED,
      CLKOUT1 => clk90_mmcm_out,
      CLKOUT1B => NLW_clk_mmcm_inst_CLKOUT1B_UNCONNECTED,
      CLKOUT2 => clk_200_mmcm_out,
      CLKOUT2B => NLW_clk_mmcm_inst_CLKOUT2B_UNCONNECTED,
      CLKOUT3 => NLW_clk_mmcm_inst_CLKOUT3_UNCONNECTED,
      CLKOUT3B => NLW_clk_mmcm_inst_CLKOUT3B_UNCONNECTED,
      CLKOUT4 => NLW_clk_mmcm_inst_CLKOUT4_UNCONNECTED,
      CLKOUT5 => NLW_clk_mmcm_inst_CLKOUT5_UNCONNECTED,
      CLKOUT6 => NLW_clk_mmcm_inst_CLKOUT6_UNCONNECTED,
      DADDR(6 downto 0) => B"0000000",
      DCLK => '0',
      DEN => '0',
      DI(15 downto 0) => B"0000000000000000",
      DO(15 downto 0) => NLW_clk_mmcm_inst_DO_UNCONNECTED(15 downto 0),
      DRDY => NLW_clk_mmcm_inst_DRDY_UNCONNECTED,
      DWE => '0',
      LOCKED => mmcm_locked,
      PSCLK => '0',
      PSDONE => NLW_clk_mmcm_inst_PSDONE_UNCONNECTED,
      PSEN => '0',
      PSINCDEC => '0',
      PWRDWN => '0',
      RST => mmcm_rst
    );
clk_mmcm_inst_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reset_n,
      O => mmcm_rst
    );
core_inst: entity work.design_1_axis_udp_ethernet_0_0_axis_udp_ethernet_core
     port map (
      D(8) => \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_hash\(8),
      D(7) => core_inst_n_15,
      D(6) => core_inst_n_16,
      D(5) => core_inst_n_17,
      D(4 downto 2) => \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_hash\(4 downto 2),
      D(1) => core_inst_n_21,
      D(0) => core_inst_n_22,
      DIADI(9) => s_axis_tx_fifo_udp_payload_axis_tuser,
      DIADI(8) => s_axis_tx_fifo_udp_payload_axis_tlast,
      DIADI(7 downto 0) => s_axis_tx_fifo_udp_payload_axis_tdata(7 downto 0),
      DOBDO(9) => m_axis_rx_fifo_udp_payload_axis_tuser,
      DOBDO(8) => m_axis_rx_fifo_udp_payload_axis_tlast,
      DOBDO(7 downto 0) => m_axis_rx_fifo_udp_payload_axis_tdata(7 downto 0),
      Q(0) => \eth_mac_inst/rx_rst\,
      clk90_int => clk90_int,
      input_d(4 downto 1) => phy_rxd_delay(3 downto 0),
      input_d(0) => phy_rx_ctl_delay,
      ip_addr_mem_reg => ip_addr_mem_reg_i_20_n_0,
      ip_addr_mem_reg_0 => ip_addr_mem_reg_i_17_n_0,
      ip_addr_mem_reg_1 => ip_addr_mem_reg_i_21_n_0,
      ip_addr_mem_reg_2 => ip_addr_mem_reg_i_19_n_0,
      ip_addr_mem_reg_3 => ip_addr_mem_reg_i_13_n_0,
      ip_addr_mem_reg_4 => ip_addr_mem_reg_i_15_n_0,
      ip_addr_mem_reg_5 => ip_addr_mem_reg_i_18_n_0,
      ip_addr_mem_reg_6 => ip_addr_mem_reg_i_12_n_0,
      ip_addr_mem_reg_7 => ip_addr_mem_reg_i_11_n_0,
      m_axis_rx_fifo_udp_payload_axis_tready => m_axis_rx_fifo_udp_payload_axis_tready,
      \m_axis_tvalid_pipe_reg_reg[1]\ => m_axis_rx_fifo_udp_payload_axis_tvalid,
      m_rst_sync3_reg_reg => sync_reset_inst_n_2,
      m_rst_sync3_reg_reg_0 => sync_reset_inst_n_3,
      mem_reg => \^clk_out\,
      phy_rx_clk => phy_rx_clk,
      phy_tx_clk => phy_tx_clk,
      \^q\(4 downto 1) => phy_txd(3 downto 0),
      \^q\(0) => phy_tx_ctl,
      s_axis_tx_fifo_udp_payload_axis_tready => s_axis_tx_fifo_udp_payload_axis_tready,
      s_axis_tx_fifo_udp_payload_axis_tvalid => s_axis_tx_fifo_udp_payload_axis_tvalid,
      store_query => \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query\,
      sync_reg(0) => rst_int,
      \tx_rst_reg_reg[0]\(0) => \eth_mac_inst/tx_rst\
    );
idelayctrl_inst: unisim.vcomponents.IDELAYCTRL
    generic map(
      SIM_DEVICE => "7SERIES"
    )
        port map (
      RDY => NLW_idelayctrl_inst_RDY_UNCONNECTED,
      REFCLK => clk_200_int,
      RST => rst_int
    );
ip_addr_mem_reg_i_11: unisim.vcomponents.FDRE
     port map (
      C => \^clk_out\,
      CE => \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query\,
      D => \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_hash\(8),
      Q => ip_addr_mem_reg_i_11_n_0,
      R => '0'
    );
ip_addr_mem_reg_i_12: unisim.vcomponents.FDRE
     port map (
      C => \^clk_out\,
      CE => \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query\,
      D => core_inst_n_15,
      Q => ip_addr_mem_reg_i_12_n_0,
      R => '0'
    );
ip_addr_mem_reg_i_13: unisim.vcomponents.FDRE
     port map (
      C => \^clk_out\,
      CE => \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query\,
      D => core_inst_n_16,
      Q => ip_addr_mem_reg_i_13_n_0,
      R => '0'
    );
ip_addr_mem_reg_i_15: unisim.vcomponents.FDRE
     port map (
      C => \^clk_out\,
      CE => \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query\,
      D => core_inst_n_17,
      Q => ip_addr_mem_reg_i_15_n_0,
      R => '0'
    );
ip_addr_mem_reg_i_17: unisim.vcomponents.FDRE
     port map (
      C => \^clk_out\,
      CE => \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query\,
      D => \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_hash\(4),
      Q => ip_addr_mem_reg_i_17_n_0,
      R => '0'
    );
ip_addr_mem_reg_i_18: unisim.vcomponents.FDRE
     port map (
      C => \^clk_out\,
      CE => \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query\,
      D => \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_hash\(3),
      Q => ip_addr_mem_reg_i_18_n_0,
      R => '0'
    );
ip_addr_mem_reg_i_19: unisim.vcomponents.FDRE
     port map (
      C => \^clk_out\,
      CE => \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query\,
      D => \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/query_request_hash\(2),
      Q => ip_addr_mem_reg_i_19_n_0,
      R => '0'
    );
ip_addr_mem_reg_i_20: unisim.vcomponents.FDRE
     port map (
      C => \^clk_out\,
      CE => \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query\,
      D => core_inst_n_21,
      Q => ip_addr_mem_reg_i_20_n_0,
      R => '0'
    );
ip_addr_mem_reg_i_21: unisim.vcomponents.FDRE
     port map (
      C => \^clk_out\,
      CE => \udp_complete_inst/ip_complete_inst/arp_inst/arp_cache_inst/store_query\,
      D => core_inst_n_22,
      Q => ip_addr_mem_reg_i_21_n_0,
      R => '0'
    );
phy_rx_ctl_idelay: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "FALSE",
      IDELAY_TYPE => "FIXED",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => '0',
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => NLW_phy_rx_ctl_idelay_CNTVALUEOUT_UNCONNECTED(4 downto 0),
      DATAIN => '0',
      DATAOUT => phy_rx_ctl_delay,
      IDATAIN => phy_rx_ctl,
      INC => '0',
      LD => '0',
      LDPIPEEN => '0',
      REGRST => '0'
    );
phy_rxd_idelay_0: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "FALSE",
      IDELAY_TYPE => "FIXED",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => '0',
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => NLW_phy_rxd_idelay_0_CNTVALUEOUT_UNCONNECTED(4 downto 0),
      DATAIN => '0',
      DATAOUT => phy_rxd_delay(0),
      IDATAIN => phy_rxd(0),
      INC => '0',
      LD => '0',
      LDPIPEEN => '0',
      REGRST => '0'
    );
phy_rxd_idelay_1: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "FALSE",
      IDELAY_TYPE => "FIXED",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => '0',
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => NLW_phy_rxd_idelay_1_CNTVALUEOUT_UNCONNECTED(4 downto 0),
      DATAIN => '0',
      DATAOUT => phy_rxd_delay(1),
      IDATAIN => phy_rxd(1),
      INC => '0',
      LD => '0',
      LDPIPEEN => '0',
      REGRST => '0'
    );
phy_rxd_idelay_2: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "FALSE",
      IDELAY_TYPE => "FIXED",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => '0',
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => NLW_phy_rxd_idelay_2_CNTVALUEOUT_UNCONNECTED(4 downto 0),
      DATAIN => '0',
      DATAOUT => phy_rxd_delay(2),
      IDATAIN => phy_rxd(2),
      INC => '0',
      LD => '0',
      LDPIPEEN => '0',
      REGRST => '0'
    );
phy_rxd_idelay_3: unisim.vcomponents.IDELAYE2
    generic map(
      CINVCTRL_SEL => "FALSE",
      DELAY_SRC => "IDATAIN",
      HIGH_PERFORMANCE_MODE => "FALSE",
      IDELAY_TYPE => "FIXED",
      IDELAY_VALUE => 0,
      IS_C_INVERTED => '0',
      IS_DATAIN_INVERTED => '0',
      IS_IDATAIN_INVERTED => '0',
      PIPE_SEL => "FALSE",
      REFCLK_FREQUENCY => 200.000000,
      SIGNAL_PATTERN => "DATA"
    )
        port map (
      C => '0',
      CE => '0',
      CINVCTRL => '0',
      CNTVALUEIN(4 downto 0) => B"00000",
      CNTVALUEOUT(4 downto 0) => NLW_phy_rxd_idelay_3_CNTVALUEOUT_UNCONNECTED(4 downto 0),
      DATAIN => '0',
      DATAOUT => phy_rxd_delay(3),
      IDATAIN => phy_rxd(3),
      INC => '0',
      LD => '0',
      LDPIPEEN => '0',
      REGRST => '0'
    );
sync_reset_inst: entity work.design_1_axis_udp_ethernet_0_0_sync_reset
     port map (
      Q(0) => rst_int,
      m_rst_sync3_reg_reg(0) => \eth_mac_inst/tx_rst\,
      m_rst_sync3_reg_reg_0(0) => \eth_mac_inst/rx_rst\,
      mmcm_locked => mmcm_locked,
      reset_out => \^reset_out\,
      \sync_reg_reg[3]_0\ => sync_reset_inst_n_2,
      \sync_reg_reg[3]_1\ => sync_reset_inst_n_3,
      \sync_reg_reg[3]_2\ => \^clk_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axis_udp_ethernet_0_0 is
  port (
    clk : in STD_LOGIC;
    reset_n : in STD_LOGIC;
    phy_rx_clk : in STD_LOGIC;
    phy_rxd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    phy_rx_ctl : in STD_LOGIC;
    phy_tx_clk : out STD_LOGIC;
    phy_txd : out STD_LOGIC_VECTOR ( 3 downto 0 );
    phy_tx_ctl : out STD_LOGIC;
    phy_reset_n : out STD_LOGIC;
    phy_int_n : in STD_LOGIC;
    phy_pme_n : in STD_LOGIC;
    m_axis_rx_fifo_udp_payload_axis_tdata : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axis_rx_fifo_udp_payload_axis_tvalid : out STD_LOGIC;
    m_axis_rx_fifo_udp_payload_axis_tready : in STD_LOGIC;
    m_axis_rx_fifo_udp_payload_axis_tlast : out STD_LOGIC;
    m_axis_rx_fifo_udp_payload_axis_tuser : out STD_LOGIC;
    s_axis_tx_fifo_udp_payload_axis_tdata : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_tx_fifo_udp_payload_axis_tvalid : in STD_LOGIC;
    s_axis_tx_fifo_udp_payload_axis_tready : out STD_LOGIC;
    s_axis_tx_fifo_udp_payload_axis_tlast : in STD_LOGIC;
    s_axis_tx_fifo_udp_payload_axis_tuser : in STD_LOGIC;
    clk_out : out STD_LOGIC;
    reset_out : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_axis_udp_ethernet_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_axis_udp_ethernet_0_0 : entity is "design_1_axis_udp_ethernet_0_0,axis_udp_ethernet,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_axis_udp_ethernet_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_axis_udp_ethernet_0_0 : entity is "package_project";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_axis_udp_ethernet_0_0 : entity is "axis_udp_ethernet,Vivado 2020.1";
end design_1_axis_udp_ethernet_0_0;

architecture STRUCTURE of design_1_axis_udp_ethernet_0_0 is
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of clk : signal is "xilinx.com:signal:clock:1.0 clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of clk : signal is "XIL_INTERFACENAME clk, FREQ_HZ 100000000, FREQ_TOLERANCE_HZ 0, PHASE 0, CLK_DOMAIN design_1_mem_interface_0_ui_clk, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of clk_out : signal is "xilinx.com:signal:clock:1.0 clk_out CLK";
  attribute X_INTERFACE_PARAMETER of clk_out : signal is "XIL_INTERFACENAME clk_out, ASSOCIATED_RESET reset_out, ASSOCIATED_BUSIF M_AXIS_rx_udp_payload:S_AXIS_tx_udp_payload, FREQ_HZ 125000000, FREQ_TOLERANCE_HZ 0, PHASE 0.000, CLK_DOMAIN design_1_axis_udp_ethernet_0_0_clk_out, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_rx_fifo_udp_payload_axis_tlast : signal is "xilinx.com:interface:axis:1.0 M_AXIS_rx_udp_payload TLAST";
  attribute X_INTERFACE_INFO of m_axis_rx_fifo_udp_payload_axis_tready : signal is "xilinx.com:interface:axis:1.0 M_AXIS_rx_udp_payload TREADY";
  attribute X_INTERFACE_INFO of m_axis_rx_fifo_udp_payload_axis_tuser : signal is "xilinx.com:interface:axis:1.0 M_AXIS_rx_udp_payload TUSER";
  attribute X_INTERFACE_PARAMETER of m_axis_rx_fifo_udp_payload_axis_tuser : signal is "XIL_INTERFACENAME M_AXIS_rx_udp_payload, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN design_1_axis_udp_ethernet_0_0_clk_out, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_rx_fifo_udp_payload_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 M_AXIS_rx_udp_payload TVALID";
  attribute X_INTERFACE_INFO of phy_int_n : signal is "xilinx.com:interface:eth:1.0 RGMII_eth phy_int_n";
  attribute X_INTERFACE_INFO of phy_pme_n : signal is "xilinx.com:interface:eth:1.0 RGMII_eth phy_pme_n";
  attribute X_INTERFACE_INFO of phy_reset_n : signal is "xilinx.com:interface:eth:1.0 RGMII_eth phy_reset_n";
  attribute X_INTERFACE_INFO of phy_rx_clk : signal is "xilinx.com:interface:eth:1.0 RGMII_eth phy_rx_clk";
  attribute X_INTERFACE_INFO of phy_rx_ctl : signal is "xilinx.com:interface:eth:1.0 RGMII_eth phy_rx_ctl";
  attribute X_INTERFACE_INFO of phy_tx_clk : signal is "xilinx.com:interface:eth:1.0 RGMII_eth phy_tx_clk";
  attribute X_INTERFACE_INFO of phy_tx_ctl : signal is "xilinx.com:interface:eth:1.0 RGMII_eth phy_tx_ctl";
  attribute X_INTERFACE_INFO of reset_n : signal is "xilinx.com:signal:reset:1.0 reset_n RST";
  attribute X_INTERFACE_PARAMETER of reset_n : signal is "XIL_INTERFACENAME reset_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of reset_out : signal is "xilinx.com:signal:reset:1.0 reset_out RST";
  attribute X_INTERFACE_PARAMETER of reset_out : signal is "XIL_INTERFACENAME reset_out, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tx_fifo_udp_payload_axis_tlast : signal is "xilinx.com:interface:axis:1.0 S_AXIS_tx_udp_payload TLAST";
  attribute X_INTERFACE_INFO of s_axis_tx_fifo_udp_payload_axis_tready : signal is "xilinx.com:interface:axis:1.0 S_AXIS_tx_udp_payload TREADY";
  attribute X_INTERFACE_INFO of s_axis_tx_fifo_udp_payload_axis_tuser : signal is "xilinx.com:interface:axis:1.0 S_AXIS_tx_udp_payload TUSER";
  attribute X_INTERFACE_PARAMETER of s_axis_tx_fifo_udp_payload_axis_tuser : signal is "XIL_INTERFACENAME S_AXIS_tx_udp_payload, TDATA_NUM_BYTES 1, TDEST_WIDTH 0, TID_WIDTH 0, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 0, HAS_TKEEP 0, HAS_TLAST 1, FREQ_HZ 125000000, PHASE 0.000, CLK_DOMAIN design_1_axis_udp_ethernet_0_0_clk_out, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_tx_fifo_udp_payload_axis_tvalid : signal is "xilinx.com:interface:axis:1.0 S_AXIS_tx_udp_payload TVALID";
  attribute X_INTERFACE_INFO of m_axis_rx_fifo_udp_payload_axis_tdata : signal is "xilinx.com:interface:axis:1.0 M_AXIS_rx_udp_payload TDATA";
  attribute X_INTERFACE_INFO of phy_rxd : signal is "xilinx.com:interface:eth:1.0 RGMII_eth phy_rxd";
  attribute X_INTERFACE_INFO of phy_txd : signal is "xilinx.com:interface:eth:1.0 RGMII_eth phy_txd";
  attribute X_INTERFACE_INFO of s_axis_tx_fifo_udp_payload_axis_tdata : signal is "xilinx.com:interface:axis:1.0 S_AXIS_tx_udp_payload TDATA";
begin
inst: entity work.design_1_axis_udp_ethernet_0_0_axis_udp_ethernet
     port map (
      clk => clk,
      clk_out => clk_out,
      m_axis_rx_fifo_udp_payload_axis_tdata(7 downto 0) => m_axis_rx_fifo_udp_payload_axis_tdata(7 downto 0),
      m_axis_rx_fifo_udp_payload_axis_tlast => m_axis_rx_fifo_udp_payload_axis_tlast,
      m_axis_rx_fifo_udp_payload_axis_tready => m_axis_rx_fifo_udp_payload_axis_tready,
      m_axis_rx_fifo_udp_payload_axis_tuser => m_axis_rx_fifo_udp_payload_axis_tuser,
      m_axis_rx_fifo_udp_payload_axis_tvalid => m_axis_rx_fifo_udp_payload_axis_tvalid,
      phy_int_n => phy_int_n,
      phy_pme_n => phy_pme_n,
      phy_reset_n => phy_reset_n,
      phy_rx_clk => phy_rx_clk,
      phy_rx_ctl => phy_rx_ctl,
      phy_rxd(3 downto 0) => phy_rxd(3 downto 0),
      phy_tx_clk => phy_tx_clk,
      phy_tx_ctl => phy_tx_ctl,
      phy_txd(3 downto 0) => phy_txd(3 downto 0),
      reset_n => reset_n,
      reset_out => reset_out,
      s_axis_tx_fifo_udp_payload_axis_tdata(7 downto 0) => s_axis_tx_fifo_udp_payload_axis_tdata(7 downto 0),
      s_axis_tx_fifo_udp_payload_axis_tlast => s_axis_tx_fifo_udp_payload_axis_tlast,
      s_axis_tx_fifo_udp_payload_axis_tready => s_axis_tx_fifo_udp_payload_axis_tready,
      s_axis_tx_fifo_udp_payload_axis_tuser => s_axis_tx_fifo_udp_payload_axis_tuser,
      s_axis_tx_fifo_udp_payload_axis_tvalid => s_axis_tx_fifo_udp_payload_axis_tvalid
    );
end STRUCTURE;
