Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Nov 25 00:19:34 2022
| Host         : Richi-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file TOP_BIN_timing_summary_routed.rpt -pb TOP_BIN_timing_summary_routed.pb -rpx TOP_BIN_timing_summary_routed.rpx -warn_on_violation
| Design       : TOP_BIN
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                3           
LUTAR-1    Warning           LUT drives async reset alert               2500        
TIMING-18  Warning           Missing input or output delay              43          
TIMING-20  Warning           Non-clocked latch                          1000        
ULMTCS-2   Warning           Control Sets use limits require reduction  1           
LATCH-1    Advisory          Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (7511)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (5010)
5. checking no_input_delay (6)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (7511)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: fsm_inst/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: fsm_inst/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 2500 register/latch pins with no clock driven by root clock pin: fsm_inst/operation_reg[0]/Q (HIGH)

 There are 2500 register/latch pins with no clock driven by root clock pin: fsm_inst/operation_reg[1]/Q (HIGH)

 There are 2500 register/latch pins with no clock driven by root clock pin: fsm_inst/operation_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: nolabel_line164/clock_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (5010)
---------------------------------------------------
 There are 5010 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.853        0.000                      0                  169        0.188        0.000                      0                  169        4.500        0.000                       0                  2628  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.853        0.000                      0                  169        0.188        0.000                      0                  169        4.500        0.000                       0                  2628  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.853ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/col_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.828ns (21.240%)  route 3.070ns (78.760%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.614     5.216    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y122        FDRE                                         r  fsm_inst/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  fsm_inst/row_reg[1]/Q
                         net (fo=11, routed)          1.003     6.675    fsm_inst/row[1]
    SLICE_X9Y123         LUT6 (Prop_lut6_I2_O)        0.124     6.799 f  fsm_inst/FSM_sequential_next_state_reg[1]_i_8/O
                         net (fo=4, routed)           0.629     7.428    fsm_inst/FSM_sequential_next_state_reg[1]_i_8_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I5_O)        0.124     7.552 r  fsm_inst/col[5]_i_4/O
                         net (fo=1, routed)           0.945     8.497    fsm_inst/col[5]_i_4_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.124     8.621 r  fsm_inst/col[5]_i_1/O
                         net (fo=6, routed)           0.494     9.115    fsm_inst/next_col
    SLICE_X8Y124         FDRE                                         r  fsm_inst/col_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.491    14.913    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  fsm_inst/col_reg[1]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X8Y124         FDRE (Setup_fdre_C_CE)      -0.169    14.968    fsm_inst/col_reg[1]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/col_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.828ns (21.240%)  route 3.070ns (78.760%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.614     5.216    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y122        FDRE                                         r  fsm_inst/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  fsm_inst/row_reg[1]/Q
                         net (fo=11, routed)          1.003     6.675    fsm_inst/row[1]
    SLICE_X9Y123         LUT6 (Prop_lut6_I2_O)        0.124     6.799 f  fsm_inst/FSM_sequential_next_state_reg[1]_i_8/O
                         net (fo=4, routed)           0.629     7.428    fsm_inst/FSM_sequential_next_state_reg[1]_i_8_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I5_O)        0.124     7.552 r  fsm_inst/col[5]_i_4/O
                         net (fo=1, routed)           0.945     8.497    fsm_inst/col[5]_i_4_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.124     8.621 r  fsm_inst/col[5]_i_1/O
                         net (fo=6, routed)           0.494     9.115    fsm_inst/next_col
    SLICE_X8Y124         FDRE                                         r  fsm_inst/col_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.491    14.913    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  fsm_inst/col_reg[2]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X8Y124         FDRE (Setup_fdre_C_CE)      -0.169    14.968    fsm_inst/col_reg[2]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/col_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.898ns  (logic 0.828ns (21.240%)  route 3.070ns (78.760%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 14.913 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.614     5.216    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y122        FDRE                                         r  fsm_inst/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  fsm_inst/row_reg[1]/Q
                         net (fo=11, routed)          1.003     6.675    fsm_inst/row[1]
    SLICE_X9Y123         LUT6 (Prop_lut6_I2_O)        0.124     6.799 f  fsm_inst/FSM_sequential_next_state_reg[1]_i_8/O
                         net (fo=4, routed)           0.629     7.428    fsm_inst/FSM_sequential_next_state_reg[1]_i_8_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I5_O)        0.124     7.552 r  fsm_inst/col[5]_i_4/O
                         net (fo=1, routed)           0.945     8.497    fsm_inst/col[5]_i_4_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.124     8.621 r  fsm_inst/col[5]_i_1/O
                         net (fo=6, routed)           0.494     9.115    fsm_inst/next_col
    SLICE_X8Y124         FDRE                                         r  fsm_inst/col_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.491    14.913    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y124         FDRE                                         r  fsm_inst/col_reg[3]/C
                         clock pessimism              0.259    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X8Y124         FDRE (Setup_fdre_C_CE)      -0.169    14.968    fsm_inst/col_reg[3]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                          -9.115    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 BTN/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/delay_timer_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.078ns (31.125%)  route 2.385ns (68.875%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.618     5.220    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  BTN/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.419     5.639 f  BTN/FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           1.028     6.668    BTN/BTN_DEB
    SLICE_X9Y118         LUT2 (Prop_lut2_I0_O)        0.327     6.995 r  BTN/delay_timer[7]_i_3/O
                         net (fo=1, routed)           0.817     7.812    BTN/delay_timer[7]_i_3_n_0
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.332     8.144 r  BTN/delay_timer[7]_i_1/O
                         net (fo=8, routed)           0.540     8.684    BTN/delay_timer[7]_i_1_n_0
    SLICE_X8Y119         FDRE                                         r  BTN/delay_timer_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.497    14.919    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  BTN/delay_timer_reg[5]/C
                         clock pessimism              0.279    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X8Y119         FDRE (Setup_fdre_C_R)       -0.524    14.639    BTN/delay_timer_reg[5]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 BTN/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/delay_timer_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.078ns (31.125%)  route 2.385ns (68.875%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.618     5.220    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  BTN/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.419     5.639 f  BTN/FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           1.028     6.668    BTN/BTN_DEB
    SLICE_X9Y118         LUT2 (Prop_lut2_I0_O)        0.327     6.995 r  BTN/delay_timer[7]_i_3/O
                         net (fo=1, routed)           0.817     7.812    BTN/delay_timer[7]_i_3_n_0
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.332     8.144 r  BTN/delay_timer[7]_i_1/O
                         net (fo=8, routed)           0.540     8.684    BTN/delay_timer[7]_i_1_n_0
    SLICE_X8Y119         FDRE                                         r  BTN/delay_timer_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.497    14.919    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  BTN/delay_timer_reg[6]/C
                         clock pessimism              0.279    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X8Y119         FDRE (Setup_fdre_C_R)       -0.524    14.639    BTN/delay_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 BTN/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/delay_timer_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.463ns  (logic 1.078ns (31.125%)  route 2.385ns (68.875%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.618     5.220    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  BTN/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.419     5.639 f  BTN/FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           1.028     6.668    BTN/BTN_DEB
    SLICE_X9Y118         LUT2 (Prop_lut2_I0_O)        0.327     6.995 r  BTN/delay_timer[7]_i_3/O
                         net (fo=1, routed)           0.817     7.812    BTN/delay_timer[7]_i_3_n_0
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.332     8.144 r  BTN/delay_timer[7]_i_1/O
                         net (fo=8, routed)           0.540     8.684    BTN/delay_timer[7]_i_1_n_0
    SLICE_X8Y119         FDRE                                         r  BTN/delay_timer_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.497    14.919    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  BTN/delay_timer_reg[7]/C
                         clock pessimism              0.279    15.198    
                         clock uncertainty           -0.035    15.163    
    SLICE_X8Y119         FDRE (Setup_fdre_C_R)       -0.524    14.639    BTN/delay_timer_reg[7]
  -------------------------------------------------------------------
                         required time                         14.639    
                         arrival time                          -8.684    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 inst_grid/cell2499/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_tx_blk/tx_data_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.698ns  (logic 0.580ns (15.684%)  route 3.118ns (84.316%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.309ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.916ns = ( 14.916 - 10.000 ) 
    Source Clock Delay      (SCD):    5.413ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.810     5.413    inst_grid/cell2499/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y187         FDRE                                         r  inst_grid/cell2499/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y187         FDRE (Prop_fdre_C_Q)         0.456     5.869 r  inst_grid/cell2499/cell_state_reg[0]/Q
                         net (fo=6, routed)           3.118     8.987    fsm_inst/data_send[0]
    SLICE_X11Y124        LUT6 (Prop_lut6_I0_O)        0.124     9.111 r  fsm_inst/tx_data_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.111    uart_inst/uart_tx_blk/tx_data_reg_reg[0]_1
    SLICE_X11Y124        FDRE                                         r  uart_inst/uart_tx_blk/tx_data_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.494    14.916    uart_inst/uart_tx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y124        FDRE                                         r  uart_inst/uart_tx_blk/tx_data_reg_reg[0]/C
                         clock pessimism              0.188    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X11Y124        FDRE (Setup_fdre_C_D)        0.029    15.098    uart_inst/uart_tx_blk/tx_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/col_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.828ns (22.031%)  route 2.930ns (77.969%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.614     5.216    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y122        FDRE                                         r  fsm_inst/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  fsm_inst/row_reg[1]/Q
                         net (fo=11, routed)          1.003     6.675    fsm_inst/row[1]
    SLICE_X9Y123         LUT6 (Prop_lut6_I2_O)        0.124     6.799 f  fsm_inst/FSM_sequential_next_state_reg[1]_i_8/O
                         net (fo=4, routed)           0.629     7.428    fsm_inst/FSM_sequential_next_state_reg[1]_i_8_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I5_O)        0.124     7.552 r  fsm_inst/col[5]_i_4/O
                         net (fo=1, routed)           0.945     8.497    fsm_inst/col[5]_i_4_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.124     8.621 r  fsm_inst/col[5]_i_1/O
                         net (fo=6, routed)           0.354     8.975    fsm_inst/next_col
    SLICE_X8Y123         FDRE                                         r  fsm_inst/col_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.493    14.915    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  fsm_inst/col_reg[4]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X8Y123         FDRE (Setup_fdre_C_CE)      -0.169    14.970    fsm_inst/col_reg[4]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 fsm_inst/row_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fsm_inst/col_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.758ns  (logic 0.828ns (22.031%)  route 2.930ns (77.969%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 14.915 - 10.000 ) 
    Source Clock Delay      (SCD):    5.216ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.614     5.216    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X11Y122        FDRE                                         r  fsm_inst/row_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y122        FDRE (Prop_fdre_C_Q)         0.456     5.672 f  fsm_inst/row_reg[1]/Q
                         net (fo=11, routed)          1.003     6.675    fsm_inst/row[1]
    SLICE_X9Y123         LUT6 (Prop_lut6_I2_O)        0.124     6.799 f  fsm_inst/FSM_sequential_next_state_reg[1]_i_8/O
                         net (fo=4, routed)           0.629     7.428    fsm_inst/FSM_sequential_next_state_reg[1]_i_8_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I5_O)        0.124     7.552 r  fsm_inst/col[5]_i_4/O
                         net (fo=1, routed)           0.945     8.497    fsm_inst/col[5]_i_4_n_0
    SLICE_X8Y121         LUT6 (Prop_lut6_I3_O)        0.124     8.621 r  fsm_inst/col[5]_i_1/O
                         net (fo=6, routed)           0.354     8.975    fsm_inst/next_col
    SLICE_X8Y123         FDRE                                         r  fsm_inst/col_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.493    14.915    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y123         FDRE                                         r  fsm_inst/col_reg[5]/C
                         clock pessimism              0.259    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X8Y123         FDRE (Setup_fdre_C_CE)      -0.169    14.970    fsm_inst/col_reg[5]
  -------------------------------------------------------------------
                         required time                         14.970    
                         arrival time                          -8.975    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 BTN/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/delay_timer_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.415ns  (logic 1.078ns (31.563%)  route 2.337ns (68.437%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.919ns = ( 14.919 - 10.000 ) 
    Source Clock Delay      (SCD):    5.220ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.618     5.220    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  BTN/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.419     5.639 f  BTN/FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           1.028     6.668    BTN/BTN_DEB
    SLICE_X9Y118         LUT2 (Prop_lut2_I0_O)        0.327     6.995 r  BTN/delay_timer[7]_i_3/O
                         net (fo=1, routed)           0.817     7.812    BTN/delay_timer[7]_i_3_n_0
    SLICE_X9Y118         LUT6 (Prop_lut6_I0_O)        0.332     8.144 r  BTN/delay_timer[7]_i_1/O
                         net (fo=8, routed)           0.492     8.636    BTN/delay_timer[7]_i_1_n_0
    SLICE_X8Y120         FDRE                                         r  BTN/delay_timer_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.497    14.919    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  BTN/delay_timer_reg[0]/C
                         clock pessimism              0.277    15.196    
                         clock uncertainty           -0.035    15.161    
    SLICE_X8Y120         FDRE (Setup_fdre_C_R)       -0.524    14.637    BTN/delay_timer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.637    
                         arrival time                          -8.636    
  -------------------------------------------------------------------
                         slack                                  6.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 BTN/delay_timer_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/FSM_onehot_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.209ns (71.222%)  route 0.084ns (28.777%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.561     1.480    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  BTN/delay_timer_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y119         FDRE (Prop_fdre_C_Q)         0.164     1.644 f  BTN/delay_timer_reg[6]/Q
                         net (fo=5, routed)           0.084     1.729    BTN/delay_timer_reg[6]
    SLICE_X9Y119         LUT6 (Prop_lut6_I3_O)        0.045     1.774 r  BTN/FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     1.774    BTN/next_state__0[1]
    SLICE_X9Y119         FDRE                                         r  BTN/FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.830     1.995    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  BTN/FSM_onehot_state_reg[1]/C
                         clock pessimism             -0.501     1.493    
    SLICE_X9Y119         FDRE (Hold_fdre_C_D)         0.092     1.585    BTN/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.227ns (77.066%)  route 0.068ns (22.934%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.562     1.481    uart_inst/uart_rx_blk/rx_sync_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y131        FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y131        FDRE (Prop_fdre_C_Q)         0.128     1.609 r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[1]/Q
                         net (fo=3, routed)           0.068     1.677    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[1]
    SLICE_X13Y131        LUT3 (Prop_lut3_I2_O)        0.099     1.776 r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.776    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter[0]_i_1_n_0
    SLICE_X13Y131        FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.831     1.996    uart_inst/uart_rx_blk/rx_sync_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y131        FDRE                                         r  uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X13Y131        FDRE (Hold_fdre_C_D)         0.092     1.573    uart_inst/uart_rx_blk/rx_sync_inst/sync_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 uart_inst/uart_rx_blk/spacing_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_rx_blk/spacing_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.997ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.563     1.482    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y132        FDRE                                         r  uart_inst/uart_rx_blk/spacing_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y132        FDRE (Prop_fdre_C_Q)         0.164     1.646 r  uart_inst/uart_rx_blk/spacing_counter_reg[2]/Q
                         net (fo=2, routed)           0.126     1.772    uart_inst/uart_rx_blk/spacing_counter[2]
    SLICE_X10Y132        LUT6 (Prop_lut6_I0_O)        0.045     1.817 r  uart_inst/uart_rx_blk/spacing_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.817    uart_inst/uart_rx_blk/spacing_counter[2]_i_1_n_0
    SLICE_X10Y132        FDRE                                         r  uart_inst/uart_rx_blk/spacing_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.832     1.997    uart_inst/uart_rx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X10Y132        FDRE                                         r  uart_inst/uart_rx_blk/spacing_counter_reg[2]/C
                         clock pessimism             -0.514     1.482    
    SLICE_X10Y132        FDRE (Hold_fdre_C_D)         0.121     1.603    uart_inst/uart_rx_blk/spacing_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 BTN/FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.227ns (72.858%)  route 0.085ns (27.142%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.562     1.481    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  BTN/FSM_onehot_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y118         FDRE (Prop_fdre_C_Q)         0.128     1.609 r  BTN/FSM_onehot_state_reg[3]/Q
                         net (fo=5, routed)           0.085     1.694    BTN/FSM_onehot_state_reg_n_0_[3]
    SLICE_X9Y118         LUT2 (Prop_lut2_I0_O)        0.099     1.793 r  BTN/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    BTN/next_state__0[4]
    SLICE_X9Y118         FDRE                                         r  BTN/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.831     1.996    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y118         FDRE                                         r  BTN/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.514     1.481    
    SLICE_X9Y118         FDRE (Hold_fdre_C_D)         0.091     1.572    BTN/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 BTN/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.547%)  route 0.086ns (27.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.561     1.480    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  BTN/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y119         FDRE (Prop_fdre_C_Q)         0.128     1.608 r  BTN/FSM_onehot_state_reg[2]/Q
                         net (fo=9, routed)           0.086     1.694    BTN/BTN_DEB
    SLICE_X9Y119         LUT5 (Prop_lut5_I3_O)        0.099     1.793 r  BTN/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.793    BTN/next_state__0[0]
    SLICE_X9Y119         FDRE                                         r  BTN/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.830     1.995    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y119         FDRE                                         r  BTN/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.514     1.480    
    SLICE_X9Y119         FDRE (Hold_fdre_C_D)         0.091     1.571    BTN/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 BTN/delay_timer_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BTN/delay_timer_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.209ns (58.301%)  route 0.149ns (41.699%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.560     1.479    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y120         FDRE                                         r  BTN/delay_timer_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y120         FDRE (Prop_fdre_C_Q)         0.164     1.643 r  BTN/delay_timer_reg[3]/Q
                         net (fo=6, routed)           0.149     1.793    BTN/delay_timer_reg[3]
    SLICE_X8Y119         LUT5 (Prop_lut5_I1_O)        0.045     1.838 r  BTN/delay_timer[6]_i_1/O
                         net (fo=1, routed)           0.000     1.838    BTN/p_0_in__0[6]
    SLICE_X8Y119         FDRE                                         r  BTN/delay_timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.830     1.995    BTN/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y119         FDRE                                         r  BTN/delay_timer_reg[6]/C
                         clock pessimism             -0.500     1.494    
    SLICE_X8Y119         FDRE (Hold_fdre_C_D)         0.121     1.615    BTN/delay_timer_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uart_inst/uart_tx_blk/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/uart_tx_blk/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.246ns (71.147%)  route 0.100ns (28.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.556     1.475    uart_inst/uart_tx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  uart_inst/uart_tx_blk/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y125        FDRE (Prop_fdre_C_Q)         0.148     1.623 r  uart_inst/uart_tx_blk/counter_reg[1]/Q
                         net (fo=4, routed)           0.100     1.723    uart_inst/uart_tx_blk/counter[1]
    SLICE_X12Y125        LUT6 (Prop_lut6_I0_O)        0.098     1.821 r  uart_inst/uart_tx_blk/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.821    uart_inst/uart_tx_blk/counter[2]_i_1_n_0
    SLICE_X12Y125        FDRE                                         r  uart_inst/uart_tx_blk/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.824     1.989    uart_inst/uart_tx_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y125        FDRE                                         r  uart_inst/uart_tx_blk/counter_reg[2]/C
                         clock pessimism             -0.513     1.475    
    SLICE_X12Y125        FDRE (Hold_fdre_C_D)         0.121     1.596    uart_inst/uart_tx_blk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart_inst/baud8_tick_blk/acc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud8_tick_blk/acc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.559     1.478    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y127        FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y127        FDRE (Prop_fdre_C_Q)         0.164     1.642 r  uart_inst/baud8_tick_blk/acc_reg[5]/Q
                         net (fo=2, routed)           0.067     1.709    uart_inst/baud8_tick_blk/acc[5]
    SLICE_X12Y127        CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.838 r  uart_inst/baud8_tick_blk/acc_reg[6]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.838    uart_inst/baud8_tick_blk/p_1_in[6]
    SLICE_X12Y127        FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.827     1.992    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y127        FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[6]/C
                         clock pessimism             -0.513     1.478    
    SLICE_X12Y127        FDRE (Hold_fdre_C_D)         0.134     1.612    uart_inst/baud8_tick_blk/acc_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 uart_inst/baud8_tick_blk/acc_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud8_tick_blk/acc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.293ns (81.388%)  route 0.067ns (18.612%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.560     1.479    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y129        FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y129        FDRE (Prop_fdre_C_Q)         0.164     1.643 r  uart_inst/baud8_tick_blk/acc_reg[11]/Q
                         net (fo=2, routed)           0.067     1.710    uart_inst/baud8_tick_blk/acc[11]
    SLICE_X12Y129        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.129     1.839 r  uart_inst/baud8_tick_blk/acc_reg[14]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.839    uart_inst/baud8_tick_blk/p_1_in[12]
    SLICE_X12Y129        FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.829     1.994    uart_inst/baud8_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X12Y129        FDRE                                         r  uart_inst/baud8_tick_blk/acc_reg[12]/C
                         clock pessimism             -0.514     1.479    
    SLICE_X12Y129        FDRE (Hold_fdre_C_D)         0.134     1.613    uart_inst/baud8_tick_blk/acc_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 uart_inst/baud_tick_blk/acc_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_inst/baud_tick_blk/acc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.265ns (79.819%)  route 0.067ns (20.181%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.993ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.559     1.478    uart_inst/baud_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y121        FDSE                                         r  uart_inst/baud_tick_blk/acc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y121        FDSE (Prop_fdse_C_Q)         0.141     1.619 r  uart_inst/baud_tick_blk/acc_reg[8]/Q
                         net (fo=2, routed)           0.067     1.686    uart_inst/baud_tick_blk/acc[8]
    SLICE_X15Y121        CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     1.810 r  uart_inst/baud_tick_blk/acc_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.810    uart_inst/baud_tick_blk/acc_reg[11]_i_1_n_6
    SLICE_X15Y121        FDRE                                         r  uart_inst/baud_tick_blk/acc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.828     1.993    uart_inst/baud_tick_blk/CLK100MHZ_IBUF_BUFG
    SLICE_X15Y121        FDRE                                         r  uart_inst/baud_tick_blk/acc_reg[9]/C
                         clock pessimism             -0.514     1.478    
    SLICE_X15Y121        FDRE (Hold_fdre_C_D)         0.105     1.583    uart_inst/baud_tick_blk/acc_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.227    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y83     LED_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y119    BTN/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y119    BTN/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y119    BTN/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y118    BTN/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y118    BTN/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y118    BTN/PB_sync_aux_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y118    BTN/PB_sync_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y120    BTN/delay_timer_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     LED_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     LED_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y119    BTN/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y119    BTN/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y119    BTN/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y119    BTN/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y119    BTN/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y119    BTN/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y118    BTN/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y118    BTN/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     LED_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y83     LED_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y119    BTN/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y119    BTN/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y119    BTN/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y119    BTN/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y119    BTN/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y119    BTN/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y118    BTN/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y118    BTN/FSM_onehot_state_reg[3]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            22 Endpoints
Min Delay            22 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line164/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.793ns  (logic 4.606ns (42.677%)  route 6.187ns (57.323%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[0]/C
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line164/p_reg[0]/Q
                         net (fo=13, routed)          0.943     1.461    inst_grid/cell7/SEG_OBUF[6]_inst_i_1_0[0]
    SLICE_X8Y139         LUT6 (Prop_lut6_I4_O)        0.124     1.585 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.585    inst_grid/cell3/SEG[1]_0
    SLICE_X8Y139         MUXF7 (Prop_muxf7_I1_O)      0.214     1.799 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           5.244     7.043    SEG_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         3.750    10.793 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.793    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.223ns  (logic 4.590ns (44.894%)  route 5.634ns (55.106%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[0]/C
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line164/p_reg[0]/Q
                         net (fo=13, routed)          0.943     1.461    inst_grid/cell7/SEG_OBUF[6]_inst_i_1_0[0]
    SLICE_X8Y139         LUT6 (Prop_lut6_I4_O)        0.124     1.585 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.585    inst_grid/cell3/SEG[1]_0
    SLICE_X8Y139         MUXF7 (Prop_muxf7_I1_O)      0.214     1.799 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           4.691     6.490    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.734    10.223 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.223    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.167ns  (logic 4.442ns (43.695%)  route 5.724ns (56.305%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[0]/C
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  nolabel_line164/p_reg[0]/Q
                         net (fo=13, routed)          0.858     1.376    nolabel_line164/Q[0]
    SLICE_X8Y134         LUT3 (Prop_lut3_I0_O)        0.146     1.522 r  nolabel_line164/AN_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.867     6.388    AN_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.778    10.167 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.167    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.161ns  (logic 4.396ns (43.260%)  route 5.765ns (56.740%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[1]/C
    SLICE_X8Y136         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line164/p_reg[1]/Q
                         net (fo=12, routed)          1.002     1.520    nolabel_line164/Q[1]
    SLICE_X8Y134         LUT3 (Prop_lut3_I2_O)        0.153     1.673 r  nolabel_line164/AN_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.763     6.436    AN_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.725    10.161 r  AN_OBUF[6]_inst/O
                         net (fo=0)                   0.000    10.161    AN[6]
    K2                                                                r  AN[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.773ns  (logic 4.563ns (46.685%)  route 5.210ns (53.315%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[0]/C
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line164/p_reg[0]/Q
                         net (fo=13, routed)          0.943     1.461    inst_grid/cell7/SEG_OBUF[6]_inst_i_1_0[0]
    SLICE_X8Y139         LUT6 (Prop_lut6_I4_O)        0.124     1.585 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.585    inst_grid/cell3/SEG[1]_0
    SLICE_X8Y139         MUXF7 (Prop_muxf7_I1_O)      0.214     1.799 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           4.268     6.066    SEG_OBUF[1]
    P15                  OBUF (Prop_obuf_I_O)         3.707     9.773 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.773    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.261ns  (logic 4.194ns (45.285%)  route 5.067ns (54.715%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[1]/C
    SLICE_X8Y136         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  nolabel_line164/p_reg[1]/Q
                         net (fo=12, routed)          1.002     1.520    nolabel_line164/Q[1]
    SLICE_X8Y134         LUT3 (Prop_lut3_I1_O)        0.124     1.644 r  nolabel_line164/AN_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.064     5.709    AN_OBUF[5]
    T14                  OBUF (Prop_obuf_I_O)         3.552     9.261 r  AN_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.261    AN[5]
    T14                                                               r  AN[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.074ns  (logic 4.444ns (48.976%)  route 4.630ns (51.024%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[0]/C
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.518     0.518 f  nolabel_line164/p_reg[0]/Q
                         net (fo=13, routed)          0.850     1.368    nolabel_line164/Q[0]
    SLICE_X8Y134         LUT3 (Prop_lut3_I1_O)        0.152     1.520 r  nolabel_line164/AN_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.780     5.300    AN_OBUF[4]
    P14                  OBUF (Prop_obuf_I_O)         3.774     9.074 r  AN_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.074    AN[4]
    P14                                                               r  AN[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.682ns  (logic 4.195ns (48.320%)  route 4.487ns (51.680%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[0]/C
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line164/p_reg[0]/Q
                         net (fo=13, routed)          0.709     1.227    nolabel_line164/Q[0]
    SLICE_X8Y135         LUT3 (Prop_lut3_I1_O)        0.124     1.351 r  nolabel_line164/AN_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           3.779     5.129    AN_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     8.682 r  AN_OBUF[7]_inst/O
                         net (fo=0)                   0.000     8.682    AN[7]
    U13                                                               r  AN[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.313ns  (logic 4.579ns (55.085%)  route 3.734ns (44.915%))
  Logic Levels:           4  (FDCE=1 LUT6=1 MUXF7=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[0]/C
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line164/p_reg[0]/Q
                         net (fo=13, routed)          0.943     1.461    inst_grid/cell7/SEG_OBUF[6]_inst_i_1_0[0]
    SLICE_X8Y139         LUT6 (Prop_lut6_I4_O)        0.124     1.585 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     1.585    inst_grid/cell3/SEG[1]_0
    SLICE_X8Y139         MUXF7 (Prop_muxf7_I1_O)      0.214     1.799 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.791     4.590    SEG_OBUF[1]
    K13                  OBUF (Prop_obuf_I_O)         3.723     8.313 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     8.313    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.216ns  (logic 4.408ns (53.646%)  route 3.808ns (46.354%))
  Logic Levels:           3  (FDCE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[0]/C
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.518     0.518 r  nolabel_line164/p_reg[0]/Q
                         net (fo=13, routed)          0.651     1.169    nolabel_line164/Q[0]
    SLICE_X8Y136         LUT3 (Prop_lut3_I1_O)        0.150     1.319 r  nolabel_line164/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.158     4.476    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.740     8.216 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.216    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 nolabel_line164/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line164/p_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.212ns (54.872%)  route 0.174ns (45.128%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[1]/C
    SLICE_X8Y136         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line164/p_reg[1]/Q
                         net (fo=12, routed)          0.174     0.338    nolabel_line164/Q[1]
    SLICE_X8Y135         LUT3 (Prop_lut3_I1_O)        0.048     0.386 r  nolabel_line164/p[2]_i_1/O
                         net (fo=1, routed)           0.000     0.386    nolabel_line164/p[2]_i_1_n_0
    SLICE_X8Y135         FDCE                                         r  nolabel_line164/p_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line164/p_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.396ns  (logic 0.209ns (52.720%)  route 0.187ns (47.280%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y136         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[1]/C
    SLICE_X8Y136         FDCE (Prop_fdce_C_Q)         0.164     0.164 r  nolabel_line164/p_reg[1]/Q
                         net (fo=12, routed)          0.187     0.351    nolabel_line164/Q[1]
    SLICE_X8Y136         LUT2 (Prop_lut2_I1_O)        0.045     0.396 r  nolabel_line164/p[1]_i_1/O
                         net (fo=1, routed)           0.000     0.396    nolabel_line164/p[1]_i_1_n_0
    SLICE_X8Y136         FDCE                                         r  nolabel_line164/p_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 nolabel_line164/p_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            nolabel_line164/p_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.478ns  (logic 0.209ns (43.759%)  route 0.269ns (56.241%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y135         FDCE                         0.000     0.000 r  nolabel_line164/p_reg[0]/C
    SLICE_X8Y135         FDCE (Prop_fdce_C_Q)         0.164     0.164 f  nolabel_line164/p_reg[0]/Q
                         net (fo=13, routed)          0.269     0.433    nolabel_line164/Q[0]
    SLICE_X8Y135         LUT1 (Prop_lut1_I0_O)        0.045     0.478 r  nolabel_line164/p[0]_i_1/O
                         net (fo=1, routed)           0.000     0.478    nolabel_line164/p[0]_i_1_n_0
    SLICE_X8Y135         FDCE                                         r  nolabel_line164/p_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_sequential_next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.847ns  (logic 0.268ns (31.632%)  route 0.579ns (68.368%))
  Logic Levels:           3  (LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X10Y123        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  trigger_reg/Q
                         net (fo=8, routed)           0.252     0.430    fsm_inst/trigger
    SLICE_X9Y121         LUT6 (Prop_lut6_I0_O)        0.045     0.475 f  fsm_inst/FSM_sequential_next_state_reg[0]_i_2/O
                         net (fo=1, routed)           0.155     0.630    fsm_inst/FSM_sequential_next_state_reg[0]_i_2_n_0
    SLICE_X9Y121         LUT6 (Prop_lut6_I0_O)        0.045     0.675 r  fsm_inst/FSM_sequential_next_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.172     0.847    fsm_inst/next_state__0[0]
    SLICE_X9Y120         LDCE                                         r  fsm_inst/FSM_sequential_next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_sequential_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.001ns  (logic 0.268ns (26.761%)  route 0.733ns (73.239%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X10Y123        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  trigger_reg/Q
                         net (fo=8, routed)           0.330     0.508    fsm_inst/trigger
    SLICE_X10Y121        LUT5 (Prop_lut5_I3_O)        0.045     0.553 r  fsm_inst/FSM_sequential_next_state_reg[1]_i_5/O
                         net (fo=2, routed)           0.348     0.900    fsm_inst/FSM_sequential_next_state_reg[1]_i_5_n_0
    SLICE_X8Y122         LUT6 (Prop_lut6_I4_O)        0.045     0.945 r  fsm_inst/FSM_sequential_next_state_reg[1]_i_1/O
                         net (fo=1, routed)           0.056     1.001    fsm_inst/next_state__0[1]
    SLICE_X9Y122         LDCE                                         r  fsm_inst/FSM_sequential_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line164/p_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.320ns (30.122%)  route 0.741ns (69.878%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           0.599     0.873    inst_grid/cell1875/CPU_RESETN_IBUF
    SLICE_X8Y136         LUT1 (Prop_lut1_I0_O)        0.045     0.918 f  inst_grid/cell1875/cell_state[0]_i_1/O
                         net (fo=2569, routed)        0.143     1.061    nolabel_line164/AR[0]
    SLICE_X8Y135         FDCE                                         f  nolabel_line164/p_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line164/p_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.320ns (30.122%)  route 0.741ns (69.878%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           0.599     0.873    inst_grid/cell1875/CPU_RESETN_IBUF
    SLICE_X8Y136         LUT1 (Prop_lut1_I0_O)        0.045     0.918 f  inst_grid/cell1875/cell_state[0]_i_1/O
                         net (fo=2569, routed)        0.143     1.061    nolabel_line164/AR[0]
    SLICE_X8Y135         FDCE                                         f  nolabel_line164/p_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 trigger_reg/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_sequential_next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.111ns  (logic 0.313ns (28.182%)  route 0.798ns (71.818%))
  Logic Levels:           4  (LDCE=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y123        LDCE                         0.000     0.000 r  trigger_reg/G
    SLICE_X10Y123        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  trigger_reg/Q
                         net (fo=8, routed)           0.295     0.473    fsm_inst/trigger
    SLICE_X10Y122        LUT6 (Prop_lut6_I0_O)        0.045     0.518 f  fsm_inst/FSM_sequential_next_state_reg[2]_i_8/O
                         net (fo=8, routed)           0.453     0.970    fsm_inst/FSM_sequential_next_state_reg[2]_i_8_n_0
    SLICE_X9Y120         LUT6 (Prop_lut6_I3_O)        0.045     1.015 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_5/O
                         net (fo=1, routed)           0.050     1.066    fsm_inst/FSM_sequential_next_state_reg[2]_i_5_n_0
    SLICE_X9Y120         LUT6 (Prop_lut6_I5_O)        0.045     1.111 r  fsm_inst/FSM_sequential_next_state_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.111    fsm_inst/next_state__0[2]
    SLICE_X9Y120         LDCE                                         r  fsm_inst/FSM_sequential_next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            nolabel_line164/p_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.159ns  (logic 0.320ns (27.578%)  route 0.839ns (72.422%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           0.599     0.873    inst_grid/cell1875/CPU_RESETN_IBUF
    SLICE_X8Y136         LUT1 (Prop_lut1_I0_O)        0.045     0.918 f  inst_grid/cell1875/cell_state[0]_i_1/O
                         net (fo=2569, routed)        0.240     1.159    nolabel_line164/AR[0]
    SLICE_X8Y136         FDCE                                         f  nolabel_line164/p_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[1]
                            (input port)
  Destination:            trigger_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.786ns  (logic 0.292ns (16.373%)  route 1.494ns (83.627%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  SW[1] (IN)
                         net (fo=0)                   0.000     0.000    SW[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  SW_IBUF[1]_inst/O
                         net (fo=7, routed)           1.351     1.598    uart_inst/uart_tx_blk/SW_IBUF[0]
    SLICE_X10Y124        LUT6 (Prop_lut6_I2_O)        0.045     1.643 r  uart_inst/uart_tx_blk/trigger_reg_i_1/O
                         net (fo=1, routed)           0.143     1.786    uart_inst_n_1
    SLICE_X10Y123        LDCE                                         r  trigger_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay          5013 Endpoints
Min Delay          5013 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_grid/cell7/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.697ns  (logic 4.544ns (38.847%)  route 7.153ns (61.153%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.894     5.497    inst_grid/cell7/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y151         FDRE                                         r  inst_grid/cell7/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  inst_grid/cell7/cell_state_reg[0]/Q
                         net (fo=10, routed)          1.909     7.862    inst_grid/cell7/cell_state_reg[0]_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124     7.986 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.986    inst_grid/cell3/SEG[1]_0
    SLICE_X8Y139         MUXF7 (Prop_muxf7_I1_O)      0.214     8.200 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           5.244    13.444    SEG_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         3.750    17.194 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.194    SEG[6]
    T10                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell7/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.128ns  (logic 4.528ns (40.688%)  route 6.600ns (59.312%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.894     5.497    inst_grid/cell7/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y151         FDRE                                         r  inst_grid/cell7/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  inst_grid/cell7/cell_state_reg[0]/Q
                         net (fo=10, routed)          1.909     7.862    inst_grid/cell7/cell_state_reg[0]_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124     7.986 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.986    inst_grid/cell3/SEG[1]_0
    SLICE_X8Y139         MUXF7 (Prop_muxf7_I1_O)      0.214     8.200 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           4.691    12.891    SEG_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.734    16.625 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.625    SEG[1]
    T11                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell7/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.677ns  (logic 4.501ns (42.150%)  route 6.177ns (57.850%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.894     5.497    inst_grid/cell7/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y151         FDRE                                         r  inst_grid/cell7/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  inst_grid/cell7/cell_state_reg[0]/Q
                         net (fo=10, routed)          1.909     7.862    inst_grid/cell7/cell_state_reg[0]_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124     7.986 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.986    inst_grid/cell3/SEG[1]_0
    SLICE_X8Y139         MUXF7 (Prop_muxf7_I1_O)      0.214     8.200 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           4.268    12.468    SEG_OBUF[1]
    P15                  OBUF (Prop_obuf_I_O)         3.707    16.174 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.174    SEG[2]
    P15                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2218/next_cell_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.493ns  (logic 0.580ns (5.528%)  route 9.913ns (94.472%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.610     5.212    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y124         FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     5.668 r  fsm_inst/operation_reg[1]/Q
                         net (fo=7501, routed)        9.403    15.071    fsm_inst/operation[1]
    SLICE_X76Y162        LUT5 (Prop_lut5_I2_O)        0.124    15.195 f  fsm_inst/next_cell_state_reg[0]_i_3__1530/O
                         net (fo=1, routed)           0.510    15.705    inst_grid/cell2218/cell_state_reg[0]_5
    SLICE_X80Y162        LDPE                                         f  inst_grid/cell2218/next_cell_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2169/next_cell_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.458ns  (logic 0.580ns (5.546%)  route 9.878ns (94.454%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.610     5.212    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y124         FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     5.668 r  fsm_inst/operation_reg[1]/Q
                         net (fo=7501, routed)        9.255    14.923    fsm_inst/operation[1]
    SLICE_X72Y162        LUT5 (Prop_lut5_I2_O)        0.124    15.047 f  fsm_inst/next_cell_state_reg[0]_i_3__1579/O
                         net (fo=1, routed)           0.624    15.671    inst_grid/cell2169/cell_state_reg[0]_5
    SLICE_X72Y162        LDPE                                         f  inst_grid/cell2169/next_cell_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1913/next_cell_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.803ns  (logic 0.580ns (5.916%)  route 9.223ns (94.084%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.610     5.212    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y124         FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     5.668 r  fsm_inst/operation_reg[1]/Q
                         net (fo=7501, routed)        8.598    14.266    fsm_inst/operation[1]
    SLICE_X64Y153        LUT5 (Prop_lut5_I2_O)        0.124    14.390 f  fsm_inst/next_cell_state_reg[0]_i_3__1835/O
                         net (fo=1, routed)           0.626    15.016    inst_grid/cell1913/cell_state_reg[0]_5
    SLICE_X64Y153        LDPE                                         f  inst_grid/cell1913/next_cell_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell7/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.217ns  (logic 4.517ns (49.008%)  route 4.700ns (50.992%))
  Logic Levels:           3  (LUT6=1 MUXF7=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.894     5.497    inst_grid/cell7/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y151         FDRE                                         r  inst_grid/cell7/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y151         FDRE (Prop_fdre_C_Q)         0.456     5.953 r  inst_grid/cell7/cell_state_reg[0]/Q
                         net (fo=10, routed)          1.909     7.862    inst_grid/cell7/cell_state_reg[0]_0
    SLICE_X8Y139         LUT6 (Prop_lut6_I0_O)        0.124     7.986 r  inst_grid/cell7/SEG_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.000     7.986    inst_grid/cell3/SEG[1]_0
    SLICE_X8Y139         MUXF7 (Prop_muxf7_I1_O)      0.214     8.200 r  inst_grid/cell3/SEG_OBUF[6]_inst_i_1/O
                         net (fo=4, routed)           2.791    10.991    SEG_OBUF[1]
    K13                  OBUF (Prop_obuf_I_O)         3.723    14.714 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.714    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1812/next_cell_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.407ns  (logic 0.580ns (6.166%)  route 8.827ns (93.834%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.610     5.212    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y124         FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     5.668 r  fsm_inst/operation_reg[1]/Q
                         net (fo=7501, routed)        8.228    13.896    fsm_inst/operation[1]
    SLICE_X59Y153        LUT5 (Prop_lut5_I2_O)        0.124    14.020 f  fsm_inst/next_cell_state_reg[0]_i_3__1811/O
                         net (fo=1, routed)           0.599    14.619    inst_grid/cell1812/cell_state_reg[0]_5
    SLICE_X59Y153        LDPE                                         f  inst_grid/cell1812/next_cell_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1813/next_cell_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.332ns  (logic 0.580ns (6.215%)  route 8.752ns (93.785%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.610     5.212    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y124         FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     5.668 r  fsm_inst/operation_reg[1]/Q
                         net (fo=7501, routed)        8.365    14.034    fsm_inst/operation[1]
    SLICE_X59Y154        LUT5 (Prop_lut5_I2_O)        0.124    14.158 f  fsm_inst/next_cell_state_reg[0]_i_3__1812/O
                         net (fo=1, routed)           0.387    14.545    inst_grid/cell1813/cell_state_reg[0]_5
    SLICE_X59Y154        LDPE                                         f  inst_grid/cell1813/next_cell_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 fsm_inst/operation_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1660/next_cell_state_reg[0]/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.224ns  (logic 0.580ns (6.288%)  route 8.644ns (93.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.610     5.212    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y124         FDRE                                         r  fsm_inst/operation_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y124         FDRE (Prop_fdre_C_Q)         0.456     5.668 r  fsm_inst/operation_reg[1]/Q
                         net (fo=7501, routed)        7.905    13.573    fsm_inst/operation[1]
    SLICE_X54Y151        LUT5 (Prop_lut5_I2_O)        0.124    13.697 f  fsm_inst/next_cell_state_reg[0]_i_3__1659/O
                         net (fo=1, routed)           0.738    14.436    inst_grid/cell1660/cell_state_reg[0]_5
    SLICE_X53Y151        LDPE                                         f  inst_grid/cell1660/next_cell_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_grid/cell3/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell3/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.310ns  (logic 0.186ns (60.083%)  route 0.124ns (39.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.568     1.487    inst_grid/cell3/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y141         FDRE                                         r  inst_grid/cell3/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y141         FDRE (Prop_fdre_C_Q)         0.141     1.628 r  inst_grid/cell3/cell_state_reg[0]/Q
                         net (fo=10, routed)          0.124     1.752    fsm_inst/data_show[4]
    SLICE_X8Y141         LUT5 (Prop_lut5_I0_O)        0.045     1.797 r  fsm_inst/next_cell_state_reg[0]_i_1__2/O
                         net (fo=1, routed)           0.000     1.797    inst_grid/cell3/next_cell_state__0_1
    SLICE_X8Y141         LDPE                                         r  inst_grid/cell3/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell1006/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1006/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.565     1.484    inst_grid/cell1006/CLK100MHZ_IBUF_BUFG
    SLICE_X37Y148        FDRE                                         r  inst_grid/cell1006/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y148        FDRE (Prop_fdre_C_Q)         0.141     1.625 r  inst_grid/cell1006/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.132     1.758    fsm_inst/cell_state_reg[0]_2966
    SLICE_X36Y148        LUT5 (Prop_lut5_I0_O)        0.045     1.803 r  fsm_inst/next_cell_state_reg[0]_i_1__242/O
                         net (fo=1, routed)           0.000     1.803    inst_grid/cell1006/cell_state_reg[0]_3
    SLICE_X36Y148        LDPE                                         r  inst_grid/cell1006/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell401/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell401/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.319ns  (logic 0.186ns (58.235%)  route 0.133ns (41.765%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.566     1.485    inst_grid/cell401/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y145        FDRE                                         r  inst_grid/cell401/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y145        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst_grid/cell401/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.133     1.760    fsm_inst/cell_state_reg[0]_3580
    SLICE_X28Y145        LUT5 (Prop_lut5_I0_O)        0.045     1.805 r  fsm_inst/next_cell_state_reg[0]_i_1__400/O
                         net (fo=1, routed)           0.000     1.805    inst_grid/cell401/cell_state_reg[0]_3
    SLICE_X28Y145        LDPE                                         r  inst_grid/cell401/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell1/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (58.003%)  route 0.135ns (41.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.567     1.486    inst_grid/cell1/CLK100MHZ_IBUF_BUFG
    SLICE_X13Y139        FDRE                                         r  inst_grid/cell1/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y139        FDRE (Prop_fdre_C_Q)         0.141     1.627 r  inst_grid/cell1/cell_state_reg[0]/Q
                         net (fo=10, routed)          0.135     1.762    fsm_inst/data_show[6]
    SLICE_X12Y139        LUT5 (Prop_lut5_I0_O)        0.045     1.807 r  fsm_inst/next_cell_state_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.807    inst_grid/cell1/next_cell_state__0
    SLICE_X12Y139        LDPE                                         r  inst_grid/cell1/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell301/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell301/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.289%)  route 0.144ns (43.711%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.566     1.485    inst_grid/cell301/CLK100MHZ_IBUF_BUFG
    SLICE_X29Y143        FDRE                                         r  inst_grid/cell301/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y143        FDRE (Prop_fdre_C_Q)         0.141     1.626 r  inst_grid/cell301/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.144     1.771    fsm_inst/cell_state_reg[0]_3284
    SLICE_X28Y143        LUT5 (Prop_lut5_I0_O)        0.045     1.816 r  fsm_inst/next_cell_state_reg[0]_i_1__300/O
                         net (fo=1, routed)           0.000     1.816    inst_grid/cell301/cell_state_reg[0]_3
    SLICE_X28Y143        LDPE                                         r  inst_grid/cell301/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell802/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell802/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (54.011%)  route 0.158ns (45.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.561     1.480    inst_grid/cell802/CLK100MHZ_IBUF_BUFG
    SLICE_X33Y136        FDRE                                         r  inst_grid/cell802/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y136        FDRE (Prop_fdre_C_Q)         0.141     1.621 r  inst_grid/cell802/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.158     1.780    fsm_inst/cell_state_reg[0]_3570
    SLICE_X32Y136        LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  fsm_inst/next_cell_state_reg[0]_i_1__446/O
                         net (fo=1, routed)           0.000     1.825    inst_grid/cell802/cell_state_reg[0]_3
    SLICE_X32Y136        LDPE                                         r  inst_grid/cell802/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell1903/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1953/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.350ns  (logic 0.186ns (53.091%)  route 0.164ns (46.909%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.562     1.481    inst_grid/cell1903/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y143        FDRE                                         r  inst_grid/cell1903/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y143        FDRE (Prop_fdre_C_Q)         0.141     1.622 r  inst_grid/cell1903/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.164     1.787    fsm_inst/cell_state_reg[0]_7663
    SLICE_X62Y144        LUT5 (Prop_lut5_I4_O)        0.045     1.832 r  fsm_inst/next_cell_state_reg[0]_i_1__1795/O
                         net (fo=1, routed)           0.000     1.832    inst_grid/cell1953/cell_state_reg[0]_3
    SLICE_X62Y144        LDPE                                         r  inst_grid/cell1953/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell2300/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2300/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.893%)  route 0.172ns (48.107%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.555     1.474    inst_grid/cell2300/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y136        FDRE                                         r  inst_grid/cell2300/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y136        FDRE (Prop_fdre_C_Q)         0.141     1.615 r  inst_grid/cell2300/cell_state_reg[0]/Q
                         net (fo=8, routed)           0.117     1.733    fsm_inst/cell_state_reg[0]_6488
    SLICE_X51Y136        LUT5 (Prop_lut5_I0_O)        0.045     1.778 r  fsm_inst/next_cell_state_reg[0]_i_1__1448/O
                         net (fo=1, routed)           0.055     1.833    inst_grid/cell2300/cell_state_reg[0]_3
    SLICE_X50Y136        LDPE                                         r  inst_grid/cell2300/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell2108/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell2108/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.333%)  route 0.169ns (47.667%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.563     1.482    inst_grid/cell2108/CLK100MHZ_IBUF_BUFG
    SLICE_X69Y149        FDRE                                         r  inst_grid/cell2108/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y149        FDRE (Prop_fdre_C_Q)         0.141     1.623 r  inst_grid/cell2108/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.169     1.793    fsm_inst/cell_state_reg[0]_7056
    SLICE_X68Y149        LUT5 (Prop_lut5_I0_O)        0.045     1.838 r  fsm_inst/next_cell_state_reg[0]_i_1__1640/O
                         net (fo=1, routed)           0.000     1.838    inst_grid/cell2108/cell_state_reg[0]_3
    SLICE_X68Y149        LDPE                                         r  inst_grid/cell2108/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_grid/cell1301/cell_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_grid/cell1301/next_cell_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.362ns  (logic 0.186ns (51.336%)  route 0.176ns (48.664%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.558     1.477    inst_grid/cell1301/CLK100MHZ_IBUF_BUFG
    SLICE_X44Y134        FDRE                                         r  inst_grid/cell1301/cell_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y134        FDRE (Prop_fdre_C_Q)         0.141     1.618 r  inst_grid/cell1301/cell_state_reg[0]/Q
                         net (fo=11, routed)          0.176     1.795    fsm_inst/cell_state_reg[0]_6196
    SLICE_X44Y135        LUT5 (Prop_lut5_I0_O)        0.045     1.840 r  fsm_inst/next_cell_state_reg[0]_i_1__1300/O
                         net (fo=1, routed)           0.000     1.840    inst_grid/cell1301/cell_state_reg[0]_3
    SLICE_X44Y135        LDPE                                         r  inst_grid/cell1301/next_cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          5098 Endpoints
Min Delay          5098 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2315/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.301ns  (logic 1.631ns (5.211%)  route 29.670ns (94.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.349     2.856    inst_grid/cell1875/CPU_RESETN_IBUF
    SLICE_X8Y136         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  inst_grid/cell1875/cell_state[0]_i_1/O
                         net (fo=2569, routed)       28.321    31.301    inst_grid/cell2315/cell_state_reg[0]_6
    SLICE_X80Y159        FDRE                                         r  inst_grid/cell2315/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.718     5.140    inst_grid/cell2315/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y159        FDRE                                         r  inst_grid/cell2315/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2365/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.301ns  (logic 1.631ns (5.211%)  route 29.670ns (94.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.349     2.856    inst_grid/cell1875/CPU_RESETN_IBUF
    SLICE_X8Y136         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  inst_grid/cell1875/cell_state[0]_i_1/O
                         net (fo=2569, routed)       28.321    31.301    inst_grid/cell2365/cell_state_reg[0]_6
    SLICE_X80Y159        FDRE                                         r  inst_grid/cell2365/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.718     5.140    inst_grid/cell2365/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y159        FDRE                                         r  inst_grid/cell2365/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2366/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.301ns  (logic 1.631ns (5.211%)  route 29.670ns (94.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.349     2.856    inst_grid/cell1875/CPU_RESETN_IBUF
    SLICE_X8Y136         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  inst_grid/cell1875/cell_state[0]_i_1/O
                         net (fo=2569, routed)       28.321    31.301    inst_grid/cell2366/cell_state_reg[0]_6
    SLICE_X80Y159        FDRE                                         r  inst_grid/cell2366/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.718     5.140    inst_grid/cell2366/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y159        FDRE                                         r  inst_grid/cell2366/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2415/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.301ns  (logic 1.631ns (5.211%)  route 29.670ns (94.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.349     2.856    inst_grid/cell1875/CPU_RESETN_IBUF
    SLICE_X8Y136         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  inst_grid/cell1875/cell_state[0]_i_1/O
                         net (fo=2569, routed)       28.321    31.301    inst_grid/cell2415/cell_state_reg[0]_4
    SLICE_X80Y159        FDRE                                         r  inst_grid/cell2415/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.718     5.140    inst_grid/cell2415/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y159        FDRE                                         r  inst_grid/cell2415/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2465/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.301ns  (logic 1.631ns (5.211%)  route 29.670ns (94.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.349     2.856    inst_grid/cell1875/CPU_RESETN_IBUF
    SLICE_X8Y136         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  inst_grid/cell1875/cell_state[0]_i_1/O
                         net (fo=2569, routed)       28.321    31.301    inst_grid/cell2465/cell_state_reg[0]_5
    SLICE_X80Y159        FDRE                                         r  inst_grid/cell2465/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.718     5.140    inst_grid/cell2465/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y159        FDRE                                         r  inst_grid/cell2465/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2466/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.301ns  (logic 1.631ns (5.211%)  route 29.670ns (94.789%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.140ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.349     2.856    inst_grid/cell1875/CPU_RESETN_IBUF
    SLICE_X8Y136         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  inst_grid/cell1875/cell_state[0]_i_1/O
                         net (fo=2569, routed)       28.321    31.301    inst_grid/cell2466/cell_state_reg[0]_5
    SLICE_X80Y159        FDRE                                         r  inst_grid/cell2466/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.718     5.140    inst_grid/cell2466/CLK100MHZ_IBUF_BUFG
    SLICE_X80Y159        FDRE                                         r  inst_grid/cell2466/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2414/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.020ns  (logic 1.631ns (5.258%)  route 29.388ns (94.742%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.142ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.142ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.349     2.856    inst_grid/cell1875/CPU_RESETN_IBUF
    SLICE_X8Y136         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  inst_grid/cell1875/cell_state[0]_i_1/O
                         net (fo=2569, routed)       28.040    31.020    inst_grid/cell2414/cell_state_reg[0]_4
    SLICE_X81Y156        FDRE                                         r  inst_grid/cell2414/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.720     5.142    inst_grid/cell2414/CLK100MHZ_IBUF_BUFG
    SLICE_X81Y156        FDRE                                         r  inst_grid/cell2414/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2461/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.015ns  (logic 1.631ns (5.259%)  route 29.384ns (94.741%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.349     2.856    inst_grid/cell1875/CPU_RESETN_IBUF
    SLICE_X8Y136         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  inst_grid/cell1875/cell_state[0]_i_1/O
                         net (fo=2569, routed)       28.035    31.015    inst_grid/cell2461/cell_state_reg[0]_5
    SLICE_X81Y149        FDRE                                         r  inst_grid/cell2461/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.588     5.010    inst_grid/cell2461/CLK100MHZ_IBUF_BUFG
    SLICE_X81Y149        FDRE                                         r  inst_grid/cell2461/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2460/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        31.003ns  (logic 1.631ns (5.261%)  route 29.372ns (94.739%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.349     2.856    inst_grid/cell1875/CPU_RESETN_IBUF
    SLICE_X8Y136         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  inst_grid/cell1875/cell_state[0]_i_1/O
                         net (fo=2569, routed)       28.023    31.003    inst_grid/cell2460/cell_state_reg[0]_5
    SLICE_X78Y148        FDRE                                         r  inst_grid/cell2460/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.585     5.007    inst_grid/cell2460/CLK100MHZ_IBUF_BUFG
    SLICE_X78Y148        FDRE                                         r  inst_grid/cell2460/cell_state_reg[0]/C

Slack:                    inf
  Source:                 CPU_RESETN
                            (input port)
  Destination:            inst_grid/cell2459/cell_state_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        30.944ns  (logic 1.631ns (5.271%)  route 29.313ns (94.729%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.006ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  CPU_RESETN (IN)
                         net (fo=0)                   0.000     0.000    CPU_RESETN
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  CPU_RESETN_IBUF_inst/O
                         net (fo=4, routed)           1.349     2.856    inst_grid/cell1875/CPU_RESETN_IBUF
    SLICE_X8Y136         LUT1 (Prop_lut1_I0_O)        0.124     2.980 r  inst_grid/cell1875/cell_state[0]_i_1/O
                         net (fo=2569, routed)       27.964    30.944    inst_grid/cell2459/cell_state_reg[0]_5
    SLICE_X79Y145        FDRE                                         r  inst_grid/cell2459/cell_state_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        1.584     5.006    inst_grid/cell2459/CLK100MHZ_IBUF_BUFG
    SLICE_X79Y145        FDRE                                         r  inst_grid/cell2459/cell_state_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_grid/cell2399/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell2399/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y192        LDPE                         0.000     0.000 r  inst_grid/cell2399/next_cell_state_reg[0]/G
    SLICE_X13Y192        LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell2399/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.102     0.260    inst_grid/cell2399/next_cell_state
    SLICE_X14Y192        FDRE                                         r  inst_grid/cell2399/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.925     2.090    inst_grid/cell2399/CLK100MHZ_IBUF_BUFG
    SLICE_X14Y192        FDRE                                         r  inst_grid/cell2399/cell_state_reg[0]/C

Slack:                    inf
  Source:                 inst_grid/cell2450/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell2450/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.260ns  (logic 0.158ns (60.768%)  route 0.102ns (39.232%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y132        LDPE                         0.000     0.000 r  inst_grid/cell2450/next_cell_state_reg[0]/G
    SLICE_X53Y132        LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell2450/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.102     0.260    inst_grid/cell2450/next_cell_state
    SLICE_X54Y132        FDRE                                         r  inst_grid/cell2450/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.819     1.985    inst_grid/cell2450/CLK100MHZ_IBUF_BUFG
    SLICE_X54Y132        FDRE                                         r  inst_grid/cell2450/cell_state_reg[0]/C

Slack:                    inf
  Source:                 inst_grid/cell2455/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell2455/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y141        LDPE                         0.000     0.000 r  inst_grid/cell2455/next_cell_state_reg[0]/G
    SLICE_X71Y141        LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell2455/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.110     0.268    inst_grid/cell2455/next_cell_state
    SLICE_X71Y140        FDRE                                         r  inst_grid/cell2455/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.833     1.998    inst_grid/cell2455/CLK100MHZ_IBUF_BUFG
    SLICE_X71Y140        FDRE                                         r  inst_grid/cell2455/cell_state_reg[0]/C

Slack:                    inf
  Source:                 inst_grid/cell29/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell29/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y170        LDPE                         0.000     0.000 r  inst_grid/cell29/next_cell_state_reg[0]/G
    SLICE_X51Y170        LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell29/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.110     0.268    inst_grid/cell29/next_cell_state
    SLICE_X51Y169        FDRE                                         r  inst_grid/cell29/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.905     2.070    inst_grid/cell29/CLK100MHZ_IBUF_BUFG
    SLICE_X51Y169        FDRE                                         r  inst_grid/cell29/cell_state_reg[0]/C

Slack:                    inf
  Source:                 inst_grid/cell41/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell41/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.268ns  (logic 0.158ns (58.954%)  route 0.110ns (41.046%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y181        LDPE                         0.000     0.000 r  inst_grid/cell41/next_cell_state_reg[0]/G
    SLICE_X79Y181        LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell41/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.110     0.268    inst_grid/cell41/next_cell_state
    SLICE_X78Y181        FDRE                                         r  inst_grid/cell41/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.932     2.097    inst_grid/cell41/CLK100MHZ_IBUF_BUFG
    SLICE_X78Y181        FDRE                                         r  inst_grid/cell41/cell_state_reg[0]/C

Slack:                    inf
  Source:                 fsm_inst/FSM_sequential_next_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y120         LDCE                         0.000     0.000 r  fsm_inst/FSM_sequential_next_state_reg[0]/G
    SLICE_X9Y120         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  fsm_inst/FSM_sequential_next_state_reg[0]/Q
                         net (fo=1, routed)           0.112     0.270    fsm_inst/next_state[0]
    SLICE_X9Y121         FDRE                                         r  fsm_inst/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.828     1.993    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  fsm_inst/FSM_sequential_state_reg[0]/C

Slack:                    inf
  Source:                 fsm_inst/FSM_sequential_next_state_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            fsm_inst/FSM_sequential_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y122         LDCE                         0.000     0.000 r  fsm_inst/FSM_sequential_next_state_reg[1]/G
    SLICE_X9Y122         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  fsm_inst/FSM_sequential_next_state_reg[1]/Q
                         net (fo=1, routed)           0.112     0.270    fsm_inst/next_state[1]
    SLICE_X9Y121         FDRE                                         r  fsm_inst/FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.828     1.993    fsm_inst/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y121         FDRE                                         r  fsm_inst/FSM_sequential_state_reg[1]/C

Slack:                    inf
  Source:                 inst_grid/cell1150/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell1150/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y139        LDPE                         0.000     0.000 r  inst_grid/cell1150/next_cell_state_reg[0]/G
    SLICE_X39Y139        LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell1150/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.112     0.270    inst_grid/cell1150/next_cell_state
    SLICE_X39Y138        FDRE                                         r  inst_grid/cell1150/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.832     1.997    inst_grid/cell1150/CLK100MHZ_IBUF_BUFG
    SLICE_X39Y138        FDRE                                         r  inst_grid/cell1150/cell_state_reg[0]/C

Slack:                    inf
  Source:                 inst_grid/cell2463/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell2463/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y155        LDPE                         0.000     0.000 r  inst_grid/cell2463/next_cell_state_reg[0]/G
    SLICE_X77Y155        LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell2463/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.112     0.270    inst_grid/cell2463/next_cell_state
    SLICE_X77Y156        FDRE                                         r  inst_grid/cell2463/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.940     2.105    inst_grid/cell2463/CLK100MHZ_IBUF_BUFG
    SLICE_X77Y156        FDRE                                         r  inst_grid/cell2463/cell_state_reg[0]/C

Slack:                    inf
  Source:                 inst_grid/cell2471/next_cell_state_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            inst_grid/cell2471/cell_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.270ns  (logic 0.158ns (58.517%)  route 0.112ns (41.483%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y167        LDPE                         0.000     0.000 r  inst_grid/cell2471/next_cell_state_reg[0]/G
    SLICE_X79Y167        LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  inst_grid/cell2471/next_cell_state_reg[0]/Q
                         net (fo=1, routed)           0.112     0.270    inst_grid/cell2471/next_cell_state
    SLICE_X79Y166        FDRE                                         r  inst_grid/cell2471/cell_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=2627, routed)        0.934     2.099    inst_grid/cell2471/CLK100MHZ_IBUF_BUFG
    SLICE_X79Y166        FDRE                                         r  inst_grid/cell2471/cell_state_reg[0]/C





