<html><head></head><body>
<ul>
  <li><b>1</b><a href=intro.html#_introduction>Introduction</a><ul>
    <li><b>1.1</b><a href=intro.html#_risc_v_hardware_platform_terminology>RISC-V Hardware Platform Terminology</a></li>
    <li><b>1.2</b><a href=intro.html#_risc_v_software_execution_environments_and_harts>RISC-V Software Execution Environments and Harts</a></li>
    <li><b>1.3</b><a href=intro.html#_risc_v_isa_overview>RISC-V ISA Overview</a></li>
    <li><b>1.4</b><a href=intro.html#_memory>Memory</a></li>
    <li><b>1.5</b><a href=intro.html#_base_instruction_length_encoding>Base Instruction-Length Encoding</a></li>
    <li><b>1.6</b><a href=intro.html#trap-defn>Exceptions, Traps, and Interrupts</a></li>
    <li><b>1.7</b><a href=intro.html#_unspecified_behaviors_and_values>UNSPECIFIED Behaviors and Values</a></li>
</ul>
</li>
  <li><b>1</b><a href=rv32.html#rv32>RV32I Base Integer Instruction Set, Version 2.1</a><ul>
    <li><b>1.1</b><a href=rv32.html#_programmers_model_for_base_integer_isa>Programmers Model for Base Integer ISA</a></li>
    <li><b>1.2</b><a href=rv32.html#_base_instruction_formats>Base Instruction Formats</a></li>
    <li><b>1.3</b><a href=rv32.html#_immediate_encoding_variants>Immediate Encoding Variants</a></li>
    <li><b>1.4</b><a href=rv32.html#_integer_computational_instructions>Integer Computational Instructions</a></li>
    <li><b>1.5</b><a href=rv32.html#_control_transfer_instructions>Control Transfer Instructions</a></li>
    <li><b>1.6</b><a href=rv32.html#ldst>Load and Store Instructions</a></li>
    <li><b>1.7</b><a href=rv32.html#fence>Memory Ordering Instructions</a></li>
    <li><b>1.8</b><a href=rv32.html#_environment_call_and_breakpoints>Environment Call and Breakpoints</a></li>
    <li><b>1.9</b><a href=rv32.html#_hint_instructions>HINT Instructions</a></li>
</ul>
</li>
  <li><b>1</b><a href=rv32e.html#rv32e>RV32E and RV64E Base Integer Instruction Sets, Version 2.0</a><ul>
    <li><b>1.1</b><a href=rv32e.html#_rv32e_and_rv64e_programmers_model>RV32E and RV64E Programmers Model</a></li>
    <li><b>1.2</b><a href=rv32e.html#_rv32e_and_rv64e_instruction_set_encoding>RV32E and RV64E Instruction Set Encoding</a></li>
</ul>
</li>
  <li><b>1</b><a href=rv64.html#rv64>RV64I Base Integer Instruction Set, Version 2.1</a><ul>
    <li><b>1.1</b><a href=rv64.html#_register_state>Register State</a></li>
    <li><b>1.2</b><a href=rv64.html#_integer_computational_instructions>Integer Computational Instructions</a></li>
    <li><b>1.3</b><a href=rv64.html#_load_and_store_instructions>Load and Store Instructions</a></li>
    <li><b>1.4</b><a href=rv64.html#rv64i-hints>HINT Instructions</a></li>
</ul>
</li>
  <li><b>1</b><a href=rv128.html#rv128>RV128I Base Integer Instruction Set, Version 1.7</a><ul>
    <li><b>1.1</b><a href=m-st-ext.html#_multiplication_operations>Multiplication Operations</a></li>
    <li><b>1.2</b><a href=m-st-ext.html#_division_operations>Division Operations</a></li>
    <li><b>1.3</b><a href=m-st-ext.html#_zmmul_extension_version_1_0>Zmmul Extension, Version 1.0</a></li>
    <li><b>1.1</b><a href=a-st-ext.html#_specifying_ordering_of_atomic_instructions>Specifying Ordering of Atomic Instructions</a></li>
    <li><b>1.2</b><a href=a-st-ext.html#sec:lrsc>Load-Reserved/Store-Conditional Instructions</a></li>
    <li><b>1.3</b><a href=a-st-ext.html#sec:lrscseq>Eventual Success of Store-Conditional Instructions</a></li>
    <li><b>1.4</b><a href=a-st-ext.html#sec:amo>Atomic Memory Operations</a></li>
    <li><b>1.1</b><a href=zicsr.html#_csr_instructions>CSR Instructions</a></li>
    <li><b>1.1</b><a href=f-st-ext.html#_f_register_state>F Register State</a></li>
    <li><b>1.2</b><a href=f-st-ext.html#_floating_point_control_and_status_register>Floating-Point Control and Status Register</a></li>
    <li><b>1.3</b><a href=f-st-ext.html#_nan_generation_and_propagation>NaN Generation and Propagation</a></li>
    <li><b>1.4</b><a href=f-st-ext.html#_subnormal_arithmetic>Subnormal Arithmetic</a></li>
    <li><b>1.5</b><a href=f-st-ext.html#_single_precision_load_and_store_instructions>Single-Precision Load and Store Instructions</a></li>
    <li><b>1.6</b><a href=f-st-ext.html#single-float-compute>Single-Precision Floating-Point Computational Instructions</a></li>
    <li><b>1.7</b><a href=f-st-ext.html#_single_precision_floating_point_conversion_and_move_instructions>Single-Precision Floating-Point Conversion and Move Instructions</a></li>
    <li><b>1.8</b><a href=f-st-ext.html#_single_precision_floating_point_compare_instructions>Single-Precision Floating-Point Compare Instructions</a></li>
    <li><b>1.9</b><a href=f-st-ext.html#_single_precision_floating_point_classify_instruction>Single-Precision Floating-Point Classify Instruction</a></li>
    <li><b>1.1</b><a href=d-st-ext.html#_d_register_state>D Register State</a></li>
    <li><b>1.2</b><a href=d-st-ext.html#nanboxing>NaN Boxing of Narrower Values</a></li>
    <li><b>1.3</b><a href=d-st-ext.html#fld_fsd>Double-Precision Load and Store Instructions</a></li>
    <li><b>1.4</b><a href=d-st-ext.html#_double_precision_floating_point_computational_instructions>Double-Precision Floating-Point Computational Instructions</a></li>
    <li><b>1.5</b><a href=d-st-ext.html#fl-compute>Double-Precision Floating-Point Conversion and Move Instructions</a></li>
    <li><b>1.6</b><a href=d-st-ext.html#_double_precision_floating_point_compare_instructions>Double-Precision Floating-Point Compare Instructions</a></li>
    <li><b>1.7</b><a href=d-st-ext.html#fl-compare>Double-Precision Floating-Point Classify Instruction</a></li>
    <li><b>1.1</b><a href=q-st-ext.html#_quad_precision_load_and_store_instructions>Quad-Precision Load and Store Instructions</a></li>
    <li><b>1.2</b><a href=q-st-ext.html#_quad_precision_computational_instructions>Quad-Precision Computational Instructions</a></li>
    <li><b>1.3</b><a href=q-st-ext.html#quad-compute>Quad-Precision Convert and Move Instructions</a></li>
    <li><b>1.4</b><a href=q-st-ext.html#_quad_precision_floating_point_compare_instructions>Quad-Precision Floating-Point Compare Instructions</a></li>
    <li><b>1.5</b><a href=q-st-ext.html#quad-float-compare>Quad-Precision Floating-Point Classify Instruction</a></li>
    <li><b>1.1</b><a href=zfh.html#_half_precision_load_and_store_instructions>Half-Precision Load and Store Instructions</a></li>
    <li><b>1.2</b><a href=zfh.html#_half_precision_computational_instructions>Half-Precision Computational Instructions</a></li>
    <li><b>1.3</b><a href=zfh.html#_half_precision_conversion_and_move_instructions>Half-Precision Conversion and Move Instructions</a></li>
    <li><b>1.4</b><a href=zfh.html#flt-pt-to-int-move>Half-Precision Floating-Point Compare Instructions</a></li>
    <li><b>1.5</b><a href=zfh.html#half-pr-flt-pt-compare>Half-Precision Floating-Point Classify Instruction</a></li>
</ul>
</li>
  <li><b>1</b><a href=rvwmo.html#memorymodel>RVWMO Memory Consistency Model, Version 2.0</a><ul>
    <li><b>1.1</b><a href=rvwmo.html#rvwmo>Definition of the RVWMO Memory Model</a></li>
    <li><b>1.2</b><a href=rvwmo.html#csr-granularity>CSR Dependency Tracking Granularity</a></li>
    <li><b>1.3</b><a href=rvwmo.html#source-dest-regs>Source and Destination Register Listings</a></li>
    <li><b>1.1</b><a href=c-st-ext.html#_overview>Overview</a></li>
    <li><b>1.2</b><a href=c-st-ext.html#_compressed_instruction_formats>Compressed Instruction Formats</a></li>
    <li><b>1.3</b><a href=c-st-ext.html#_load_and_store_instructions>Load and Store Instructions</a></li>
    <li><b>1.4</b><a href=c-st-ext.html#_control_transfer_instructions>Control Transfer Instructions</a></li>
    <li><b>1.5</b><a href=c-st-ext.html#_integer_computational_instructions>Integer Computational Instructions</a></li>
    <li><b>1.6</b><a href=c-st-ext.html#_usage_of_c_instructions_in_lrsc_sequences>Usage of C Instructions in LR/SC Sequences</a></li>
    <li><b>1.7</b><a href=c-st-ext.html#rvc-hints>HINT Instructions</a></li>
    <li><b>1.8</b><a href=c-st-ext.html#_rvc_instruction_set_listings>RVC Instruction Set Listings</a></li>
    <li><b>1.1</b><a href=zam-st-ext.html#misaligned>Atomicity Axiom for misaligned atomics</a></li>
    <li><b>1.1</b><a href=zfinx.html#_processing_of_narrower_values>Processing of Narrower Values</a></li>
    <li><b>1.2</b><a href=zfinx.html#_zdinx>Zdinx</a></li>
    <li><b>1.3</b><a href=zfinx.html#_processing_of_wider_values>Processing of Wider Values</a></li>
    <li><b>1.4</b><a href=zfinx.html#_zhinx>Zhinx</a></li>
    <li><b>1.5</b><a href=zfinx.html#_zhinxmin>Zhinxmin</a></li>
    <li><b>1.6</b><a href=zfinx.html#_privileged_architecture_implications>Privileged Architecture Implications</a></li>
    <li><b>1.1</b><a href=zfa.html#_load_immediate_instructions>Load-Immediate Instructions</a></li>
    <li><b>1.2</b><a href=zfa.html#_minimum_and_maximum_instructions>Minimum and Maximum Instructions</a></li>
    <li><b>1.3</b><a href=zfa.html#_round_to_integer_instructions>Round-to-Integer Instructions</a></li>
    <li><b>1.4</b><a href=zfa.html#_modular_convert_to_integer_instruction>Modular Convert-to-Integer Instruction</a></li>
    <li><b>1.5</b><a href=zfa.html#_move_instructions>Move Instructions</a></li>
    <li><b>1.6</b><a href=zfa.html#_comparison_instructions>Comparison Instructions</a></li>
</ul>
</li>
  <li><b>1</b><a href=rv-32-64g.html#rv32-64g>RV32/64G Instruction Set Listings</a></li>
  <li><b>1</b><a href=extending.html#extending>Extending RISC-V</a><ul>
    <li><b>1.1</b><a href=extending.html#_extension_terminology>Extension Terminology</a></li>
    <li><b>1.2</b><a href=extending.html#_risc_v_extension_design_philosophy>RISC-V Extension Design Philosophy</a></li>
    <li><b>1.3</b><a href=extending.html#fix32b>Extensions within fixed-width 32-bit instruction format</a></li>
    <li><b>1.4</b><a href=extending.html#_adding_aligned_64_bit_instruction_extensions>Adding aligned 64-bit instruction extensions</a></li>
    <li><b>1.5</b><a href=extending.html#_supporting_vliw_encodings>Supporting VLIW encodings</a></li>
</ul>
</li>
  <li><b>1</b><a href=naming.html#naming>ISA Extension Naming Conventions</a><ul>
    <li><b>1.1</b><a href=naming.html#_case_sensitivity>Case Sensitivity</a></li>
    <li><b>1.2</b><a href=naming.html#_base_integer_isa>Base Integer ISA</a></li>
    <li><b>1.3</b><a href=naming.html#_instruction_set_extension_names>Instruction-Set Extension Names</a></li>
    <li><b>1.4</b><a href=naming.html#_version_numbers>Version Numbers</a></li>
    <li><b>1.5</b><a href=naming.html#_underscores>Underscores</a></li>
    <li><b>1.6</b><a href=naming.html#_additional_standard_extension_names>Additional Standard Extension Names</a></li>
    <li><b>1.7</b><a href=naming.html#_supervisor_level_instruction_set_extensions>Supervisor-level Instruction-Set Extensions</a></li>
    <li><b>1.8</b><a href=naming.html#_machine_level_instruction_set_extensions>Machine-level Instruction-Set Extensions</a></li>
    <li><b>1.9</b><a href=naming.html#_non_standard_extension_names>Non-Standard Extension Names</a></li>
    <li><b>1.10</b><a href=naming.html#_subset_naming_convention>Subset Naming Convention</a></li>
</ul>
</li>
  <li><b>1</b><a href=history.html#history>History and Acknowledgments</a><ul>
    <li><b>1.2</b><a href=history.html#_history_from_revision_1_0_of_isa_manual>History from Revision 1.0 of ISA manual</a></li>
    <li><b>1.3</b><a href=history.html#_history_from_revision_2_0_of_isa_manual>History from Revision 2.0 of ISA manual</a></li>
    <li><b>1.4</b><a href=history.html#_acknowledgments>Acknowledgments</a></li>
    <li><b>1.5</b><a href=history.html#_history_from_revision_2_1>History from Revision 2.1</a></li>
    <li><b>1.6</b><a href=history.html#_acknowledgments_2>Acknowledgments</a></li>
    <li><b>1.7</b><a href=history.html#_history_from_revision_2_2>History from Revision 2.2</a></li>
    <li><b>1.8</b><a href=history.html#_acknowledgments_3>Acknowledgments</a></li>
    <li><b>1.9</b><a href=history.html#_history_for_revision_2_3>History for Revision 2.3</a></li>
    <li><b>1.10</b><a href=history.html#_funding>Funding</a></li>
</ul>
</li>
  <li><b></b><a href=mm-eplan.html#_rvwmo_explanatory_material_version_0_1>Appendix A: RVWMO Explanatory Material, Version 0.1</a><ul>
    <li><b></b><a href=mm-eplan.html#whyrvwmo>A.1. Why RVWMO?</a></li>
    <li><b></b><a href=mm-eplan.html#litmustests>A.2. Litmus Tests</a></li>
    <li><b></b><a href=mm-eplan.html#_explaining_the_rvwmo_rules>A.3. Explaining the RVWMO Rules</a></li>
    <li><b></b><a href=mm-eplan.html#_beyond_main_memory>A.4. Beyond Main Memory</a></li>
    <li><b></b><a href=mm-eplan.html#memory_porting>A.5. Code Porting and Mapping Guidelines</a></li>
    <li><b></b><a href=mm-eplan.html#_implementation_guidelines>A.6. Implementation Guidelines</a></li>
    <li><b></b><a href=mm-eplan.html#discrepancies>A.7. Known Issues</a></li>
</ul>
</li>
  <li><b></b><a href=mm-formal.html#_formal_memory_model_specifications_version_0_1>Appendix A: Formal Memory Model Specifications, Version 0.1</a><ul>
    <li><b></b><a href=mm-formal.html#alloy>A.1. Formal Axiomatic Specification in Alloy</a></li>
    <li><b></b><a href=mm-formal.html#sec:herd>A.2. Formal Axiomatic Specification in Herd</a></li>
    <li><b></b><a href=mm-formal.html#operational>A.3. An Operational Memory Model</a></li>
</ul>
</li>
  <li><b></b><a href=index.html#_index>Index</a></li>
  <li><b></b><a href=bibliography.html#_bibliography>Bibliography</a></li>
</ul>
</body></html>
