TimeQuest Timing Analyzer report for WeighInitiallize
Thu Jul 06 16:16:58 2017
Quartus II Version 10.0 Build 218 06/27/2010 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'SW[17]'
 12. Slow 1200mV 85C Model Setup: 'KEY[0]'
 13. Slow 1200mV 85C Model Hold: 'KEY[0]'
 14. Slow 1200mV 85C Model Hold: 'SW[17]'
 15. Slow 1200mV 85C Model Minimum Pulse Width: 'SW[17]'
 16. Slow 1200mV 85C Model Minimum Pulse Width: 'KEY[0]'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Slow 1200mV 85C Model Metastability Report
 22. Slow 1200mV 0C Model Fmax Summary
 23. Slow 1200mV 0C Model Setup Summary
 24. Slow 1200mV 0C Model Hold Summary
 25. Slow 1200mV 0C Model Recovery Summary
 26. Slow 1200mV 0C Model Removal Summary
 27. Slow 1200mV 0C Model Minimum Pulse Width Summary
 28. Slow 1200mV 0C Model Setup: 'SW[17]'
 29. Slow 1200mV 0C Model Setup: 'KEY[0]'
 30. Slow 1200mV 0C Model Hold: 'SW[17]'
 31. Slow 1200mV 0C Model Hold: 'KEY[0]'
 32. Slow 1200mV 0C Model Minimum Pulse Width: 'SW[17]'
 33. Slow 1200mV 0C Model Minimum Pulse Width: 'KEY[0]'
 34. Setup Times
 35. Hold Times
 36. Clock to Output Times
 37. Minimum Clock to Output Times
 38. Slow 1200mV 0C Model Metastability Report
 39. Fast 1200mV 0C Model Setup Summary
 40. Fast 1200mV 0C Model Hold Summary
 41. Fast 1200mV 0C Model Recovery Summary
 42. Fast 1200mV 0C Model Removal Summary
 43. Fast 1200mV 0C Model Minimum Pulse Width Summary
 44. Fast 1200mV 0C Model Setup: 'SW[17]'
 45. Fast 1200mV 0C Model Setup: 'KEY[0]'
 46. Fast 1200mV 0C Model Hold: 'KEY[0]'
 47. Fast 1200mV 0C Model Hold: 'SW[17]'
 48. Fast 1200mV 0C Model Minimum Pulse Width: 'SW[17]'
 49. Fast 1200mV 0C Model Minimum Pulse Width: 'KEY[0]'
 50. Setup Times
 51. Hold Times
 52. Clock to Output Times
 53. Minimum Clock to Output Times
 54. Fast 1200mV 0C Model Metastability Report
 55. Multicorner Timing Analysis Summary
 56. Setup Times
 57. Hold Times
 58. Clock to Output Times
 59. Minimum Clock to Output Times
 60. Board Trace Model Assignments
 61. Input Transition Times
 62. Signal Integrity Metrics (Slow 1200mv 0c Model)
 63. Signal Integrity Metrics (Slow 1200mv 85c Model)
 64. Signal Integrity Metrics (Fast 1200mv 0c Model)
 65. Setup Transfers
 66. Hold Transfers
 67. Report TCCS
 68. Report RSKM
 69. Unconstrained Paths
 70. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 10.0 Build 218 06/27/2010 SJ Web Edition ;
; Revision Name      ; WeighInitiallize                                 ;
; Device Family      ; Cyclone IV E                                     ;
; Device Name        ; EP4CE115F29C7                                    ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Enabled                                          ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                             ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets    ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+
; KEY[0]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { KEY[0] } ;
; SW[17]     ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW[17] } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------+


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                        ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 368.05 MHz ; 250.0 MHz       ; SW[17]     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+--------+--------+-------------------+
; Clock  ; Slack  ; End Point TNS     ;
+--------+--------+-------------------+
; SW[17] ; -1.717 ; -6.977            ;
; KEY[0] ; 0.034  ; 0.000             ;
+--------+--------+-------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+--------+-------+-------------------+
; Clock  ; Slack ; End Point TNS     ;
+--------+-------+-------------------+
; KEY[0] ; 0.384 ; 0.000             ;
; SW[17] ; 0.385 ; 0.000             ;
+--------+-------+-------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+--------+--------+---------------------------------+
; Clock  ; Slack  ; End Point TNS                   ;
+--------+--------+---------------------------------+
; SW[17] ; -3.000 ; -37.695                         ;
; KEY[0] ; -3.000 ; -13.280                         ;
+--------+--------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SW[17]'                                                                                                                                                        ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.717 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 2.635      ;
; -1.625 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 2.543      ;
; -1.533 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.082     ; 2.449      ;
; -1.525 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 2.443      ;
; -1.433 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 2.351      ;
; -1.404 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.076     ; 2.326      ;
; -1.370 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.082     ; 2.286      ;
; -1.367 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.082     ; 2.283      ;
; -1.363 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.076     ; 2.285      ;
; -1.345 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.082     ; 2.261      ;
; -1.286 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 2.204      ;
; -1.283 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 2.201      ;
; -1.281 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 2.199      ;
; -1.271 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.076     ; 2.193      ;
; -1.262 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.082     ; 2.178      ;
; -1.259 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.076     ; 2.181      ;
; -1.256 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 2.176      ;
; -1.254 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 2.174      ;
; -1.250 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 2.168      ;
; -1.248 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 2.166      ;
; -1.244 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 2.162      ;
; -1.207 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.082     ; 2.123      ;
; -1.198 ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; WeighInitiallize:test|weight[9][0]                    ; SW[17]       ; SW[17]      ; 1.000        ; -0.037     ; 2.159      ;
; -1.182 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.082     ; 2.098      ;
; -1.170 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.076     ; 2.092      ;
; -1.152 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 2.070      ;
; -1.147 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 2.065      ;
; -1.145 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 2.063      ;
; -1.141 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 2.059      ;
; -1.139 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.076     ; 2.061      ;
; -1.137 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.076     ; 2.059      ;
; -1.116 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.082     ; 2.032      ;
; -1.099 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 2.017      ;
; -1.099 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.082     ; 2.015      ;
; -1.097 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 2.015      ;
; -1.072 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 1.990      ;
; -1.070 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 1.988      ;
; -1.062 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 1.980      ;
; -1.060 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 1.978      ;
; -1.007 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.076     ; 1.929      ;
; -0.936 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.082     ; 1.852      ;
; -0.928 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 1.846      ;
; -0.836 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.080     ; 1.754      ;
; -0.598 ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; WeighInitiallize:test|weight[9][6]                    ; SW[17]       ; SW[17]      ; 1.000        ; -0.061     ; 1.535      ;
; -0.494 ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; WeighInitiallize:test|weight[9][5]                    ; SW[17]       ; SW[17]      ; 1.000        ; -0.061     ; 1.431      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
; 0.186  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.078     ; 0.734      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'KEY[0]'                                                                                           ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.034 ; WeighInitiallize:test|weight[9][5] ; LEDR[7]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.132     ; 0.812      ;
; 0.034 ; WeighInitiallize:test|weight[9][5] ; LEDR[9]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.132     ; 0.812      ;
; 0.035 ; WeighInitiallize:test|weight[9][5] ; LEDR[5]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.132     ; 0.811      ;
; 0.045 ; WeighInitiallize:test|weight[9][0] ; LEDR[0]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.123     ; 0.810      ;
; 0.045 ; WeighInitiallize:test|weight[9][0] ; LEDR[2]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.123     ; 0.810      ;
; 0.045 ; WeighInitiallize:test|weight[9][0] ; LEDR[4]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.123     ; 0.810      ;
; 0.046 ; WeighInitiallize:test|weight[9][6] ; LEDR[8]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.132     ; 0.800      ;
; 0.047 ; WeighInitiallize:test|weight[9][6] ; LEDR[6]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.132     ; 0.799      ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'KEY[0]'                                                                                            ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; WeighInitiallize:test|weight[9][0] ; LEDR[0]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.101      ; 0.711      ;
; 0.384 ; WeighInitiallize:test|weight[9][0] ; LEDR[2]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.101      ; 0.711      ;
; 0.384 ; WeighInitiallize:test|weight[9][0] ; LEDR[4]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.101      ; 0.711      ;
; 0.388 ; WeighInitiallize:test|weight[9][6] ; LEDR[6]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.089      ; 0.703      ;
; 0.389 ; WeighInitiallize:test|weight[9][6] ; LEDR[8]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.089      ; 0.704      ;
; 0.396 ; WeighInitiallize:test|weight[9][5] ; LEDR[5]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.089      ; 0.711      ;
; 0.397 ; WeighInitiallize:test|weight[9][5] ; LEDR[7]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.089      ; 0.712      ;
; 0.397 ; WeighInitiallize:test|weight[9][5] ; LEDR[9]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.089      ; 0.712      ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SW[17]'                                                                                                                                                        ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 0.385 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 0.669      ;
; 1.057 ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; WeighInitiallize:test|weight[9][5]                    ; SW[17]       ; SW[17]      ; 0.000        ; 0.096      ; 1.359      ;
; 1.130 ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; WeighInitiallize:test|weight[9][6]                    ; SW[17]       ; SW[17]      ; 0.000        ; 0.096      ; 1.432      ;
; 1.327 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 1.609      ;
; 1.429 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 1.711      ;
; 1.434 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.074      ; 1.714      ;
; 1.481 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.080      ; 1.767      ;
; 1.531 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 1.813      ;
; 1.543 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 1.825      ;
; 1.545 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 1.827      ;
; 1.563 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 1.845      ;
; 1.565 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 1.847      ;
; 1.579 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 1.861      ;
; 1.581 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 1.863      ;
; 1.606 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.080      ; 1.892      ;
; 1.610 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.080      ; 1.896      ;
; 1.612 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.080      ; 1.898      ;
; 1.614 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.074      ; 1.894      ;
; 1.620 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.074      ; 1.900      ;
; 1.633 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 1.915      ;
; 1.633 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 1.915      ;
; 1.635 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 1.917      ;
; 1.643 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 1.925      ;
; 1.645 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 1.927      ;
; 1.657 ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; WeighInitiallize:test|weight[9][0]                    ; SW[17]       ; SW[17]      ; 0.000        ; 0.121      ; 1.984      ;
; 1.685 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 1.969      ;
; 1.687 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.078      ; 1.971      ;
; 1.690 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 1.972      ;
; 1.692 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.074      ; 1.972      ;
; 1.717 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.080      ; 2.003      ;
; 1.730 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 2.012      ;
; 1.732 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 2.014      ;
; 1.735 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 2.017      ;
; 1.737 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.074      ; 2.017      ;
; 1.740 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 2.022      ;
; 1.742 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 2.024      ;
; 1.745 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.074      ; 2.025      ;
; 1.760 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.080      ; 2.046      ;
; 1.777 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 2.059      ;
; 1.792 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.076      ; 2.074      ;
; 1.815 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.074      ; 2.095      ;
; 1.859 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.080      ; 2.145      ;
; 1.860 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.074      ; 2.140      ;
; 1.860 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.074      ; 2.140      ;
; 1.862 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.080      ; 2.148      ;
; 1.985 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.074      ; 2.265      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'SW[17]'                                                                                     ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[17] ; Rise       ; SW[17]                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][6]                    ;
; 0.253  ; 0.441        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][5]                    ;
; 0.253  ; 0.441        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][6]                    ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ;
; 0.254  ; 0.442        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ;
; 0.258  ; 0.446        ; 0.188          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][0]                    ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][0]                    ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ;
; 0.337  ; 0.557        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ;
; 0.338  ; 0.558        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][5]                    ;
; 0.338  ; 0.558        ; 0.220          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][6]                    ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; SW[17]~input|o                                        ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|weight[9][5]|clk                                 ;
; 0.406  ; 0.406        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|weight[9][6]|clk                                 ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|Q[9][0]|clk                                ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|Q[9][5]|clk                                ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|Q[9][6]|clk                                ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[10][0]|clk                        ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[11][0]|clk                        ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[12][0]|clk                        ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[13][0]|clk                        ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[14][0]|clk                        ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[15][0]|clk                        ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[16][0]|clk                        ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[17][0]|clk                        ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[18][0]|clk                        ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[19][0]|clk                        ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[20][5]|clk                        ;
; 0.407  ; 0.407        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[21][5]|clk                        ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'KEY[0]'                                                            ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; KEY[0] ; Rise       ; KEY[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; 0.257  ; 0.445        ; 0.188          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; 0.333  ; 0.553        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; 0.334  ; 0.554        ; 0.220          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; 0.394  ; 0.394        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~input|o               ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|inclk[0] ;
; 0.408  ; 0.408        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|outclk   ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[0]~reg0|clk             ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[2]~reg0|clk             ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[4]~reg0|clk             ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[5]~reg0|clk             ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[6]~reg0|clk             ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[7]~reg0|clk             ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[8]~reg0|clk             ;
; 0.410  ; 0.410        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[9]~reg0|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~input|i               ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[5]~reg0|clk             ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[6]~reg0|clk             ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[7]~reg0|clk             ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[8]~reg0|clk             ;
; 0.589  ; 0.589        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[9]~reg0|clk             ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[0]~reg0|clk             ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[2]~reg0|clk             ;
; 0.590  ; 0.590        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[4]~reg0|clk             ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|inclk[0] ;
; 0.592  ; 0.592        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|outclk   ;
; 0.606  ; 0.606        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~input|o               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; SW[17]     ; 4.193 ; 4.560 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; 3.781 ; 4.087 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; 4.193 ; 4.560 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; 3.354 ; 3.751 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; 3.766 ; 4.161 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; 3.777 ; 4.220 ; Rise       ; SW[17]          ;
;  SW[15]   ; SW[17]     ; 3.244 ; 3.609 ; Rise       ; SW[17]          ;
;  SW[16]   ; SW[17]     ; 2.851 ; 3.206 ; Rise       ; SW[17]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; SW[17]     ; -0.957 ; -1.365 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; -1.788 ; -2.189 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; -1.346 ; -1.746 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; -1.645 ; -2.018 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; -0.957 ; -1.365 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; -1.382 ; -1.765 ; Rise       ; SW[17]          ;
;  SW[15]   ; SW[17]     ; -1.574 ; -2.009 ; Rise       ; SW[17]          ;
;  SW[16]   ; SW[17]     ; -2.037 ; -2.423 ; Rise       ; SW[17]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; KEY[0]     ; 8.575 ; 8.657 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 6.851 ; 6.824 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 6.858 ; 6.834 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 8.177 ; 8.260 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 8.145 ; 8.098 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 7.561 ; 7.597 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 7.543 ; 7.567 ; Rise       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 8.575 ; 8.657 ; Rise       ; KEY[0]          ;
;  LEDR[9]  ; KEY[0]     ; 7.923 ; 7.898 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; KEY[0]     ; 6.625 ; 6.597 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 6.625 ; 6.597 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 6.631 ; 6.607 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 7.949 ; 8.031 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 7.865 ; 7.819 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 7.300 ; 7.333 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 7.288 ; 7.310 ; Rise       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 8.277 ; 8.354 ; Rise       ; KEY[0]          ;
;  LEDR[9]  ; KEY[0]     ; 7.651 ; 7.626 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 411.18 MHz ; 250.0 MHz       ; SW[17]     ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; SW[17] ; -1.432 ; -5.729           ;
; KEY[0] ; 0.129  ; 0.000            ;
+--------+--------+------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; SW[17] ; 0.336 ; 0.000            ;
; KEY[0] ; 0.353 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; SW[17] ; -3.000 ; -37.695                        ;
; KEY[0] ; -3.000 ; -13.280                        ;
+--------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SW[17]'                                                                                                                                                         ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.432 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 2.359      ;
; -1.357 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 2.284      ;
; -1.272 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.074     ; 2.197      ;
; -1.259 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 2.186      ;
; -1.184 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 2.111      ;
; -1.170 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.068     ; 2.101      ;
; -1.151 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.074     ; 2.076      ;
; -1.149 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.074     ; 2.074      ;
; -1.145 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.068     ; 2.076      ;
; -1.111 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.074     ; 2.036      ;
; -1.066 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.993      ;
; -1.061 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.988      ;
; -1.059 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.986      ;
; -1.053 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.068     ; 1.984      ;
; -1.050 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.068     ; 1.981      ;
; -1.046 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 1.975      ;
; -1.044 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 1.973      ;
; -1.043 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.074     ; 1.968      ;
; -1.034 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.961      ;
; -1.032 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.074     ; 1.957      ;
; -1.032 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.959      ;
; -1.024 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.951      ;
; -0.992 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.074     ; 1.917      ;
; -0.963 ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; WeighInitiallize:test|weight[9][0]                    ; SW[17]       ; SW[17]      ; 1.000        ; -0.029     ; 1.933      ;
; -0.949 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.876      ;
; -0.944 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.068     ; 1.875      ;
; -0.940 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.867      ;
; -0.938 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.865      ;
; -0.929 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.856      ;
; -0.927 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.068     ; 1.858      ;
; -0.926 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.074     ; 1.851      ;
; -0.925 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.068     ; 1.856      ;
; -0.915 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.074     ; 1.840      ;
; -0.881 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.808      ;
; -0.879 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.806      ;
; -0.859 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.786      ;
; -0.859 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.786      ;
; -0.857 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.784      ;
; -0.857 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.784      ;
; -0.796 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.068     ; 1.727      ;
; -0.741 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.074     ; 1.666      ;
; -0.731 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.658      ;
; -0.641 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.072     ; 1.568      ;
; -0.466 ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; WeighInitiallize:test|weight[9][6]                    ; SW[17]       ; SW[17]      ; 1.000        ; -0.052     ; 1.413      ;
; -0.400 ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; WeighInitiallize:test|weight[9][5]                    ; SW[17]       ; SW[17]      ; 1.000        ; -0.052     ; 1.347      ;
; 0.270  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 0.659      ;
; 0.270  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 0.659      ;
; 0.270  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 0.659      ;
; 0.270  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 0.659      ;
; 0.270  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 0.659      ;
; 0.270  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 0.659      ;
; 0.270  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 0.659      ;
; 0.270  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 0.659      ;
; 0.270  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 0.659      ;
; 0.270  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 0.659      ;
; 0.270  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 0.659      ;
; 0.270  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 0.659      ;
; 0.270  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 0.659      ;
; 0.270  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 0.659      ;
; 0.270  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 0.659      ;
; 0.270  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 0.659      ;
; 0.270  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.070     ; 0.659      ;
; 0.271  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.069     ; 0.659      ;
; 0.271  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.069     ; 0.659      ;
; 0.271  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.069     ; 0.659      ;
; 0.271  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.069     ; 0.659      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'KEY[0]'                                                                                            ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.129 ; WeighInitiallize:test|weight[9][5] ; LEDR[7]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.119     ; 0.731      ;
; 0.129 ; WeighInitiallize:test|weight[9][5] ; LEDR[9]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.119     ; 0.731      ;
; 0.131 ; WeighInitiallize:test|weight[9][5] ; LEDR[5]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.119     ; 0.729      ;
; 0.140 ; WeighInitiallize:test|weight[9][0] ; LEDR[0]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.110     ; 0.729      ;
; 0.140 ; WeighInitiallize:test|weight[9][0] ; LEDR[2]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.110     ; 0.729      ;
; 0.140 ; WeighInitiallize:test|weight[9][0] ; LEDR[4]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.110     ; 0.729      ;
; 0.140 ; WeighInitiallize:test|weight[9][6] ; LEDR[8]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.119     ; 0.720      ;
; 0.141 ; WeighInitiallize:test|weight[9][6] ; LEDR[6]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.119     ; 0.719      ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SW[17]'                                                                                                                                                         ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.336 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 0.597      ;
; 0.336 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 0.597      ;
; 0.337 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.069      ; 0.597      ;
; 0.337 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.069      ; 0.597      ;
; 0.337 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.069      ; 0.597      ;
; 0.337 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.069      ; 0.597      ;
; 0.932 ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; WeighInitiallize:test|weight[9][5]                    ; SW[17]       ; SW[17]      ; 0.000        ; 0.088      ; 1.211      ;
; 1.024 ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; WeighInitiallize:test|weight[9][6]                    ; SW[17]       ; SW[17]      ; 0.000        ; 0.088      ; 1.303      ;
; 1.232 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.491      ;
; 1.306 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.565      ;
; 1.319 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.066      ; 1.576      ;
; 1.373 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.071      ; 1.635      ;
; 1.413 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.672      ;
; 1.416 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.675      ;
; 1.418 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.677      ;
; 1.441 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.700      ;
; 1.443 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.702      ;
; 1.445 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.704      ;
; 1.447 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.706      ;
; 1.464 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.066      ; 1.721      ;
; 1.476 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.066      ; 1.733      ;
; 1.478 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.071      ; 1.740      ;
; 1.480 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.739      ;
; 1.480 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.071      ; 1.742      ;
; 1.483 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.071      ; 1.745      ;
; 1.497 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.756      ;
; 1.499 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.758      ;
; 1.501 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.760      ;
; 1.508 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.767      ;
; 1.533 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.066      ; 1.790      ;
; 1.536 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 1.797      ;
; 1.538 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.070      ; 1.799      ;
; 1.539 ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; WeighInitiallize:test|weight[9][0]                    ; SW[17]       ; SW[17]      ; 0.000        ; 0.112      ; 1.842      ;
; 1.553 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.066      ; 1.810      ;
; 1.564 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.071      ; 1.826      ;
; 1.566 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.825      ;
; 1.581 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.840      ;
; 1.582 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.841      ;
; 1.584 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.843      ;
; 1.596 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.855      ;
; 1.598 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.857      ;
; 1.607 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.066      ; 1.864      ;
; 1.615 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.071      ; 1.877      ;
; 1.623 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.882      ;
; 1.647 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.068      ; 1.906      ;
; 1.675 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.066      ; 1.932      ;
; 1.688 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.071      ; 1.950      ;
; 1.693 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.066      ; 1.950      ;
; 1.695 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.066      ; 1.952      ;
; 1.707 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.071      ; 1.969      ;
; 1.839 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.066      ; 2.096      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'KEY[0]'                                                                                             ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.353 ; WeighInitiallize:test|weight[9][0] ; LEDR[0]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.088      ; 0.652      ;
; 0.353 ; WeighInitiallize:test|weight[9][0] ; LEDR[2]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.088      ; 0.652      ;
; 0.354 ; WeighInitiallize:test|weight[9][0] ; LEDR[4]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.088      ; 0.653      ;
; 0.357 ; WeighInitiallize:test|weight[9][6] ; LEDR[6]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.077      ; 0.645      ;
; 0.358 ; WeighInitiallize:test|weight[9][6] ; LEDR[8]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.077      ; 0.646      ;
; 0.365 ; WeighInitiallize:test|weight[9][5] ; LEDR[5]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.077      ; 0.653      ;
; 0.365 ; WeighInitiallize:test|weight[9][5] ; LEDR[9]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.077      ; 0.653      ;
; 0.366 ; WeighInitiallize:test|weight[9][5] ; LEDR[7]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.077      ; 0.654      ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'SW[17]'                                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[17] ; Rise       ; SW[17]                                                ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][0]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][5]                    ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][6]                    ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][0]                    ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][5]                    ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][6]                    ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ;
; 0.279  ; 0.465        ; 0.186          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][0]                    ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][5]                    ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][6]                    ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; SW[17]~input|o                                        ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; SW[17]~inputclkctrl|inclk[0]                          ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; SW[17]~inputclkctrl|outclk                            ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|Q[9][0]|clk                                ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|Q[9][5]|clk                                ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|Q[9][6]|clk                                ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[10][0]|clk                        ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[11][0]|clk                        ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[12][0]|clk                        ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[13][0]|clk                        ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[14][0]|clk                        ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[15][0]|clk                        ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[17][0]|clk                        ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[18][0]|clk                        ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[19][0]|clk                        ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[20][5]|clk                        ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[21][5]|clk                        ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[23][5]|clk                        ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'KEY[0]'                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; KEY[0] ; Rise       ; KEY[0]                       ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; -1.285 ; 1.000        ; 2.285          ; Min Period       ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; 0.278  ; 0.464        ; 0.186          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; 0.315  ; 0.533        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; 0.316  ; 0.534        ; 0.218          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; 0.416  ; 0.416        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~input|o               ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|inclk[0] ;
; 0.422  ; 0.422        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|outclk   ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[0]~reg0|clk             ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[2]~reg0|clk             ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[4]~reg0|clk             ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[5]~reg0|clk             ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[6]~reg0|clk             ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[7]~reg0|clk             ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[8]~reg0|clk             ;
; 0.426  ; 0.426        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[9]~reg0|clk             ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~input|i               ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[5]~reg0|clk             ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[6]~reg0|clk             ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[7]~reg0|clk             ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[8]~reg0|clk             ;
; 0.573  ; 0.573        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[9]~reg0|clk             ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[0]~reg0|clk             ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[2]~reg0|clk             ;
; 0.574  ; 0.574        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[4]~reg0|clk             ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|inclk[0] ;
; 0.578  ; 0.578        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|outclk   ;
; 0.584  ; 0.584        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~input|o               ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; SW[17]     ; 3.741 ; 3.962 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; 3.360 ; 3.551 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; 3.741 ; 3.962 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; 2.943 ; 3.287 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; 3.338 ; 3.655 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; 3.327 ; 3.720 ; Rise       ; SW[17]          ;
;  SW[15]   ; SW[17]     ; 2.920 ; 3.118 ; Rise       ; SW[17]          ;
;  SW[16]   ; SW[17]     ; 2.550 ; 2.767 ; Rise       ; SW[17]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; SW[17]     ; -0.800 ; -1.096 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; -1.578 ; -1.847 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; -1.177 ; -1.446 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; -1.455 ; -1.681 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; -0.800 ; -1.096 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; -1.198 ; -1.448 ; Rise       ; SW[17]          ;
;  SW[15]   ; SW[17]     ; -1.382 ; -1.684 ; Rise       ; SW[17]          ;
;  SW[16]   ; SW[17]     ; -1.795 ; -2.077 ; Rise       ; SW[17]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; KEY[0]     ; 7.804 ; 7.758 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 6.166 ; 6.129 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 6.170 ; 6.138 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 7.324 ; 7.348 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 7.426 ; 7.255 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 6.820 ; 6.820 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 6.838 ; 6.787 ; Rise       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 7.804 ; 7.758 ; Rise       ; KEY[0]          ;
;  LEDR[9]  ; KEY[0]     ; 7.207 ; 7.073 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; KEY[0]     ; 5.946 ; 5.910 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 5.946 ; 5.910 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 5.950 ; 5.919 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 7.103 ; 7.127 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 7.157 ; 6.991 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 6.570 ; 6.570 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 6.594 ; 6.543 ; Rise       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 7.519 ; 7.473 ; Rise       ; KEY[0]          ;
;  LEDR[9]  ; KEY[0]     ; 6.947 ; 6.816 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+--------+--------+------------------+
; Clock  ; Slack  ; End Point TNS    ;
+--------+--------+------------------+
; SW[17] ; -0.326 ; -0.890           ;
; KEY[0] ; 0.504  ; 0.000            ;
+--------+--------+------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+--------+-------+------------------+
; Clock  ; Slack ; End Point TNS    ;
+--------+-------+------------------+
; KEY[0] ; 0.147 ; 0.000            ;
; SW[17] ; 0.164 ; 0.000            ;
+--------+-------+------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+--------+--------+--------------------------------+
; Clock  ; Slack  ; End Point TNS                  ;
+--------+--------+--------------------------------+
; SW[17] ; -3.000 ; -55.922                        ;
; KEY[0] ; -3.000 ; -18.680                        ;
+--------+--------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SW[17]'                                                                                                                                                         ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.326 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 1.272      ;
; -0.276 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 1.222      ;
; -0.247 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.043     ; 1.191      ;
; -0.236 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 1.182      ;
; -0.186 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 1.132      ;
; -0.172 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.043     ; 1.116      ;
; -0.170 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.043     ; 1.114      ;
; -0.168 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.037     ; 1.118      ;
; -0.161 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.037     ; 1.111      ;
; -0.154 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.043     ; 1.098      ;
; -0.134 ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; WeighInitiallize:test|weight[9][0]                    ; SW[17]       ; SW[17]      ; 1.000        ; 0.003      ; 1.124      ;
; -0.120 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 1.066      ;
; -0.115 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.043     ; 1.059      ;
; -0.111 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.037     ; 1.061      ;
; -0.105 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 1.051      ;
; -0.100 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 1.046      ;
; -0.100 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.043     ; 1.044      ;
; -0.098 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 1.044      ;
; -0.095 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.037     ; 1.045      ;
; -0.082 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.043     ; 1.026      ;
; -0.081 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 1.027      ;
; -0.078 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 1.024      ;
; -0.069 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 1.017      ;
; -0.066 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 1.014      ;
; -0.061 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.037     ; 1.011      ;
; -0.055 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 1.001      ;
; -0.051 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.043     ; 0.995      ;
; -0.047 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.993      ;
; -0.042 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.043     ; 0.986      ;
; -0.040 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.986      ;
; -0.038 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.984      ;
; -0.034 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.037     ; 0.984      ;
; -0.032 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.037     ; 0.982      ;
; -0.026 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.972      ;
; -0.024 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.970      ;
; -0.013 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.959      ;
; -0.011 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.957      ;
; 0.007  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.939      ;
; 0.009  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.937      ;
; 0.012  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.037     ; 0.938      ;
; 0.031  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.043     ; 0.913      ;
; 0.049  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.897      ;
; 0.099  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 1.000        ; -0.041     ; 0.847      ;
; 0.196  ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; WeighInitiallize:test|weight[9][6]                    ; SW[17]       ; SW[17]      ; 1.000        ; -0.024     ; 0.767      ;
; 0.240  ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; WeighInitiallize:test|weight[9][5]                    ; SW[17]       ; SW[17]      ; 1.000        ; -0.024     ; 0.723      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
; 0.598  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; SW[17]       ; SW[17]      ; 1.000        ; -0.039     ; 0.350      ;
+--------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'KEY[0]'                                                                                            ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.504 ; WeighInitiallize:test|weight[9][5] ; LEDR[7]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.077     ; 0.386      ;
; 0.504 ; WeighInitiallize:test|weight[9][5] ; LEDR[9]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.077     ; 0.386      ;
; 0.506 ; WeighInitiallize:test|weight[9][5] ; LEDR[5]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.077     ; 0.384      ;
; 0.511 ; WeighInitiallize:test|weight[9][0] ; LEDR[0]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.072     ; 0.384      ;
; 0.511 ; WeighInitiallize:test|weight[9][0] ; LEDR[2]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.072     ; 0.384      ;
; 0.511 ; WeighInitiallize:test|weight[9][0] ; LEDR[4]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.072     ; 0.384      ;
; 0.511 ; WeighInitiallize:test|weight[9][6] ; LEDR[8]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.077     ; 0.379      ;
; 0.512 ; WeighInitiallize:test|weight[9][6] ; LEDR[6]~reg0 ; SW[17]       ; KEY[0]      ; 1.000        ; -0.077     ; 0.378      ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'KEY[0]'                                                                                             ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                          ; To Node      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+
; 0.147 ; WeighInitiallize:test|weight[9][0] ; LEDR[0]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.050      ; 0.321      ;
; 0.148 ; WeighInitiallize:test|weight[9][0] ; LEDR[2]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.050      ; 0.322      ;
; 0.148 ; WeighInitiallize:test|weight[9][0] ; LEDR[4]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.050      ; 0.322      ;
; 0.151 ; WeighInitiallize:test|weight[9][6] ; LEDR[6]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.042      ; 0.317      ;
; 0.152 ; WeighInitiallize:test|weight[9][6] ; LEDR[8]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.042      ; 0.318      ;
; 0.155 ; WeighInitiallize:test|weight[9][5] ; LEDR[5]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.042      ; 0.321      ;
; 0.156 ; WeighInitiallize:test|weight[9][5] ; LEDR[9]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.042      ; 0.322      ;
; 0.157 ; WeighInitiallize:test|weight[9][5] ; LEDR[7]~reg0 ; SW[17]       ; KEY[0]      ; 0.000        ; 0.042      ; 0.323      ;
+-------+------------------------------------+--------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SW[17]'                                                                                                                                                         ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.164 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.307      ;
; 0.453 ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; WeighInitiallize:test|weight[9][5]                    ; SW[17]       ; SW[17]      ; 0.000        ; 0.055      ; 0.612      ;
; 0.494 ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; WeighInitiallize:test|weight[9][6]                    ; SW[17]       ; SW[17]      ; 0.000        ; 0.055      ; 0.653      ;
; 0.584 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.725      ;
; 0.632 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.773      ;
; 0.634 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.035      ; 0.773      ;
; 0.646 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.791      ;
; 0.674 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.815      ;
; 0.695 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.836      ;
; 0.697 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.838      ;
; 0.698 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.839      ;
; 0.700 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.841      ;
; 0.706 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.851      ;
; 0.710 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.035      ; 0.849      ;
; 0.712 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.853      ;
; 0.714 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.855      ;
; 0.715 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.856      ;
; 0.716 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.035      ; 0.855      ;
; 0.722 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.863      ;
; 0.722 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.863      ;
; 0.722 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.867      ;
; 0.725 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.870      ;
; 0.734 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.875      ;
; 0.737 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.878      ;
; 0.739 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.035      ; 0.878      ;
; 0.744 ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; WeighInitiallize:test|weight[9][0]                    ; SW[17]       ; SW[17]      ; 0.000        ; 0.083      ; 0.931      ;
; 0.747 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.888      ;
; 0.755 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.900      ;
; 0.763 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.906      ;
; 0.765 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.035      ; 0.904      ;
; 0.765 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.039      ; 0.908      ;
; 0.766 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.911      ;
; 0.770 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.911      ;
; 0.770 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.035      ; 0.909      ;
; 0.774 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.915      ;
; 0.775 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.916      ;
; 0.777 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.918      ;
; 0.784 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.925      ;
; 0.787 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.928      ;
; 0.795 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.037      ; 0.936      ;
; 0.798 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.035      ; 0.937      ;
; 0.814 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.959      ;
; 0.815 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.041      ; 0.960      ;
; 0.821 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.035      ; 0.960      ;
; 0.824 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.035      ; 0.963      ;
; 0.884 ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ; SW[17]       ; SW[17]      ; 0.000        ; 0.035      ; 1.023      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'SW[17]'                                                                                      ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                                                ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; SW[17] ; Rise       ; SW[17]                                                ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][0]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][5]                    ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][6]                    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][5]                    ;
; -0.062 ; 0.122        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][6]                    ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[20][5] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[21][5] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[22][5] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[23][5] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[24][5] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[25][5] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[26][5] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[27][5] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[28][5] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[29][5] ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[9][0]  ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; SW[17] ; Rise       ; WeighInitiallize:test|weight[9][0]                    ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|weight[9][5]|clk                                 ;
; 0.117  ; 0.117        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|weight[9][6]|clk                                 ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|Q[9][0]|clk                                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|Q[9][5]|clk                                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|Q[9][6]|clk                                ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[10][0]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[11][0]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[12][0]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[13][0]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[14][0]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[15][0]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[16][0]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[17][0]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[18][0]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[19][0]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[20][5]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[21][5]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[22][5]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[23][5]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[24][5]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[25][5]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[26][5]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[27][5]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[28][5]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[29][5]|clk                        ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|part2|REGISTER[9][0]|clk                         ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; test|weight[9][0]|clk                                 ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; SW[17]~input|o                                        ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; SW[17]~inputclkctrl|inclk[0]                          ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; SW[17]~inputclkctrl|outclk                            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; SW[17] ; Rise       ; SW[17]~input|i                                        ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; SW[17] ; Rise       ; SW[17]~input|i                                        ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][0]         ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][5]         ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|Q[9][6]         ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[10][0] ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[11][0] ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[12][0] ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[13][0] ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[14][0] ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[15][0] ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[16][0] ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[17][0] ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[18][0] ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; SW[17] ; Rise       ; WeighInitiallize:test|WeightRAM:part2|REGISTER[19][0] ;
+--------+--------------+----------------+------------------+--------+------------+-------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'KEY[0]'                                                             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock  ; Clock Edge ; Target                       ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate        ; KEY[0] ; Rise       ; KEY[0]                       ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; -1.899 ; 1.000        ; 2.899          ; Min Period       ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; -0.061 ; 0.123        ; 0.184          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[0]~reg0|clk             ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[2]~reg0|clk             ;
; 0.118  ; 0.118        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[4]~reg0|clk             ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[5]~reg0|clk             ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[6]~reg0|clk             ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[7]~reg0|clk             ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[8]~reg0|clk             ;
; 0.119  ; 0.119        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; LEDR[9]~reg0|clk             ;
; 0.120  ; 0.120        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~input|o               ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|inclk[0] ;
; 0.133  ; 0.133        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|outclk   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~input|i               ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; KEY[0] ; Rise       ; KEY[0]~input|i               ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[5]~reg0                 ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[6]~reg0                 ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[7]~reg0                 ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[8]~reg0                 ;
; 0.659  ; 0.875        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[9]~reg0                 ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[0]~reg0                 ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[2]~reg0                 ;
; 0.660  ; 0.876        ; 0.216          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[4]~reg0                 ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|inclk[0] ;
; 0.866  ; 0.866        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~inputclkctrl|outclk   ;
; 0.880  ; 0.880        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; KEY[0]~input|o               ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[0]~reg0|clk             ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[2]~reg0|clk             ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[4]~reg0|clk             ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[5]~reg0|clk             ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[6]~reg0|clk             ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[7]~reg0|clk             ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[8]~reg0|clk             ;
; 0.881  ; 0.881        ; 0.000          ; High Pulse Width ; KEY[0] ; Rise       ; LEDR[9]~reg0|clk             ;
+--------+--------------+----------------+------------------+--------+------------+------------------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; SW[17]     ; 2.037 ; 2.717 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; 1.788 ; 2.409 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; 2.037 ; 2.717 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; 1.650 ; 2.207 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; 1.830 ; 2.412 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; 1.839 ; 2.411 ; Rise       ; SW[17]          ;
;  SW[15]   ; SW[17]     ; 1.523 ; 2.192 ; Rise       ; SW[17]          ;
;  SW[16]   ; SW[17]     ; 1.335 ; 1.986 ; Rise       ; SW[17]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; SW[17]     ; -0.453 ; -1.075 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; -0.841 ; -1.457 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; -0.649 ; -1.283 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; -0.779 ; -1.412 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; -0.453 ; -1.075 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; -0.651 ; -1.273 ; Rise       ; SW[17]          ;
;  SW[15]   ; SW[17]     ; -0.745 ; -1.377 ; Rise       ; SW[17]          ;
;  SW[16]   ; SW[17]     ; -0.958 ; -1.573 ; Rise       ; SW[17]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; KEY[0]     ; 4.532 ; 4.708 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 3.650 ; 3.703 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 3.661 ; 3.714 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 4.532 ; 4.644 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 4.262 ; 4.409 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 3.973 ; 4.112 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 3.993 ; 4.127 ; Rise       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 4.482 ; 4.708 ; Rise       ; KEY[0]          ;
;  LEDR[9]  ; KEY[0]     ; 4.144 ; 4.286 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; KEY[0]     ; 3.532 ; 3.583 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 3.532 ; 3.583 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 3.543 ; 3.594 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 4.413 ; 4.523 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 4.123 ; 4.265 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 3.842 ; 3.977 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 3.866 ; 3.995 ; Rise       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 4.334 ; 4.551 ; Rise       ; KEY[0]          ;
;  LEDR[9]  ; KEY[0]     ; 4.009 ; 4.146 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                          ;
+------------------+--------+-------+----------+---------+---------------------+
; Clock            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack ; -1.717 ; 0.147 ; N/A      ; N/A     ; -3.000              ;
;  KEY[0]          ; 0.034  ; 0.147 ; N/A      ; N/A     ; -3.000              ;
;  SW[17]          ; -1.717 ; 0.164 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -6.977 ; 0.0   ; 0.0      ; 0.0     ; -74.602             ;
;  KEY[0]          ; 0.000  ; 0.000 ; N/A      ; N/A     ; -18.680             ;
;  SW[17]          ; -6.977 ; 0.000 ; N/A      ; N/A     ; -55.922             ;
+------------------+--------+-------+----------+---------+---------------------+


+-----------------------------------------------------------------------+
; Setup Times                                                           ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; SW[*]     ; SW[17]     ; 4.193 ; 4.560 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; 3.781 ; 4.087 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; 4.193 ; 4.560 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; 3.354 ; 3.751 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; 3.766 ; 4.161 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; 3.777 ; 4.220 ; Rise       ; SW[17]          ;
;  SW[15]   ; SW[17]     ; 3.244 ; 3.609 ; Rise       ; SW[17]          ;
;  SW[16]   ; SW[17]     ; 2.851 ; 3.206 ; Rise       ; SW[17]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; SW[*]     ; SW[17]     ; -0.453 ; -1.075 ; Rise       ; SW[17]          ;
;  SW[0]    ; SW[17]     ; -0.841 ; -1.457 ; Rise       ; SW[17]          ;
;  SW[1]    ; SW[17]     ; -0.649 ; -1.283 ; Rise       ; SW[17]          ;
;  SW[2]    ; SW[17]     ; -0.779 ; -1.412 ; Rise       ; SW[17]          ;
;  SW[3]    ; SW[17]     ; -0.453 ; -1.075 ; Rise       ; SW[17]          ;
;  SW[4]    ; SW[17]     ; -0.651 ; -1.273 ; Rise       ; SW[17]          ;
;  SW[15]   ; SW[17]     ; -0.745 ; -1.377 ; Rise       ; SW[17]          ;
;  SW[16]   ; SW[17]     ; -0.958 ; -1.573 ; Rise       ; SW[17]          ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Clock to Output Times                                                 ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; KEY[0]     ; 8.575 ; 8.657 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 6.851 ; 6.824 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 6.858 ; 6.834 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 8.177 ; 8.260 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 8.145 ; 8.098 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 7.561 ; 7.597 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 7.543 ; 7.567 ; Rise       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 8.575 ; 8.657 ; Rise       ; KEY[0]          ;
;  LEDR[9]  ; KEY[0]     ; 7.923 ; 7.898 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Minimum Clock to Output Times                                         ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; LEDR[*]   ; KEY[0]     ; 3.532 ; 3.583 ; Rise       ; KEY[0]          ;
;  LEDR[0]  ; KEY[0]     ; 3.532 ; 3.583 ; Rise       ; KEY[0]          ;
;  LEDR[2]  ; KEY[0]     ; 3.543 ; 3.594 ; Rise       ; KEY[0]          ;
;  LEDR[4]  ; KEY[0]     ; 4.413 ; 4.523 ; Rise       ; KEY[0]          ;
;  LEDR[5]  ; KEY[0]     ; 4.123 ; 4.265 ; Rise       ; KEY[0]          ;
;  LEDR[6]  ; KEY[0]     ; 3.842 ; 3.977 ; Rise       ; KEY[0]          ;
;  LEDR[7]  ; KEY[0]     ; 3.866 ; 3.995 ; Rise       ; KEY[0]          ;
;  LEDR[8]  ; KEY[0]     ; 4.334 ; 4.551 ; Rise       ; KEY[0]          ;
;  LEDR[9]  ; KEY[0]     ; 4.009 ; 4.146 ; Rise       ; KEY[0]          ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[8]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; LEDR[9]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.33 V              ; -0.00467 V          ; 0.226 V                              ; 0.087 V                              ; 2.91e-09 s                  ; 2.74e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.33 V             ; -0.00467 V         ; 0.226 V                             ; 0.087 V                             ; 2.91e-09 s                 ; 2.74e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.33 V              ; -0.00265 V          ; 0.133 V                              ; 0.056 V                              ; 3.55e-09 s                  ; 3.31e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.33 V             ; -0.00265 V         ; 0.133 V                             ; 0.056 V                             ; 3.55e-09 s                 ; 3.31e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[8]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[9]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SW[17]     ; KEY[0]   ; 8        ; 0        ; 0        ; 0        ;
; SW[17]     ; SW[17]   ; 70       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; SW[17]     ; KEY[0]   ; 8        ; 0        ; 0        ; 0        ;
; SW[17]     ; SW[17]   ; 70       ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Registers Without Clock Pin     ; 0     ; 0    ;
; Unconstrained Input Ports       ; 7     ; 7    ;
; Unconstrained Input Port Paths  ; 157   ; 157  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
; Unconstrained Reg-to-Reg Paths  ; 0     ; 0    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.0 Build 218 06/27/2010 SJ Web Edition
    Info: Processing started: Thu Jul 06 16:16:54 2017
Info: Command: quartus_sta WeighInitiallize -c WeighInitiallize
Info: qsta_default_script.tcl version: #1
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'WeighInitiallize.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name SW[17] SW[17]
    Info: create_clock -period 1.000 -name KEY[0] KEY[0]
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -hold 0.040
Info: Analyzing Slow 1200mV 85C Model
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.717
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.717        -6.977 SW[17] 
    Info:     0.034         0.000 KEY[0] 
Info: Worst-case hold slack is 0.384
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.384         0.000 KEY[0] 
    Info:     0.385         0.000 SW[17] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -37.695 SW[17] 
    Info:    -3.000       -13.280 KEY[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -hold 0.040
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -1.432
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -1.432        -5.729 SW[17] 
    Info:     0.129         0.000 KEY[0] 
Info: Worst-case hold slack is 0.336
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.336         0.000 SW[17] 
    Info:     0.353         0.000 KEY[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -37.695 SW[17] 
    Info:    -3.000       -13.280 KEY[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {SW[17]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -setup 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -rise_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -rise_to [get_clocks {KEY[0]}] -hold 0.040
    Info: set_clock_uncertainty -fall_from [get_clocks {SW[17]}] -fall_to [get_clocks {KEY[0]}] -hold 0.040
Critical Warning: Timing requirements not met
Info: Worst-case setup slack is -0.326
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -0.326        -0.890 SW[17] 
    Info:     0.504         0.000 KEY[0] 
Info: Worst-case hold slack is 0.147
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.147         0.000 KEY[0] 
    Info:     0.164         0.000 SW[17] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is -3.000
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    -3.000       -55.922 SW[17] 
    Info:    -3.000       -18.680 KEY[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 335 megabytes
    Info: Processing ended: Thu Jul 06 16:16:58 2017
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


