Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.14 secs
 
--> Reading design: cpu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "cpu.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "cpu"
Output Format                      : NGC
Target Device                      : xc3s1200e-4-fg320

---- Source Options
Top Module Name                    : cpu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/pc_reg.vhd" in Library work.
Architecture behavioral of Entity pc_reg is up to date.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/inst_mem.vhd" in Library work.
Architecture behavioral of Entity inst_mem is up to date.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/if_id.vhd" in Library work.
Architecture behavioral of Entity if_id is up to date.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/registers.vhd" in Library work.
Entity <registers> compiled.
Entity <registers> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/controller.vhd" in Library work.
Architecture behavioral of Entity controller is up to date.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/extend.vhd" in Library work.
Architecture behavioral of Entity extend is up to date.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/src_mux.vhd" in Library work.
Architecture behavioral of Entity src_mux is up to date.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/id_ex.vhd" in Library work.
Architecture behavioral of Entity id_ex is up to date.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/forward_mux.vhd" in Library work.
Architecture behavioral of Entity forward_mux is up to date.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/alu.vhd" in Library work.
Architecture behavioral of Entity alu is up to date.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/alu_res_mux.vhd" in Library work.
Architecture behavioral of Entity alu_res_mux is up to date.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/ex_mem.vhd" in Library work.
Architecture behavioral of Entity ex_mem is up to date.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/data_mem.vhd" in Library work.
Entity <data_mem> compiled.
Entity <data_mem> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/mem_wb.vhd" in Library work.
Architecture behavioral of Entity mem_wb is up to date.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/forwarding_unit.vhd" in Library work.
Architecture behavioral of Entity forwarding_unit is up to date.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/branch_test.vhd" in Library work.
Architecture behavioral of Entity branch_test is up to date.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/stall_controller.vhd" in Library work.
Architecture behavioral of Entity stall_controller is up to date.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/pc_mux.vhd" in Library work.
Architecture behavioral of Entity pc_mux is up to date.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/cpu.vhd" in Library work.
Architecture behavioral of Entity cpu is up to date.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/ram2.vhd" in Library work.
Entity <ram2> compiled.
Entity <ram2> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/ram1.vhd" in Library work.
Entity <ram1> compiled.
Entity <ram1> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Users/Bob/Documents/xilinx/cpu208/sopc.vhd" in Library work.
Architecture behavioral of Entity sopc is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <cpu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pc_reg> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <inst_mem> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <if_id> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <registers> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <extend> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <src_mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <id_ex> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <forward_mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <alu_res_mux> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <ex_mem> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <data_mem> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <mem_wb> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <forwarding_unit> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <branch_test> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <stall_controller> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <pc_mux> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <cpu> in library <work> (Architecture <behavioral>).
Entity <cpu> analyzed. Unit <cpu> generated.

Analyzing Entity <pc_reg> in library <work> (Architecture <behavioral>).
Entity <pc_reg> analyzed. Unit <pc_reg> generated.

Analyzing Entity <inst_mem> in library <work> (Architecture <behavioral>).
Entity <inst_mem> analyzed. Unit <inst_mem> generated.

Analyzing Entity <if_id> in library <work> (Architecture <behavioral>).
Entity <if_id> analyzed. Unit <if_id> generated.

Analyzing Entity <registers> in library <work> (Architecture <behavioral>).
WARNING:Xst:819 - "C:/Users/Bob/Documents/xilinx/cpu208/registers.vhd" line 88: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <WbReg>, <r0>, <r1>, <r2>, <r3>, <r4>, <r5>, <r6>, <r7>, <T>, <IH>, <RA>, <SP>
WARNING:Xst:819 - "C:/Users/Bob/Documents/xilinx/cpu208/registers.vhd" line 113: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <WbReg>, <r0>, <r1>, <r2>, <r3>, <r4>, <r5>, <r6>, <r7>, <T>, <IH>, <RA>, <SP>
WARNING:Xst:819 - "C:/Users/Bob/Documents/xilinx/cpu208/registers.vhd" line 138: One or more signals are missing in the process sensitivity list. To enable synthesis of FPGA/CPLD hardware, XST will assume that all necessary signals are present in the sensitivity list. Please note that the result of the synthesis may differ from the initial design specification. The missing signals are:
   <WbReg>, <r0>, <r1>, <r2>, <r3>, <r4>, <r5>, <r6>, <r7>, <T>, <IH>, <RA>, <SP>
Entity <registers> analyzed. Unit <registers> generated.

Analyzing Entity <controller> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <mem_to_reg> in unit <controller> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <controller> analyzed. Unit <controller> generated.

Analyzing Entity <extend> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Bob/Documents/xilinx/cpu208/extend.vhd" line 62: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/Bob/Documents/xilinx/cpu208/extend.vhd" line 82: Mux is complete : default of case is discarded
Entity <extend> analyzed. Unit <extend> generated.

Analyzing Entity <src_mux> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Bob/Documents/xilinx/cpu208/src_mux.vhd" line 61: Mux is complete : default of case is discarded
INFO:Xst:1561 - "C:/Users/Bob/Documents/xilinx/cpu208/src_mux.vhd" line 72: Mux is complete : default of case is discarded
Entity <src_mux> analyzed. Unit <src_mux> generated.

Analyzing Entity <id_ex> in library <work> (Architecture <behavioral>).
Entity <id_ex> analyzed. Unit <id_ex> generated.

Analyzing Entity <forward_mux> in library <work> (Architecture <behavioral>).
Entity <forward_mux> analyzed. Unit <forward_mux> generated.

Analyzing Entity <alu> in library <work> (Architecture <behavioral>).
Entity <alu> analyzed. Unit <alu> generated.

Analyzing Entity <alu_res_mux> in library <work> (Architecture <behavioral>).
Entity <alu_res_mux> analyzed. Unit <alu_res_mux> generated.

Analyzing Entity <ex_mem> in library <work> (Architecture <behavioral>).
Entity <ex_mem> analyzed. Unit <ex_mem> generated.

Analyzing Entity <data_mem> in library <work> (Architecture <behavioral>).
Entity <data_mem> analyzed. Unit <data_mem> generated.

Analyzing Entity <mem_wb> in library <work> (Architecture <behavioral>).
Entity <mem_wb> analyzed. Unit <mem_wb> generated.

Analyzing Entity <forwarding_unit> in library <work> (Architecture <behavioral>).
Entity <forwarding_unit> analyzed. Unit <forwarding_unit> generated.

Analyzing Entity <branch_test> in library <work> (Architecture <behavioral>).
Entity <branch_test> analyzed. Unit <branch_test> generated.

Analyzing Entity <stall_controller> in library <work> (Architecture <behavioral>).
Entity <stall_controller> analyzed. Unit <stall_controller> generated.

Analyzing Entity <pc_mux> in library <work> (Architecture <behavioral>).
INFO:Xst:1561 - "C:/Users/Bob/Documents/xilinx/cpu208/pc_mux.vhd" line 53: Mux is complete : default of case is discarded
Entity <pc_mux> analyzed. Unit <pc_mux> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <pc_reg>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/pc_reg.vhd".
    Found 16-bit register for signal <pc_o>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <pc_reg> synthesized.


Synthesizing Unit <inst_mem>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/inst_mem.vhd".
WARNING:Xst:647 - Input <clk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <inst_mem> synthesized.


Synthesizing Unit <if_id>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/if_id.vhd".
    Found 16-bit register for signal <id_pc>.
    Found 16-bit register for signal <id_inst>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <if_id> synthesized.


Synthesizing Unit <registers>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/registers.vhd".
    Found 16-bit register for signal <IH>.
    Found 16-bit register for signal <r0>.
    Found 16-bit register for signal <r1>.
    Found 16-bit register for signal <r2>.
    Found 16-bit register for signal <r3>.
    Found 16-bit register for signal <r4>.
    Found 16-bit register for signal <r5>.
    Found 16-bit register for signal <r6>.
    Found 16-bit register for signal <r7>.
    Found 16-bit register for signal <RA>.
    Found 4-bit comparator equal for signal <readData1$cmp_eq0000> created at line 91.
    Found 4-bit comparator equal for signal <readData2$cmp_eq0000> created at line 116.
    Found 16-bit register for signal <SP>.
    Found 4-bit comparator equal for signal <sw_reg_data$cmp_eq0000> created at line 141.
    Found 16-bit register for signal <T>.
    Summary:
	inferred 192 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <registers> synthesized.


Synthesizing Unit <controller>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/controller.vhd".
WARNING:Xst:647 - Input <pc_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Register <sw_reg_addr<3>> equivalent to <mem_write> has been removed
WARNING:Xst:737 - Found 1-bit latch for signal <sw_reg_addr_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 3-bit latch for signal <branch_ctr_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sw_reg_addr_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_write>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sw_reg_addr_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg1_addr_o_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg1_addr_o_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg1_addr_o_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg1_addr_o_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg2_addr_o_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg2_addr_o_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg2_addr_o_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg2_addr_o_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <mem_read>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_write>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <b_src_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 2-bit latch for signal <a_src_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_dst_0>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_dst_1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_dst_2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 1-bit latch for signal <reg_dst_3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <extend_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
WARNING:Xst:737 - Found 4-bit latch for signal <alu_op>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
INFO:Xst:2371 - HDL ADVISOR - Logic functions respectively driving the data and gate enable inputs of this latch share common terms. This situation will potentially lead to setup/hold violations and, as a result, to simulation problems. This situation may come from an incomplete case statement (all selector values are not covered). You should carefully review if it was in your intentions to describe such a latch.
Unit <controller> synthesized.


Synthesizing Unit <extend>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/extend.vhd".
WARNING:Xst:647 - Input <inst_i<15:11>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <extend> synthesized.


Synthesizing Unit <src_mux>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/src_mux.vhd".
    Found 16-bit 4-to-1 multiplexer for signal <a_o>.
    Found 16-bit 4-to-1 multiplexer for signal <b_o>.
    Summary:
	inferred  32 Multiplexer(s).
Unit <src_mux> synthesized.


Synthesizing Unit <id_ex>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/id_ex.vhd".
    Found 4-bit register for signal <ex_ry_addr>.
    Found 4-bit register for signal <ex_reg_dst>.
    Found 16-bit register for signal <ex_rx>.
    Found 16-bit register for signal <ex_ry>.
    Found 1-bit register for signal <ex_mem_write>.
    Found 1-bit register for signal <ex_reg_write>.
    Found 1-bit register for signal <ex_mem_read>.
    Found 4-bit register for signal <ex_alu_op>.
    Found 4-bit register for signal <ex_rx_addr>.
    Found 1-bit register for signal <ex_mem_to_reg>.
    Found 4-bit register for signal <ex_sw_reg_addr>.
    Found 3-bit register for signal <ex_res_flag>.
    Summary:
	inferred  59 D-type flip-flop(s).
Unit <id_ex> synthesized.


Synthesizing Unit <forward_mux>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/forward_mux.vhd".
Unit <forward_mux> synthesized.


Synthesizing Unit <alu>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/alu.vhd".
WARNING:Xst:646 - Signal <t> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <result0> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:737 - Found 1-bit latch for signal <C>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <O>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <S>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <Z>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 17-bit adder for signal <result0$add0000> created at line 63.
    Found 17-bit subtractor for signal <result0$sub0000> created at line 88.
    Found 16-bit shifter rotate left for signal <result_o$shift0007> created at line 117.
    Found 16-bit shifter logical left for signal <result_o$shift0008> created at line 114.
    Found 16-bit shifter logical right for signal <result_o$shift0009> created at line 115.
    Found 16-bit shifter arithmetic right for signal <result_o$shift0010> created at line 116.
    Found 16-bit xor2 for signal <result_o$xor0000> created at line 112.
    Found 16-bit adder for signal <t$add0001> created at line 60.
    Found 16-bit subtractor for signal <t$sub0001> created at line 85.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   4 Combinational logic shifter(s).
Unit <alu> synthesized.


Synthesizing Unit <alu_res_mux>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/alu_res_mux.vhd".
WARNING:Xst:647 - Input <alu_flag_i<3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <ex_res_o_0$xor0000> created at line 58.
Unit <alu_res_mux> synthesized.


Synthesizing Unit <ex_mem>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/ex_mem.vhd".
    Found 1-bit register for signal <mem_mem_read>.
    Found 4-bit register for signal <mem_sw_reg_addr>.
    Found 1-bit register for signal <mem_mem_write>.
    Found 1-bit register for signal <mem_mem_to_reg>.
    Found 1-bit register for signal <mem_reg_write>.
    Found 4-bit register for signal <mem_reg_dst>.
    Found 16-bit register for signal <mem_result>.
    Summary:
	inferred  28 D-type flip-flop(s).
Unit <ex_mem> synthesized.


Synthesizing Unit <data_mem>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/data_mem.vhd".
WARNING:Xst:647 - Input <mem_to_reg> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:737 - Found 16-bit latch for signal <data_o>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ram1_en>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <ram1_data_out>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 16-bit latch for signal <ram1_addr>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <ram1_oe>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
Unit <data_mem> synthesized.


Synthesizing Unit <mem_wb>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/mem_wb.vhd".
    Found 16-bit register for signal <wb_wdata>.
    Found 1-bit register for signal <wb_reg_write>.
    Found 4-bit register for signal <wb_reg_dst>.
    Summary:
	inferred  21 D-type flip-flop(s).
Unit <mem_wb> synthesized.


Synthesizing Unit <forwarding_unit>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/forwarding_unit.vhd".
    Found 4-bit comparator equal for signal <branch_data$cmp_eq0000> created at line 106.
    Found 4-bit comparator equal for signal <branch_data$cmp_eq0001> created at line 106.
    Found 4-bit comparator equal for signal <select_data_A$cmp_eq0000> created at line 64.
    Found 4-bit comparator equal for signal <select_data_A$cmp_eq0001> created at line 64.
    Found 4-bit comparator equal for signal <select_data_B$cmp_eq0000> created at line 85.
    Found 4-bit comparator equal for signal <select_data_B$cmp_eq0001> created at line 85.
    Summary:
	inferred   6 Comparator(s).
Unit <forwarding_unit> synthesized.


Synthesizing Unit <branch_test>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/branch_test.vhd".
WARNING:Xst:647 - Input <reg_addr_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <forward_data> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <ex_reg_dst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <forward_addr> is never assigned. Tied to value 0000.
WARNING:Xst:647 - Input <forward_sel> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit adder for signal <pc_branch_o$share0000> created at line 63.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <branch_test> synthesized.


Synthesizing Unit <stall_controller>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/stall_controller.vhd".
    Found 4-bit comparator equal for signal <ex_stall$cmp_eq0000> created at line 56.
    Found 4-bit comparator equal for signal <ex_stall$cmp_eq0001> created at line 56.
    Found 4-bit comparator equal for signal <mem_stall$cmp_eq0000> created at line 65.
    Found 4-bit comparator equal for signal <mem_stall$cmp_eq0001> created at line 65.
    Summary:
	inferred   4 Comparator(s).
Unit <stall_controller> synthesized.


Synthesizing Unit <pc_mux>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/pc_mux.vhd".
    Found 16-bit adder for signal <pc_mux_o>.
    Summary:
	inferred   1 Adder/Subtractor(s).
Unit <pc_mux> synthesized.


Synthesizing Unit <cpu>.
    Related source file is "C:/Users/Bob/Documents/xilinx/cpu208/cpu.vhd".
Unit <cpu> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
 17-bit adder                                          : 1
 17-bit subtractor                                     : 1
# Registers                                            : 37
 1-bit register                                        : 9
 16-bit register                                       : 19
 3-bit register                                        : 1
 4-bit register                                        : 8
# Latches                                              : 32
 1-bit latch                                           : 24
 16-bit latch                                          : 3
 2-bit latch                                           : 2
 3-bit latch                                           : 1
 4-bit latch                                           : 2
# Comparators                                          : 13
 4-bit comparator equal                                : 13
# Multiplexers                                         : 2
 16-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 16-bit shifter rotate left                            : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 3
 16-bit subtractor                                     : 1
 17-bit adder                                          : 1
 17-bit subtractor                                     : 1
# Registers                                            : 348
 Flip-Flops                                            : 348
# Latches                                              : 32
 1-bit latch                                           : 24
 16-bit latch                                          : 3
 2-bit latch                                           : 2
 3-bit latch                                           : 1
 4-bit latch                                           : 2
# Comparators                                          : 13
 4-bit comparator equal                                : 13
# Multiplexers                                         : 2
 16-bit 4-to-1 multiplexer                             : 2
# Logic shifters                                       : 4
 16-bit shifter arithmetic right                       : 1
 16-bit shifter logical left                           : 1
 16-bit shifter logical right                          : 1
 16-bit shifter rotate left                            : 1
# Xors                                                 : 2
 1-bit xor2                                            : 1
 16-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2170 - Unit alu : the following signal(s) form a combinatorial loop: result_o_shift0006<15>.

Optimizing unit <cpu> ...

Optimizing unit <pc_reg> ...

Optimizing unit <if_id> ...

Optimizing unit <registers> ...

Optimizing unit <id_ex> ...

Optimizing unit <alu> ...

Optimizing unit <ex_mem> ...

Optimizing unit <mem_wb> ...

Optimizing unit <forwarding_unit> ...

Optimizing unit <branch_test> ...

Optimizing unit <pc_mux> ...

Optimizing unit <controller> ...

Optimizing unit <data_mem> ...
WARNING:Xst:2677 - Node <u_id_ex/ex_mem_to_reg> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <u_alu/C> of sequential type is unconnected in block <cpu>.
WARNING:Xst:2677 - Node <u_ex_mem/mem_mem_to_reg> of sequential type is unconnected in block <cpu>.

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <u_id_ex/ex_mem_write> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <u_id_ex/ex_sw_reg_addr_3> 
INFO:Xst:2261 - The FF/Latch <u_ex_mem/mem_sw_reg_addr_3> in Unit <cpu> is equivalent to the following FF/Latch, which will be removed : <u_ex_mem/mem_mem_write> 
Found area constraint ratio of 100 (+ 5) on block cpu, actual ratio is 9.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 344
 Flip-Flops                                            : 344

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : cpu.ngr
Top Level Output File Name         : cpu
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 88

Cell Usage :
# BELS                             : 1721
#      GND                         : 1
#      INV                         : 2
#      LUT2                        : 150
#      LUT2_D                      : 1
#      LUT2_L                      : 5
#      LUT3                        : 312
#      LUT3_D                      : 11
#      LUT3_L                      : 14
#      LUT4                        : 846
#      LUT4_D                      : 48
#      LUT4_L                      : 91
#      MUXCY                       : 60
#      MUXF5                       : 115
#      VCC                         : 1
#      XORCY                       : 64
# FlipFlops/Latches                : 430
#      FDC                         : 104
#      FDCE                        : 224
#      FDPE                        : 16
#      LD                          : 38
#      LDCP_1                      : 16
#      LDE                         : 32
# Clock Buffers                    : 2
#      BUFG                        : 2
# IO Buffers                       : 88
#      IBUF                        : 34
#      OBUF                        : 54
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s1200efg320-4 

 Number of Slices:                      804  out of   8672     9%  
 Number of Slice Flip Flops:            413  out of  17344     2%  
 Number of 4 input LUTs:               1480  out of  17344     8%  
 Number of IOs:                          88
 Number of bonded IOBs:                  88  out of    250    35%  
    IOB Flip Flops:                      17
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------------------+---------------------------------+-------+
Clock Signal                                                      | Clock buffer(FF name)           | Load  |
------------------------------------------------------------------+---------------------------------+-------+
clk                                                               | IBUF+BUFG                       | 344   |
rst                                                               | IBUF+BUFG                       | 53    |
u_controller/b_src_o_not0001(u_controller/b_src_o_not0001119:O)   | NONE(*)(u_controller/b_src_o_1) | 4     |
u_controller/reg_write_not0001(u_controller/reg_write_not00011:O) | NONE(*)(u_controller/extend_o_3)| 5     |
u_controller/alu_op_not0001(u_controller/alu_op_not0001101:O)     | NONE(*)(u_controller/alu_op_3)  | 4     |
u_controller/reg_dst_0_not0001(u_controller/reg_dst_0_not000133:O)| NONE(*)(u_controller/reg_dst_0) | 1     |
u_controller/reg_dst_1_not0001(u_controller/reg_dst_1_not00011:O) | NONE(*)(u_controller/reg_dst_1) | 1     |
u_controller/reg_dst_2_not0001(u_controller/reg_dst_2_not00011:O) | NONE(*)(u_controller/reg_dst_2) | 1     |
u_controller/reg_dst_3_not0001(u_controller/reg_dst_3_not00011:O) | NONE(*)(u_controller/reg_dst_3) | 1     |
u_ex_mem/mem_sw_reg_addr_3                                        | NONE(u_data_mem/data_o_15)      | 16    |
------------------------------------------------------------------+---------------------------------+-------+
(*) These 7 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------+----------------------------+-------+
Control Signal                                                 | Buffer(FF name)            | Load  |
---------------------------------------------------------------+----------------------------+-------+
ram2_en_OBUF(u_registers/rst_inv1_INV_0:O)                     | NONE(u_ex_mem/mem_mem_read)| 344   |
u_data_mem/data_o_0__and0000(u_data_mem/data_o_0__and00001:O)  | NONE(u_data_mem/data_o_0)  | 1     |
u_data_mem/data_o_0__or0000(u_data_mem/data_o_0__or00001:O)    | NONE(u_data_mem/data_o_0)  | 1     |
u_data_mem/data_o_10__and0000(u_data_mem/data_o_10__and00001:O)| NONE(u_data_mem/data_o_10) | 1     |
u_data_mem/data_o_10__or0000(u_data_mem/data_o_10__or00001:O)  | NONE(u_data_mem/data_o_10) | 1     |
u_data_mem/data_o_11__and0000(u_data_mem/data_o_11__and00001:O)| NONE(u_data_mem/data_o_11) | 1     |
u_data_mem/data_o_11__or0000(u_data_mem/data_o_11__or00001:O)  | NONE(u_data_mem/data_o_11) | 1     |
u_data_mem/data_o_12__and0000(u_data_mem/data_o_12__and00001:O)| NONE(u_data_mem/data_o_12) | 1     |
u_data_mem/data_o_12__or0000(u_data_mem/data_o_12__or00001:O)  | NONE(u_data_mem/data_o_12) | 1     |
u_data_mem/data_o_13__and0000(u_data_mem/data_o_13__and00001:O)| NONE(u_data_mem/data_o_13) | 1     |
u_data_mem/data_o_13__or0000(u_data_mem/data_o_13__or00001:O)  | NONE(u_data_mem/data_o_13) | 1     |
u_data_mem/data_o_14__and0000(u_data_mem/data_o_14__and00001:O)| NONE(u_data_mem/data_o_14) | 1     |
u_data_mem/data_o_14__or0000(u_data_mem/data_o_14__or00001:O)  | NONE(u_data_mem/data_o_14) | 1     |
u_data_mem/data_o_15__and0000(u_data_mem/data_o_15__and00001:O)| NONE(u_data_mem/data_o_15) | 1     |
u_data_mem/data_o_15__or0000(u_data_mem/data_o_15__or00001:O)  | NONE(u_data_mem/data_o_15) | 1     |
u_data_mem/data_o_1__and0000(u_data_mem/data_o_1__and00001:O)  | NONE(u_data_mem/data_o_1)  | 1     |
u_data_mem/data_o_1__or0000(u_data_mem/data_o_1__or00001:O)    | NONE(u_data_mem/data_o_1)  | 1     |
u_data_mem/data_o_2__and0000(u_data_mem/data_o_2__and00001:O)  | NONE(u_data_mem/data_o_2)  | 1     |
u_data_mem/data_o_2__or0000(u_data_mem/data_o_2__or00001:O)    | NONE(u_data_mem/data_o_2)  | 1     |
u_data_mem/data_o_3__and0000(u_data_mem/data_o_3__and00001:O)  | NONE(u_data_mem/data_o_3)  | 1     |
u_data_mem/data_o_3__or0000(u_data_mem/data_o_3__or00001:O)    | NONE(u_data_mem/data_o_3)  | 1     |
u_data_mem/data_o_4__and0000(u_data_mem/data_o_4__and00001:O)  | NONE(u_data_mem/data_o_4)  | 1     |
u_data_mem/data_o_4__or0000(u_data_mem/data_o_4__or00001:O)    | NONE(u_data_mem/data_o_4)  | 1     |
u_data_mem/data_o_5__and0000(u_data_mem/data_o_5__and00001:O)  | NONE(u_data_mem/data_o_5)  | 1     |
u_data_mem/data_o_5__or0000(u_data_mem/data_o_5__or00001:O)    | NONE(u_data_mem/data_o_5)  | 1     |
u_data_mem/data_o_6__and0000(u_data_mem/data_o_6__and00001:O)  | NONE(u_data_mem/data_o_6)  | 1     |
u_data_mem/data_o_6__or0000(u_data_mem/data_o_6__or00001:O)    | NONE(u_data_mem/data_o_6)  | 1     |
u_data_mem/data_o_7__and0000(u_data_mem/data_o_7__and00001:O)  | NONE(u_data_mem/data_o_7)  | 1     |
u_data_mem/data_o_7__or0000(u_data_mem/data_o_7__or00001:O)    | NONE(u_data_mem/data_o_7)  | 1     |
u_data_mem/data_o_8__and0000(u_data_mem/data_o_8__and00001:O)  | NONE(u_data_mem/data_o_8)  | 1     |
u_data_mem/data_o_8__or0000(u_data_mem/data_o_8__or00001:O)    | NONE(u_data_mem/data_o_8)  | 1     |
u_data_mem/data_o_9__and0000(u_data_mem/data_o_9__and00001:O)  | NONE(u_data_mem/data_o_9)  | 1     |
u_data_mem/data_o_9__or0000(u_data_mem/data_o_9__or00001:O)    | NONE(u_data_mem/data_o_9)  | 1     |
---------------------------------------------------------------+----------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 14.038ns (Maximum Frequency: 71.234MHz)
   Minimum input arrival time before clock: 13.801ns
   Maximum output required time after clock: 6.430ns
   Maximum combinational path delay: 7.835ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 14.038ns (frequency: 71.234MHz)
  Total number of paths / destination ports: 188350 / 552
-------------------------------------------------------------------------
Delay:               14.038ns (Levels of Logic = 10)
  Source:            u_ex_mem/mem_reg_dst_3 (FF)
  Destination:       u_ex_mem/mem_result_4 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: u_ex_mem/mem_reg_dst_3 to u_ex_mem/mem_result_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              8   0.591   0.792  u_ex_mem/mem_reg_dst_3 (u_ex_mem/mem_reg_dst_3)
     LUT4_D:I2->O         16   0.704   1.113  u_forwarding_unit/select_data_A_cmp_eq0001453 (u_forwarding_unit/select_data_A_cmp_eq0001453)
     LUT2:I1->O            2   0.704   0.451  u_forwarding_unit/select_data_A_cmp_eq0001454 (u_forwarding_unit/select_data_A_cmp_eq0001)
     LUT4_D:I3->O         29   0.704   1.296  u_forwarding_unit/data_A<0>1198_1 (u_forwarding_unit/data_A<0>1198)
     LUT3:I2->O           12   0.704   0.996  u_forward_mux_a/data_out<0> (mux_a<0>)
     LUT3:I2->O            3   0.704   0.535  u_alu/Sh3211 (u_alu/Sh)
     LUT4_D:I3->O          2   0.704   0.451  u_alu/Sh96 (u_alu/Sh96)
     LUT4:I3->O            1   0.704   0.000  u_alu_res_mux/ex_res_o_4_mux0000135_G (N485)
     MUXF5:I1->O           1   0.321   0.424  u_alu_res_mux/ex_res_o_4_mux0000135 (u_alu_res_mux/ex_res_o_4_mux0000135)
     LUT4:I3->O            1   0.704   0.424  u_alu_res_mux/ex_res_o_4_mux0000159 (u_alu_res_mux/ex_res_o_4_mux0000159)
     LUT4:I3->O            1   0.704   0.000  u_alu_res_mux/ex_res_o_4_mux0000285 (ex_res_o<4>)
     FDC:D                     0.308          u_ex_mem/mem_result_4
    ----------------------------------------
    Total                     14.038ns (7.556ns logic, 6.482ns route)
                                       (53.8% logic, 46.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'rst'
  Clock period: 3.156ns (frequency: 316.857MHz)
  Total number of paths / destination ports: 30 / 28
-------------------------------------------------------------------------
Delay:               3.156ns (Levels of Logic = 2)
  Source:            u_controller/reg1_addr_o_1 (LATCH)
  Destination:       u_controller/reg1_addr_o_1 (LATCH)
  Source Clock:      rst falling
  Destination Clock: rst falling

  Data Path: u_controller/reg1_addr_o_1 to u_controller/reg1_addr_o_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q              18   0.676   1.147  u_controller/reg1_addr_o_1 (u_controller/reg1_addr_o_1)
     LUT4:I1->O            1   0.704   0.000  u_controller/reg1_addr_o_1_mux0002131 (u_controller/reg1_addr_o_1_mux000213)
     MUXF5:I1->O           1   0.321   0.000  u_controller/reg1_addr_o_1_mux000213_f5 (u_controller/reg1_addr_o_1_mux0002)
     LD:D                      0.308          u_controller/reg1_addr_o_1
    ----------------------------------------
    Total                      3.156ns (2.009ns logic, 1.147ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 2310 / 35
-------------------------------------------------------------------------
Offset:              12.431ns (Levels of Logic = 8)
  Source:            rst (PAD)
  Destination:       u_ex_mem/mem_result_14 (FF)
  Destination Clock: clk rising

  Data Path: rst to u_ex_mem/mem_result_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            87   1.218   1.455  rst_IBUF (rst_IBUF1)
     LUT4_D:I0->O         35   0.704   1.267  u_forwarding_unit/data_B<0>1198 (forward_sel_b)
     LUT4_D:I3->O          5   0.704   0.668  u_alu/result_o_or00024 (u_alu/result_o_or00024)
     LUT4:I2->O           17   0.704   1.226  u_alu/result_o<2>161 (u_alu/N93)
     LUT4:I0->O            2   0.704   0.482  u_alu_res_mux/ex_res_o_14_mux0000127 (u_alu_res_mux/ex_res_o_10_mux000017)
     LUT4:I2->O            1   0.704   0.424  u_alu_res_mux/ex_res_o_14_mux0000136 (u_alu_res_mux/ex_res_o_14_mux0000136)
     LUT4:I3->O            1   0.704   0.455  u_alu_res_mux/ex_res_o_14_mux000095_SW1 (N373)
     LUT4:I2->O            1   0.704   0.000  u_alu_res_mux/ex_res_o_14_mux0000159 (ex_res_o<14>)
     FDC:D                     0.308          u_ex_mem/mem_result_14
    ----------------------------------------
    Total                     12.431ns (6.454ns logic, 5.977ns route)
                                       (51.9% logic, 48.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'rst'
  Total number of paths / destination ports: 976 / 3
-------------------------------------------------------------------------
Offset:              13.801ns (Levels of Logic = 11)
  Source:            rst (PAD)
  Destination:       u_alu/Z (LATCH)
  Destination Clock: rst falling

  Data Path: rst to u_alu/Z
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            87   1.218   1.455  rst_IBUF (rst_IBUF1)
     LUT4_D:I0->O         35   0.704   1.298  u_forwarding_unit/data_B<0>1198 (forward_sel_b)
     LUT3:I2->O           34   0.704   1.267  u_forward_mux_b/data_out<3> (mux_b<3>)
     LUT4:I3->O            1   0.704   0.000  u_alu/Msub_t_sub0001_lut<3> (u_alu/Msub_t_sub0001_lut<3>)
     MUXCY:S->O            1   0.464   0.000  u_alu/Msub_t_sub0001_cy<3> (u_alu/Msub_t_sub0001_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  u_alu/Msub_t_sub0001_cy<4> (u_alu/Msub_t_sub0001_cy<4>)
     XORCY:CI->O           2   0.804   0.482  u_alu/Msub_t_sub0001_xor<5> (u_alu/t_sub0001<5>)
     LUT3:I2->O            1   0.704   0.424  u_alu/Z_mux000250_SW0 (N608)
     LUT4:I3->O            1   0.704   0.595  u_alu/Z_mux000250 (u_alu/Z_mux000250)
     LUT4:I0->O            1   0.704   0.499  u_alu/Z_mux000296 (u_alu/Z_mux000296)
     LUT4:I1->O            1   0.704   0.000  u_alu/Z_mux0002250 (u_alu/Z_mux0002)
     LD:D                      0.308          u_alu/Z
    ----------------------------------------
    Total                     13.801ns (7.781ns logic, 6.020ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_controller/b_src_o_not0001'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       u_controller/b_src_o_1 (LATCH)
  Destination Clock: u_controller/b_src_o_not0001 falling

  Data Path: rst to u_controller/b_src_o_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            87   1.218   1.455  rst_IBUF (rst_IBUF1)
     LUT4:I0->O            1   0.704   0.000  u_controller/b_src_o_mux0002<0>14 (u_controller/b_src_o_mux0002<0>)
     LD:D                      0.308          u_controller/b_src_o_0
    ----------------------------------------
    Total                      3.685ns (2.230ns logic, 1.455ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_controller/reg_write_not0001'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       u_controller/extend_o_3 (LATCH)
  Destination Clock: u_controller/reg_write_not0001 falling

  Data Path: rst to u_controller/extend_o_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            87   1.218   1.455  rst_IBUF (rst_IBUF1)
     LUT3:I0->O            1   0.704   0.000  u_controller/extend_o_mux0001<3>21 (u_controller/extend_o_mux0001<3>)
     LD:D                      0.308          u_controller/extend_o_3
    ----------------------------------------
    Total                      3.685ns (2.230ns logic, 1.455ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_controller/alu_op_not0001'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.915ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       u_controller/alu_op_1 (LATCH)
  Destination Clock: u_controller/alu_op_not0001 falling

  Data Path: rst to u_controller/alu_op_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            87   1.218   1.455  rst_IBUF (rst_IBUF1)
     LUT2:I0->O            2   0.704   0.526  u_controller/alu_op_mux0002<3>11 (u_controller/N91)
     LUT4:I1->O            1   0.704   0.000  u_controller/alu_op_mux0002<1> (u_controller/alu_op_mux0002<1>)
     LD:D                      0.308          u_controller/alu_op_1
    ----------------------------------------
    Total                      4.915ns (2.934ns logic, 1.981ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_controller/reg_dst_0_not0001'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.685ns (Levels of Logic = 2)
  Source:            rst (PAD)
  Destination:       u_controller/reg_dst_0 (LATCH)
  Destination Clock: u_controller/reg_dst_0_not0001 falling

  Data Path: rst to u_controller/reg_dst_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            87   1.218   1.455  rst_IBUF (rst_IBUF1)
     LUT3:I0->O            1   0.704   0.000  u_controller/reg_dst_0_mux000294 (u_controller/reg_dst_0_mux0002)
     LD:D                      0.308          u_controller/reg_dst_0
    ----------------------------------------
    Total                      3.685ns (2.230ns logic, 1.455ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_controller/reg_dst_1_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.006ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       u_controller/reg_dst_1 (LATCH)
  Destination Clock: u_controller/reg_dst_1_not0001 falling

  Data Path: rst to u_controller/reg_dst_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            87   1.218   1.455  rst_IBUF (rst_IBUF1)
     LUT4:I0->O            1   0.704   0.000  u_controller/reg_dst_1_mux0002391 (u_controller/reg_dst_1_mux000239)
     MUXF5:I1->O           1   0.321   0.000  u_controller/reg_dst_1_mux000239_f5 (u_controller/reg_dst_1_mux0002)
     LD:D                      0.308          u_controller/reg_dst_1
    ----------------------------------------
    Total                      4.006ns (2.551ns logic, 1.455ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_controller/reg_dst_2_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.006ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       u_controller/reg_dst_2 (LATCH)
  Destination Clock: u_controller/reg_dst_2_not0001 falling

  Data Path: rst to u_controller/reg_dst_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            87   1.218   1.455  rst_IBUF (rst_IBUF1)
     LUT4:I0->O            1   0.704   0.000  u_controller/reg_dst_2_mux0002441 (u_controller/reg_dst_2_mux000244)
     MUXF5:I0->O           1   0.321   0.000  u_controller/reg_dst_2_mux000244_f5 (u_controller/reg_dst_2_mux0002)
     LD:D                      0.308          u_controller/reg_dst_2
    ----------------------------------------
    Total                      4.006ns (2.551ns logic, 1.455ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_controller/reg_dst_3_not0001'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              4.006ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       u_controller/reg_dst_3 (LATCH)
  Destination Clock: u_controller/reg_dst_3_not0001 falling

  Data Path: rst to u_controller/reg_dst_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            87   1.218   1.455  rst_IBUF (rst_IBUF1)
     LUT3:I0->O            1   0.704   0.000  u_controller/reg_dst_3_mux00021121 (u_controller/reg_dst_3_mux0002112)
     MUXF5:I1->O           1   0.321   0.000  u_controller/reg_dst_3_mux0002112_f5 (u_controller/reg_dst_3_mux0002)
     LD:D                      0.308          u_controller/reg_dst_3
    ----------------------------------------
    Total                      4.006ns (2.551ns logic, 1.455ns route)
                                       (63.7% logic, 36.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'u_ex_mem/mem_sw_reg_addr_3'
  Total number of paths / destination ports: 16 / 16
-------------------------------------------------------------------------
Offset:              2.796ns (Levels of Logic = 2)
  Source:            ram1_data_r<15> (PAD)
  Destination:       u_data_mem/data_o_15 (LATCH)
  Destination Clock: u_ex_mem/mem_sw_reg_addr_3 rising

  Data Path: ram1_data_r<15> to u_data_mem/data_o_15
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.218   0.566  ram1_data_r_15_IBUF (ram1_data_r_15_IBUF)
     LUT3:I2->O            1   0.704   0.000  u_data_mem/data_o_mux0002<15>1 (u_data_mem/data_o_mux0002<15>)
     LDCP_1:D                  0.308          u_data_mem/data_o_15
    ----------------------------------------
    Total                      2.796ns (2.230ns logic, 0.566ns route)
                                       (79.8% logic, 20.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              6.430ns (Levels of Logic = 2)
  Source:            u_ex_mem/mem_sw_reg_addr_3 (FF)
  Destination:       ram1_we (PAD)
  Source Clock:      clk rising

  Data Path: u_ex_mem/mem_sw_reg_addr_3 to ram1_we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             49   0.591   1.443  u_ex_mem/mem_sw_reg_addr_3 (u_ex_mem/mem_sw_reg_addr_3)
     LUT2:I0->O            1   0.704   0.420  u_data_mem/ram1_we1 (ram1_we_OBUF)
     OBUF:I->O                 3.272          ram1_we_OBUF (ram1_we)
    ----------------------------------------
    Total                      6.430ns (4.567ns logic, 1.863ns route)
                                       (71.0% logic, 29.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'rst'
  Total number of paths / destination ports: 34 / 34
-------------------------------------------------------------------------
Offset:              4.395ns (Levels of Logic = 1)
  Source:            u_data_mem/ram1_oe (LATCH)
  Destination:       ram1_oe (PAD)
  Source Clock:      rst falling

  Data Path: u_data_mem/ram1_oe to ram1_oe
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.676   0.447  u_data_mem/ram1_oe (u_data_mem/ram1_oe)
     OBUF:I->O                 3.272          ram1_oe_OBUF (ram1_oe)
    ----------------------------------------
    Total                      4.395ns (3.948ns logic, 0.447ns route)
                                       (89.8% logic, 10.2% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 19 / 19
-------------------------------------------------------------------------
Delay:               7.835ns (Levels of Logic = 3)
  Source:            rst (PAD)
  Destination:       ram2_en (PAD)

  Data Path: rst to ram2_en
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            87   1.218   1.280  rst_IBUF (rst_IBUF1)
     INV:I->O            346   0.704   1.361  u_registers/rst_inv1_INV_0 (ram2_en_OBUF)
     OBUF:I->O                 3.272          ram2_en_OBUF (ram2_en)
    ----------------------------------------
    Total                      7.835ns (5.194ns logic, 2.641ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 20.94 secs
 
--> 

Total memory usage is 343168 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   51 (   0 filtered)
Number of infos    :   19 (   0 filtered)

