{
	"author": ["Jinho Lee", "Jung Ho Ahn", "Kiyoung Choi"],
	"booktitle": "Proceedings of the 20th Conference and Exhibition on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2016",
	"dblpkey": "conf/date/LeeAC16",
	"ee": "http://ieeexplore.ieee.org/document/7459501/",
	"isbn": "978-3-9815-3707-9",
	"pages": "1243-1248",
	"publisher": "IEEE",
	"tag": ["architecture", "lightweight", "logic", "parallel"],
	"title": "Buffered compares: Excavating the hidden parallelism inside DRAM architectures with lightweight logic",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2016
}