Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -nodebug -prj files.prj -o mips.exe tb 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Analyzing Verilog file "E:\COexcercise\p6\p6_test\ALU.v" into library work
Analyzing Verilog file "E:\COexcercise\p6\p6_test\controller.v" into library work
Analyzing Verilog file "E:\COexcercise\p6\p6_test\DE_REG.v" into library work
Analyzing Verilog file "E:\COexcercise\p6\p6_test\DM.v" into library work
Analyzing Verilog file "E:\COexcercise\p6\p6_test\EM_REG.v" into library work
Analyzing Verilog file "E:\COexcercise\p6\p6_test\FD_REG.v" into library work
Analyzing Verilog file "E:\COexcercise\p6\p6_test\GRF.v" into library work
Analyzing Verilog file "E:\COexcercise\p6\p6_test\IFU.v" into library work
Analyzing Verilog file "E:\COexcercise\p6\p6_test\IM.v" into library work
Analyzing Verilog file "E:\COexcercise\p6\p6_test\MDF.v" into library work
Analyzing Verilog file "E:\COexcercise\p6\p6_test\mips.v" into library work
Analyzing Verilog file "E:\COexcercise\p6\p6_test\mips_tb.v" into library work
Analyzing Verilog file "E:\COexcercise\p6\p6_test\MW_REG.v" into library work
Analyzing Verilog file "E:\COexcercise\p6\p6_test\tb.v" into library work
Analyzing Verilog file "E:\COexcercise\Wheelchair-Flow-Judge-exe-v0.3.8\tmp\tb.v" into library work
WARNING:HDLCompiler:687 - "E:\COexcercise\Wheelchair-Flow-Judge-exe-v0.3.8\tmp\tb.v" Line 3: Illegal redeclaration of module <tb>.
Starting static elaboration
WARNING:HDLCompiler:1016 - "E:\COexcercise\Wheelchair-Flow-Judge-exe-v0.3.8\tmp\tb.v" Line 6: Port i_inst_rdata is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\COexcercise\p6\p6_test\mips.v" Line 162: Port MemControl is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\COexcercise\p6\p6_test\mips.v" Line 232: Port Branch is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\COexcercise\p6\p6_test\mips.v" Line 315: Port Branch is not connected to this instance
WARNING:HDLCompiler:1016 - "E:\COexcercise\p6\p6_test\mips.v" Line 392: Port MemWrite is not connected to this instance
Completed static elaboration
Compiling module IM
Compiling module IFU
Compiling module FD_REG
Compiling module controller
Compiling module GRF
Compiling module DE_REG
Compiling module ALU
Compiling module MDF
Compiling module EM_REG
Compiling module DM
Compiling module MW_REG
Compiling module mips
Compiling module tb
Time Resolution for simulation is 1ps.
Compiled 13 Verilog Units
Built simulation executable mips.exe
Fuse Memory Usage: 35208 KB
Fuse CPU Usage: 62 ms
