

================================================================
== Vivado HLS Report for 'dense_2'
================================================================
* Date:           Mon Jul 22 20:56:36 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn_ap_type
* Solution:       W14_6_OPT3_SAT
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    16.336|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  3091|  3091|  3091|  3091|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |              |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+------+------+----------+-----------+-----------+------+----------+
        |- DENSE_LOOP  |  3090|  3090|       103|          -|          -|    30|    no    |
        | + FLAT_LOOP  |   100|   100|         2|          -|          -|    50|    no    |
        +--------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 5 
4 --> 3 
5 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%dense_1_out_49_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_49_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 6 'read' 'dense_1_out_49_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%dense_1_out_48_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_48_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 7 'read' 'dense_1_out_48_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%dense_1_out_47_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_47_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 8 'read' 'dense_1_out_47_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%dense_1_out_46_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_46_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 9 'read' 'dense_1_out_46_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%dense_1_out_45_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_45_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 10 'read' 'dense_1_out_45_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%dense_1_out_44_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_44_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 11 'read' 'dense_1_out_44_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%dense_1_out_43_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_43_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 12 'read' 'dense_1_out_43_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%dense_1_out_42_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_42_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 13 'read' 'dense_1_out_42_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%dense_1_out_41_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_41_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 14 'read' 'dense_1_out_41_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%dense_1_out_40_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_40_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 15 'read' 'dense_1_out_40_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%dense_1_out_39_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_39_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 16 'read' 'dense_1_out_39_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%dense_1_out_38_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_38_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 17 'read' 'dense_1_out_38_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%dense_1_out_37_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_37_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 18 'read' 'dense_1_out_37_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%dense_1_out_36_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_36_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 19 'read' 'dense_1_out_36_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%dense_1_out_35_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_35_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 20 'read' 'dense_1_out_35_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%dense_1_out_34_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_34_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 21 'read' 'dense_1_out_34_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dense_1_out_33_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_33_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 22 'read' 'dense_1_out_33_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%dense_1_out_32_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_32_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 23 'read' 'dense_1_out_32_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%dense_1_out_31_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_31_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 24 'read' 'dense_1_out_31_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%dense_1_out_30_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_30_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 25 'read' 'dense_1_out_30_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%dense_1_out_29_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_29_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 26 'read' 'dense_1_out_29_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%dense_1_out_28_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_28_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 27 'read' 'dense_1_out_28_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%dense_1_out_27_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_27_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 28 'read' 'dense_1_out_27_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%dense_1_out_26_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_26_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 29 'read' 'dense_1_out_26_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%dense_1_out_25_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_25_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 30 'read' 'dense_1_out_25_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%dense_1_out_24_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_24_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 31 'read' 'dense_1_out_24_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%dense_1_out_23_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_23_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 32 'read' 'dense_1_out_23_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%dense_1_out_22_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_22_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 33 'read' 'dense_1_out_22_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%dense_1_out_21_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_21_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 34 'read' 'dense_1_out_21_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%dense_1_out_20_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_20_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 35 'read' 'dense_1_out_20_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%dense_1_out_19_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_19_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 36 'read' 'dense_1_out_19_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%dense_1_out_18_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_18_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 37 'read' 'dense_1_out_18_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%dense_1_out_17_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_17_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 38 'read' 'dense_1_out_17_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%dense_1_out_16_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_16_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 39 'read' 'dense_1_out_16_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%dense_1_out_15_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_15_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 40 'read' 'dense_1_out_15_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%dense_1_out_14_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_14_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 41 'read' 'dense_1_out_14_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%dense_1_out_13_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_13_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 42 'read' 'dense_1_out_13_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%dense_1_out_12_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_12_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 43 'read' 'dense_1_out_12_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%dense_1_out_11_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_11_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 44 'read' 'dense_1_out_11_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%dense_1_out_10_V_re_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_10_V_re)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 45 'read' 'dense_1_out_10_V_re_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%dense_1_out_9_V_rea_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_9_V_rea)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 46 'read' 'dense_1_out_9_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%dense_1_out_8_V_rea_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_8_V_rea)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 47 'read' 'dense_1_out_8_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%dense_1_out_7_V_rea_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_7_V_rea)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 48 'read' 'dense_1_out_7_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%dense_1_out_6_V_rea_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_6_V_rea)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 49 'read' 'dense_1_out_6_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%dense_1_out_5_V_rea_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_5_V_rea)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 50 'read' 'dense_1_out_5_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%dense_1_out_4_V_rea_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_4_V_rea)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 51 'read' 'dense_1_out_4_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%dense_1_out_3_V_rea_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_3_V_rea)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 52 'read' 'dense_1_out_3_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%dense_1_out_2_V_rea_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_2_V_rea)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 53 'read' 'dense_1_out_2_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%dense_1_out_1_V_rea_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_1_V_rea)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 54 'read' 'dense_1_out_1_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%dense_1_out_0_V_rea_1 = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %dense_1_out_0_V_rea)" [cnn_ap_type/dense_2.cpp:5]   --->   Operation 55 'read' 'dense_1_out_0_V_rea_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (1.76ns)   --->   "br label %1" [cnn_ap_type/dense_2.cpp:9]   --->   Operation 56 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.78>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%i_0 = phi i5 [ 0, %0 ], [ %i, %DENSE_LOOP_end ]"   --->   Operation 57 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (1.36ns)   --->   "%icmp_ln9 = icmp eq i5 %i_0, -2" [cnn_ap_type/dense_2.cpp:9]   --->   Operation 58 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30)"   --->   Operation 59 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (1.78ns)   --->   "%i = add i5 %i_0, 1" [cnn_ap_type/dense_2.cpp:9]   --->   Operation 60 'add' 'i' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "br i1 %icmp_ln9, label %3, label %DENSE_LOOP_begin" [cnn_ap_type/dense_2.cpp:9]   --->   Operation 61 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str159) nounwind" [cnn_ap_type/dense_2.cpp:9]   --->   Operation 62 'specloopname' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str159)" [cnn_ap_type/dense_2.cpp:9]   --->   Operation 63 'specregionbegin' 'tmp' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i5 %i_0 to i64" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 64 'zext' 'zext_ln14' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i5 %i_0 to i12" [cnn_ap_type/dense_2.cpp:13]   --->   Operation 65 'zext' 'zext_ln13' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.76ns)   --->   "br label %2" [cnn_ap_type/dense_2.cpp:13]   --->   Operation 66 'br' <Predicate = (!icmp_ln9)> <Delay = 1.76>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "ret void" [cnn_ap_type/dense_2.cpp:23]   --->   Operation 67 'ret' <Predicate = (icmp_ln9)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.04>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i14 [ 0, %DENSE_LOOP_begin ], [ %select_ln340_9, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv ]" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 68 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%j_0 = phi i6 [ 0, %DENSE_LOOP_begin ], [ %j, %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv ]"   --->   Operation 69 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (1.42ns)   --->   "%icmp_ln13 = icmp eq i6 %j_0, -14" [cnn_ap_type/dense_2.cpp:13]   --->   Operation 70 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%empty_58 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50)"   --->   Operation 71 'speclooptripcount' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (1.82ns)   --->   "%j = add i6 %j_0, 1" [cnn_ap_type/dense_2.cpp:13]   --->   Operation 72 'add' 'j' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %DENSE_LOOP_end, label %_ZN13ap_fixed_baseILi29ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi14ELi6ELb1ELS0_0ELS1_0ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit.i.i_ifconv" [cnn_ap_type/dense_2.cpp:13]   --->   Operation 73 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0, i5 0)" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 74 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln1117 = zext i11 %tmp_s to i12" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 75 'zext' 'zext_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_4 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0, i1 false)" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 76 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln1117_1 = zext i7 %tmp_4 to i12" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 77 'zext' 'zext_ln1117_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln1117 = sub i12 %zext_ln1117, %zext_ln1117_1" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 78 'sub' 'sub_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 79 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%add_ln1117 = add i12 %zext_ln13, %sub_ln1117" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 79 'add' 'add_ln1117' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln1117 = sext i12 %add_ln1117 to i64" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 80 'sext' 'sext_ln1117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%dense_2_weights_V_ad = getelementptr [1500 x i9]* @dense_2_weights_V, i64 0, i64 %sext_ln1117" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 81 'getelementptr' 'dense_2_weights_V_ad' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (3.17ns)   --->   "%tmp_3 = call i14 @_ssdm_op_Mux.ap_auto.50i14.i6(i14 %dense_1_out_0_V_rea_1, i14 %dense_1_out_1_V_rea_1, i14 %dense_1_out_2_V_rea_1, i14 %dense_1_out_3_V_rea_1, i14 %dense_1_out_4_V_rea_1, i14 %dense_1_out_5_V_rea_1, i14 %dense_1_out_6_V_rea_1, i14 %dense_1_out_7_V_rea_1, i14 %dense_1_out_8_V_rea_1, i14 %dense_1_out_9_V_rea_1, i14 %dense_1_out_10_V_re_1, i14 %dense_1_out_11_V_re_1, i14 %dense_1_out_12_V_re_1, i14 %dense_1_out_13_V_re_1, i14 %dense_1_out_14_V_re_1, i14 %dense_1_out_15_V_re_1, i14 %dense_1_out_16_V_re_1, i14 %dense_1_out_17_V_re_1, i14 %dense_1_out_18_V_re_1, i14 %dense_1_out_19_V_re_1, i14 %dense_1_out_20_V_re_1, i14 %dense_1_out_21_V_re_1, i14 %dense_1_out_22_V_re_1, i14 %dense_1_out_23_V_re_1, i14 %dense_1_out_24_V_re_1, i14 %dense_1_out_25_V_re_1, i14 %dense_1_out_26_V_re_1, i14 %dense_1_out_27_V_re_1, i14 %dense_1_out_28_V_re_1, i14 %dense_1_out_29_V_re_1, i14 %dense_1_out_30_V_re_1, i14 %dense_1_out_31_V_re_1, i14 %dense_1_out_32_V_re_1, i14 %dense_1_out_33_V_re_1, i14 %dense_1_out_34_V_re_1, i14 %dense_1_out_35_V_re_1, i14 %dense_1_out_36_V_re_1, i14 %dense_1_out_37_V_re_1, i14 %dense_1_out_38_V_re_1, i14 %dense_1_out_39_V_re_1, i14 %dense_1_out_40_V_re_1, i14 %dense_1_out_41_V_re_1, i14 %dense_1_out_42_V_re_1, i14 %dense_1_out_43_V_re_1, i14 %dense_1_out_44_V_re_1, i14 %dense_1_out_45_V_re_1, i14 %dense_1_out_46_V_re_1, i14 %dense_1_out_47_V_re_1, i14 %dense_1_out_48_V_re_1, i14 %dense_1_out_49_V_re_1, i6 %j_0)" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 82 'mux' 'tmp_3' <Predicate = (!icmp_ln13)> <Delay = 3.17> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [2/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 83 'load' 'dense_2_weights_V_lo' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%dense_2_bias_V_addr = getelementptr [30 x i9]* @dense_2_bias_V, i64 0, i64 %zext_ln14" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 84 'getelementptr' 'dense_2_bias_V_addr' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (3.25ns)   --->   "%p_Val2_26 = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 85 'load' 'p_Val2_26' <Predicate = (icmp_ln13)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>

State 4 <SV = 3> <Delay = 16.3>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str2160) nounwind" [cnn_ap_type/dense_2.cpp:13]   --->   Operation 86 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln703 = sext i14 %tmp_3 to i23" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 87 'sext' 'sext_ln703' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/2] (3.25ns)   --->   "%dense_2_weights_V_lo = load i9* %dense_2_weights_V_ad, align 2" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 88 'load' 'dense_2_weights_V_lo' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln703_2 = sext i9 %dense_2_weights_V_lo to i23" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 89 'sext' 'sext_ln703_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (3.36ns) (grouped into DSP with root node ret_V)   --->   "%mul_ln703 = mul i23 %sext_ln703, %sext_ln703_2" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 90 'mul' 'mul_ln703' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%lhs_V_3 = call i22 @_ssdm_op_BitConcatenate.i22.i14.i8(i14 %p_Val2_s, i8 0)" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 91 'bitconcatenate' 'lhs_V_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%sext_ln728 = sext i22 %lhs_V_3 to i23" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 92 'sext' 'sext_ln728' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 93 [1/1] (3.02ns) (root node of the DSP)   --->   "%ret_V = add i23 %sext_ln728, %mul_ln703" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 93 'add' 'ret_V' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%p_Result_s = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %ret_V, i32 22)" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 94 'bitselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_Val2_30 = call i14 @_ssdm_op_PartSelect.i14.i23.i32.i32(i23 %ret_V, i32 8, i32 21)" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 95 'partselect' 'p_Val2_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_Result_23 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %ret_V, i32 21)" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 96 'bitselect' 'p_Result_23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %ret_V, i32 7)" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 97 'bitselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln415 = zext i1 %tmp_29 to i14" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 98 'zext' 'zext_ln415' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (1.81ns)   --->   "%sum_V = add i14 %p_Val2_30, %zext_ln415" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 99 'add' 'sum_V' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_30 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %sum_V, i32 13)" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 100 'bitselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node carry_2)   --->   "%xor_ln416_3 = xor i1 %tmp_30, true" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 101 'xor' 'xor_ln416_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.97ns) (out node of the LUT)   --->   "%carry_2 = and i1 %p_Result_23, %xor_ln416_3" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 102 'and' 'carry_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%p_Result_24 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %sum_V, i32 13)" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 103 'bitselect' 'p_Result_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%Range2_all_ones = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %ret_V, i32 22)" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 104 'bitselect' 'Range2_all_ones' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%tmp_33 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %ret_V, i32 22)" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 105 'bitselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln779 = xor i1 %tmp_33, true" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 106 'xor' 'xor_ln779' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%xor_ln416_4 = xor i1 %p_Result_23, true" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 107 'xor' 'xor_ln416_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416_2 = or i1 %tmp_30, %xor_ln416_4" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 108 'or' 'or_ln416_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%or_ln416 = or i1 %or_ln416_2, %xor_ln779" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 109 'or' 'or_ln416' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln786)   --->   "%deleted_ones = and i1 %Range2_all_ones, %or_ln416" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 110 'and' 'deleted_ones' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.97ns)   --->   "%and_ln781 = and i1 %carry_2, %Range2_all_ones" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 111 'and' 'and_ln781' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%xor_ln785 = xor i1 %Range2_all_ones, %carry_2" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 112 'xor' 'xor_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%or_ln785 = or i1 %p_Result_24, %xor_ln785" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 113 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.97ns)   --->   "%xor_ln785_2 = xor i1 %p_Result_s, true" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 114 'xor' 'xor_ln785_2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%overflow = and i1 %or_ln785, %xor_ln785_2" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 115 'and' 'overflow' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln786 = and i1 %p_Result_24, %deleted_ones" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 116 'and' 'and_ln786' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%or_ln786 = or i1 %and_ln781, %and_ln786" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 117 'or' 'or_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node underflow)   --->   "%xor_ln786_4 = xor i1 %or_ln786, true" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 118 'xor' 'xor_ln786_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.97ns) (out node of the LUT)   --->   "%underflow = and i1 %p_Result_s, %xor_ln786_4" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 119 'and' 'underflow' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_4)   --->   "%or_ln340_7 = or i1 %underflow, %overflow" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 120 'or' 'or_ln340_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%or_ln340_8 = or i1 %and_ln786, %xor_ln785_2" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 121 'or' 'or_ln340_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%or_ln340_9 = or i1 %or_ln340_8, %and_ln781" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 122 'or' 'or_ln340_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_4 = select i1 %or_ln340_7, i14 8191, i14 %sum_V" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 123 'select' 'select_ln340_4' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_9)   --->   "%select_ln388_4 = select i1 %underflow, i14 -8192, i14 %sum_V" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 124 'select' 'select_ln388_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 125 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_9 = select i1 %or_ln340_9, i14 %select_ln340_4, i14 %select_ln388_4" [cnn_ap_type/dense_2.cpp:14]   --->   Operation 125 'select' 'select_ln340_9' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 126 [1/1] (0.00ns)   --->   "br label %2" [cnn_ap_type/dense_2.cpp:13]   --->   Operation 126 'br' <Predicate = true> <Delay = 0.00>

State 5 <SV = 3> <Delay = 10.0>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%lhs_V = sext i14 %p_Val2_s to i15" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 127 'sext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 128 [1/2] (3.25ns)   --->   "%p_Val2_26 = load i9* %dense_2_bias_V_addr, align 2" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 128 'load' 'p_Val2_26' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 9> <Depth = 30> <ROM>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%sext_ln1265 = sext i9 %p_Val2_26 to i14" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 129 'sext' 'sext_ln1265' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%rhs_V = sext i9 %p_Val2_26 to i15" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 130 'sext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 131 [1/1] (1.81ns)   --->   "%ret_V_8 = add nsw i15 %rhs_V, %lhs_V" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 131 'add' 'ret_V_8' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%p_Result_25 = call i1 @_ssdm_op_BitSelect.i1.i15.i32(i15 %ret_V_8, i32 14)" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 132 'bitselect' 'p_Result_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (1.81ns)   --->   "%p_Val2_28 = add i14 %sext_ln1265, %p_Val2_s" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 133 'add' 'p_Val2_28' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%p_Result_26 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %p_Val2_28, i32 13)" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 134 'bitselect' 'p_Result_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%xor_ln786 = xor i1 %p_Result_26, true" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 135 'xor' 'xor_ln786' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln388)   --->   "%underflow_4 = and i1 %p_Result_25, %xor_ln786" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 136 'and' 'underflow_4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%xor_ln340_6 = xor i1 %p_Result_25, %p_Result_26" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 137 'xor' 'xor_ln340_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%xor_ln340 = xor i1 %p_Result_25, true" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 138 'xor' 'xor_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%or_ln340 = or i1 %p_Result_26, %xor_ln340" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 139 'or' 'or_ln340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_8)   --->   "%select_ln340 = select i1 %xor_ln340_6, i14 8191, i14 %p_Val2_28" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 140 'select' 'select_ln340' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 141 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln388 = select i1 %underflow_4, i14 -8192, i14 %p_Val2_28" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 141 'select' 'select_ln388' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 142 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln340_8 = select i1 %or_ln340, i14 %select_ln340, i14 %select_ln388" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 142 'select' 'select_ln340_8' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 143 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i14 %select_ln340_8 to i13" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 143 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 144 [1/1] (0.00ns)   --->   "%dense_2_out_V_addr = getelementptr [30 x i13]* %dense_2_out_V, i64 0, i64 %zext_ln14" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 144 'getelementptr' 'dense_2_out_V_addr' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 145 [1/1] (0.00ns)   --->   "%tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i14.i32(i14 %select_ln340_8, i32 13)" [cnn_ap_type/dense_2.cpp:19]   --->   Operation 145 'bitselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 146 [1/1] (0.69ns)   --->   "%select_ln19 = select i1 %tmp_26, i13 0, i13 %trunc_ln203" [cnn_ap_type/dense_2.cpp:19]   --->   Operation 146 'select' 'select_ln19' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 147 [1/1] (2.32ns)   --->   "store i13 %select_ln19, i13* %dense_2_out_V_addr, align 2" [cnn_ap_type/dense_2.cpp:17]   --->   Operation 147 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 13> <Depth = 30> <RAM>
ST_5 : Operation 148 [1/1] (0.00ns)   --->   "%empty_59 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str159, i32 %tmp)" [cnn_ap_type/dense_2.cpp:22]   --->   Operation 148 'specregionend' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 149 [1/1] (0.00ns)   --->   "br label %1" [cnn_ap_type/dense_2.cpp:9]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', cnn_ap_type/dense_2.cpp:9) [106]  (1.77 ns)

 <State 2>: 1.78ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', cnn_ap_type/dense_2.cpp:9) [106]  (0 ns)
	'add' operation ('i', cnn_ap_type/dense_2.cpp:9) [109]  (1.78 ns)

 <State 3>: 7.04ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', cnn_ap_type/dense_2.cpp:13) [119]  (0 ns)
	'sub' operation ('sub_ln1117', cnn_ap_type/dense_2.cpp:14) [130]  (0 ns)
	'add' operation ('add_ln1117', cnn_ap_type/dense_2.cpp:14) [131]  (3.79 ns)
	'getelementptr' operation ('dense_2_weights_V_ad', cnn_ap_type/dense_2.cpp:14) [133]  (0 ns)
	'load' operation ('dense_2_weights_V_lo', cnn_ap_type/dense_2.cpp:14) on array 'dense_2_weights_V' [136]  (3.25 ns)

 <State 4>: 16.3ns
The critical path consists of the following:
	'load' operation ('dense_2_weights_V_lo', cnn_ap_type/dense_2.cpp:14) on array 'dense_2_weights_V' [136]  (3.25 ns)
	'mul' operation of DSP[141] ('mul_ln703', cnn_ap_type/dense_2.cpp:14) [138]  (3.36 ns)
	'add' operation of DSP[141] ('ret.V', cnn_ap_type/dense_2.cpp:14) [141]  (3.02 ns)
	'add' operation ('sum.V', cnn_ap_type/dense_2.cpp:14) [147]  (1.81 ns)
	'xor' operation ('xor_ln416_3', cnn_ap_type/dense_2.cpp:14) [149]  (0 ns)
	'and' operation ('carry', cnn_ap_type/dense_2.cpp:14) [150]  (0.978 ns)
	'and' operation ('and_ln781', cnn_ap_type/dense_2.cpp:14) [159]  (0.978 ns)
	'or' operation ('or_ln786', cnn_ap_type/dense_2.cpp:14) [165]  (0 ns)
	'xor' operation ('xor_ln786_4', cnn_ap_type/dense_2.cpp:14) [166]  (0 ns)
	'and' operation ('underflow', cnn_ap_type/dense_2.cpp:14) [167]  (0.978 ns)
	'or' operation ('or_ln340_7', cnn_ap_type/dense_2.cpp:14) [168]  (0 ns)
	'select' operation ('select_ln340_4', cnn_ap_type/dense_2.cpp:14) [171]  (0.978 ns)
	'select' operation ('select_ln340_9', cnn_ap_type/dense_2.cpp:14) [173]  (0.978 ns)

 <State 5>: 10ns
The critical path consists of the following:
	'load' operation ('__Val2__', cnn_ap_type/dense_2.cpp:17) on array 'dense_2_bias_V' [178]  (3.25 ns)
	'add' operation ('__Val2__', cnn_ap_type/dense_2.cpp:17) [183]  (1.81 ns)
	'select' operation ('select_ln388', cnn_ap_type/dense_2.cpp:17) [191]  (0.978 ns)
	'select' operation ('select_ln340_8', cnn_ap_type/dense_2.cpp:17) [192]  (0.978 ns)
	'select' operation ('select_ln19', cnn_ap_type/dense_2.cpp:19) [196]  (0.7 ns)
	'store' operation ('store_ln17', cnn_ap_type/dense_2.cpp:17) of variable 'select_ln19', cnn_ap_type/dense_2.cpp:19 on array 'dense_2_out_V' [197]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
