$date
	Mon Jun  7 18:59:02 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module biquad_filter $end
$var wire 16 ! a1 [15:0] $end
$var wire 16 " a2 [15:0] $end
$var wire 16 # b0 [15:0] $end
$var wire 16 $ b1 [15:0] $end
$var wire 16 % b2 [15:0] $end
$var wire 1 & clk $end
$var wire 1 ' reset $end
$var wire 16 ( x [15:0] $end
$var wire 16 ) y [15:0] $end
$var wire 31 * xin [30:0] $end
$var reg 31 + w_n [30:0] $end
$var reg 31 , w_n_1 [30:0] $end
$var reg 31 - w_n_2 [30:0] $end
$var reg 31 . yout [30:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 .
b0 -
b0 ,
b0 +
b0 *
b0 )
b0 (
1'
1&
b1 %
b0 $
b0 #
b1 "
b10 !
$end
#500000
0'
#5000000
b1 *
b1 (
0&
#10000000
b1 +
1&
#15000000
b1100100 *
b1100100 (
0&
#20000000
b1 ,
b1100100 +
1&
#25000000
b1111101000 *
b1111101000 (
0&
#30000000
b1111100110 +
b1 -
b1100100 ,
1&
#35000000
b101110111000 *
b101110111000 (
0&
#40000000
b1 )
b1111100110 ,
b1100100 -
b101011101111 +
b1 .
1&
#45000000
b1111111111111111111111110011100 *
b1111111110011100 (
0&
#50000000
b1100100 )
b1100100 .
b1111111111111111111011101101100 +
b1111100110 -
b101011101111 ,
1&
#55000000
b1111111111111111111111000001100 *
b1111111000001100 (
0&
#60000000
b1111100110 )
b1111111111111111111011101101100 ,
b101011101111 -
b1111111111111111110010001001000 +
b1111100110 .
1&
#65000000
b1111111111111111111010001001000 *
b1111010001001000 (
0&
#70000000
b101011101111 )
b101011101111 .
b1111111111111111111101010000001 +
b1111111111111111111011101101100 -
b1111111111111111110010001001000 ,
1&
#75000000
0&
#80000000
b1111011101101100 )
b1111111111111111111101010000001 ,
b1111111111111111110010001001000 -
b11010001001100 +
b1111111111111111111011101101100 .
1&
#85000000
0&
#90000000
b1110010001001000 )
b1111111111111111110010001001000 .
b1101011111110 +
b1111111111111111111101010000001 -
b11010001001100 ,
1&
#95000000
0&
#100000000
b1111101010000001 )
b1101011111110 ,
b11010001001100 -
b1111111111111111001000100101111 +
b1111111111111111111101010000001 .
1&
#105000000
0&
#105000001
