
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001978                       # Number of seconds simulated
sim_ticks                                  1977826000                       # Number of ticks simulated
final_tick                                 1977826000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  40206                       # Simulator instruction rate (inst/s)
host_op_rate                                    70429                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               12381681                       # Simulator tick rate (ticks/s)
host_mem_usage                                8914424                       # Number of bytes of host memory used
host_seconds                                   159.74                       # Real time elapsed on the host
sim_insts                                     6422428                       # Number of instructions simulated
sim_ops                                      11250262                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1977826000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           62720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          127360                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             190080                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        62720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         62720                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks         1088                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            1088                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              980                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             1990                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                2970                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks            17                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                 17                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           31711586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           64393936                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              96105522                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      31711586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         31711586                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          550099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               550099                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          550099                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          31711586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          64393936                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             96655621                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        2970                       # Number of read requests accepted
system.mem_ctrls.writeReqs                         17                       # Number of write requests accepted
system.mem_ctrls.readBursts                      4708                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                       31                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 301312                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  190080                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 1088                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    25                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               657                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               430                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               258                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               196                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               266                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               260                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               347                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               197                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                50                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              134                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              376                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              372                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              198                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              141                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    1977742000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                   499                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                   493                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                  1001                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  2715                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    4                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    5                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    6                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                   16                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    2139                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1711                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     377                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     201                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                      40                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                      28                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          650                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    460.603077                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   301.870787                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   368.164873                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          101     15.54%     15.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          156     24.00%     39.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           72     11.08%     50.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           54      8.31%     58.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           43      6.62%     65.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           46      7.08%     72.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           23      3.54%     76.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      1.69%     77.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          144     22.15%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          650                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                     93059750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               181334750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23540000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19766.30                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38516.30                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       152.35                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     96.11                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.55                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.19                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.19                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.45                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.01                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4046                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.94                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     662116.50                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.83                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  2770320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  1457280                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                21412860                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         30117360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             32340090                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy              1275360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy        99958050                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy        19863360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy        395149440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              604344120                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            305.559763                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime           1902847250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE      1817500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      12776000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF   1632649750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     51726500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      59650500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    219205750                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1956360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  1009470                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                12202260                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         23356320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             19502550                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               994560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        80099250                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy        17542560                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy        413431800                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              570095130                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            288.243282                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime           1932382750                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE      1585000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF       9910000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   1711126250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN     45678500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      33900500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    175625750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED   1977826000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 1302359                       # Number of BP lookups
system.cpu.branchPred.condPredicted           1302359                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             43033                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1045594                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  143607                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect               2396                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups         1045594                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             602612                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           442982                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted        15621                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1977826000                       # Cumulative time (in ticks) in various power states
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED   1977826000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1977826000                       # Cumulative time (in ticks) in various power states
system.cpu.workload.num_syscalls                   15                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON      1977826000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                          3955653                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles            1354377                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        7643588                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                     1302359                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             746219                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       2470468                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                   86663                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  262                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          1918                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           24                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          179                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                   1021452                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                 16407                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            3870559                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              3.440925                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.496309                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  1669460     43.13%     43.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   139469      3.60%     46.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   156667      4.05%     50.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   151672      3.92%     54.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   104659      2.70%     57.41% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                   235902      6.09%     63.50% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   183104      4.73%     68.23% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                   123294      3.19%     71.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                  1106332     28.58%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              3870559                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.329240                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.932320                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                  1230540                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                492841                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                   2043959                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 59888                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                  43331                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts               13103469                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                  43331                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                  1277684                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  160832                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles         116407                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                   2054664                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                217641                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts               12882108                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                   667                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1358                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                 122757                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  79994                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands            14979373                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups              32033819                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups         19595763                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups            640158                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps              13084613                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                  1894760                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts               4147                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts           4148                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    185114                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads              1696376                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1195524                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads            148748                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            42314                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                   12470725                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                4581                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                  12030875                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued             16680                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined         1225044                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined      1968726                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved            439                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       3870559                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.108304                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.500257                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              905294     23.39%     23.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              365592      9.45%     32.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              464273     11.99%     44.83% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              476518     12.31%     57.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              456217     11.79%     68.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              333104      8.61%     77.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              448323     11.58%     89.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              243047      6.28%     95.40% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              178191      4.60%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         3870559                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  175551     81.78%     81.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     81.78% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     81.78% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    29      0.01%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     81.79% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  17061      7.95%     89.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 22021     10.26%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 7      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                5      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass             86218      0.72%      0.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               8865390     73.69%     74.41% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                61269      0.51%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    46      0.00%     74.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              241033      2.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              1548082     12.87%     89.79% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1107004      9.20%     98.99% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           90416      0.75%     99.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          31417      0.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12030875                       # Type of FU issued
system.cpu.iq.rate                           3.041438                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                      214674                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.017844                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads           27312188                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes          13251143                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses     11440348                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads              851475                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes             449375                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses       422779                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses               11733592                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                  425739                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads           386545                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads       213025                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         7202                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation          172                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores       118904                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads         4101                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked           797                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                  43331                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  140219                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 15505                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts            12475306                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               127                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts               1696376                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              1195524                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               4291                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    115                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 15424                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents            172                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           4686                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        49959                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                54645                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts              11941214                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts               1619696                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             89661                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                      2743830                       # number of memory reference insts executed
system.cpu.iew.exec_branches                  1166368                       # Number of branches executed
system.cpu.iew.exec_stores                    1124134                       # Number of stores executed
system.cpu.iew.exec_rate                     3.018772                       # Inst execution rate
system.cpu.iew.wb_sent                       11886233                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                      11863127                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   8389455                       # num instructions producing a value
system.cpu.iew.wb_consumers                  13724662                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.999031                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.611269                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts         1225345                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            4142                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             43194                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      3690716                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     3.048260                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.091490                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      1100933     29.83%     29.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1       513492     13.91%     43.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       498916     13.52%     57.26% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       313631      8.50%     65.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       168309      4.56%     70.32% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5       149972      4.06%     74.38% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6        57329      1.55%     75.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        74097      2.01%     77.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       814037     22.06%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      3690716                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              6422428                       # Number of instructions committed
system.cpu.commit.committedOps               11250262                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                        2559971                       # Number of memory references committed
system.cpu.commit.loads                       1483351                       # Number of loads committed
system.cpu.commit.membars                          20                       # Number of memory barriers committed
system.cpu.commit.branches                    1124049                       # Number of branches committed
system.cpu.commit.fp_insts                     408647                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                  10958839                       # Number of committed integer instructions.
system.cpu.commit.function_calls               128241                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        57855      0.51%      0.51% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          8333382     74.07%     74.59% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult           61194      0.54%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               46      0.00%     75.13% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd         237814      2.11%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.25% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         1398551     12.43%     89.68% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1047948      9.31%     98.99% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        84800      0.75%     99.75% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        28672      0.25%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          11250262                       # Class of committed instruction
system.cpu.commit.bw_lim_events                814037                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     15352286                       # The number of ROB reads
system.cpu.rob.rob_writes                    25131232                       # The number of ROB writes
system.cpu.timesIdled                            4495                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           85094                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     6422428                       # Number of Instructions Simulated
system.cpu.committedOps                      11250262                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.615912                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.615912                       # CPI: Total CPI of All Threads
system.cpu.ipc                               1.623608                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.623608                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                 17834496                       # number of integer regfile reads
system.cpu.int_regfile_writes                 9261917                       # number of integer regfile writes
system.cpu.fp_regfile_reads                    635349                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   335166                       # number of floating regfile writes
system.cpu.cc_regfile_reads                   5787427                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4145555                       # number of cc regfile writes
system.cpu.misc_regfile_reads                 4968791                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   4097                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1977826000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              1917                       # number of replacements
system.cpu.dcache.tags.tagsinuse           993.438556                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2313530                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2941                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            786.647399                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle         183732500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   993.438556                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.970155                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.970155                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          870                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           4646757                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          4646757                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1977826000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      1238239                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         1238239                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      1075290                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1075290                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data       2313529                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2313529                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data      2313529                       # number of overall hits
system.cpu.dcache.overall_hits::total         2313529                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         2860                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          2860                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data         1330                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1330                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data         4190                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           4190                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data         4190                       # number of overall misses
system.cpu.dcache.overall_misses::total          4190                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    196214000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    196214000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     98174498                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     98174498                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    294388498                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    294388498                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    294388498                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    294388498                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      1241099                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      1241099                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      1076620                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1076620                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data      2317719                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      2317719                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data      2317719                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      2317719                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.002304                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.002304                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.001235                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001235                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.001808                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001808                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.001808                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001808                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 68606.293706                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 68606.293706                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 73815.412030                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73815.412030                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 70259.784726                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 70259.784726                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 70259.784726                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 70259.784726                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         7808                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               133                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.706767                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         1236                       # number of writebacks
system.cpu.dcache.writebacks::total              1236                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1248                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1248                       # number of ReadReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         1248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         1248                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         1248                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         1248                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         1612                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         1612                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         1330                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1330                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         2942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2942                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         2942                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2942                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     99890000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     99890000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     96844498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     96844498                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    196734498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    196734498                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    196734498                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    196734498                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.001299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001299                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.001235                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001235                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.001269                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001269                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.001269                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001269                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 61966.501241                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 61966.501241                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 72815.412030                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72815.412030                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 66871.005438                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66871.005438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 66871.005438                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66871.005438                       # average overall mshr miss latency
system.cpu.dcache.MJL_overallColumnMisses         4190                       # number of overall misses with column preference
system.cpu.dcache.MJL_overallColumnHits       2313529                       # number of overall hits with column preference
system.cpu.dcache.MJL_overallColumnAccesses      2317719                       # number of overall accesses with column preference
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1977826000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1977826000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1977826000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements             14475                       # number of replacements
system.cpu.icache.tags.tagsinuse           471.847611                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             1006157                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             14964                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             67.238506                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   471.847611                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.921577                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.921577                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          364                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2302552                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2302552                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1977826000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst      1006157                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1006157                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst       1006157                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1006157                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst      1006157                       # number of overall hits
system.cpu.icache.overall_hits::total         1006157                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        15293                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         15293                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        15293                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          15293                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        15293                       # number of overall misses
system.cpu.icache.overall_misses::total         15293                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    293366000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    293366000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    293366000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    293366000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    293366000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    293366000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst      1021450                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1021450                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst      1021450                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1021450                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst      1021450                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1021450                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.014972                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014972                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.014972                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014972                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.014972                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014972                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 19183.024913                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 19183.024913                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 19183.024913                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 19183.024913                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 19183.024913                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 19183.024913                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          551                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                10                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    55.100000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks        14475                       # number of writebacks
system.cpu.icache.writebacks::total             14475                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          328                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          328                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          328                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          328                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          328                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          328                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        14965                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        14965                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        14965                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        14965                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        14965                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        14965                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    259372000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    259372000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    259372000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    259372000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    259372000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    259372000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.014651                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.014651                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.014651                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.014651                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.014651                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.014651                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 17331.907785                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 17331.907785                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 17331.907785                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 17331.907785                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 17331.907785                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 17331.907785                       # average overall mshr miss latency
system.cpu.icache.MJL_overallRowMisses          15293                       # number of overall misses with row preference
system.cpu.icache.MJL_overallRowHits          1006157                       # number of overall hits with row preference
system.cpu.icache.MJL_overallRowAccesses      1021450                       # number of overall accesses with row preference
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED   1977826000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED   1977826000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1977826000                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                         0                       # number of replacements
system.l2.tags.tagsinuse                  2716.736200                       # Cycle average of tags in use
system.l2.tags.total_refs                       31642                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      2967                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.664644                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.102839                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        847.899670                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       1868.733691                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000003                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.025876                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.057029                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.082908                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2967                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          113                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2841                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.090546                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    467507                       # Number of tag accesses
system.l2.tags.data_accesses                   467507                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED   1977826000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks         1236                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1236                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks        14475                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            14475                       # number of WritebackClean hits
system.l2.ReadExReq_hits::cpu.data                284                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   284                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst           13984                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              13984                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data            666                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               666                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                 13984                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                   950                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14934                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                13984                       # number of overall hits
system.l2.overall_hits::cpu.data                  950                       # number of overall hits
system.l2.overall_hits::total                   14934                       # number of overall hits
system.l2.UpgradeReq_misses::cpu.data               1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data             1045                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1045                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           981                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              981                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data          946                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             946                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 981                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1991                       # number of demand (read+write) misses
system.l2.demand_misses::total                   2972                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                981                       # number of overall misses
system.l2.overall_misses::cpu.data               1991                       # number of overall misses
system.l2.overall_misses::total                  2972                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu.data        29500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        29500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     91817000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      91817000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst     89117000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     89117000                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data     90386000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     90386000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst      89117000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     182203000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        271320000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     89117000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    182203000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       271320000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks         1236                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1236                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks        14475                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        14475                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           1329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1329                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst        14965                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          14965                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data         1612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total          1612                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             14965                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              2941                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                17906                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            14965                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             2941                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               17906                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.786305                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.786305                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.065553                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.065553                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.586849                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.586849                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.065553                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.676981                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.165978                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.065553                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.676981                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.165978                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu.data        29500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        29500                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 87863.157895                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87863.157895                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 90843.017329                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 90843.017329                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 95545.454545                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95545.454545                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 90843.017329                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 91513.309895                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91292.059219                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 90843.017329                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 91513.309895                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91292.059219                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                   17                       # number of writebacks
system.l2.writebacks::total                        17                       # number of writebacks
system.l2.UpgradeReq_mshr_misses::cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         1045                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1045                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          981                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          981                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data          946                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          946                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            981                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1991                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              2972                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           981                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1991                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             2972                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu.data        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        19500                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     81367000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     81367000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst     79317000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     79317000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data     80926000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     80926000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     79317000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    162293000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    241610000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     79317000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    162293000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    241610000                       # number of overall MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.786305                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.786305                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.065553                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.065553                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.586849                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.586849                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.065553                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.676981                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.165978                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.065553                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.676981                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.165978                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 77863.157895                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77863.157895                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 80853.211009                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 80853.211009                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 85545.454545                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 85545.454545                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 80853.211009                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 81513.309895                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 81295.423957                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 80853.211009                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 81513.309895                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 81295.423957                       # average overall mshr miss latency
system.l2.MJL_overallRowMisses                    981                       # number of overall misses with row preference
system.l2.MJL_overallColumnMisses                1992                       # number of overall misses with column preference
system.l2.MJL_overallRowHits                    28459                       # number of overall hits with row preference
system.l2.MJL_overallColumnHits                  2186                       # number of overall hits with column preference
system.l2.MJL_overallRowAccesses                29440                       # number of overall accesses with row preference
system.l2.MJL_overallColumnAccesses              4178                       # number of overall accesses with column preference
system.membus.snoop_filter.tot_requests          2989                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests           17                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED   1977826000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1926                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           17                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                2                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1044                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1044                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1926                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         5959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total         5959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   5959                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       191168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total       191168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  191168                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              2972                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    2972    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                2972                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3626500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           15806250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        34299                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        16393                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1977826000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             16576                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1253                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        14475                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             681                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1329                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1329                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         14965                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq         1612                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        44404                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         7801                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 52205                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side      1884096                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       267328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2151424                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                              17                       # Total snoops (count)
system.tol2bus.snoopTraffic                      1088                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            17924                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  17924    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              17924                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           32860500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          22446499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           4412000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
