<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">

<html lang="en">

<head>
  <meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
  <title>LCOV - coverage.info - drivers/gpu/drm/amd/amdgpu/sdma_v4_0.c</title>
  <link rel="stylesheet" type="text/css" href="../../../../../gcov.css">
</head>

<body>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="title">LCOV - code coverage report</td></tr>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>

    <tr>
      <td width="100%">
        <table cellpadding=1 border=0 width="100%">
          <tr>
            <td width="10%" class="headerItem">Current view:</td>
            <td width="35%" class="headerValue"><a href="../../../../../index.html">top level</a> - <a href="index.html">drivers/gpu/drm/amd/amdgpu</a> - sdma_v4_0.c<span style="font-size: 80%;"> (source / <a href="sdma_v4_0.c.func-sort-c.html">functions</a>)</span></td>
            <td width="5%"></td>
            <td width="15%"></td>
            <td width="10%" class="headerCovTableHead">Hit</td>
            <td width="10%" class="headerCovTableHead">Total</td>
            <td width="15%" class="headerCovTableHead">Coverage</td>
          </tr>
          <tr>
            <td class="headerItem">Test:</td>
            <td class="headerValue">coverage.info</td>
            <td></td>
            <td class="headerItem">Lines:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">868</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr>
            <td class="headerItem">Date:</td>
            <td class="headerValue">2022-08-10 13:56:23</td>
            <td></td>
            <td class="headerItem">Functions:</td>
            <td class="headerCovTableEntry">0</td>
            <td class="headerCovTableEntry">72</td>
            <td class="headerCovTableEntryLo">0.0 %</td>
          </tr>
          <tr><td><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
        </table>
      </td>
    </tr>

    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
  </table>

  <table cellpadding=0 cellspacing=0 border=0>
    <tr>
      <td><br></td>
    </tr>
    <tr>
      <td>
<pre class="sourceHeading">          Line data    Source code</pre>
<pre class="source">
<a name="1"><span class="lineNum">       1 </span>            : /*</a>
<a name="2"><span class="lineNum">       2 </span>            :  * Copyright 2016 Advanced Micro Devices, Inc.</a>
<a name="3"><span class="lineNum">       3 </span>            :  *</a>
<a name="4"><span class="lineNum">       4 </span>            :  * Permission is hereby granted, free of charge, to any person obtaining a</a>
<a name="5"><span class="lineNum">       5 </span>            :  * copy of this software and associated documentation files (the &quot;Software&quot;),</a>
<a name="6"><span class="lineNum">       6 </span>            :  * to deal in the Software without restriction, including without limitation</a>
<a name="7"><span class="lineNum">       7 </span>            :  * the rights to use, copy, modify, merge, publish, distribute, sublicense,</a>
<a name="8"><span class="lineNum">       8 </span>            :  * and/or sell copies of the Software, and to permit persons to whom the</a>
<a name="9"><span class="lineNum">       9 </span>            :  * Software is furnished to do so, subject to the following conditions:</a>
<a name="10"><span class="lineNum">      10 </span>            :  *</a>
<a name="11"><span class="lineNum">      11 </span>            :  * The above copyright notice and this permission notice shall be included in</a>
<a name="12"><span class="lineNum">      12 </span>            :  * all copies or substantial portions of the Software.</a>
<a name="13"><span class="lineNum">      13 </span>            :  *</a>
<a name="14"><span class="lineNum">      14 </span>            :  * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</a>
<a name="15"><span class="lineNum">      15 </span>            :  * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</a>
<a name="16"><span class="lineNum">      16 </span>            :  * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</a>
<a name="17"><span class="lineNum">      17 </span>            :  * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</a>
<a name="18"><span class="lineNum">      18 </span>            :  * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</a>
<a name="19"><span class="lineNum">      19 </span>            :  * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</a>
<a name="20"><span class="lineNum">      20 </span>            :  * OTHER DEALINGS IN THE SOFTWARE.</a>
<a name="21"><span class="lineNum">      21 </span>            :  *</a>
<a name="22"><span class="lineNum">      22 </span>            :  */</a>
<a name="23"><span class="lineNum">      23 </span>            : </a>
<a name="24"><span class="lineNum">      24 </span>            : #include &lt;linux/delay.h&gt;</a>
<a name="25"><span class="lineNum">      25 </span>            : #include &lt;linux/firmware.h&gt;</a>
<a name="26"><span class="lineNum">      26 </span>            : #include &lt;linux/module.h&gt;</a>
<a name="27"><span class="lineNum">      27 </span>            : #include &lt;linux/pci.h&gt;</a>
<a name="28"><span class="lineNum">      28 </span>            : </a>
<a name="29"><span class="lineNum">      29 </span>            : #include &quot;amdgpu.h&quot;</a>
<a name="30"><span class="lineNum">      30 </span>            : #include &quot;amdgpu_ucode.h&quot;</a>
<a name="31"><span class="lineNum">      31 </span>            : #include &quot;amdgpu_trace.h&quot;</a>
<a name="32"><span class="lineNum">      32 </span>            : </a>
<a name="33"><span class="lineNum">      33 </span>            : #include &quot;sdma0/sdma0_4_2_offset.h&quot;</a>
<a name="34"><span class="lineNum">      34 </span>            : #include &quot;sdma0/sdma0_4_2_sh_mask.h&quot;</a>
<a name="35"><span class="lineNum">      35 </span>            : #include &quot;sdma1/sdma1_4_2_offset.h&quot;</a>
<a name="36"><span class="lineNum">      36 </span>            : #include &quot;sdma1/sdma1_4_2_sh_mask.h&quot;</a>
<a name="37"><span class="lineNum">      37 </span>            : #include &quot;sdma2/sdma2_4_2_2_offset.h&quot;</a>
<a name="38"><span class="lineNum">      38 </span>            : #include &quot;sdma2/sdma2_4_2_2_sh_mask.h&quot;</a>
<a name="39"><span class="lineNum">      39 </span>            : #include &quot;sdma3/sdma3_4_2_2_offset.h&quot;</a>
<a name="40"><span class="lineNum">      40 </span>            : #include &quot;sdma3/sdma3_4_2_2_sh_mask.h&quot;</a>
<a name="41"><span class="lineNum">      41 </span>            : #include &quot;sdma4/sdma4_4_2_2_offset.h&quot;</a>
<a name="42"><span class="lineNum">      42 </span>            : #include &quot;sdma4/sdma4_4_2_2_sh_mask.h&quot;</a>
<a name="43"><span class="lineNum">      43 </span>            : #include &quot;sdma5/sdma5_4_2_2_offset.h&quot;</a>
<a name="44"><span class="lineNum">      44 </span>            : #include &quot;sdma5/sdma5_4_2_2_sh_mask.h&quot;</a>
<a name="45"><span class="lineNum">      45 </span>            : #include &quot;sdma6/sdma6_4_2_2_offset.h&quot;</a>
<a name="46"><span class="lineNum">      46 </span>            : #include &quot;sdma6/sdma6_4_2_2_sh_mask.h&quot;</a>
<a name="47"><span class="lineNum">      47 </span>            : #include &quot;sdma7/sdma7_4_2_2_offset.h&quot;</a>
<a name="48"><span class="lineNum">      48 </span>            : #include &quot;sdma7/sdma7_4_2_2_sh_mask.h&quot;</a>
<a name="49"><span class="lineNum">      49 </span>            : #include &quot;sdma0/sdma0_4_1_default.h&quot;</a>
<a name="50"><span class="lineNum">      50 </span>            : </a>
<a name="51"><span class="lineNum">      51 </span>            : #include &quot;soc15_common.h&quot;</a>
<a name="52"><span class="lineNum">      52 </span>            : #include &quot;soc15.h&quot;</a>
<a name="53"><span class="lineNum">      53 </span>            : #include &quot;vega10_sdma_pkt_open.h&quot;</a>
<a name="54"><span class="lineNum">      54 </span>            : </a>
<a name="55"><span class="lineNum">      55 </span>            : #include &quot;ivsrcid/sdma0/irqsrcs_sdma0_4_0.h&quot;</a>
<a name="56"><span class="lineNum">      56 </span>            : #include &quot;ivsrcid/sdma1/irqsrcs_sdma1_4_0.h&quot;</a>
<a name="57"><span class="lineNum">      57 </span>            : </a>
<a name="58"><span class="lineNum">      58 </span>            : #include &quot;amdgpu_ras.h&quot;</a>
<a name="59"><span class="lineNum">      59 </span>            : #include &quot;sdma_v4_4.h&quot;</a>
<a name="60"><span class="lineNum">      60 </span>            : </a>
<a name="61"><span class="lineNum">      61 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega10_sdma.bin&quot;);</a>
<a name="62"><span class="lineNum">      62 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega10_sdma1.bin&quot;);</a>
<a name="63"><span class="lineNum">      63 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega12_sdma.bin&quot;);</a>
<a name="64"><span class="lineNum">      64 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega12_sdma1.bin&quot;);</a>
<a name="65"><span class="lineNum">      65 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega20_sdma.bin&quot;);</a>
<a name="66"><span class="lineNum">      66 </span>            : MODULE_FIRMWARE(&quot;amdgpu/vega20_sdma1.bin&quot;);</a>
<a name="67"><span class="lineNum">      67 </span>            : MODULE_FIRMWARE(&quot;amdgpu/raven_sdma.bin&quot;);</a>
<a name="68"><span class="lineNum">      68 </span>            : MODULE_FIRMWARE(&quot;amdgpu/picasso_sdma.bin&quot;);</a>
<a name="69"><span class="lineNum">      69 </span>            : MODULE_FIRMWARE(&quot;amdgpu/raven2_sdma.bin&quot;);</a>
<a name="70"><span class="lineNum">      70 </span>            : MODULE_FIRMWARE(&quot;amdgpu/arcturus_sdma.bin&quot;);</a>
<a name="71"><span class="lineNum">      71 </span>            : MODULE_FIRMWARE(&quot;amdgpu/renoir_sdma.bin&quot;);</a>
<a name="72"><span class="lineNum">      72 </span>            : MODULE_FIRMWARE(&quot;amdgpu/green_sardine_sdma.bin&quot;);</a>
<a name="73"><span class="lineNum">      73 </span>            : MODULE_FIRMWARE(&quot;amdgpu/aldebaran_sdma.bin&quot;);</a>
<a name="74"><span class="lineNum">      74 </span>            : </a>
<a name="75"><span class="lineNum">      75 </span>            : #define SDMA0_POWER_CNTL__ON_OFF_CONDITION_HOLD_TIME_MASK  0x000000F8L</a>
<a name="76"><span class="lineNum">      76 </span>            : #define SDMA0_POWER_CNTL__ON_OFF_STATUS_DURATION_TIME_MASK 0xFC000000L</a>
<a name="77"><span class="lineNum">      77 </span>            : </a>
<a name="78"><span class="lineNum">      78 </span>            : #define WREG32_SDMA(instance, offset, value) \</a>
<a name="79"><span class="lineNum">      79 </span>            :         WREG32(sdma_v4_0_get_reg_offset(adev, (instance), (offset)), value)</a>
<a name="80"><span class="lineNum">      80 </span>            : #define RREG32_SDMA(instance, offset) \</a>
<a name="81"><span class="lineNum">      81 </span>            :         RREG32(sdma_v4_0_get_reg_offset(adev, (instance), (offset)))</a>
<a name="82"><span class="lineNum">      82 </span>            : </a>
<a name="83"><span class="lineNum">      83 </span>            : static void sdma_v4_0_set_ring_funcs(struct amdgpu_device *adev);</a>
<a name="84"><span class="lineNum">      84 </span>            : static void sdma_v4_0_set_buffer_funcs(struct amdgpu_device *adev);</a>
<a name="85"><span class="lineNum">      85 </span>            : static void sdma_v4_0_set_vm_pte_funcs(struct amdgpu_device *adev);</a>
<a name="86"><span class="lineNum">      86 </span>            : static void sdma_v4_0_set_irq_funcs(struct amdgpu_device *adev);</a>
<a name="87"><span class="lineNum">      87 </span>            : static void sdma_v4_0_set_ras_funcs(struct amdgpu_device *adev);</a>
<a name="88"><span class="lineNum">      88 </span>            : </a>
<a name="89"><span class="lineNum">      89 </span>            : static const struct soc15_reg_golden golden_settings_sdma_4[] = {</a>
<a name="90"><span class="lineNum">      90 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CHICKEN_BITS, 0xfe931f07, 0x02831d07),</a>
<a name="91"><span class="lineNum">      91 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CLK_CTRL, 0xff000ff0, 0x3f000100),</a>
<a name="92"><span class="lineNum">      92 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_IB_CNTL, 0x800f0100, 0x00000100),</a>
<a name="93"><span class="lineNum">      93 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="94"><span class="lineNum">      94 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_PAGE_IB_CNTL, 0x800f0100, 0x00000100),</a>
<a name="95"><span class="lineNum">      95 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_PAGE_RB_WPTR_POLL_CNTL, 0x0000fff0, 0x00403000),</a>
<a name="96"><span class="lineNum">      96 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_POWER_CNTL, 0x003ff006, 0x0003c000),</a>
<a name="97"><span class="lineNum">      97 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC0_IB_CNTL, 0x800f0100, 0x00000100),</a>
<a name="98"><span class="lineNum">      98 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC0_RB_WPTR_POLL_CNTL, 0x0000fff0, 0x00403000),</a>
<a name="99"><span class="lineNum">      99 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC1_IB_CNTL, 0x800f0100, 0x00000100),</a>
<a name="100"><span class="lineNum">     100 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC1_RB_WPTR_POLL_CNTL, 0x0000fff0, 0x00403000),</a>
<a name="101"><span class="lineNum">     101 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_UTCL1_PAGE, 0x000003ff, 0x000003c0),</a>
<a name="102"><span class="lineNum">     102 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_UTCL1_WATERMK, 0xfc000000, 0x00000000),</a>
<a name="103"><span class="lineNum">     103 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_CLK_CTRL, 0xffffffff, 0x3f000100),</a>
<a name="104"><span class="lineNum">     104 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_GFX_IB_CNTL, 0x800f0100, 0x00000100),</a>
<a name="105"><span class="lineNum">     105 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_GFX_RB_WPTR_POLL_CNTL, 0x0000fff0, 0x00403000),</a>
<a name="106"><span class="lineNum">     106 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_PAGE_IB_CNTL, 0x800f0100, 0x00000100),</a>
<a name="107"><span class="lineNum">     107 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_PAGE_RB_WPTR_POLL_CNTL, 0x0000fff0, 0x00403000),</a>
<a name="108"><span class="lineNum">     108 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_POWER_CNTL, 0x003ff000, 0x0003c000),</a>
<a name="109"><span class="lineNum">     109 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC0_IB_CNTL, 0x800f0100, 0x00000100),</a>
<a name="110"><span class="lineNum">     110 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC0_RB_WPTR_POLL_CNTL, 0x0000fff0, 0x00403000),</a>
<a name="111"><span class="lineNum">     111 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC1_IB_CNTL, 0x800f0100, 0x00000100),</a>
<a name="112"><span class="lineNum">     112 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC1_RB_WPTR_POLL_CNTL, 0x0000fff0, 0x00403000),</a>
<a name="113"><span class="lineNum">     113 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_UTCL1_PAGE, 0x000003ff, 0x000003c0),</a>
<a name="114"><span class="lineNum">     114 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_UTCL1_WATERMK, 0xfc000000, 0x00000000)</a>
<a name="115"><span class="lineNum">     115 </span>            : };</a>
<a name="116"><span class="lineNum">     116 </span>            : </a>
<a name="117"><span class="lineNum">     117 </span>            : static const struct soc15_reg_golden golden_settings_sdma_vg10[] = {</a>
<a name="118"><span class="lineNum">     118 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GB_ADDR_CONFIG, 0x0018773f, 0x00104002),</a>
<a name="119"><span class="lineNum">     119 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GB_ADDR_CONFIG_READ, 0x0018773f, 0x00104002),</a>
<a name="120"><span class="lineNum">     120 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="121"><span class="lineNum">     121 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_CHICKEN_BITS, 0xfe931f07, 0x02831d07),</a>
<a name="122"><span class="lineNum">     122 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_GB_ADDR_CONFIG, 0x0018773f, 0x00104002),</a>
<a name="123"><span class="lineNum">     123 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_GB_ADDR_CONFIG_READ, 0x0018773f, 0x00104002),</a>
<a name="124"><span class="lineNum">     124 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="125"><span class="lineNum">     125 </span>            : };</a>
<a name="126"><span class="lineNum">     126 </span>            : </a>
<a name="127"><span class="lineNum">     127 </span>            : static const struct soc15_reg_golden golden_settings_sdma_vg12[] = {</a>
<a name="128"><span class="lineNum">     128 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GB_ADDR_CONFIG, 0x0018773f, 0x00104001),</a>
<a name="129"><span class="lineNum">     129 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GB_ADDR_CONFIG_READ, 0x0018773f, 0x00104001),</a>
<a name="130"><span class="lineNum">     130 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="131"><span class="lineNum">     131 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_CHICKEN_BITS, 0xfe931f07, 0x02831d07),</a>
<a name="132"><span class="lineNum">     132 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_GB_ADDR_CONFIG, 0x0018773f, 0x00104001),</a>
<a name="133"><span class="lineNum">     133 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_GB_ADDR_CONFIG_READ, 0x0018773f, 0x00104001),</a>
<a name="134"><span class="lineNum">     134 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="135"><span class="lineNum">     135 </span>            : };</a>
<a name="136"><span class="lineNum">     136 </span>            : </a>
<a name="137"><span class="lineNum">     137 </span>            : static const struct soc15_reg_golden golden_settings_sdma_4_1[] = {</a>
<a name="138"><span class="lineNum">     138 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CHICKEN_BITS, 0xfe931f07, 0x02831d07),</a>
<a name="139"><span class="lineNum">     139 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CLK_CTRL, 0xffffffff, 0x3f000100),</a>
<a name="140"><span class="lineNum">     140 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_IB_CNTL, 0x800f0111, 0x00000100),</a>
<a name="141"><span class="lineNum">     141 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="142"><span class="lineNum">     142 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_POWER_CNTL, 0xfc3fffff, 0x40000051),</a>
<a name="143"><span class="lineNum">     143 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC0_IB_CNTL, 0x800f0111, 0x00000100),</a>
<a name="144"><span class="lineNum">     144 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC0_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="145"><span class="lineNum">     145 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC1_IB_CNTL, 0x800f0111, 0x00000100),</a>
<a name="146"><span class="lineNum">     146 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC1_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="147"><span class="lineNum">     147 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_UTCL1_PAGE, 0x000003ff, 0x000003e0),</a>
<a name="148"><span class="lineNum">     148 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_UTCL1_WATERMK, 0xfc000000, 0x00000000)</a>
<a name="149"><span class="lineNum">     149 </span>            : };</a>
<a name="150"><span class="lineNum">     150 </span>            : </a>
<a name="151"><span class="lineNum">     151 </span>            : static const struct soc15_reg_golden golden_settings_sdma0_4_2_init[] = {</a>
<a name="152"><span class="lineNum">     152 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC0_RB_WPTR_POLL_CNTL, 0xfffffff0, 0x00403000),</a>
<a name="153"><span class="lineNum">     153 </span>            : };</a>
<a name="154"><span class="lineNum">     154 </span>            : </a>
<a name="155"><span class="lineNum">     155 </span>            : static const struct soc15_reg_golden golden_settings_sdma0_4_2[] =</a>
<a name="156"><span class="lineNum">     156 </span>            : {</a>
<a name="157"><span class="lineNum">     157 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CHICKEN_BITS, 0xfe931f07, 0x02831f07),</a>
<a name="158"><span class="lineNum">     158 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CLK_CTRL, 0xffffffff, 0x3f000100),</a>
<a name="159"><span class="lineNum">     159 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GB_ADDR_CONFIG, 0x0000773f, 0x00004002),</a>
<a name="160"><span class="lineNum">     160 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GB_ADDR_CONFIG_READ, 0x0000773f, 0x00004002),</a>
<a name="161"><span class="lineNum">     161 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="162"><span class="lineNum">     162 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="163"><span class="lineNum">     163 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_PAGE_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="164"><span class="lineNum">     164 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_PAGE_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="165"><span class="lineNum">     165 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RD_BURST_CNTL, 0x0000000f, 0x00000003),</a>
<a name="166"><span class="lineNum">     166 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC0_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="167"><span class="lineNum">     167 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC0_RB_WPTR_POLL_CNTL, 0xfffffff0, 0x00403000),</a>
<a name="168"><span class="lineNum">     168 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC1_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="169"><span class="lineNum">     169 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC1_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="170"><span class="lineNum">     170 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC2_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="171"><span class="lineNum">     171 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC2_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="172"><span class="lineNum">     172 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC3_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="173"><span class="lineNum">     173 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC3_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="174"><span class="lineNum">     174 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC4_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="175"><span class="lineNum">     175 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC4_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="176"><span class="lineNum">     176 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC5_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="177"><span class="lineNum">     177 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC5_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="178"><span class="lineNum">     178 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC6_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="179"><span class="lineNum">     179 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC6_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="180"><span class="lineNum">     180 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC7_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="181"><span class="lineNum">     181 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC7_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="182"><span class="lineNum">     182 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_UTCL1_PAGE, 0x000003ff, 0x000003c0),</a>
<a name="183"><span class="lineNum">     183 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="184"><span class="lineNum">     184 </span>            : };</a>
<a name="185"><span class="lineNum">     185 </span>            : </a>
<a name="186"><span class="lineNum">     186 </span>            : static const struct soc15_reg_golden golden_settings_sdma1_4_2[] = {</a>
<a name="187"><span class="lineNum">     187 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_CHICKEN_BITS, 0xfe931f07, 0x02831f07),</a>
<a name="188"><span class="lineNum">     188 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_CLK_CTRL, 0xffffffff, 0x3f000100),</a>
<a name="189"><span class="lineNum">     189 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_GB_ADDR_CONFIG, 0x0000773f, 0x00004002),</a>
<a name="190"><span class="lineNum">     190 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_GB_ADDR_CONFIG_READ, 0x0000773f, 0x00004002),</a>
<a name="191"><span class="lineNum">     191 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_GFX_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="192"><span class="lineNum">     192 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_GFX_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="193"><span class="lineNum">     193 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_PAGE_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="194"><span class="lineNum">     194 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_PAGE_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="195"><span class="lineNum">     195 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RD_BURST_CNTL, 0x0000000f, 0x00000003),</a>
<a name="196"><span class="lineNum">     196 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC0_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="197"><span class="lineNum">     197 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC0_RB_WPTR_POLL_CNTL, 0xfffffff0, 0x00403000),</a>
<a name="198"><span class="lineNum">     198 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC1_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="199"><span class="lineNum">     199 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC1_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="200"><span class="lineNum">     200 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC2_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="201"><span class="lineNum">     201 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC2_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="202"><span class="lineNum">     202 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC3_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="203"><span class="lineNum">     203 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC3_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="204"><span class="lineNum">     204 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC4_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="205"><span class="lineNum">     205 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC4_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="206"><span class="lineNum">     206 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC5_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="207"><span class="lineNum">     207 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC5_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="208"><span class="lineNum">     208 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC6_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="209"><span class="lineNum">     209 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC6_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="210"><span class="lineNum">     210 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC7_RB_RPTR_ADDR_LO, 0xfffffffd, 0x00000001),</a>
<a name="211"><span class="lineNum">     211 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_RLC7_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="212"><span class="lineNum">     212 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_UTCL1_PAGE, 0x000003ff, 0x000003c0),</a>
<a name="213"><span class="lineNum">     213 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="214"><span class="lineNum">     214 </span>            : };</a>
<a name="215"><span class="lineNum">     215 </span>            : </a>
<a name="216"><span class="lineNum">     216 </span>            : static const struct soc15_reg_golden golden_settings_sdma_rv1[] =</a>
<a name="217"><span class="lineNum">     217 </span>            : {</a>
<a name="218"><span class="lineNum">     218 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GB_ADDR_CONFIG, 0x0018773f, 0x00000002),</a>
<a name="219"><span class="lineNum">     219 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GB_ADDR_CONFIG_READ, 0x0018773f, 0x00000002)</a>
<a name="220"><span class="lineNum">     220 </span>            : };</a>
<a name="221"><span class="lineNum">     221 </span>            : </a>
<a name="222"><span class="lineNum">     222 </span>            : static const struct soc15_reg_golden golden_settings_sdma_rv2[] =</a>
<a name="223"><span class="lineNum">     223 </span>            : {</a>
<a name="224"><span class="lineNum">     224 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GB_ADDR_CONFIG, 0x0018773f, 0x00003001),</a>
<a name="225"><span class="lineNum">     225 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GB_ADDR_CONFIG_READ, 0x0018773f, 0x00003001)</a>
<a name="226"><span class="lineNum">     226 </span>            : };</a>
<a name="227"><span class="lineNum">     227 </span>            : </a>
<a name="228"><span class="lineNum">     228 </span>            : static const struct soc15_reg_golden golden_settings_sdma_arct[] =</a>
<a name="229"><span class="lineNum">     229 </span>            : {</a>
<a name="230"><span class="lineNum">     230 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CHICKEN_BITS, 0xfe931f07, 0x02831f07),</a>
<a name="231"><span class="lineNum">     231 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GB_ADDR_CONFIG, 0x0000773f, 0x00004002),</a>
<a name="232"><span class="lineNum">     232 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GB_ADDR_CONFIG_READ, 0x0000773f, 0x00004002),</a>
<a name="233"><span class="lineNum">     233 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="234"><span class="lineNum">     234 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_CHICKEN_BITS, 0xfe931f07, 0x02831f07),</a>
<a name="235"><span class="lineNum">     235 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_GB_ADDR_CONFIG, 0x0000773f, 0x00004002),</a>
<a name="236"><span class="lineNum">     236 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_GB_ADDR_CONFIG_READ, 0x0000773f, 0x00004002),</a>
<a name="237"><span class="lineNum">     237 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="238"><span class="lineNum">     238 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA2, 0, mmSDMA2_CHICKEN_BITS, 0xfe931f07, 0x02831f07),</a>
<a name="239"><span class="lineNum">     239 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA2, 0, mmSDMA2_GB_ADDR_CONFIG, 0x0000773f, 0x00004002),</a>
<a name="240"><span class="lineNum">     240 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA2, 0, mmSDMA2_GB_ADDR_CONFIG_READ, 0x0000773f, 0x00004002),</a>
<a name="241"><span class="lineNum">     241 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA2, 0, mmSDMA2_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="242"><span class="lineNum">     242 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA3, 0, mmSDMA3_CHICKEN_BITS, 0xfe931f07, 0x02831f07),</a>
<a name="243"><span class="lineNum">     243 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA3, 0, mmSDMA3_GB_ADDR_CONFIG, 0x0000773f, 0x00004002),</a>
<a name="244"><span class="lineNum">     244 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA3, 0, mmSDMA3_GB_ADDR_CONFIG_READ, 0x0000773f, 0x00004002),</a>
<a name="245"><span class="lineNum">     245 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA3, 0, mmSDMA3_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="246"><span class="lineNum">     246 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA4, 0, mmSDMA4_CHICKEN_BITS, 0xfe931f07, 0x02831f07),</a>
<a name="247"><span class="lineNum">     247 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA4, 0, mmSDMA4_GB_ADDR_CONFIG, 0x0000773f, 0x00004002),</a>
<a name="248"><span class="lineNum">     248 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA4, 0, mmSDMA4_GB_ADDR_CONFIG_READ, 0x0000773f, 0x00004002),</a>
<a name="249"><span class="lineNum">     249 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA4, 0, mmSDMA4_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="250"><span class="lineNum">     250 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA5, 0, mmSDMA5_CHICKEN_BITS, 0xfe931f07, 0x02831f07),</a>
<a name="251"><span class="lineNum">     251 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA5, 0, mmSDMA5_GB_ADDR_CONFIG, 0x0000773f, 0x00004002),</a>
<a name="252"><span class="lineNum">     252 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA5, 0, mmSDMA5_GB_ADDR_CONFIG_READ, 0x0000773f, 0x00004002),</a>
<a name="253"><span class="lineNum">     253 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA5, 0, mmSDMA5_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="254"><span class="lineNum">     254 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA6, 0, mmSDMA6_CHICKEN_BITS, 0xfe931f07, 0x02831f07),</a>
<a name="255"><span class="lineNum">     255 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA6, 0, mmSDMA6_GB_ADDR_CONFIG, 0x0000773f, 0x00004002),</a>
<a name="256"><span class="lineNum">     256 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA6, 0, mmSDMA6_GB_ADDR_CONFIG_READ, 0x0000773f, 0x00004002),</a>
<a name="257"><span class="lineNum">     257 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA6, 0, mmSDMA6_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="258"><span class="lineNum">     258 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA7, 0, mmSDMA7_CHICKEN_BITS, 0xfe931f07, 0x02831f07),</a>
<a name="259"><span class="lineNum">     259 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA7, 0, mmSDMA7_GB_ADDR_CONFIG, 0x0000773f, 0x00004002),</a>
<a name="260"><span class="lineNum">     260 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA7, 0, mmSDMA7_GB_ADDR_CONFIG_READ, 0x0000773f, 0x00004002),</a>
<a name="261"><span class="lineNum">     261 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA7, 0, mmSDMA7_UTCL1_TIMEOUT, 0xffffffff, 0x00010001)</a>
<a name="262"><span class="lineNum">     262 </span>            : };</a>
<a name="263"><span class="lineNum">     263 </span>            : </a>
<a name="264"><span class="lineNum">     264 </span>            : static const struct soc15_reg_golden golden_settings_sdma_aldebaran[] = {</a>
<a name="265"><span class="lineNum">     265 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GB_ADDR_CONFIG, 0x0018773f, 0x00104002),</a>
<a name="266"><span class="lineNum">     266 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GB_ADDR_CONFIG_READ, 0x0018773f, 0x00104002),</a>
<a name="267"><span class="lineNum">     267 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="268"><span class="lineNum">     268 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_GB_ADDR_CONFIG, 0x0018773f, 0x00104002),</a>
<a name="269"><span class="lineNum">     269 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_GB_ADDR_CONFIG_READ, 0x0018773f, 0x00104002),</a>
<a name="270"><span class="lineNum">     270 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA1, 0, mmSDMA1_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="271"><span class="lineNum">     271 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA2, 0, mmSDMA2_GB_ADDR_CONFIG, 0x0018773f, 0x00104002),</a>
<a name="272"><span class="lineNum">     272 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA2, 0, mmSDMA2_GB_ADDR_CONFIG_READ, 0x0018773f, 0x00104002),</a>
<a name="273"><span class="lineNum">     273 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA3, 0, mmSDMA2_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="274"><span class="lineNum">     274 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA3, 0, mmSDMA3_GB_ADDR_CONFIG, 0x0018773f, 0x00104002),</a>
<a name="275"><span class="lineNum">     275 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA3, 0, mmSDMA3_GB_ADDR_CONFIG_READ, 0x0018773f, 0x00104002),</a>
<a name="276"><span class="lineNum">     276 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA3, 0, mmSDMA3_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="277"><span class="lineNum">     277 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA4, 0, mmSDMA4_GB_ADDR_CONFIG, 0x0018773f, 0x00104002),</a>
<a name="278"><span class="lineNum">     278 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA4, 0, mmSDMA4_GB_ADDR_CONFIG_READ, 0x0018773f, 0x00104002),</a>
<a name="279"><span class="lineNum">     279 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA4, 0, mmSDMA4_UTCL1_TIMEOUT, 0xffffffff, 0x00010001),</a>
<a name="280"><span class="lineNum">     280 </span>            : };</a>
<a name="281"><span class="lineNum">     281 </span>            : </a>
<a name="282"><span class="lineNum">     282 </span>            : static const struct soc15_reg_golden golden_settings_sdma_4_3[] = {</a>
<a name="283"><span class="lineNum">     283 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CHICKEN_BITS, 0xfe931f07, 0x02831f07),</a>
<a name="284"><span class="lineNum">     284 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_CLK_CTRL, 0xffffffff, 0x3f000100),</a>
<a name="285"><span class="lineNum">     285 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GB_ADDR_CONFIG, 0x0018773f, 0x00000002),</a>
<a name="286"><span class="lineNum">     286 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GB_ADDR_CONFIG_READ, 0x0018773f, 0x00000002),</a>
<a name="287"><span class="lineNum">     287 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_GFX_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="288"><span class="lineNum">     288 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_POWER_CNTL, 0x003fff07, 0x40000051),</a>
<a name="289"><span class="lineNum">     289 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC0_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="290"><span class="lineNum">     290 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_RLC1_RB_WPTR_POLL_CNTL, 0xfffffff7, 0x00403000),</a>
<a name="291"><span class="lineNum">     291 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_UTCL1_PAGE, 0x000003ff, 0x000003e0),</a>
<a name="292"><span class="lineNum">     292 </span>            :         SOC15_REG_GOLDEN_VALUE(SDMA0, 0, mmSDMA0_UTCL1_WATERMK, 0xfc000000, 0x03fbe1fe)</a>
<a name="293"><span class="lineNum">     293 </span>            : };</a>
<a name="294"><span class="lineNum">     294 </span>            : </a>
<a name="295"><span class="lineNum">     295 </span>            : static const struct soc15_ras_field_entry sdma_v4_0_ras_fields[] = {</a>
<a name="296"><span class="lineNum">     296 </span>            :         { &quot;SDMA_UCODE_BUF_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="297"><span class="lineNum">     297 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_UCODE_BUF_SED),</a>
<a name="298"><span class="lineNum">     298 </span>            :         0, 0,</a>
<a name="299"><span class="lineNum">     299 </span>            :         },</a>
<a name="300"><span class="lineNum">     300 </span>            :         { &quot;SDMA_RB_CMD_BUF_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="301"><span class="lineNum">     301 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_RB_CMD_BUF_SED),</a>
<a name="302"><span class="lineNum">     302 </span>            :         0, 0,</a>
<a name="303"><span class="lineNum">     303 </span>            :         },</a>
<a name="304"><span class="lineNum">     304 </span>            :         { &quot;SDMA_IB_CMD_BUF_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="305"><span class="lineNum">     305 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_IB_CMD_BUF_SED),</a>
<a name="306"><span class="lineNum">     306 </span>            :         0, 0,</a>
<a name="307"><span class="lineNum">     307 </span>            :         },</a>
<a name="308"><span class="lineNum">     308 </span>            :         { &quot;SDMA_UTCL1_RD_FIFO_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="309"><span class="lineNum">     309 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_UTCL1_RD_FIFO_SED),</a>
<a name="310"><span class="lineNum">     310 </span>            :         0, 0,</a>
<a name="311"><span class="lineNum">     311 </span>            :         },</a>
<a name="312"><span class="lineNum">     312 </span>            :         { &quot;SDMA_UTCL1_RDBST_FIFO_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="313"><span class="lineNum">     313 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_UTCL1_RDBST_FIFO_SED),</a>
<a name="314"><span class="lineNum">     314 </span>            :         0, 0,</a>
<a name="315"><span class="lineNum">     315 </span>            :         },</a>
<a name="316"><span class="lineNum">     316 </span>            :         { &quot;SDMA_DATA_LUT_FIFO_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="317"><span class="lineNum">     317 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_DATA_LUT_FIFO_SED),</a>
<a name="318"><span class="lineNum">     318 </span>            :         0, 0,</a>
<a name="319"><span class="lineNum">     319 </span>            :         },</a>
<a name="320"><span class="lineNum">     320 </span>            :         { &quot;SDMA_MBANK_DATA_BUF0_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="321"><span class="lineNum">     321 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF0_SED),</a>
<a name="322"><span class="lineNum">     322 </span>            :         0, 0,</a>
<a name="323"><span class="lineNum">     323 </span>            :         },</a>
<a name="324"><span class="lineNum">     324 </span>            :         { &quot;SDMA_MBANK_DATA_BUF1_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="325"><span class="lineNum">     325 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF1_SED),</a>
<a name="326"><span class="lineNum">     326 </span>            :         0, 0,</a>
<a name="327"><span class="lineNum">     327 </span>            :         },</a>
<a name="328"><span class="lineNum">     328 </span>            :         { &quot;SDMA_MBANK_DATA_BUF2_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="329"><span class="lineNum">     329 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF2_SED),</a>
<a name="330"><span class="lineNum">     330 </span>            :         0, 0,</a>
<a name="331"><span class="lineNum">     331 </span>            :         },</a>
<a name="332"><span class="lineNum">     332 </span>            :         { &quot;SDMA_MBANK_DATA_BUF3_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="333"><span class="lineNum">     333 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF3_SED),</a>
<a name="334"><span class="lineNum">     334 </span>            :         0, 0,</a>
<a name="335"><span class="lineNum">     335 </span>            :         },</a>
<a name="336"><span class="lineNum">     336 </span>            :         { &quot;SDMA_MBANK_DATA_BUF4_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="337"><span class="lineNum">     337 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF4_SED),</a>
<a name="338"><span class="lineNum">     338 </span>            :         0, 0,</a>
<a name="339"><span class="lineNum">     339 </span>            :         },</a>
<a name="340"><span class="lineNum">     340 </span>            :         { &quot;SDMA_MBANK_DATA_BUF5_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="341"><span class="lineNum">     341 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF5_SED),</a>
<a name="342"><span class="lineNum">     342 </span>            :         0, 0,</a>
<a name="343"><span class="lineNum">     343 </span>            :         },</a>
<a name="344"><span class="lineNum">     344 </span>            :         { &quot;SDMA_MBANK_DATA_BUF6_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="345"><span class="lineNum">     345 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF6_SED),</a>
<a name="346"><span class="lineNum">     346 </span>            :         0, 0,</a>
<a name="347"><span class="lineNum">     347 </span>            :         },</a>
<a name="348"><span class="lineNum">     348 </span>            :         { &quot;SDMA_MBANK_DATA_BUF7_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="349"><span class="lineNum">     349 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF7_SED),</a>
<a name="350"><span class="lineNum">     350 </span>            :         0, 0,</a>
<a name="351"><span class="lineNum">     351 </span>            :         },</a>
<a name="352"><span class="lineNum">     352 </span>            :         { &quot;SDMA_MBANK_DATA_BUF8_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="353"><span class="lineNum">     353 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF8_SED),</a>
<a name="354"><span class="lineNum">     354 </span>            :         0, 0,</a>
<a name="355"><span class="lineNum">     355 </span>            :         },</a>
<a name="356"><span class="lineNum">     356 </span>            :         { &quot;SDMA_MBANK_DATA_BUF9_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="357"><span class="lineNum">     357 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF9_SED),</a>
<a name="358"><span class="lineNum">     358 </span>            :         0, 0,</a>
<a name="359"><span class="lineNum">     359 </span>            :         },</a>
<a name="360"><span class="lineNum">     360 </span>            :         { &quot;SDMA_MBANK_DATA_BUF10_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="361"><span class="lineNum">     361 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF10_SED),</a>
<a name="362"><span class="lineNum">     362 </span>            :         0, 0,</a>
<a name="363"><span class="lineNum">     363 </span>            :         },</a>
<a name="364"><span class="lineNum">     364 </span>            :         { &quot;SDMA_MBANK_DATA_BUF11_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="365"><span class="lineNum">     365 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF11_SED),</a>
<a name="366"><span class="lineNum">     366 </span>            :         0, 0,</a>
<a name="367"><span class="lineNum">     367 </span>            :         },</a>
<a name="368"><span class="lineNum">     368 </span>            :         { &quot;SDMA_MBANK_DATA_BUF12_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="369"><span class="lineNum">     369 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF12_SED),</a>
<a name="370"><span class="lineNum">     370 </span>            :         0, 0,</a>
<a name="371"><span class="lineNum">     371 </span>            :         },</a>
<a name="372"><span class="lineNum">     372 </span>            :         { &quot;SDMA_MBANK_DATA_BUF13_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="373"><span class="lineNum">     373 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF13_SED),</a>
<a name="374"><span class="lineNum">     374 </span>            :         0, 0,</a>
<a name="375"><span class="lineNum">     375 </span>            :         },</a>
<a name="376"><span class="lineNum">     376 </span>            :         { &quot;SDMA_MBANK_DATA_BUF14_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="377"><span class="lineNum">     377 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF14_SED),</a>
<a name="378"><span class="lineNum">     378 </span>            :         0, 0,</a>
<a name="379"><span class="lineNum">     379 </span>            :         },</a>
<a name="380"><span class="lineNum">     380 </span>            :         { &quot;SDMA_MBANK_DATA_BUF15_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="381"><span class="lineNum">     381 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MBANK_DATA_BUF15_SED),</a>
<a name="382"><span class="lineNum">     382 </span>            :         0, 0,</a>
<a name="383"><span class="lineNum">     383 </span>            :         },</a>
<a name="384"><span class="lineNum">     384 </span>            :         { &quot;SDMA_SPLIT_DAT_BUF_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="385"><span class="lineNum">     385 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_SPLIT_DAT_BUF_SED),</a>
<a name="386"><span class="lineNum">     386 </span>            :         0, 0,</a>
<a name="387"><span class="lineNum">     387 </span>            :         },</a>
<a name="388"><span class="lineNum">     388 </span>            :         { &quot;SDMA_MC_WR_ADDR_FIFO_SED&quot;, SOC15_REG_ENTRY(SDMA0, 0, mmSDMA0_EDC_COUNTER),</a>
<a name="389"><span class="lineNum">     389 </span>            :         SOC15_REG_FIELD(SDMA0_EDC_COUNTER, SDMA_MC_WR_ADDR_FIFO_SED),</a>
<a name="390"><span class="lineNum">     390 </span>            :         0, 0,</a>
<a name="391"><span class="lineNum">     391 </span>            :         },</a>
<a name="392"><span class="lineNum">     392 </span>            : };</a>
<a name="393"><span class="lineNum">     393 </span>            : </a>
<a name="394"><span class="lineNum">     394 </span><span class="lineNoCov">          0 : static u32 sdma_v4_0_get_reg_offset(struct amdgpu_device *adev,</span></a>
<a name="395"><span class="lineNum">     395 </span>            :                 u32 instance, u32 offset)</a>
<a name="396"><span class="lineNum">     396 </span>            : {</a>
<a name="397"><span class="lineNum">     397 </span><span class="lineNoCov">          0 :         switch (instance) {</span></a>
<a name="398"><span class="lineNum">     398 </span>            :         case 0:</a>
<a name="399"><span class="lineNum">     399 </span><span class="lineNoCov">          0 :                 return (adev-&gt;reg_offset[SDMA0_HWIP][0][0] + offset);</span></a>
<a name="400"><span class="lineNum">     400 </span>            :         case 1:</a>
<a name="401"><span class="lineNum">     401 </span><span class="lineNoCov">          0 :                 return (adev-&gt;reg_offset[SDMA1_HWIP][0][0] + offset);</span></a>
<a name="402"><span class="lineNum">     402 </span>            :         case 2:</a>
<a name="403"><span class="lineNum">     403 </span><span class="lineNoCov">          0 :                 return (adev-&gt;reg_offset[SDMA2_HWIP][0][1] + offset);</span></a>
<a name="404"><span class="lineNum">     404 </span>            :         case 3:</a>
<a name="405"><span class="lineNum">     405 </span><span class="lineNoCov">          0 :                 return (adev-&gt;reg_offset[SDMA3_HWIP][0][1] + offset);</span></a>
<a name="406"><span class="lineNum">     406 </span>            :         case 4:</a>
<a name="407"><span class="lineNum">     407 </span><span class="lineNoCov">          0 :                 return (adev-&gt;reg_offset[SDMA4_HWIP][0][1] + offset);</span></a>
<a name="408"><span class="lineNum">     408 </span>            :         case 5:</a>
<a name="409"><span class="lineNum">     409 </span><span class="lineNoCov">          0 :                 return (adev-&gt;reg_offset[SDMA5_HWIP][0][1] + offset);</span></a>
<a name="410"><span class="lineNum">     410 </span>            :         case 6:</a>
<a name="411"><span class="lineNum">     411 </span><span class="lineNoCov">          0 :                 return (adev-&gt;reg_offset[SDMA6_HWIP][0][1] + offset);</span></a>
<a name="412"><span class="lineNum">     412 </span>            :         case 7:</a>
<a name="413"><span class="lineNum">     413 </span><span class="lineNoCov">          0 :                 return (adev-&gt;reg_offset[SDMA7_HWIP][0][1] + offset);</span></a>
<a name="414"><span class="lineNum">     414 </span>            :         default:</a>
<a name="415"><span class="lineNum">     415 </span>            :                 break;</a>
<a name="416"><span class="lineNum">     416 </span>            :         }</a>
<a name="417"><span class="lineNum">     417 </span>            :         return 0;</a>
<a name="418"><span class="lineNum">     418 </span>            : }</a>
<a name="419"><span class="lineNum">     419 </span>            : </a>
<a name="420"><span class="lineNum">     420 </span>            : static unsigned sdma_v4_0_seq_to_irq_id(int seq_num)</a>
<a name="421"><span class="lineNum">     421 </span>            : {</a>
<a name="422"><span class="lineNum">     422 </span>            :         switch (seq_num) {</a>
<a name="423"><span class="lineNum">     423 </span>            :         case 0:</a>
<a name="424"><span class="lineNum">     424 </span>            :                 return SOC15_IH_CLIENTID_SDMA0;</a>
<a name="425"><span class="lineNum">     425 </span>            :         case 1:</a>
<a name="426"><span class="lineNum">     426 </span>            :                 return SOC15_IH_CLIENTID_SDMA1;</a>
<a name="427"><span class="lineNum">     427 </span>            :         case 2:</a>
<a name="428"><span class="lineNum">     428 </span>            :                 return SOC15_IH_CLIENTID_SDMA2;</a>
<a name="429"><span class="lineNum">     429 </span>            :         case 3:</a>
<a name="430"><span class="lineNum">     430 </span>            :                 return SOC15_IH_CLIENTID_SDMA3;</a>
<a name="431"><span class="lineNum">     431 </span>            :         case 4:</a>
<a name="432"><span class="lineNum">     432 </span>            :                 return SOC15_IH_CLIENTID_SDMA4;</a>
<a name="433"><span class="lineNum">     433 </span>            :         case 5:</a>
<a name="434"><span class="lineNum">     434 </span>            :                 return SOC15_IH_CLIENTID_SDMA5;</a>
<a name="435"><span class="lineNum">     435 </span>            :         case 6:</a>
<a name="436"><span class="lineNum">     436 </span>            :                 return SOC15_IH_CLIENTID_SDMA6;</a>
<a name="437"><span class="lineNum">     437 </span>            :         case 7:</a>
<a name="438"><span class="lineNum">     438 </span>            :                 return SOC15_IH_CLIENTID_SDMA7;</a>
<a name="439"><span class="lineNum">     439 </span>            :         default:</a>
<a name="440"><span class="lineNum">     440 </span>            :                 break;</a>
<a name="441"><span class="lineNum">     441 </span>            :         }</a>
<a name="442"><span class="lineNum">     442 </span>            :         return -EINVAL;</a>
<a name="443"><span class="lineNum">     443 </span>            : }</a>
<a name="444"><span class="lineNum">     444 </span>            : </a>
<a name="445"><span class="lineNum">     445 </span>            : static int sdma_v4_0_irq_id_to_seq(unsigned client_id)</a>
<a name="446"><span class="lineNum">     446 </span>            : {</a>
<a name="447"><span class="lineNum">     447 </span>            :         switch (client_id) {</a>
<a name="448"><span class="lineNum">     448 </span>            :         case SOC15_IH_CLIENTID_SDMA0:</a>
<a name="449"><span class="lineNum">     449 </span>            :                 return 0;</a>
<a name="450"><span class="lineNum">     450 </span>            :         case SOC15_IH_CLIENTID_SDMA1:</a>
<a name="451"><span class="lineNum">     451 </span>            :                 return 1;</a>
<a name="452"><span class="lineNum">     452 </span>            :         case SOC15_IH_CLIENTID_SDMA2:</a>
<a name="453"><span class="lineNum">     453 </span>            :                 return 2;</a>
<a name="454"><span class="lineNum">     454 </span>            :         case SOC15_IH_CLIENTID_SDMA3:</a>
<a name="455"><span class="lineNum">     455 </span>            :                 return 3;</a>
<a name="456"><span class="lineNum">     456 </span>            :         case SOC15_IH_CLIENTID_SDMA4:</a>
<a name="457"><span class="lineNum">     457 </span>            :                 return 4;</a>
<a name="458"><span class="lineNum">     458 </span>            :         case SOC15_IH_CLIENTID_SDMA5:</a>
<a name="459"><span class="lineNum">     459 </span>            :                 return 5;</a>
<a name="460"><span class="lineNum">     460 </span>            :         case SOC15_IH_CLIENTID_SDMA6:</a>
<a name="461"><span class="lineNum">     461 </span>            :                 return 6;</a>
<a name="462"><span class="lineNum">     462 </span>            :         case SOC15_IH_CLIENTID_SDMA7:</a>
<a name="463"><span class="lineNum">     463 </span>            :                 return 7;</a>
<a name="464"><span class="lineNum">     464 </span>            :         default:</a>
<a name="465"><span class="lineNum">     465 </span>            :                 break;</a>
<a name="466"><span class="lineNum">     466 </span>            :         }</a>
<a name="467"><span class="lineNum">     467 </span>            :         return -EINVAL;</a>
<a name="468"><span class="lineNum">     468 </span>            : }</a>
<a name="469"><span class="lineNum">     469 </span>            : </a>
<a name="470"><span class="lineNum">     470 </span><span class="lineNoCov">          0 : static void sdma_v4_0_init_golden_registers(struct amdgpu_device *adev)</span></a>
<a name="471"><span class="lineNum">     471 </span>            : {</a>
<a name="472"><span class="lineNum">     472 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[SDMA0_HWIP][0]) {</span></a>
<a name="473"><span class="lineNum">     473 </span>            :         case IP_VERSION(4, 0, 0):</a>
<a name="474"><span class="lineNum">     474 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="475"><span class="lineNum">     475 </span>            :                                                 golden_settings_sdma_4,</a>
<a name="476"><span class="lineNum">     476 </span>            :                                                 ARRAY_SIZE(golden_settings_sdma_4));</a>
<a name="477"><span class="lineNum">     477 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="478"><span class="lineNum">     478 </span>            :                                                 golden_settings_sdma_vg10,</a>
<a name="479"><span class="lineNum">     479 </span>            :                                                 ARRAY_SIZE(golden_settings_sdma_vg10));</a>
<a name="480"><span class="lineNum">     480 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="481"><span class="lineNum">     481 </span>            :         case IP_VERSION(4, 0, 1):</a>
<a name="482"><span class="lineNum">     482 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="483"><span class="lineNum">     483 </span>            :                                                 golden_settings_sdma_4,</a>
<a name="484"><span class="lineNum">     484 </span>            :                                                 ARRAY_SIZE(golden_settings_sdma_4));</a>
<a name="485"><span class="lineNum">     485 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="486"><span class="lineNum">     486 </span>            :                                                 golden_settings_sdma_vg12,</a>
<a name="487"><span class="lineNum">     487 </span>            :                                                 ARRAY_SIZE(golden_settings_sdma_vg12));</a>
<a name="488"><span class="lineNum">     488 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="489"><span class="lineNum">     489 </span>            :         case IP_VERSION(4, 2, 0):</a>
<a name="490"><span class="lineNum">     490 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="491"><span class="lineNum">     491 </span>            :                                                 golden_settings_sdma0_4_2_init,</a>
<a name="492"><span class="lineNum">     492 </span>            :                                                 ARRAY_SIZE(golden_settings_sdma0_4_2_init));</a>
<a name="493"><span class="lineNum">     493 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="494"><span class="lineNum">     494 </span>            :                                                 golden_settings_sdma0_4_2,</a>
<a name="495"><span class="lineNum">     495 </span>            :                                                 ARRAY_SIZE(golden_settings_sdma0_4_2));</a>
<a name="496"><span class="lineNum">     496 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="497"><span class="lineNum">     497 </span>            :                                                 golden_settings_sdma1_4_2,</a>
<a name="498"><span class="lineNum">     498 </span>            :                                                 ARRAY_SIZE(golden_settings_sdma1_4_2));</a>
<a name="499"><span class="lineNum">     499 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="500"><span class="lineNum">     500 </span>            :         case IP_VERSION(4, 2, 2):</a>
<a name="501"><span class="lineNum">     501 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="502"><span class="lineNum">     502 </span>            :                                                 golden_settings_sdma_arct,</a>
<a name="503"><span class="lineNum">     503 </span>            :                                                 ARRAY_SIZE(golden_settings_sdma_arct));</a>
<a name="504"><span class="lineNum">     504 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="505"><span class="lineNum">     505 </span>            :         case IP_VERSION(4, 4, 0):</a>
<a name="506"><span class="lineNum">     506 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="507"><span class="lineNum">     507 </span>            :                                                 golden_settings_sdma_aldebaran,</a>
<a name="508"><span class="lineNum">     508 </span>            :                                                 ARRAY_SIZE(golden_settings_sdma_aldebaran));</a>
<a name="509"><span class="lineNum">     509 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="510"><span class="lineNum">     510 </span>            :         case IP_VERSION(4, 1, 0):</a>
<a name="511"><span class="lineNum">     511 </span>            :         case IP_VERSION(4, 1, 1):</a>
<a name="512"><span class="lineNum">     512 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="513"><span class="lineNum">     513 </span>            :                                                 golden_settings_sdma_4_1,</a>
<a name="514"><span class="lineNum">     514 </span>            :                                                 ARRAY_SIZE(golden_settings_sdma_4_1));</a>
<a name="515"><span class="lineNum">     515 </span><span class="lineNoCov">          0 :                 if (adev-&gt;apu_flags &amp; AMD_APU_IS_RAVEN2)</span></a>
<a name="516"><span class="lineNum">     516 </span><span class="lineNoCov">          0 :                         soc15_program_register_sequence(adev,</span></a>
<a name="517"><span class="lineNum">     517 </span>            :                                                         golden_settings_sdma_rv2,</a>
<a name="518"><span class="lineNum">     518 </span>            :                                                         ARRAY_SIZE(golden_settings_sdma_rv2));</a>
<a name="519"><span class="lineNum">     519 </span>            :                 else</a>
<a name="520"><span class="lineNum">     520 </span><span class="lineNoCov">          0 :                         soc15_program_register_sequence(adev,</span></a>
<a name="521"><span class="lineNum">     521 </span>            :                                                         golden_settings_sdma_rv1,</a>
<a name="522"><span class="lineNum">     522 </span>            :                                                         ARRAY_SIZE(golden_settings_sdma_rv1));</a>
<a name="523"><span class="lineNum">     523 </span>            :                 break;</a>
<a name="524"><span class="lineNum">     524 </span>            :         case IP_VERSION(4, 1, 2):</a>
<a name="525"><span class="lineNum">     525 </span><span class="lineNoCov">          0 :                 soc15_program_register_sequence(adev,</span></a>
<a name="526"><span class="lineNum">     526 </span>            :                                                 golden_settings_sdma_4_3,</a>
<a name="527"><span class="lineNum">     527 </span>            :                                                 ARRAY_SIZE(golden_settings_sdma_4_3));</a>
<a name="528"><span class="lineNum">     528 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="529"><span class="lineNum">     529 </span>            :         default:</a>
<a name="530"><span class="lineNum">     530 </span>            :                 break;</a>
<a name="531"><span class="lineNum">     531 </span>            :         }</a>
<a name="532"><span class="lineNum">     532 </span><span class="lineNoCov">          0 : }</span></a>
<a name="533"><span class="lineNum">     533 </span>            : </a>
<a name="534"><span class="lineNum">     534 </span><span class="lineNoCov">          0 : static void sdma_v4_0_setup_ulv(struct amdgpu_device *adev)</span></a>
<a name="535"><span class="lineNum">     535 </span>            : {</a>
<a name="536"><span class="lineNum">     536 </span>            :         int i;</a>
<a name="537"><span class="lineNum">     537 </span>            : </a>
<a name="538"><span class="lineNum">     538 </span>            :         /*</a>
<a name="539"><span class="lineNum">     539 </span>            :          * The only chips with SDMAv4 and ULV are VG10 and VG20.</a>
<a name="540"><span class="lineNum">     540 </span>            :          * Server SKUs take a different hysteresis setting from other SKUs.</a>
<a name="541"><span class="lineNum">     541 </span>            :          */</a>
<a name="542"><span class="lineNum">     542 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[SDMA0_HWIP][0]) {</span></a>
<a name="543"><span class="lineNum">     543 </span>            :         case IP_VERSION(4, 0, 0):</a>
<a name="544"><span class="lineNum">     544 </span><span class="lineNoCov">          0 :                 if (adev-&gt;pdev-&gt;device == 0x6860)</span></a>
<a name="545"><span class="lineNum">     545 </span>            :                         break;</a>
<a name="546"><span class="lineNum">     546 </span>            :                 return;</a>
<a name="547"><span class="lineNum">     547 </span>            :         case IP_VERSION(4, 2, 0):</a>
<a name="548"><span class="lineNum">     548 </span><span class="lineNoCov">          0 :                 if (adev-&gt;pdev-&gt;device == 0x66a1)</span></a>
<a name="549"><span class="lineNum">     549 </span>            :                         break;</a>
<a name="550"><span class="lineNum">     550 </span>            :                 return;</a>
<a name="551"><span class="lineNum">     551 </span>            :         default:</a>
<a name="552"><span class="lineNum">     552 </span>            :                 return;</a>
<a name="553"><span class="lineNum">     553 </span>            :         }</a>
<a name="554"><span class="lineNum">     554 </span>            : </a>
<a name="555"><span class="lineNum">     555 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="556"><span class="lineNum">     556 </span>            :                 uint32_t temp;</a>
<a name="557"><span class="lineNum">     557 </span>            : </a>
<a name="558"><span class="lineNum">     558 </span><span class="lineNoCov">          0 :                 temp = RREG32_SDMA(i, mmSDMA0_ULV_CNTL);</span></a>
<a name="559"><span class="lineNum">     559 </span><span class="lineNoCov">          0 :                 temp = REG_SET_FIELD(temp, SDMA0_ULV_CNTL, HYSTERESIS, 0x0);</span></a>
<a name="560"><span class="lineNum">     560 </span><span class="lineNoCov">          0 :                 WREG32_SDMA(i, mmSDMA0_ULV_CNTL, temp);</span></a>
<a name="561"><span class="lineNum">     561 </span>            :         }</a>
<a name="562"><span class="lineNum">     562 </span>            : }</a>
<a name="563"><span class="lineNum">     563 </span>            : </a>
<a name="564"><span class="lineNum">     564 </span><span class="lineNoCov">          0 : static int sdma_v4_0_init_inst_ctx(struct amdgpu_sdma_instance *sdma_inst)</span></a>
<a name="565"><span class="lineNum">     565 </span>            : {</a>
<a name="566"><span class="lineNum">     566 </span><span class="lineNoCov">          0 :         int err = 0;</span></a>
<a name="567"><span class="lineNum">     567 </span>            :         const struct sdma_firmware_header_v1_0 *hdr;</a>
<a name="568"><span class="lineNum">     568 </span>            : </a>
<a name="569"><span class="lineNum">     569 </span><span class="lineNoCov">          0 :         err = amdgpu_ucode_validate(sdma_inst-&gt;fw);</span></a>
<a name="570"><span class="lineNum">     570 </span><span class="lineNoCov">          0 :         if (err)</span></a>
<a name="571"><span class="lineNum">     571 </span>            :                 return err;</a>
<a name="572"><span class="lineNum">     572 </span>            : </a>
<a name="573"><span class="lineNum">     573 </span><span class="lineNoCov">          0 :         hdr = (const struct sdma_firmware_header_v1_0 *)sdma_inst-&gt;fw-&gt;data;</span></a>
<a name="574"><span class="lineNum">     574 </span><span class="lineNoCov">          0 :         sdma_inst-&gt;fw_version = le32_to_cpu(hdr-&gt;header.ucode_version);</span></a>
<a name="575"><span class="lineNum">     575 </span><span class="lineNoCov">          0 :         sdma_inst-&gt;feature_version = le32_to_cpu(hdr-&gt;ucode_feature_version);</span></a>
<a name="576"><span class="lineNum">     576 </span>            : </a>
<a name="577"><span class="lineNum">     577 </span><span class="lineNoCov">          0 :         if (sdma_inst-&gt;feature_version &gt;= 20)</span></a>
<a name="578"><span class="lineNum">     578 </span><span class="lineNoCov">          0 :                 sdma_inst-&gt;burst_nop = true;</span></a>
<a name="579"><span class="lineNum">     579 </span>            : </a>
<a name="580"><span class="lineNum">     580 </span>            :         return 0;</a>
<a name="581"><span class="lineNum">     581 </span>            : }</a>
<a name="582"><span class="lineNum">     582 </span>            : </a>
<a name="583"><span class="lineNum">     583 </span><span class="lineNoCov">          0 : static void sdma_v4_0_destroy_inst_ctx(struct amdgpu_device *adev)</span></a>
<a name="584"><span class="lineNum">     584 </span>            : {</a>
<a name="585"><span class="lineNum">     585 </span>            :         int i;</a>
<a name="586"><span class="lineNum">     586 </span>            : </a>
<a name="587"><span class="lineNum">     587 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="588"><span class="lineNum">     588 </span><span class="lineNoCov">          0 :                 release_firmware(adev-&gt;sdma.instance[i].fw);</span></a>
<a name="589"><span class="lineNum">     589 </span><span class="lineNoCov">          0 :                 adev-&gt;sdma.instance[i].fw = NULL;</span></a>
<a name="590"><span class="lineNum">     590 </span>            : </a>
<a name="591"><span class="lineNum">     591 </span>            :                 /* arcturus shares the same FW memory across</a>
<a name="592"><span class="lineNum">     592 </span>            :                    all SDMA isntances */</a>
<a name="593"><span class="lineNum">     593 </span><span class="lineNoCov">          0 :                 if (adev-&gt;ip_versions[SDMA0_HWIP][0] == IP_VERSION(4, 2, 2) ||</span></a>
<a name="594"><span class="lineNum">     594 </span>            :                     adev-&gt;ip_versions[SDMA0_HWIP][0] == IP_VERSION(4, 4, 0))</a>
<a name="595"><span class="lineNum">     595 </span>            :                         break;</a>
<a name="596"><span class="lineNum">     596 </span>            :         }</a>
<a name="597"><span class="lineNum">     597 </span>            : </a>
<a name="598"><span class="lineNum">     598 </span><span class="lineNoCov">          0 :         memset((void *)adev-&gt;sdma.instance, 0,</span></a>
<a name="599"><span class="lineNum">     599 </span>            :                 sizeof(struct amdgpu_sdma_instance) * AMDGPU_MAX_SDMA_INSTANCES);</a>
<a name="600"><span class="lineNum">     600 </span><span class="lineNoCov">          0 : }</span></a>
<a name="601"><span class="lineNum">     601 </span>            : </a>
<a name="602"><span class="lineNum">     602 </span>            : /**</a>
<a name="603"><span class="lineNum">     603 </span>            :  * sdma_v4_0_init_microcode - load ucode images from disk</a>
<a name="604"><span class="lineNum">     604 </span>            :  *</a>
<a name="605"><span class="lineNum">     605 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="606"><span class="lineNum">     606 </span>            :  *</a>
<a name="607"><span class="lineNum">     607 </span>            :  * Use the firmware interface to load the ucode images into</a>
<a name="608"><span class="lineNum">     608 </span>            :  * the driver (not loaded into hw).</a>
<a name="609"><span class="lineNum">     609 </span>            :  * Returns 0 on success, error on failure.</a>
<a name="610"><span class="lineNum">     610 </span>            :  */</a>
<a name="611"><span class="lineNum">     611 </span>            : </a>
<a name="612"><span class="lineNum">     612 </span>            : // emulation only, won't work on real chip</a>
<a name="613"><span class="lineNum">     613 </span>            : // vega10 real chip need to use PSP to load firmware</a>
<a name="614"><span class="lineNum">     614 </span><span class="lineNoCov">          0 : static int sdma_v4_0_init_microcode(struct amdgpu_device *adev)</span></a>
<a name="615"><span class="lineNum">     615 </span>            : {</a>
<a name="616"><span class="lineNum">     616 </span>            :         const char *chip_name;</a>
<a name="617"><span class="lineNum">     617 </span>            :         char fw_name[30];</a>
<a name="618"><span class="lineNum">     618 </span><span class="lineNoCov">          0 :         int err = 0, i;</span></a>
<a name="619"><span class="lineNum">     619 </span><span class="lineNoCov">          0 :         struct amdgpu_firmware_info *info = NULL;</span></a>
<a name="620"><span class="lineNum">     620 </span><span class="lineNoCov">          0 :         const struct common_firmware_header *header = NULL;</span></a>
<a name="621"><span class="lineNum">     621 </span>            : </a>
<a name="622"><span class="lineNum">     622 </span><span class="lineNoCov">          0 :         DRM_DEBUG(&quot;\n&quot;);</span></a>
<a name="623"><span class="lineNum">     623 </span>            : </a>
<a name="624"><span class="lineNum">     624 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[SDMA0_HWIP][0]) {</span></a>
<a name="625"><span class="lineNum">     625 </span>            :         case IP_VERSION(4, 0, 0):</a>
<a name="626"><span class="lineNum">     626 </span>            :                 chip_name = &quot;vega10&quot;;</a>
<a name="627"><span class="lineNum">     627 </span>            :                 break;</a>
<a name="628"><span class="lineNum">     628 </span>            :         case IP_VERSION(4, 0, 1):</a>
<a name="629"><span class="lineNum">     629 </span><span class="lineNoCov">          0 :                 chip_name = &quot;vega12&quot;;</span></a>
<a name="630"><span class="lineNum">     630 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="631"><span class="lineNum">     631 </span>            :         case IP_VERSION(4, 2, 0):</a>
<a name="632"><span class="lineNum">     632 </span><span class="lineNoCov">          0 :                 chip_name = &quot;vega20&quot;;</span></a>
<a name="633"><span class="lineNum">     633 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="634"><span class="lineNum">     634 </span>            :         case IP_VERSION(4, 1, 0):</a>
<a name="635"><span class="lineNum">     635 </span>            :         case IP_VERSION(4, 1, 1):</a>
<a name="636"><span class="lineNum">     636 </span><span class="lineNoCov">          0 :                 if (adev-&gt;apu_flags &amp; AMD_APU_IS_RAVEN2)</span></a>
<a name="637"><span class="lineNum">     637 </span>            :                         chip_name = &quot;raven2&quot;;</a>
<a name="638"><span class="lineNum">     638 </span><span class="lineNoCov">          0 :                 else if (adev-&gt;apu_flags &amp; AMD_APU_IS_PICASSO)</span></a>
<a name="639"><span class="lineNum">     639 </span>            :                         chip_name = &quot;picasso&quot;;</a>
<a name="640"><span class="lineNum">     640 </span>            :                 else</a>
<a name="641"><span class="lineNum">     641 </span><span class="lineNoCov">          0 :                         chip_name = &quot;raven&quot;;</span></a>
<a name="642"><span class="lineNum">     642 </span>            :                 break;</a>
<a name="643"><span class="lineNum">     643 </span>            :         case IP_VERSION(4, 2, 2):</a>
<a name="644"><span class="lineNum">     644 </span><span class="lineNoCov">          0 :                 chip_name = &quot;arcturus&quot;;</span></a>
<a name="645"><span class="lineNum">     645 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="646"><span class="lineNum">     646 </span>            :         case IP_VERSION(4, 1, 2):</a>
<a name="647"><span class="lineNum">     647 </span><span class="lineNoCov">          0 :                 if (adev-&gt;apu_flags &amp; AMD_APU_IS_RENOIR)</span></a>
<a name="648"><span class="lineNum">     648 </span>            :                         chip_name = &quot;renoir&quot;;</a>
<a name="649"><span class="lineNum">     649 </span>            :                 else</a>
<a name="650"><span class="lineNum">     650 </span><span class="lineNoCov">          0 :                         chip_name = &quot;green_sardine&quot;;</span></a>
<a name="651"><span class="lineNum">     651 </span>            :                 break;</a>
<a name="652"><span class="lineNum">     652 </span>            :         case IP_VERSION(4, 4, 0):</a>
<a name="653"><span class="lineNum">     653 </span><span class="lineNoCov">          0 :                 chip_name = &quot;aldebaran&quot;;</span></a>
<a name="654"><span class="lineNum">     654 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="655"><span class="lineNum">     655 </span>            :         default:</a>
<a name="656"><span class="lineNum">     656 </span><span class="lineNoCov">          0 :                 BUG();</span></a>
<a name="657"><span class="lineNum">     657 </span>            :         }</a>
<a name="658"><span class="lineNum">     658 </span>            : </a>
<a name="659"><span class="lineNum">     659 </span><span class="lineNoCov">          0 :         snprintf(fw_name, sizeof(fw_name), &quot;amdgpu/%s_sdma.bin&quot;, chip_name);</span></a>
<a name="660"><span class="lineNum">     660 </span>            : </a>
<a name="661"><span class="lineNum">     661 </span><span class="lineNoCov">          0 :         err = request_firmware(&amp;adev-&gt;sdma.instance[0].fw, fw_name, adev-&gt;dev);</span></a>
<a name="662"><span class="lineNum">     662 </span><span class="lineNoCov">          0 :         if (err)</span></a>
<a name="663"><span class="lineNum">     663 </span>            :                 goto out;</a>
<a name="664"><span class="lineNum">     664 </span>            : </a>
<a name="665"><span class="lineNum">     665 </span><span class="lineNoCov">          0 :         err = sdma_v4_0_init_inst_ctx(&amp;adev-&gt;sdma.instance[0]);</span></a>
<a name="666"><span class="lineNum">     666 </span><span class="lineNoCov">          0 :         if (err)</span></a>
<a name="667"><span class="lineNum">     667 </span>            :                 goto out;</a>
<a name="668"><span class="lineNum">     668 </span>            : </a>
<a name="669"><span class="lineNum">     669 </span><span class="lineNoCov">          0 :         for (i = 1; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="670"><span class="lineNum">     670 </span><span class="lineNoCov">          0 :                 if (adev-&gt;ip_versions[SDMA0_HWIP][0] == IP_VERSION(4, 2, 2) ||</span></a>
<a name="671"><span class="lineNum">     671 </span>            :                     adev-&gt;ip_versions[SDMA0_HWIP][0] == IP_VERSION(4, 4, 0)) {</a>
<a name="672"><span class="lineNum">     672 </span>            :                         /* Acturus &amp; Aldebaran will leverage the same FW memory</a>
<a name="673"><span class="lineNum">     673 </span>            :                            for every SDMA instance */</a>
<a name="674"><span class="lineNum">     674 </span><span class="lineNoCov">          0 :                         memcpy((void *)&amp;adev-&gt;sdma.instance[i],</span></a>
<a name="675"><span class="lineNum">     675 </span>            :                                (void *)&amp;adev-&gt;sdma.instance[0],</a>
<a name="676"><span class="lineNum">     676 </span>            :                                sizeof(struct amdgpu_sdma_instance));</a>
<a name="677"><span class="lineNum">     677 </span>            :                 }</a>
<a name="678"><span class="lineNum">     678 </span>            :                 else {</a>
<a name="679"><span class="lineNum">     679 </span><span class="lineNoCov">          0 :                         snprintf(fw_name, sizeof(fw_name), &quot;amdgpu/%s_sdma%d.bin&quot;, chip_name, i);</span></a>
<a name="680"><span class="lineNum">     680 </span>            : </a>
<a name="681"><span class="lineNum">     681 </span><span class="lineNoCov">          0 :                         err = request_firmware(&amp;adev-&gt;sdma.instance[i].fw, fw_name, adev-&gt;dev);</span></a>
<a name="682"><span class="lineNum">     682 </span><span class="lineNoCov">          0 :                         if (err)</span></a>
<a name="683"><span class="lineNum">     683 </span>            :                                 goto out;</a>
<a name="684"><span class="lineNum">     684 </span>            : </a>
<a name="685"><span class="lineNum">     685 </span><span class="lineNoCov">          0 :                         err = sdma_v4_0_init_inst_ctx(&amp;adev-&gt;sdma.instance[i]);</span></a>
<a name="686"><span class="lineNum">     686 </span><span class="lineNoCov">          0 :                         if (err)</span></a>
<a name="687"><span class="lineNum">     687 </span>            :                                 goto out;</a>
<a name="688"><span class="lineNum">     688 </span>            :                 }</a>
<a name="689"><span class="lineNum">     689 </span>            :         }</a>
<a name="690"><span class="lineNum">     690 </span>            : </a>
<a name="691"><span class="lineNum">     691 </span><span class="lineNoCov">          0 :         DRM_DEBUG(&quot;psp_load == '%s'\n&quot;,</span></a>
<a name="692"><span class="lineNum">     692 </span>            :                 adev-&gt;firmware.load_type == AMDGPU_FW_LOAD_PSP ? &quot;true&quot; : &quot;false&quot;);</a>
<a name="693"><span class="lineNum">     693 </span>            : </a>
<a name="694"><span class="lineNum">     694 </span><span class="lineNoCov">          0 :         if (adev-&gt;firmware.load_type == AMDGPU_FW_LOAD_PSP) {</span></a>
<a name="695"><span class="lineNum">     695 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="696"><span class="lineNum">     696 </span><span class="lineNoCov">          0 :                         info = &amp;adev-&gt;firmware.ucode[AMDGPU_UCODE_ID_SDMA0 + i];</span></a>
<a name="697"><span class="lineNum">     697 </span><span class="lineNoCov">          0 :                         info-&gt;ucode_id = AMDGPU_UCODE_ID_SDMA0 + i;</span></a>
<a name="698"><span class="lineNum">     698 </span><span class="lineNoCov">          0 :                         info-&gt;fw = adev-&gt;sdma.instance[i].fw;</span></a>
<a name="699"><span class="lineNum">     699 </span><span class="lineNoCov">          0 :                         header = (const struct common_firmware_header *)info-&gt;fw-&gt;data;</span></a>
<a name="700"><span class="lineNum">     700 </span><span class="lineNoCov">          0 :                         adev-&gt;firmware.fw_size +=</span></a>
<a name="701"><span class="lineNum">     701 </span><span class="lineNoCov">          0 :                                 ALIGN(le32_to_cpu(header-&gt;ucode_size_bytes), PAGE_SIZE);</span></a>
<a name="702"><span class="lineNum">     702 </span>            :                 }</a>
<a name="703"><span class="lineNum">     703 </span>            :         }</a>
<a name="704"><span class="lineNum">     704 </span>            : </a>
<a name="705"><span class="lineNum">     705 </span>            : out:</a>
<a name="706"><span class="lineNum">     706 </span><span class="lineNoCov">          0 :         if (err) {</span></a>
<a name="707"><span class="lineNum">     707 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;sdma_v4_0: Failed to load firmware \&quot;%s\&quot;\n&quot;, fw_name);</span></a>
<a name="708"><span class="lineNum">     708 </span><span class="lineNoCov">          0 :                 sdma_v4_0_destroy_inst_ctx(adev);</span></a>
<a name="709"><span class="lineNum">     709 </span>            :         }</a>
<a name="710"><span class="lineNum">     710 </span><span class="lineNoCov">          0 :         return err;</span></a>
<a name="711"><span class="lineNum">     711 </span>            : }</a>
<a name="712"><span class="lineNum">     712 </span>            : </a>
<a name="713"><span class="lineNum">     713 </span>            : /**</a>
<a name="714"><span class="lineNum">     714 </span>            :  * sdma_v4_0_ring_get_rptr - get the current read pointer</a>
<a name="715"><span class="lineNum">     715 </span>            :  *</a>
<a name="716"><span class="lineNum">     716 </span>            :  * @ring: amdgpu ring pointer</a>
<a name="717"><span class="lineNum">     717 </span>            :  *</a>
<a name="718"><span class="lineNum">     718 </span>            :  * Get the current rptr from the hardware (VEGA10+).</a>
<a name="719"><span class="lineNum">     719 </span>            :  */</a>
<a name="720"><span class="lineNum">     720 </span><span class="lineNoCov">          0 : static uint64_t sdma_v4_0_ring_get_rptr(struct amdgpu_ring *ring)</span></a>
<a name="721"><span class="lineNum">     721 </span>            : {</a>
<a name="722"><span class="lineNum">     722 </span>            :         u64 *rptr;</a>
<a name="723"><span class="lineNum">     723 </span>            : </a>
<a name="724"><span class="lineNum">     724 </span>            :         /* XXX check if swapping is necessary on BE */</a>
<a name="725"><span class="lineNum">     725 </span><span class="lineNoCov">          0 :         rptr = ((u64 *)ring-&gt;rptr_cpu_addr);</span></a>
<a name="726"><span class="lineNum">     726 </span>            : </a>
<a name="727"><span class="lineNum">     727 </span><span class="lineNoCov">          0 :         DRM_DEBUG(&quot;rptr before shift == 0x%016llx\n&quot;, *rptr);</span></a>
<a name="728"><span class="lineNum">     728 </span><span class="lineNoCov">          0 :         return ((*rptr) &gt;&gt; 2);</span></a>
<a name="729"><span class="lineNum">     729 </span>            : }</a>
<a name="730"><span class="lineNum">     730 </span>            : </a>
<a name="731"><span class="lineNum">     731 </span>            : /**</a>
<a name="732"><span class="lineNum">     732 </span>            :  * sdma_v4_0_ring_get_wptr - get the current write pointer</a>
<a name="733"><span class="lineNum">     733 </span>            :  *</a>
<a name="734"><span class="lineNum">     734 </span>            :  * @ring: amdgpu ring pointer</a>
<a name="735"><span class="lineNum">     735 </span>            :  *</a>
<a name="736"><span class="lineNum">     736 </span>            :  * Get the current wptr from the hardware (VEGA10+).</a>
<a name="737"><span class="lineNum">     737 </span>            :  */</a>
<a name="738"><span class="lineNum">     738 </span><span class="lineNoCov">          0 : static uint64_t sdma_v4_0_ring_get_wptr(struct amdgpu_ring *ring)</span></a>
<a name="739"><span class="lineNum">     739 </span>            : {</a>
<a name="740"><span class="lineNum">     740 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="741"><span class="lineNum">     741 </span>            :         u64 wptr;</a>
<a name="742"><span class="lineNum">     742 </span>            : </a>
<a name="743"><span class="lineNum">     743 </span><span class="lineNoCov">          0 :         if (ring-&gt;use_doorbell) {</span></a>
<a name="744"><span class="lineNum">     744 </span>            :                 /* XXX check if swapping is necessary on BE */</a>
<a name="745"><span class="lineNum">     745 </span><span class="lineNoCov">          0 :                 wptr = READ_ONCE(*((u64 *)ring-&gt;wptr_cpu_addr));</span></a>
<a name="746"><span class="lineNum">     746 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;wptr/doorbell before shift == 0x%016llx\n&quot;, wptr);</span></a>
<a name="747"><span class="lineNum">     747 </span>            :         } else {</a>
<a name="748"><span class="lineNum">     748 </span><span class="lineNoCov">          0 :                 wptr = RREG32_SDMA(ring-&gt;me, mmSDMA0_GFX_RB_WPTR_HI);</span></a>
<a name="749"><span class="lineNum">     749 </span><span class="lineNoCov">          0 :                 wptr = wptr &lt;&lt; 32;</span></a>
<a name="750"><span class="lineNum">     750 </span><span class="lineNoCov">          0 :                 wptr |= RREG32_SDMA(ring-&gt;me, mmSDMA0_GFX_RB_WPTR);</span></a>
<a name="751"><span class="lineNum">     751 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;wptr before shift [%i] wptr == 0x%016llx\n&quot;,</span></a>
<a name="752"><span class="lineNum">     752 </span>            :                                 ring-&gt;me, wptr);</a>
<a name="753"><span class="lineNum">     753 </span>            :         }</a>
<a name="754"><span class="lineNum">     754 </span>            : </a>
<a name="755"><span class="lineNum">     755 </span><span class="lineNoCov">          0 :         return wptr &gt;&gt; 2;</span></a>
<a name="756"><span class="lineNum">     756 </span>            : }</a>
<a name="757"><span class="lineNum">     757 </span>            : </a>
<a name="758"><span class="lineNum">     758 </span>            : /**</a>
<a name="759"><span class="lineNum">     759 </span>            :  * sdma_v4_0_ring_set_wptr - commit the write pointer</a>
<a name="760"><span class="lineNum">     760 </span>            :  *</a>
<a name="761"><span class="lineNum">     761 </span>            :  * @ring: amdgpu ring pointer</a>
<a name="762"><span class="lineNum">     762 </span>            :  *</a>
<a name="763"><span class="lineNum">     763 </span>            :  * Write the wptr back to the hardware (VEGA10+).</a>
<a name="764"><span class="lineNum">     764 </span>            :  */</a>
<a name="765"><span class="lineNum">     765 </span><span class="lineNoCov">          0 : static void sdma_v4_0_ring_set_wptr(struct amdgpu_ring *ring)</span></a>
<a name="766"><span class="lineNum">     766 </span>            : {</a>
<a name="767"><span class="lineNum">     767 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="768"><span class="lineNum">     768 </span>            : </a>
<a name="769"><span class="lineNum">     769 </span><span class="lineNoCov">          0 :         DRM_DEBUG(&quot;Setting write pointer\n&quot;);</span></a>
<a name="770"><span class="lineNum">     770 </span><span class="lineNoCov">          0 :         if (ring-&gt;use_doorbell) {</span></a>
<a name="771"><span class="lineNum">     771 </span><span class="lineNoCov">          0 :                 u64 *wb = (u64 *)ring-&gt;wptr_cpu_addr;</span></a>
<a name="772"><span class="lineNum">     772 </span>            : </a>
<a name="773"><span class="lineNum">     773 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;Using doorbell -- &quot;</span></a>
<a name="774"><span class="lineNum">     774 </span>            :                                 &quot;wptr_offs == 0x%08x &quot;</a>
<a name="775"><span class="lineNum">     775 </span>            :                                 &quot;lower_32_bits(ring-&gt;wptr &lt;&lt; 2) == 0x%08x &quot;</a>
<a name="776"><span class="lineNum">     776 </span>            :                                 &quot;upper_32_bits(ring-&gt;wptr &lt;&lt; 2) == 0x%08x\n&quot;,</a>
<a name="777"><span class="lineNum">     777 </span>            :                                 ring-&gt;wptr_offs,</a>
<a name="778"><span class="lineNum">     778 </span>            :                                 lower_32_bits(ring-&gt;wptr &lt;&lt; 2),</a>
<a name="779"><span class="lineNum">     779 </span>            :                                 upper_32_bits(ring-&gt;wptr &lt;&lt; 2));</a>
<a name="780"><span class="lineNum">     780 </span>            :                 /* XXX check if swapping is necessary on BE */</a>
<a name="781"><span class="lineNum">     781 </span><span class="lineNoCov">          0 :                 WRITE_ONCE(*wb, (ring-&gt;wptr &lt;&lt; 2));</span></a>
<a name="782"><span class="lineNum">     782 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;calling WDOORBELL64(0x%08x, 0x%016llx)\n&quot;,</span></a>
<a name="783"><span class="lineNum">     783 </span>            :                                 ring-&gt;doorbell_index, ring-&gt;wptr &lt;&lt; 2);</a>
<a name="784"><span class="lineNum">     784 </span><span class="lineNoCov">          0 :                 WDOORBELL64(ring-&gt;doorbell_index, ring-&gt;wptr &lt;&lt; 2);</span></a>
<a name="785"><span class="lineNum">     785 </span>            :         } else {</a>
<a name="786"><span class="lineNum">     786 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;Not using doorbell -- &quot;</span></a>
<a name="787"><span class="lineNum">     787 </span>            :                                 &quot;mmSDMA%i_GFX_RB_WPTR == 0x%08x &quot;</a>
<a name="788"><span class="lineNum">     788 </span>            :                                 &quot;mmSDMA%i_GFX_RB_WPTR_HI == 0x%08x\n&quot;,</a>
<a name="789"><span class="lineNum">     789 </span>            :                                 ring-&gt;me,</a>
<a name="790"><span class="lineNum">     790 </span>            :                                 lower_32_bits(ring-&gt;wptr &lt;&lt; 2),</a>
<a name="791"><span class="lineNum">     791 </span>            :                                 ring-&gt;me,</a>
<a name="792"><span class="lineNum">     792 </span>            :                                 upper_32_bits(ring-&gt;wptr &lt;&lt; 2));</a>
<a name="793"><span class="lineNum">     793 </span><span class="lineNoCov">          0 :                 WREG32_SDMA(ring-&gt;me, mmSDMA0_GFX_RB_WPTR,</span></a>
<a name="794"><span class="lineNum">     794 </span>            :                             lower_32_bits(ring-&gt;wptr &lt;&lt; 2));</a>
<a name="795"><span class="lineNum">     795 </span><span class="lineNoCov">          0 :                 WREG32_SDMA(ring-&gt;me, mmSDMA0_GFX_RB_WPTR_HI,</span></a>
<a name="796"><span class="lineNum">     796 </span>            :                             upper_32_bits(ring-&gt;wptr &lt;&lt; 2));</a>
<a name="797"><span class="lineNum">     797 </span>            :         }</a>
<a name="798"><span class="lineNum">     798 </span><span class="lineNoCov">          0 : }</span></a>
<a name="799"><span class="lineNum">     799 </span>            : </a>
<a name="800"><span class="lineNum">     800 </span>            : /**</a>
<a name="801"><span class="lineNum">     801 </span>            :  * sdma_v4_0_page_ring_get_wptr - get the current write pointer</a>
<a name="802"><span class="lineNum">     802 </span>            :  *</a>
<a name="803"><span class="lineNum">     803 </span>            :  * @ring: amdgpu ring pointer</a>
<a name="804"><span class="lineNum">     804 </span>            :  *</a>
<a name="805"><span class="lineNum">     805 </span>            :  * Get the current wptr from the hardware (VEGA10+).</a>
<a name="806"><span class="lineNum">     806 </span>            :  */</a>
<a name="807"><span class="lineNum">     807 </span><span class="lineNoCov">          0 : static uint64_t sdma_v4_0_page_ring_get_wptr(struct amdgpu_ring *ring)</span></a>
<a name="808"><span class="lineNum">     808 </span>            : {</a>
<a name="809"><span class="lineNum">     809 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="810"><span class="lineNum">     810 </span>            :         u64 wptr;</a>
<a name="811"><span class="lineNum">     811 </span>            : </a>
<a name="812"><span class="lineNum">     812 </span><span class="lineNoCov">          0 :         if (ring-&gt;use_doorbell) {</span></a>
<a name="813"><span class="lineNum">     813 </span>            :                 /* XXX check if swapping is necessary on BE */</a>
<a name="814"><span class="lineNum">     814 </span><span class="lineNoCov">          0 :                 wptr = READ_ONCE(*((u64 *)ring-&gt;wptr_cpu_addr));</span></a>
<a name="815"><span class="lineNum">     815 </span>            :         } else {</a>
<a name="816"><span class="lineNum">     816 </span><span class="lineNoCov">          0 :                 wptr = RREG32_SDMA(ring-&gt;me, mmSDMA0_PAGE_RB_WPTR_HI);</span></a>
<a name="817"><span class="lineNum">     817 </span><span class="lineNoCov">          0 :                 wptr = wptr &lt;&lt; 32;</span></a>
<a name="818"><span class="lineNum">     818 </span><span class="lineNoCov">          0 :                 wptr |= RREG32_SDMA(ring-&gt;me, mmSDMA0_PAGE_RB_WPTR);</span></a>
<a name="819"><span class="lineNum">     819 </span>            :         }</a>
<a name="820"><span class="lineNum">     820 </span>            : </a>
<a name="821"><span class="lineNum">     821 </span><span class="lineNoCov">          0 :         return wptr &gt;&gt; 2;</span></a>
<a name="822"><span class="lineNum">     822 </span>            : }</a>
<a name="823"><span class="lineNum">     823 </span>            : </a>
<a name="824"><span class="lineNum">     824 </span>            : /**</a>
<a name="825"><span class="lineNum">     825 </span>            :  * sdma_v4_0_page_ring_set_wptr - commit the write pointer</a>
<a name="826"><span class="lineNum">     826 </span>            :  *</a>
<a name="827"><span class="lineNum">     827 </span>            :  * @ring: amdgpu ring pointer</a>
<a name="828"><span class="lineNum">     828 </span>            :  *</a>
<a name="829"><span class="lineNum">     829 </span>            :  * Write the wptr back to the hardware (VEGA10+).</a>
<a name="830"><span class="lineNum">     830 </span>            :  */</a>
<a name="831"><span class="lineNum">     831 </span><span class="lineNoCov">          0 : static void sdma_v4_0_page_ring_set_wptr(struct amdgpu_ring *ring)</span></a>
<a name="832"><span class="lineNum">     832 </span>            : {</a>
<a name="833"><span class="lineNum">     833 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="834"><span class="lineNum">     834 </span>            : </a>
<a name="835"><span class="lineNum">     835 </span><span class="lineNoCov">          0 :         if (ring-&gt;use_doorbell) {</span></a>
<a name="836"><span class="lineNum">     836 </span><span class="lineNoCov">          0 :                 u64 *wb = (u64 *)ring-&gt;wptr_cpu_addr;</span></a>
<a name="837"><span class="lineNum">     837 </span>            : </a>
<a name="838"><span class="lineNum">     838 </span>            :                 /* XXX check if swapping is necessary on BE */</a>
<a name="839"><span class="lineNum">     839 </span><span class="lineNoCov">          0 :                 WRITE_ONCE(*wb, (ring-&gt;wptr &lt;&lt; 2));</span></a>
<a name="840"><span class="lineNum">     840 </span><span class="lineNoCov">          0 :                 WDOORBELL64(ring-&gt;doorbell_index, ring-&gt;wptr &lt;&lt; 2);</span></a>
<a name="841"><span class="lineNum">     841 </span>            :         } else {</a>
<a name="842"><span class="lineNum">     842 </span><span class="lineNoCov">          0 :                 uint64_t wptr = ring-&gt;wptr &lt;&lt; 2;</span></a>
<a name="843"><span class="lineNum">     843 </span>            : </a>
<a name="844"><span class="lineNum">     844 </span><span class="lineNoCov">          0 :                 WREG32_SDMA(ring-&gt;me, mmSDMA0_PAGE_RB_WPTR,</span></a>
<a name="845"><span class="lineNum">     845 </span>            :                             lower_32_bits(wptr));</a>
<a name="846"><span class="lineNum">     846 </span><span class="lineNoCov">          0 :                 WREG32_SDMA(ring-&gt;me, mmSDMA0_PAGE_RB_WPTR_HI,</span></a>
<a name="847"><span class="lineNum">     847 </span>            :                             upper_32_bits(wptr));</a>
<a name="848"><span class="lineNum">     848 </span>            :         }</a>
<a name="849"><span class="lineNum">     849 </span><span class="lineNoCov">          0 : }</span></a>
<a name="850"><span class="lineNum">     850 </span>            : </a>
<a name="851"><span class="lineNum">     851 </span><span class="lineNoCov">          0 : static void sdma_v4_0_ring_insert_nop(struct amdgpu_ring *ring, uint32_t count)</span></a>
<a name="852"><span class="lineNum">     852 </span>            : {</a>
<a name="853"><span class="lineNum">     853 </span><span class="lineNoCov">          0 :         struct amdgpu_sdma_instance *sdma = amdgpu_sdma_get_instance_from_ring(ring);</span></a>
<a name="854"><span class="lineNum">     854 </span>            :         int i;</a>
<a name="855"><span class="lineNum">     855 </span>            : </a>
<a name="856"><span class="lineNum">     856 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; count; i++)</span></a>
<a name="857"><span class="lineNum">     857 </span><span class="lineNoCov">          0 :                 if (sdma &amp;&amp; sdma-&gt;burst_nop &amp;&amp; (i == 0))</span></a>
<a name="858"><span class="lineNum">     858 </span><span class="lineNoCov">          0 :                         amdgpu_ring_write(ring, ring-&gt;funcs-&gt;nop |</span></a>
<a name="859"><span class="lineNum">     859 </span><span class="lineNoCov">          0 :                                 SDMA_PKT_NOP_HEADER_COUNT(count - 1));</span></a>
<a name="860"><span class="lineNum">     860 </span>            :                 else</a>
<a name="861"><span class="lineNum">     861 </span><span class="lineNoCov">          0 :                         amdgpu_ring_write(ring, ring-&gt;funcs-&gt;nop);</span></a>
<a name="862"><span class="lineNum">     862 </span><span class="lineNoCov">          0 : }</span></a>
<a name="863"><span class="lineNum">     863 </span>            : </a>
<a name="864"><span class="lineNum">     864 </span>            : /**</a>
<a name="865"><span class="lineNum">     865 </span>            :  * sdma_v4_0_ring_emit_ib - Schedule an IB on the DMA engine</a>
<a name="866"><span class="lineNum">     866 </span>            :  *</a>
<a name="867"><span class="lineNum">     867 </span>            :  * @ring: amdgpu ring pointer</a>
<a name="868"><span class="lineNum">     868 </span>            :  * @job: job to retrieve vmid from</a>
<a name="869"><span class="lineNum">     869 </span>            :  * @ib: IB object to schedule</a>
<a name="870"><span class="lineNum">     870 </span>            :  * @flags: unused</a>
<a name="871"><span class="lineNum">     871 </span>            :  *</a>
<a name="872"><span class="lineNum">     872 </span>            :  * Schedule an IB in the DMA ring (VEGA10).</a>
<a name="873"><span class="lineNum">     873 </span>            :  */</a>
<a name="874"><span class="lineNum">     874 </span><span class="lineNoCov">          0 : static void sdma_v4_0_ring_emit_ib(struct amdgpu_ring *ring,</span></a>
<a name="875"><span class="lineNum">     875 </span>            :                                    struct amdgpu_job *job,</a>
<a name="876"><span class="lineNum">     876 </span>            :                                    struct amdgpu_ib *ib,</a>
<a name="877"><span class="lineNum">     877 </span>            :                                    uint32_t flags)</a>
<a name="878"><span class="lineNum">     878 </span>            : {</a>
<a name="879"><span class="lineNum">     879 </span><span class="lineNoCov">          0 :         unsigned vmid = AMDGPU_JOB_GET_VMID(job);</span></a>
<a name="880"><span class="lineNum">     880 </span>            : </a>
<a name="881"><span class="lineNum">     881 </span>            :         /* IB packet must end on a 8 DW boundary */</a>
<a name="882"><span class="lineNum">     882 </span><span class="lineNoCov">          0 :         sdma_v4_0_ring_insert_nop(ring, (2 - lower_32_bits(ring-&gt;wptr)) &amp; 7);</span></a>
<a name="883"><span class="lineNum">     883 </span>            : </a>
<a name="884"><span class="lineNum">     884 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, SDMA_PKT_HEADER_OP(SDMA_OP_INDIRECT) |</span></a>
<a name="885"><span class="lineNum">     885 </span><span class="lineNoCov">          0 :                           SDMA_PKT_INDIRECT_HEADER_VMID(vmid &amp; 0xf));</span></a>
<a name="886"><span class="lineNum">     886 </span>            :         /* base must be 32 byte aligned */</a>
<a name="887"><span class="lineNum">     887 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(ib-&gt;gpu_addr) &amp; 0xffffffe0);</span></a>
<a name="888"><span class="lineNum">     888 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(ib-&gt;gpu_addr));</span></a>
<a name="889"><span class="lineNum">     889 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, ib-&gt;length_dw);</span></a>
<a name="890"><span class="lineNum">     890 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="891"><span class="lineNum">     891 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0);</span></a>
<a name="892"><span class="lineNum">     892 </span>            : </a>
<a name="893"><span class="lineNum">     893 </span><span class="lineNoCov">          0 : }</span></a>
<a name="894"><span class="lineNum">     894 </span>            : </a>
<a name="895"><span class="lineNum">     895 </span><span class="lineNoCov">          0 : static void sdma_v4_0_wait_reg_mem(struct amdgpu_ring *ring,</span></a>
<a name="896"><span class="lineNum">     896 </span>            :                                    int mem_space, int hdp,</a>
<a name="897"><span class="lineNum">     897 </span>            :                                    uint32_t addr0, uint32_t addr1,</a>
<a name="898"><span class="lineNum">     898 </span>            :                                    uint32_t ref, uint32_t mask,</a>
<a name="899"><span class="lineNum">     899 </span>            :                                    uint32_t inv)</a>
<a name="900"><span class="lineNum">     900 </span>            : {</a>
<a name="901"><span class="lineNum">     901 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, SDMA_PKT_HEADER_OP(SDMA_OP_POLL_REGMEM) |</span></a>
<a name="902"><span class="lineNum">     902 </span><span class="lineNoCov">          0 :                           SDMA_PKT_POLL_REGMEM_HEADER_HDP_FLUSH(hdp) |</span></a>
<a name="903"><span class="lineNum">     903 </span><span class="lineNoCov">          0 :                           SDMA_PKT_POLL_REGMEM_HEADER_MEM_POLL(mem_space) |</span></a>
<a name="904"><span class="lineNum">     904 </span>            :                           SDMA_PKT_POLL_REGMEM_HEADER_FUNC(3)); /* == */</a>
<a name="905"><span class="lineNum">     905 </span><span class="lineNoCov">          0 :         if (mem_space) {</span></a>
<a name="906"><span class="lineNum">     906 </span>            :                 /* memory */</a>
<a name="907"><span class="lineNum">     907 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, addr0);</span></a>
<a name="908"><span class="lineNum">     908 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, addr1);</span></a>
<a name="909"><span class="lineNum">     909 </span>            :         } else {</a>
<a name="910"><span class="lineNum">     910 </span>            :                 /* registers */</a>
<a name="911"><span class="lineNum">     911 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, addr0 &lt;&lt; 2);</span></a>
<a name="912"><span class="lineNum">     912 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, addr1 &lt;&lt; 2);</span></a>
<a name="913"><span class="lineNum">     913 </span>            :         }</a>
<a name="914"><span class="lineNum">     914 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, ref); /* reference */</span></a>
<a name="915"><span class="lineNum">     915 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, mask); /* mask */</span></a>
<a name="916"><span class="lineNum">     916 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, SDMA_PKT_POLL_REGMEM_DW5_RETRY_COUNT(0xfff) |</span></a>
<a name="917"><span class="lineNum">     917 </span><span class="lineNoCov">          0 :                           SDMA_PKT_POLL_REGMEM_DW5_INTERVAL(inv)); /* retry count, poll interval */</span></a>
<a name="918"><span class="lineNum">     918 </span><span class="lineNoCov">          0 : }</span></a>
<a name="919"><span class="lineNum">     919 </span>            : </a>
<a name="920"><span class="lineNum">     920 </span>            : /**</a>
<a name="921"><span class="lineNum">     921 </span>            :  * sdma_v4_0_ring_emit_hdp_flush - emit an hdp flush on the DMA ring</a>
<a name="922"><span class="lineNum">     922 </span>            :  *</a>
<a name="923"><span class="lineNum">     923 </span>            :  * @ring: amdgpu ring pointer</a>
<a name="924"><span class="lineNum">     924 </span>            :  *</a>
<a name="925"><span class="lineNum">     925 </span>            :  * Emit an hdp flush packet on the requested DMA ring.</a>
<a name="926"><span class="lineNum">     926 </span>            :  */</a>
<a name="927"><span class="lineNum">     927 </span><span class="lineNoCov">          0 : static void sdma_v4_0_ring_emit_hdp_flush(struct amdgpu_ring *ring)</span></a>
<a name="928"><span class="lineNum">     928 </span>            : {</a>
<a name="929"><span class="lineNum">     929 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="930"><span class="lineNum">     930 </span><span class="lineNoCov">          0 :         u32 ref_and_mask = 0;</span></a>
<a name="931"><span class="lineNum">     931 </span><span class="lineNoCov">          0 :         const struct nbio_hdp_flush_reg *nbio_hf_reg = adev-&gt;nbio.hdp_flush_reg;</span></a>
<a name="932"><span class="lineNum">     932 </span>            : </a>
<a name="933"><span class="lineNum">     933 </span><span class="lineNoCov">          0 :         ref_and_mask = nbio_hf_reg-&gt;ref_and_mask_sdma0 &lt;&lt; ring-&gt;me;</span></a>
<a name="934"><span class="lineNum">     934 </span>            : </a>
<a name="935"><span class="lineNum">     935 </span><span class="lineNoCov">          0 :         sdma_v4_0_wait_reg_mem(ring, 0, 1,</span></a>
<a name="936"><span class="lineNum">     936 </span><span class="lineNoCov">          0 :                                adev-&gt;nbio.funcs-&gt;get_hdp_flush_done_offset(adev),</span></a>
<a name="937"><span class="lineNum">     937 </span><span class="lineNoCov">          0 :                                adev-&gt;nbio.funcs-&gt;get_hdp_flush_req_offset(adev),</span></a>
<a name="938"><span class="lineNum">     938 </span>            :                                ref_and_mask, ref_and_mask, 10);</a>
<a name="939"><span class="lineNum">     939 </span><span class="lineNoCov">          0 : }</span></a>
<a name="940"><span class="lineNum">     940 </span>            : </a>
<a name="941"><span class="lineNum">     941 </span>            : /**</a>
<a name="942"><span class="lineNum">     942 </span>            :  * sdma_v4_0_ring_emit_fence - emit a fence on the DMA ring</a>
<a name="943"><span class="lineNum">     943 </span>            :  *</a>
<a name="944"><span class="lineNum">     944 </span>            :  * @ring: amdgpu ring pointer</a>
<a name="945"><span class="lineNum">     945 </span>            :  * @addr: address</a>
<a name="946"><span class="lineNum">     946 </span>            :  * @seq: sequence number</a>
<a name="947"><span class="lineNum">     947 </span>            :  * @flags: fence related flags</a>
<a name="948"><span class="lineNum">     948 </span>            :  *</a>
<a name="949"><span class="lineNum">     949 </span>            :  * Add a DMA fence packet to the ring to write</a>
<a name="950"><span class="lineNum">     950 </span>            :  * the fence seq number and DMA trap packet to generate</a>
<a name="951"><span class="lineNum">     951 </span>            :  * an interrupt if needed (VEGA10).</a>
<a name="952"><span class="lineNum">     952 </span>            :  */</a>
<a name="953"><span class="lineNum">     953 </span><span class="lineNoCov">          0 : static void sdma_v4_0_ring_emit_fence(struct amdgpu_ring *ring, u64 addr, u64 seq,</span></a>
<a name="954"><span class="lineNum">     954 </span>            :                                       unsigned flags)</a>
<a name="955"><span class="lineNum">     955 </span>            : {</a>
<a name="956"><span class="lineNum">     956 </span><span class="lineNoCov">          0 :         bool write64bit = flags &amp; AMDGPU_FENCE_FLAG_64BIT;</span></a>
<a name="957"><span class="lineNum">     957 </span>            :         /* write the fence */</a>
<a name="958"><span class="lineNum">     958 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, SDMA_PKT_HEADER_OP(SDMA_OP_FENCE));</span></a>
<a name="959"><span class="lineNum">     959 </span>            :         /* zero in first two bits */</a>
<a name="960"><span class="lineNum">     960 </span><span class="lineNoCov">          0 :         BUG_ON(addr &amp; 0x3);</span></a>
<a name="961"><span class="lineNum">     961 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(addr));</span></a>
<a name="962"><span class="lineNum">     962 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(addr));</span></a>
<a name="963"><span class="lineNum">     963 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(seq));</span></a>
<a name="964"><span class="lineNum">     964 </span>            : </a>
<a name="965"><span class="lineNum">     965 </span>            :         /* optionally write high bits as well */</a>
<a name="966"><span class="lineNum">     966 </span><span class="lineNoCov">          0 :         if (write64bit) {</span></a>
<a name="967"><span class="lineNum">     967 </span><span class="lineNoCov">          0 :                 addr += 4;</span></a>
<a name="968"><span class="lineNum">     968 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, SDMA_PKT_HEADER_OP(SDMA_OP_FENCE));</span></a>
<a name="969"><span class="lineNum">     969 </span>            :                 /* zero in first two bits */</a>
<a name="970"><span class="lineNum">     970 </span><span class="lineNoCov">          0 :                 BUG_ON(addr &amp; 0x3);</span></a>
<a name="971"><span class="lineNum">     971 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, lower_32_bits(addr));</span></a>
<a name="972"><span class="lineNum">     972 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, upper_32_bits(addr));</span></a>
<a name="973"><span class="lineNum">     973 </span><span class="lineNoCov">          0 :                 amdgpu_ring_write(ring, upper_32_bits(seq));</span></a>
<a name="974"><span class="lineNum">     974 </span>            :         }</a>
<a name="975"><span class="lineNum">     975 </span>            : </a>
<a name="976"><span class="lineNum">     976 </span>            :         /* generate an interrupt */</a>
<a name="977"><span class="lineNum">     977 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, SDMA_PKT_HEADER_OP(SDMA_OP_TRAP));</span></a>
<a name="978"><span class="lineNum">     978 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, SDMA_PKT_TRAP_INT_CONTEXT_INT_CONTEXT(0));</span></a>
<a name="979"><span class="lineNum">     979 </span><span class="lineNoCov">          0 : }</span></a>
<a name="980"><span class="lineNum">     980 </span>            : </a>
<a name="981"><span class="lineNum">     981 </span>            : </a>
<a name="982"><span class="lineNum">     982 </span>            : /**</a>
<a name="983"><span class="lineNum">     983 </span>            :  * sdma_v4_0_gfx_stop - stop the gfx async dma engines</a>
<a name="984"><span class="lineNum">     984 </span>            :  *</a>
<a name="985"><span class="lineNum">     985 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="986"><span class="lineNum">     986 </span>            :  *</a>
<a name="987"><span class="lineNum">     987 </span>            :  * Stop the gfx async dma ring buffers (VEGA10).</a>
<a name="988"><span class="lineNum">     988 </span>            :  */</a>
<a name="989"><span class="lineNum">     989 </span><span class="lineNoCov">          0 : static void sdma_v4_0_gfx_stop(struct amdgpu_device *adev)</span></a>
<a name="990"><span class="lineNum">     990 </span>            : {</a>
<a name="991"><span class="lineNum">     991 </span>            :         struct amdgpu_ring *sdma[AMDGPU_MAX_SDMA_INSTANCES];</a>
<a name="992"><span class="lineNum">     992 </span>            :         u32 rb_cntl, ib_cntl;</a>
<a name="993"><span class="lineNum">     993 </span><span class="lineNoCov">          0 :         int i, unset = 0;</span></a>
<a name="994"><span class="lineNum">     994 </span>            : </a>
<a name="995"><span class="lineNum">     995 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="996"><span class="lineNum">     996 </span><span class="lineNoCov">          0 :                 sdma[i] = &amp;adev-&gt;sdma.instance[i].ring;</span></a>
<a name="997"><span class="lineNum">     997 </span>            : </a>
<a name="998"><span class="lineNum">     998 </span><span class="lineNoCov">          0 :                 if ((adev-&gt;mman.buffer_funcs_ring == sdma[i]) &amp;&amp; unset != 1) {</span></a>
<a name="999"><span class="lineNum">     999 </span><span class="lineNoCov">          0 :                         amdgpu_ttm_set_buffer_funcs_status(adev, false);</span></a>
<a name="1000"><span class="lineNum">    1000 </span><span class="lineNoCov">          0 :                         unset = 1;</span></a>
<a name="1001"><span class="lineNum">    1001 </span>            :                 }</a>
<a name="1002"><span class="lineNum">    1002 </span>            : </a>
<a name="1003"><span class="lineNum">    1003 </span><span class="lineNoCov">          0 :                 rb_cntl = RREG32_SDMA(i, mmSDMA0_GFX_RB_CNTL);</span></a>
<a name="1004"><span class="lineNum">    1004 </span><span class="lineNoCov">          0 :                 rb_cntl = REG_SET_FIELD(rb_cntl, SDMA0_GFX_RB_CNTL, RB_ENABLE, 0);</span></a>
<a name="1005"><span class="lineNum">    1005 </span><span class="lineNoCov">          0 :                 WREG32_SDMA(i, mmSDMA0_GFX_RB_CNTL, rb_cntl);</span></a>
<a name="1006"><span class="lineNum">    1006 </span><span class="lineNoCov">          0 :                 ib_cntl = RREG32_SDMA(i, mmSDMA0_GFX_IB_CNTL);</span></a>
<a name="1007"><span class="lineNum">    1007 </span><span class="lineNoCov">          0 :                 ib_cntl = REG_SET_FIELD(ib_cntl, SDMA0_GFX_IB_CNTL, IB_ENABLE, 0);</span></a>
<a name="1008"><span class="lineNum">    1008 </span><span class="lineNoCov">          0 :                 WREG32_SDMA(i, mmSDMA0_GFX_IB_CNTL, ib_cntl);</span></a>
<a name="1009"><span class="lineNum">    1009 </span>            :         }</a>
<a name="1010"><span class="lineNum">    1010 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1011"><span class="lineNum">    1011 </span>            : </a>
<a name="1012"><span class="lineNum">    1012 </span>            : /**</a>
<a name="1013"><span class="lineNum">    1013 </span>            :  * sdma_v4_0_rlc_stop - stop the compute async dma engines</a>
<a name="1014"><span class="lineNum">    1014 </span>            :  *</a>
<a name="1015"><span class="lineNum">    1015 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="1016"><span class="lineNum">    1016 </span>            :  *</a>
<a name="1017"><span class="lineNum">    1017 </span>            :  * Stop the compute async dma queues (VEGA10).</a>
<a name="1018"><span class="lineNum">    1018 </span>            :  */</a>
<a name="1019"><span class="lineNum">    1019 </span>            : static void sdma_v4_0_rlc_stop(struct amdgpu_device *adev)</a>
<a name="1020"><span class="lineNum">    1020 </span>            : {</a>
<a name="1021"><span class="lineNum">    1021 </span>            :         /* XXX todo */</a>
<a name="1022"><span class="lineNum">    1022 </span>            : }</a>
<a name="1023"><span class="lineNum">    1023 </span>            : </a>
<a name="1024"><span class="lineNum">    1024 </span>            : /**</a>
<a name="1025"><span class="lineNum">    1025 </span>            :  * sdma_v4_0_page_stop - stop the page async dma engines</a>
<a name="1026"><span class="lineNum">    1026 </span>            :  *</a>
<a name="1027"><span class="lineNum">    1027 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="1028"><span class="lineNum">    1028 </span>            :  *</a>
<a name="1029"><span class="lineNum">    1029 </span>            :  * Stop the page async dma ring buffers (VEGA10).</a>
<a name="1030"><span class="lineNum">    1030 </span>            :  */</a>
<a name="1031"><span class="lineNum">    1031 </span><span class="lineNoCov">          0 : static void sdma_v4_0_page_stop(struct amdgpu_device *adev)</span></a>
<a name="1032"><span class="lineNum">    1032 </span>            : {</a>
<a name="1033"><span class="lineNum">    1033 </span>            :         struct amdgpu_ring *sdma[AMDGPU_MAX_SDMA_INSTANCES];</a>
<a name="1034"><span class="lineNum">    1034 </span>            :         u32 rb_cntl, ib_cntl;</a>
<a name="1035"><span class="lineNum">    1035 </span>            :         int i;</a>
<a name="1036"><span class="lineNum">    1036 </span><span class="lineNoCov">          0 :         bool unset = false;</span></a>
<a name="1037"><span class="lineNum">    1037 </span>            : </a>
<a name="1038"><span class="lineNum">    1038 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="1039"><span class="lineNum">    1039 </span><span class="lineNoCov">          0 :                 sdma[i] = &amp;adev-&gt;sdma.instance[i].page;</span></a>
<a name="1040"><span class="lineNum">    1040 </span>            : </a>
<a name="1041"><span class="lineNum">    1041 </span><span class="lineNoCov">          0 :                 if ((adev-&gt;mman.buffer_funcs_ring == sdma[i]) &amp;&amp;</span></a>
<a name="1042"><span class="lineNum">    1042 </span>            :                         (!unset)) {</a>
<a name="1043"><span class="lineNum">    1043 </span><span class="lineNoCov">          0 :                         amdgpu_ttm_set_buffer_funcs_status(adev, false);</span></a>
<a name="1044"><span class="lineNum">    1044 </span><span class="lineNoCov">          0 :                         unset = true;</span></a>
<a name="1045"><span class="lineNum">    1045 </span>            :                 }</a>
<a name="1046"><span class="lineNum">    1046 </span>            : </a>
<a name="1047"><span class="lineNum">    1047 </span><span class="lineNoCov">          0 :                 rb_cntl = RREG32_SDMA(i, mmSDMA0_PAGE_RB_CNTL);</span></a>
<a name="1048"><span class="lineNum">    1048 </span><span class="lineNoCov">          0 :                 rb_cntl = REG_SET_FIELD(rb_cntl, SDMA0_PAGE_RB_CNTL,</span></a>
<a name="1049"><span class="lineNum">    1049 </span>            :                                         RB_ENABLE, 0);</a>
<a name="1050"><span class="lineNum">    1050 </span><span class="lineNoCov">          0 :                 WREG32_SDMA(i, mmSDMA0_PAGE_RB_CNTL, rb_cntl);</span></a>
<a name="1051"><span class="lineNum">    1051 </span><span class="lineNoCov">          0 :                 ib_cntl = RREG32_SDMA(i, mmSDMA0_PAGE_IB_CNTL);</span></a>
<a name="1052"><span class="lineNum">    1052 </span><span class="lineNoCov">          0 :                 ib_cntl = REG_SET_FIELD(ib_cntl, SDMA0_PAGE_IB_CNTL,</span></a>
<a name="1053"><span class="lineNum">    1053 </span>            :                                         IB_ENABLE, 0);</a>
<a name="1054"><span class="lineNum">    1054 </span><span class="lineNoCov">          0 :                 WREG32_SDMA(i, mmSDMA0_PAGE_IB_CNTL, ib_cntl);</span></a>
<a name="1055"><span class="lineNum">    1055 </span>            :         }</a>
<a name="1056"><span class="lineNum">    1056 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1057"><span class="lineNum">    1057 </span>            : </a>
<a name="1058"><span class="lineNum">    1058 </span>            : /**</a>
<a name="1059"><span class="lineNum">    1059 </span>            :  * sdma_v4_0_ctx_switch_enable - stop the async dma engines context switch</a>
<a name="1060"><span class="lineNum">    1060 </span>            :  *</a>
<a name="1061"><span class="lineNum">    1061 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="1062"><span class="lineNum">    1062 </span>            :  * @enable: enable/disable the DMA MEs context switch.</a>
<a name="1063"><span class="lineNum">    1063 </span>            :  *</a>
<a name="1064"><span class="lineNum">    1064 </span>            :  * Halt or unhalt the async dma engines context switch (VEGA10).</a>
<a name="1065"><span class="lineNum">    1065 </span>            :  */</a>
<a name="1066"><span class="lineNum">    1066 </span><span class="lineNoCov">          0 : static void sdma_v4_0_ctx_switch_enable(struct amdgpu_device *adev, bool enable)</span></a>
<a name="1067"><span class="lineNum">    1067 </span>            : {</a>
<a name="1068"><span class="lineNum">    1068 </span><span class="lineNoCov">          0 :         u32 f32_cntl, phase_quantum = 0;</span></a>
<a name="1069"><span class="lineNum">    1069 </span>            :         int i;</a>
<a name="1070"><span class="lineNum">    1070 </span>            : </a>
<a name="1071"><span class="lineNum">    1071 </span><span class="lineNoCov">          0 :         if (amdgpu_sdma_phase_quantum) {</span></a>
<a name="1072"><span class="lineNum">    1072 </span>            :                 unsigned value = amdgpu_sdma_phase_quantum;</a>
<a name="1073"><span class="lineNum">    1073 </span>            :                 unsigned unit = 0;</a>
<a name="1074"><span class="lineNum">    1074 </span>            : </a>
<a name="1075"><span class="lineNum">    1075 </span><span class="lineNoCov">          0 :                 while (value &gt; (SDMA0_PHASE0_QUANTUM__VALUE_MASK &gt;&gt;</span></a>
<a name="1076"><span class="lineNum">    1076 </span>            :                                 SDMA0_PHASE0_QUANTUM__VALUE__SHIFT)) {</a>
<a name="1077"><span class="lineNum">    1077 </span><span class="lineNoCov">          0 :                         value = (value + 1) &gt;&gt; 1;</span></a>
<a name="1078"><span class="lineNum">    1078 </span><span class="lineNoCov">          0 :                         unit++;</span></a>
<a name="1079"><span class="lineNum">    1079 </span>            :                 }</a>
<a name="1080"><span class="lineNum">    1080 </span><span class="lineNoCov">          0 :                 if (unit &gt; (SDMA0_PHASE0_QUANTUM__UNIT_MASK &gt;&gt;</span></a>
<a name="1081"><span class="lineNum">    1081 </span>            :                             SDMA0_PHASE0_QUANTUM__UNIT__SHIFT)) {</a>
<a name="1082"><span class="lineNum">    1082 </span><span class="lineNoCov">          0 :                         value = (SDMA0_PHASE0_QUANTUM__VALUE_MASK &gt;&gt;</span></a>
<a name="1083"><span class="lineNum">    1083 </span>            :                                  SDMA0_PHASE0_QUANTUM__VALUE__SHIFT);</a>
<a name="1084"><span class="lineNum">    1084 </span><span class="lineNoCov">          0 :                         unit = (SDMA0_PHASE0_QUANTUM__UNIT_MASK &gt;&gt;</span></a>
<a name="1085"><span class="lineNum">    1085 </span>            :                                 SDMA0_PHASE0_QUANTUM__UNIT__SHIFT);</a>
<a name="1086"><span class="lineNum">    1086 </span><span class="lineNoCov">          0 :                         WARN_ONCE(1,</span></a>
<a name="1087"><span class="lineNum">    1087 </span>            :                         &quot;clamping sdma_phase_quantum to %uK clock cycles\n&quot;,</a>
<a name="1088"><span class="lineNum">    1088 </span>            :                                   value &lt;&lt; unit);</a>
<a name="1089"><span class="lineNum">    1089 </span>            :                 }</a>
<a name="1090"><span class="lineNum">    1090 </span><span class="lineNoCov">          0 :                 phase_quantum =</span></a>
<a name="1091"><span class="lineNum">    1091 </span><span class="lineNoCov">          0 :                         value &lt;&lt; SDMA0_PHASE0_QUANTUM__VALUE__SHIFT |</span></a>
<a name="1092"><span class="lineNum">    1092 </span>            :                         unit  &lt;&lt; SDMA0_PHASE0_QUANTUM__UNIT__SHIFT;</a>
<a name="1093"><span class="lineNum">    1093 </span>            :         }</a>
<a name="1094"><span class="lineNum">    1094 </span>            : </a>
<a name="1095"><span class="lineNum">    1095 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="1096"><span class="lineNum">    1096 </span><span class="lineNoCov">          0 :                 f32_cntl = RREG32_SDMA(i, mmSDMA0_CNTL);</span></a>
<a name="1097"><span class="lineNum">    1097 </span><span class="lineNoCov">          0 :                 f32_cntl = REG_SET_FIELD(f32_cntl, SDMA0_CNTL,</span></a>
<a name="1098"><span class="lineNum">    1098 </span>            :                                 AUTO_CTXSW_ENABLE, enable ? 1 : 0);</a>
<a name="1099"><span class="lineNum">    1099 </span><span class="lineNoCov">          0 :                 if (enable &amp;&amp; amdgpu_sdma_phase_quantum) {</span></a>
<a name="1100"><span class="lineNum">    1100 </span><span class="lineNoCov">          0 :                         WREG32_SDMA(i, mmSDMA0_PHASE0_QUANTUM, phase_quantum);</span></a>
<a name="1101"><span class="lineNum">    1101 </span><span class="lineNoCov">          0 :                         WREG32_SDMA(i, mmSDMA0_PHASE1_QUANTUM, phase_quantum);</span></a>
<a name="1102"><span class="lineNum">    1102 </span><span class="lineNoCov">          0 :                         WREG32_SDMA(i, mmSDMA0_PHASE2_QUANTUM, phase_quantum);</span></a>
<a name="1103"><span class="lineNum">    1103 </span>            :                 }</a>
<a name="1104"><span class="lineNum">    1104 </span><span class="lineNoCov">          0 :                 WREG32_SDMA(i, mmSDMA0_CNTL, f32_cntl);</span></a>
<a name="1105"><span class="lineNum">    1105 </span>            : </a>
<a name="1106"><span class="lineNum">    1106 </span>            :                 /*</a>
<a name="1107"><span class="lineNum">    1107 </span>            :                  * Enable SDMA utilization. Its only supported on</a>
<a name="1108"><span class="lineNum">    1108 </span>            :                  * Arcturus for the moment and firmware version 14</a>
<a name="1109"><span class="lineNum">    1109 </span>            :                  * and above.</a>
<a name="1110"><span class="lineNum">    1110 </span>            :                  */</a>
<a name="1111"><span class="lineNum">    1111 </span><span class="lineNoCov">          0 :                 if (adev-&gt;ip_versions[SDMA0_HWIP][0] == IP_VERSION(4, 2, 2) &amp;&amp;</span></a>
<a name="1112"><span class="lineNum">    1112 </span><span class="lineNoCov">          0 :                     adev-&gt;sdma.instance[i].fw_version &gt;= 14)</span></a>
<a name="1113"><span class="lineNum">    1113 </span><span class="lineNoCov">          0 :                         WREG32_SDMA(i, mmSDMA0_PUB_DUMMY_REG2, enable);</span></a>
<a name="1114"><span class="lineNum">    1114 </span>            :                 /* Extend page fault timeout to avoid interrupt storm */</a>
<a name="1115"><span class="lineNum">    1115 </span><span class="lineNoCov">          0 :                 WREG32_SDMA(i, mmSDMA0_UTCL1_TIMEOUT, 0x00800080);</span></a>
<a name="1116"><span class="lineNum">    1116 </span>            :         }</a>
<a name="1117"><span class="lineNum">    1117 </span>            : </a>
<a name="1118"><span class="lineNum">    1118 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1119"><span class="lineNum">    1119 </span>            : </a>
<a name="1120"><span class="lineNum">    1120 </span>            : /**</a>
<a name="1121"><span class="lineNum">    1121 </span>            :  * sdma_v4_0_enable - stop the async dma engines</a>
<a name="1122"><span class="lineNum">    1122 </span>            :  *</a>
<a name="1123"><span class="lineNum">    1123 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="1124"><span class="lineNum">    1124 </span>            :  * @enable: enable/disable the DMA MEs.</a>
<a name="1125"><span class="lineNum">    1125 </span>            :  *</a>
<a name="1126"><span class="lineNum">    1126 </span>            :  * Halt or unhalt the async dma engines (VEGA10).</a>
<a name="1127"><span class="lineNum">    1127 </span>            :  */</a>
<a name="1128"><span class="lineNum">    1128 </span><span class="lineNoCov">          0 : static void sdma_v4_0_enable(struct amdgpu_device *adev, bool enable)</span></a>
<a name="1129"><span class="lineNum">    1129 </span>            : {</a>
<a name="1130"><span class="lineNum">    1130 </span>            :         u32 f32_cntl;</a>
<a name="1131"><span class="lineNum">    1131 </span>            :         int i;</a>
<a name="1132"><span class="lineNum">    1132 </span>            : </a>
<a name="1133"><span class="lineNum">    1133 </span><span class="lineNoCov">          0 :         if (!enable) {</span></a>
<a name="1134"><span class="lineNum">    1134 </span><span class="lineNoCov">          0 :                 sdma_v4_0_gfx_stop(adev);</span></a>
<a name="1135"><span class="lineNum">    1135 </span><span class="lineNoCov">          0 :                 sdma_v4_0_rlc_stop(adev);</span></a>
<a name="1136"><span class="lineNum">    1136 </span><span class="lineNoCov">          0 :                 if (adev-&gt;sdma.has_page_queue)</span></a>
<a name="1137"><span class="lineNum">    1137 </span><span class="lineNoCov">          0 :                         sdma_v4_0_page_stop(adev);</span></a>
<a name="1138"><span class="lineNum">    1138 </span>            :         }</a>
<a name="1139"><span class="lineNum">    1139 </span>            : </a>
<a name="1140"><span class="lineNum">    1140 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="1141"><span class="lineNum">    1141 </span><span class="lineNoCov">          0 :                 f32_cntl = RREG32_SDMA(i, mmSDMA0_F32_CNTL);</span></a>
<a name="1142"><span class="lineNum">    1142 </span><span class="lineNoCov">          0 :                 f32_cntl = REG_SET_FIELD(f32_cntl, SDMA0_F32_CNTL, HALT, enable ? 0 : 1);</span></a>
<a name="1143"><span class="lineNum">    1143 </span><span class="lineNoCov">          0 :                 WREG32_SDMA(i, mmSDMA0_F32_CNTL, f32_cntl);</span></a>
<a name="1144"><span class="lineNum">    1144 </span>            :         }</a>
<a name="1145"><span class="lineNum">    1145 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1146"><span class="lineNum">    1146 </span>            : </a>
<a name="1147"><span class="lineNum">    1147 </span>            : /*</a>
<a name="1148"><span class="lineNum">    1148 </span>            :  * sdma_v4_0_rb_cntl - get parameters for rb_cntl</a>
<a name="1149"><span class="lineNum">    1149 </span>            :  */</a>
<a name="1150"><span class="lineNum">    1150 </span><span class="lineNoCov">          0 : static uint32_t sdma_v4_0_rb_cntl(struct amdgpu_ring *ring, uint32_t rb_cntl)</span></a>
<a name="1151"><span class="lineNum">    1151 </span>            : {</a>
<a name="1152"><span class="lineNum">    1152 </span>            :         /* Set ring buffer size in dwords */</a>
<a name="1153"><span class="lineNum">    1153 </span><span class="lineNoCov">          0 :         uint32_t rb_bufsz = order_base_2(ring-&gt;ring_size / 4);</span></a>
<a name="1154"><span class="lineNum">    1154 </span>            : </a>
<a name="1155"><span class="lineNum">    1155 </span><span class="lineNoCov">          0 :         rb_cntl = REG_SET_FIELD(rb_cntl, SDMA0_GFX_RB_CNTL, RB_SIZE, rb_bufsz);</span></a>
<a name="1156"><span class="lineNum">    1156 </span>            : #ifdef __BIG_ENDIAN</a>
<a name="1157"><span class="lineNum">    1157 </span>            :         rb_cntl = REG_SET_FIELD(rb_cntl, SDMA0_GFX_RB_CNTL, RB_SWAP_ENABLE, 1);</a>
<a name="1158"><span class="lineNum">    1158 </span>            :         rb_cntl = REG_SET_FIELD(rb_cntl, SDMA0_GFX_RB_CNTL,</a>
<a name="1159"><span class="lineNum">    1159 </span>            :                                 RPTR_WRITEBACK_SWAP_ENABLE, 1);</a>
<a name="1160"><span class="lineNum">    1160 </span>            : #endif</a>
<a name="1161"><span class="lineNum">    1161 </span><span class="lineNoCov">          0 :         return rb_cntl;</span></a>
<a name="1162"><span class="lineNum">    1162 </span>            : }</a>
<a name="1163"><span class="lineNum">    1163 </span>            : </a>
<a name="1164"><span class="lineNum">    1164 </span>            : /**</a>
<a name="1165"><span class="lineNum">    1165 </span>            :  * sdma_v4_0_gfx_resume - setup and start the async dma engines</a>
<a name="1166"><span class="lineNum">    1166 </span>            :  *</a>
<a name="1167"><span class="lineNum">    1167 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="1168"><span class="lineNum">    1168 </span>            :  * @i: instance to resume</a>
<a name="1169"><span class="lineNum">    1169 </span>            :  *</a>
<a name="1170"><span class="lineNum">    1170 </span>            :  * Set up the gfx DMA ring buffers and enable them (VEGA10).</a>
<a name="1171"><span class="lineNum">    1171 </span>            :  * Returns 0 for success, error for failure.</a>
<a name="1172"><span class="lineNum">    1172 </span>            :  */</a>
<a name="1173"><span class="lineNum">    1173 </span><span class="lineNoCov">          0 : static void sdma_v4_0_gfx_resume(struct amdgpu_device *adev, unsigned int i)</span></a>
<a name="1174"><span class="lineNum">    1174 </span>            : {</a>
<a name="1175"><span class="lineNum">    1175 </span><span class="lineNoCov">          0 :         struct amdgpu_ring *ring = &amp;adev-&gt;sdma.instance[i].ring;</span></a>
<a name="1176"><span class="lineNum">    1176 </span>            :         u32 rb_cntl, ib_cntl, wptr_poll_cntl;</a>
<a name="1177"><span class="lineNum">    1177 </span>            :         u32 doorbell;</a>
<a name="1178"><span class="lineNum">    1178 </span>            :         u32 doorbell_offset;</a>
<a name="1179"><span class="lineNum">    1179 </span>            :         u64 wptr_gpu_addr;</a>
<a name="1180"><span class="lineNum">    1180 </span>            : </a>
<a name="1181"><span class="lineNum">    1181 </span><span class="lineNoCov">          0 :         rb_cntl = RREG32_SDMA(i, mmSDMA0_GFX_RB_CNTL);</span></a>
<a name="1182"><span class="lineNum">    1182 </span><span class="lineNoCov">          0 :         rb_cntl = sdma_v4_0_rb_cntl(ring, rb_cntl);</span></a>
<a name="1183"><span class="lineNum">    1183 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_RB_CNTL, rb_cntl);</span></a>
<a name="1184"><span class="lineNum">    1184 </span>            : </a>
<a name="1185"><span class="lineNum">    1185 </span>            :         /* Initialize the ring buffer's read and write pointers */</a>
<a name="1186"><span class="lineNum">    1186 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_RB_RPTR, 0);</span></a>
<a name="1187"><span class="lineNum">    1187 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_RB_RPTR_HI, 0);</span></a>
<a name="1188"><span class="lineNum">    1188 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_RB_WPTR, 0);</span></a>
<a name="1189"><span class="lineNum">    1189 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_RB_WPTR_HI, 0);</span></a>
<a name="1190"><span class="lineNum">    1190 </span>            : </a>
<a name="1191"><span class="lineNum">    1191 </span>            :         /* set the wb address whether it's enabled or not */</a>
<a name="1192"><span class="lineNum">    1192 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_RB_RPTR_ADDR_HI,</span></a>
<a name="1193"><span class="lineNum">    1193 </span>            :                upper_32_bits(ring-&gt;rptr_gpu_addr) &amp; 0xFFFFFFFF);</a>
<a name="1194"><span class="lineNum">    1194 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_RB_RPTR_ADDR_LO,</span></a>
<a name="1195"><span class="lineNum">    1195 </span>            :                lower_32_bits(ring-&gt;rptr_gpu_addr) &amp; 0xFFFFFFFC);</a>
<a name="1196"><span class="lineNum">    1196 </span>            : </a>
<a name="1197"><span class="lineNum">    1197 </span><span class="lineNoCov">          0 :         rb_cntl = REG_SET_FIELD(rb_cntl, SDMA0_GFX_RB_CNTL,</span></a>
<a name="1198"><span class="lineNum">    1198 </span>            :                                 RPTR_WRITEBACK_ENABLE, 1);</a>
<a name="1199"><span class="lineNum">    1199 </span>            : </a>
<a name="1200"><span class="lineNum">    1200 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_RB_BASE, ring-&gt;gpu_addr &gt;&gt; 8);</span></a>
<a name="1201"><span class="lineNum">    1201 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_RB_BASE_HI, ring-&gt;gpu_addr &gt;&gt; 40);</span></a>
<a name="1202"><span class="lineNum">    1202 </span>            : </a>
<a name="1203"><span class="lineNum">    1203 </span><span class="lineNoCov">          0 :         ring-&gt;wptr = 0;</span></a>
<a name="1204"><span class="lineNum">    1204 </span>            : </a>
<a name="1205"><span class="lineNum">    1205 </span>            :         /* before programing wptr to a less value, need set minor_ptr_update first */</a>
<a name="1206"><span class="lineNum">    1206 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_MINOR_PTR_UPDATE, 1);</span></a>
<a name="1207"><span class="lineNum">    1207 </span>            : </a>
<a name="1208"><span class="lineNum">    1208 </span><span class="lineNoCov">          0 :         doorbell = RREG32_SDMA(i, mmSDMA0_GFX_DOORBELL);</span></a>
<a name="1209"><span class="lineNum">    1209 </span><span class="lineNoCov">          0 :         doorbell_offset = RREG32_SDMA(i, mmSDMA0_GFX_DOORBELL_OFFSET);</span></a>
<a name="1210"><span class="lineNum">    1210 </span>            : </a>
<a name="1211"><span class="lineNum">    1211 </span><span class="lineNoCov">          0 :         doorbell = REG_SET_FIELD(doorbell, SDMA0_GFX_DOORBELL, ENABLE,</span></a>
<a name="1212"><span class="lineNum">    1212 </span>            :                                  ring-&gt;use_doorbell);</a>
<a name="1213"><span class="lineNum">    1213 </span><span class="lineNoCov">          0 :         doorbell_offset = REG_SET_FIELD(doorbell_offset,</span></a>
<a name="1214"><span class="lineNum">    1214 </span>            :                                         SDMA0_GFX_DOORBELL_OFFSET,</a>
<a name="1215"><span class="lineNum">    1215 </span>            :                                         OFFSET, ring-&gt;doorbell_index);</a>
<a name="1216"><span class="lineNum">    1216 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_DOORBELL, doorbell);</span></a>
<a name="1217"><span class="lineNum">    1217 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_DOORBELL_OFFSET, doorbell_offset);</span></a>
<a name="1218"><span class="lineNum">    1218 </span>            : </a>
<a name="1219"><span class="lineNum">    1219 </span><span class="lineNoCov">          0 :         sdma_v4_0_ring_set_wptr(ring);</span></a>
<a name="1220"><span class="lineNum">    1220 </span>            : </a>
<a name="1221"><span class="lineNum">    1221 </span>            :         /* set minor_ptr_update to 0 after wptr programed */</a>
<a name="1222"><span class="lineNum">    1222 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_MINOR_PTR_UPDATE, 0);</span></a>
<a name="1223"><span class="lineNum">    1223 </span>            : </a>
<a name="1224"><span class="lineNum">    1224 </span>            :         /* setup the wptr shadow polling */</a>
<a name="1225"><span class="lineNum">    1225 </span><span class="lineNoCov">          0 :         wptr_gpu_addr = ring-&gt;wptr_gpu_addr;</span></a>
<a name="1226"><span class="lineNum">    1226 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_RB_WPTR_POLL_ADDR_LO,</span></a>
<a name="1227"><span class="lineNum">    1227 </span>            :                     lower_32_bits(wptr_gpu_addr));</a>
<a name="1228"><span class="lineNum">    1228 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_RB_WPTR_POLL_ADDR_HI,</span></a>
<a name="1229"><span class="lineNum">    1229 </span>            :                     upper_32_bits(wptr_gpu_addr));</a>
<a name="1230"><span class="lineNum">    1230 </span><span class="lineNoCov">          0 :         wptr_poll_cntl = RREG32_SDMA(i, mmSDMA0_GFX_RB_WPTR_POLL_CNTL);</span></a>
<a name="1231"><span class="lineNum">    1231 </span><span class="lineNoCov">          0 :         wptr_poll_cntl = REG_SET_FIELD(wptr_poll_cntl,</span></a>
<a name="1232"><span class="lineNum">    1232 </span>            :                                        SDMA0_GFX_RB_WPTR_POLL_CNTL,</a>
<a name="1233"><span class="lineNum">    1233 </span>            :                                        F32_POLL_ENABLE, amdgpu_sriov_vf(adev)? 1 : 0);</a>
<a name="1234"><span class="lineNum">    1234 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_RB_WPTR_POLL_CNTL, wptr_poll_cntl);</span></a>
<a name="1235"><span class="lineNum">    1235 </span>            : </a>
<a name="1236"><span class="lineNum">    1236 </span>            :         /* enable DMA RB */</a>
<a name="1237"><span class="lineNum">    1237 </span><span class="lineNoCov">          0 :         rb_cntl = REG_SET_FIELD(rb_cntl, SDMA0_GFX_RB_CNTL, RB_ENABLE, 1);</span></a>
<a name="1238"><span class="lineNum">    1238 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_RB_CNTL, rb_cntl);</span></a>
<a name="1239"><span class="lineNum">    1239 </span>            : </a>
<a name="1240"><span class="lineNum">    1240 </span><span class="lineNoCov">          0 :         ib_cntl = RREG32_SDMA(i, mmSDMA0_GFX_IB_CNTL);</span></a>
<a name="1241"><span class="lineNum">    1241 </span><span class="lineNoCov">          0 :         ib_cntl = REG_SET_FIELD(ib_cntl, SDMA0_GFX_IB_CNTL, IB_ENABLE, 1);</span></a>
<a name="1242"><span class="lineNum">    1242 </span>            : #ifdef __BIG_ENDIAN</a>
<a name="1243"><span class="lineNum">    1243 </span>            :         ib_cntl = REG_SET_FIELD(ib_cntl, SDMA0_GFX_IB_CNTL, IB_SWAP_ENABLE, 1);</a>
<a name="1244"><span class="lineNum">    1244 </span>            : #endif</a>
<a name="1245"><span class="lineNum">    1245 </span>            :         /* enable DMA IBs */</a>
<a name="1246"><span class="lineNum">    1246 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_GFX_IB_CNTL, ib_cntl);</span></a>
<a name="1247"><span class="lineNum">    1247 </span>            : </a>
<a name="1248"><span class="lineNum">    1248 </span><span class="lineNoCov">          0 :         ring-&gt;sched.ready = true;</span></a>
<a name="1249"><span class="lineNum">    1249 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1250"><span class="lineNum">    1250 </span>            : </a>
<a name="1251"><span class="lineNum">    1251 </span>            : /**</a>
<a name="1252"><span class="lineNum">    1252 </span>            :  * sdma_v4_0_page_resume - setup and start the async dma engines</a>
<a name="1253"><span class="lineNum">    1253 </span>            :  *</a>
<a name="1254"><span class="lineNum">    1254 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="1255"><span class="lineNum">    1255 </span>            :  * @i: instance to resume</a>
<a name="1256"><span class="lineNum">    1256 </span>            :  *</a>
<a name="1257"><span class="lineNum">    1257 </span>            :  * Set up the page DMA ring buffers and enable them (VEGA10).</a>
<a name="1258"><span class="lineNum">    1258 </span>            :  * Returns 0 for success, error for failure.</a>
<a name="1259"><span class="lineNum">    1259 </span>            :  */</a>
<a name="1260"><span class="lineNum">    1260 </span><span class="lineNoCov">          0 : static void sdma_v4_0_page_resume(struct amdgpu_device *adev, unsigned int i)</span></a>
<a name="1261"><span class="lineNum">    1261 </span>            : {</a>
<a name="1262"><span class="lineNum">    1262 </span><span class="lineNoCov">          0 :         struct amdgpu_ring *ring = &amp;adev-&gt;sdma.instance[i].page;</span></a>
<a name="1263"><span class="lineNum">    1263 </span>            :         u32 rb_cntl, ib_cntl, wptr_poll_cntl;</a>
<a name="1264"><span class="lineNum">    1264 </span>            :         u32 doorbell;</a>
<a name="1265"><span class="lineNum">    1265 </span>            :         u32 doorbell_offset;</a>
<a name="1266"><span class="lineNum">    1266 </span>            :         u64 wptr_gpu_addr;</a>
<a name="1267"><span class="lineNum">    1267 </span>            : </a>
<a name="1268"><span class="lineNum">    1268 </span><span class="lineNoCov">          0 :         rb_cntl = RREG32_SDMA(i, mmSDMA0_PAGE_RB_CNTL);</span></a>
<a name="1269"><span class="lineNum">    1269 </span><span class="lineNoCov">          0 :         rb_cntl = sdma_v4_0_rb_cntl(ring, rb_cntl);</span></a>
<a name="1270"><span class="lineNum">    1270 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_RB_CNTL, rb_cntl);</span></a>
<a name="1271"><span class="lineNum">    1271 </span>            : </a>
<a name="1272"><span class="lineNum">    1272 </span>            :         /* Initialize the ring buffer's read and write pointers */</a>
<a name="1273"><span class="lineNum">    1273 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_RB_RPTR, 0);</span></a>
<a name="1274"><span class="lineNum">    1274 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_RB_RPTR_HI, 0);</span></a>
<a name="1275"><span class="lineNum">    1275 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_RB_WPTR, 0);</span></a>
<a name="1276"><span class="lineNum">    1276 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_RB_WPTR_HI, 0);</span></a>
<a name="1277"><span class="lineNum">    1277 </span>            : </a>
<a name="1278"><span class="lineNum">    1278 </span>            :         /* set the wb address whether it's enabled or not */</a>
<a name="1279"><span class="lineNum">    1279 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_RB_RPTR_ADDR_HI,</span></a>
<a name="1280"><span class="lineNum">    1280 </span>            :                upper_32_bits(ring-&gt;rptr_gpu_addr) &amp; 0xFFFFFFFF);</a>
<a name="1281"><span class="lineNum">    1281 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_RB_RPTR_ADDR_LO,</span></a>
<a name="1282"><span class="lineNum">    1282 </span>            :                lower_32_bits(ring-&gt;rptr_gpu_addr) &amp; 0xFFFFFFFC);</a>
<a name="1283"><span class="lineNum">    1283 </span>            : </a>
<a name="1284"><span class="lineNum">    1284 </span><span class="lineNoCov">          0 :         rb_cntl = REG_SET_FIELD(rb_cntl, SDMA0_PAGE_RB_CNTL,</span></a>
<a name="1285"><span class="lineNum">    1285 </span>            :                                 RPTR_WRITEBACK_ENABLE, 1);</a>
<a name="1286"><span class="lineNum">    1286 </span>            : </a>
<a name="1287"><span class="lineNum">    1287 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_RB_BASE, ring-&gt;gpu_addr &gt;&gt; 8);</span></a>
<a name="1288"><span class="lineNum">    1288 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_RB_BASE_HI, ring-&gt;gpu_addr &gt;&gt; 40);</span></a>
<a name="1289"><span class="lineNum">    1289 </span>            : </a>
<a name="1290"><span class="lineNum">    1290 </span><span class="lineNoCov">          0 :         ring-&gt;wptr = 0;</span></a>
<a name="1291"><span class="lineNum">    1291 </span>            : </a>
<a name="1292"><span class="lineNum">    1292 </span>            :         /* before programing wptr to a less value, need set minor_ptr_update first */</a>
<a name="1293"><span class="lineNum">    1293 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_MINOR_PTR_UPDATE, 1);</span></a>
<a name="1294"><span class="lineNum">    1294 </span>            : </a>
<a name="1295"><span class="lineNum">    1295 </span><span class="lineNoCov">          0 :         doorbell = RREG32_SDMA(i, mmSDMA0_PAGE_DOORBELL);</span></a>
<a name="1296"><span class="lineNum">    1296 </span><span class="lineNoCov">          0 :         doorbell_offset = RREG32_SDMA(i, mmSDMA0_PAGE_DOORBELL_OFFSET);</span></a>
<a name="1297"><span class="lineNum">    1297 </span>            : </a>
<a name="1298"><span class="lineNum">    1298 </span><span class="lineNoCov">          0 :         doorbell = REG_SET_FIELD(doorbell, SDMA0_PAGE_DOORBELL, ENABLE,</span></a>
<a name="1299"><span class="lineNum">    1299 </span>            :                                  ring-&gt;use_doorbell);</a>
<a name="1300"><span class="lineNum">    1300 </span><span class="lineNoCov">          0 :         doorbell_offset = REG_SET_FIELD(doorbell_offset,</span></a>
<a name="1301"><span class="lineNum">    1301 </span>            :                                         SDMA0_PAGE_DOORBELL_OFFSET,</a>
<a name="1302"><span class="lineNum">    1302 </span>            :                                         OFFSET, ring-&gt;doorbell_index);</a>
<a name="1303"><span class="lineNum">    1303 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_DOORBELL, doorbell);</span></a>
<a name="1304"><span class="lineNum">    1304 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_DOORBELL_OFFSET, doorbell_offset);</span></a>
<a name="1305"><span class="lineNum">    1305 </span>            : </a>
<a name="1306"><span class="lineNum">    1306 </span>            :         /* paging queue doorbell range is setup at sdma_v4_0_gfx_resume */</a>
<a name="1307"><span class="lineNum">    1307 </span><span class="lineNoCov">          0 :         sdma_v4_0_page_ring_set_wptr(ring);</span></a>
<a name="1308"><span class="lineNum">    1308 </span>            : </a>
<a name="1309"><span class="lineNum">    1309 </span>            :         /* set minor_ptr_update to 0 after wptr programed */</a>
<a name="1310"><span class="lineNum">    1310 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_MINOR_PTR_UPDATE, 0);</span></a>
<a name="1311"><span class="lineNum">    1311 </span>            : </a>
<a name="1312"><span class="lineNum">    1312 </span>            :         /* setup the wptr shadow polling */</a>
<a name="1313"><span class="lineNum">    1313 </span><span class="lineNoCov">          0 :         wptr_gpu_addr = ring-&gt;wptr_gpu_addr;</span></a>
<a name="1314"><span class="lineNum">    1314 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_RB_WPTR_POLL_ADDR_LO,</span></a>
<a name="1315"><span class="lineNum">    1315 </span>            :                     lower_32_bits(wptr_gpu_addr));</a>
<a name="1316"><span class="lineNum">    1316 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_RB_WPTR_POLL_ADDR_HI,</span></a>
<a name="1317"><span class="lineNum">    1317 </span>            :                     upper_32_bits(wptr_gpu_addr));</a>
<a name="1318"><span class="lineNum">    1318 </span><span class="lineNoCov">          0 :         wptr_poll_cntl = RREG32_SDMA(i, mmSDMA0_PAGE_RB_WPTR_POLL_CNTL);</span></a>
<a name="1319"><span class="lineNum">    1319 </span><span class="lineNoCov">          0 :         wptr_poll_cntl = REG_SET_FIELD(wptr_poll_cntl,</span></a>
<a name="1320"><span class="lineNum">    1320 </span>            :                                        SDMA0_PAGE_RB_WPTR_POLL_CNTL,</a>
<a name="1321"><span class="lineNum">    1321 </span>            :                                        F32_POLL_ENABLE, amdgpu_sriov_vf(adev)? 1 : 0);</a>
<a name="1322"><span class="lineNum">    1322 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_RB_WPTR_POLL_CNTL, wptr_poll_cntl);</span></a>
<a name="1323"><span class="lineNum">    1323 </span>            : </a>
<a name="1324"><span class="lineNum">    1324 </span>            :         /* enable DMA RB */</a>
<a name="1325"><span class="lineNum">    1325 </span><span class="lineNoCov">          0 :         rb_cntl = REG_SET_FIELD(rb_cntl, SDMA0_PAGE_RB_CNTL, RB_ENABLE, 1);</span></a>
<a name="1326"><span class="lineNum">    1326 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_RB_CNTL, rb_cntl);</span></a>
<a name="1327"><span class="lineNum">    1327 </span>            : </a>
<a name="1328"><span class="lineNum">    1328 </span><span class="lineNoCov">          0 :         ib_cntl = RREG32_SDMA(i, mmSDMA0_PAGE_IB_CNTL);</span></a>
<a name="1329"><span class="lineNum">    1329 </span><span class="lineNoCov">          0 :         ib_cntl = REG_SET_FIELD(ib_cntl, SDMA0_PAGE_IB_CNTL, IB_ENABLE, 1);</span></a>
<a name="1330"><span class="lineNum">    1330 </span>            : #ifdef __BIG_ENDIAN</a>
<a name="1331"><span class="lineNum">    1331 </span>            :         ib_cntl = REG_SET_FIELD(ib_cntl, SDMA0_PAGE_IB_CNTL, IB_SWAP_ENABLE, 1);</a>
<a name="1332"><span class="lineNum">    1332 </span>            : #endif</a>
<a name="1333"><span class="lineNum">    1333 </span>            :         /* enable DMA IBs */</a>
<a name="1334"><span class="lineNum">    1334 </span><span class="lineNoCov">          0 :         WREG32_SDMA(i, mmSDMA0_PAGE_IB_CNTL, ib_cntl);</span></a>
<a name="1335"><span class="lineNum">    1335 </span>            : </a>
<a name="1336"><span class="lineNum">    1336 </span><span class="lineNoCov">          0 :         ring-&gt;sched.ready = true;</span></a>
<a name="1337"><span class="lineNum">    1337 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1338"><span class="lineNum">    1338 </span>            : </a>
<a name="1339"><span class="lineNum">    1339 </span>            : static void</a>
<a name="1340"><span class="lineNum">    1340 </span><span class="lineNoCov">          0 : sdma_v4_1_update_power_gating(struct amdgpu_device *adev, bool enable)</span></a>
<a name="1341"><span class="lineNum">    1341 </span>            : {</a>
<a name="1342"><span class="lineNum">    1342 </span>            :         uint32_t def, data;</a>
<a name="1343"><span class="lineNum">    1343 </span>            : </a>
<a name="1344"><span class="lineNum">    1344 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; (adev-&gt;pg_flags &amp; AMD_PG_SUPPORT_SDMA)) {</span></a>
<a name="1345"><span class="lineNum">    1345 </span>            :                 /* enable idle interrupt */</a>
<a name="1346"><span class="lineNum">    1346 </span><span class="lineNoCov">          0 :                 def = data = RREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CNTL));</span></a>
<a name="1347"><span class="lineNum">    1347 </span><span class="lineNoCov">          0 :                 data |= SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK;</span></a>
<a name="1348"><span class="lineNum">    1348 </span>            : </a>
<a name="1349"><span class="lineNum">    1349 </span><span class="lineNoCov">          0 :                 if (data != def)</span></a>
<a name="1350"><span class="lineNum">    1350 </span><span class="lineNoCov">          0 :                         WREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CNTL), data);</span></a>
<a name="1351"><span class="lineNum">    1351 </span>            :         } else {</a>
<a name="1352"><span class="lineNum">    1352 </span>            :                 /* disable idle interrupt */</a>
<a name="1353"><span class="lineNum">    1353 </span><span class="lineNoCov">          0 :                 def = data = RREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CNTL));</span></a>
<a name="1354"><span class="lineNum">    1354 </span><span class="lineNoCov">          0 :                 data &amp;= ~SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK;</span></a>
<a name="1355"><span class="lineNum">    1355 </span><span class="lineNoCov">          0 :                 if (data != def)</span></a>
<a name="1356"><span class="lineNum">    1356 </span><span class="lineNoCov">          0 :                         WREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CNTL), data);</span></a>
<a name="1357"><span class="lineNum">    1357 </span>            :         }</a>
<a name="1358"><span class="lineNum">    1358 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1359"><span class="lineNum">    1359 </span>            : </a>
<a name="1360"><span class="lineNum">    1360 </span><span class="lineNoCov">          0 : static void sdma_v4_1_init_power_gating(struct amdgpu_device *adev)</span></a>
<a name="1361"><span class="lineNum">    1361 </span>            : {</a>
<a name="1362"><span class="lineNum">    1362 </span>            :         uint32_t def, data;</a>
<a name="1363"><span class="lineNum">    1363 </span>            : </a>
<a name="1364"><span class="lineNum">    1364 </span>            :         /* Enable HW based PG. */</a>
<a name="1365"><span class="lineNum">    1365 </span><span class="lineNoCov">          0 :         def = data = RREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_POWER_CNTL));</span></a>
<a name="1366"><span class="lineNum">    1366 </span><span class="lineNoCov">          0 :         data |= SDMA0_POWER_CNTL__PG_CNTL_ENABLE_MASK;</span></a>
<a name="1367"><span class="lineNum">    1367 </span><span class="lineNoCov">          0 :         if (data != def)</span></a>
<a name="1368"><span class="lineNum">    1368 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_POWER_CNTL), data);</span></a>
<a name="1369"><span class="lineNum">    1369 </span>            : </a>
<a name="1370"><span class="lineNum">    1370 </span>            :         /* enable interrupt */</a>
<a name="1371"><span class="lineNum">    1371 </span><span class="lineNoCov">          0 :         def = data = RREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CNTL));</span></a>
<a name="1372"><span class="lineNum">    1372 </span><span class="lineNoCov">          0 :         data |= SDMA0_CNTL__CTXEMPTY_INT_ENABLE_MASK;</span></a>
<a name="1373"><span class="lineNum">    1373 </span><span class="lineNoCov">          0 :         if (data != def)</span></a>
<a name="1374"><span class="lineNum">    1374 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CNTL), data);</span></a>
<a name="1375"><span class="lineNum">    1375 </span>            : </a>
<a name="1376"><span class="lineNum">    1376 </span>            :         /* Configure hold time to filter in-valid power on/off request. Use default right now */</a>
<a name="1377"><span class="lineNum">    1377 </span><span class="lineNoCov">          0 :         def = data = RREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_POWER_CNTL));</span></a>
<a name="1378"><span class="lineNum">    1378 </span><span class="lineNoCov">          0 :         data &amp;= ~SDMA0_POWER_CNTL__ON_OFF_CONDITION_HOLD_TIME_MASK;</span></a>
<a name="1379"><span class="lineNum">    1379 </span><span class="lineNoCov">          0 :         data |= (mmSDMA0_POWER_CNTL_DEFAULT &amp; SDMA0_POWER_CNTL__ON_OFF_CONDITION_HOLD_TIME_MASK);</span></a>
<a name="1380"><span class="lineNum">    1380 </span>            :         /* Configure switch time for hysteresis purpose. Use default right now */</a>
<a name="1381"><span class="lineNum">    1381 </span><span class="lineNoCov">          0 :         data &amp;= ~SDMA0_POWER_CNTL__ON_OFF_STATUS_DURATION_TIME_MASK;</span></a>
<a name="1382"><span class="lineNum">    1382 </span><span class="lineNoCov">          0 :         data |= (mmSDMA0_POWER_CNTL_DEFAULT &amp; SDMA0_POWER_CNTL__ON_OFF_STATUS_DURATION_TIME_MASK);</span></a>
<a name="1383"><span class="lineNum">    1383 </span><span class="lineNoCov">          0 :         if(data != def)</span></a>
<a name="1384"><span class="lineNum">    1384 </span><span class="lineNoCov">          0 :                 WREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_POWER_CNTL), data);</span></a>
<a name="1385"><span class="lineNum">    1385 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1386"><span class="lineNum">    1386 </span>            : </a>
<a name="1387"><span class="lineNum">    1387 </span><span class="lineNoCov">          0 : static void sdma_v4_0_init_pg(struct amdgpu_device *adev)</span></a>
<a name="1388"><span class="lineNum">    1388 </span>            : {</a>
<a name="1389"><span class="lineNum">    1389 </span><span class="lineNoCov">          0 :         if (!(adev-&gt;pg_flags &amp; AMD_PG_SUPPORT_SDMA))</span></a>
<a name="1390"><span class="lineNum">    1390 </span>            :                 return;</a>
<a name="1391"><span class="lineNum">    1391 </span>            : </a>
<a name="1392"><span class="lineNum">    1392 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[SDMA0_HWIP][0]) {</span></a>
<a name="1393"><span class="lineNum">    1393 </span>            :         case IP_VERSION(4, 1, 0):</a>
<a name="1394"><span class="lineNum">    1394 </span>            :         case IP_VERSION(4, 1, 1):</a>
<a name="1395"><span class="lineNum">    1395 </span>            :         case IP_VERSION(4, 1, 2):</a>
<a name="1396"><span class="lineNum">    1396 </span><span class="lineNoCov">          0 :                 sdma_v4_1_init_power_gating(adev);</span></a>
<a name="1397"><span class="lineNum">    1397 </span><span class="lineNoCov">          0 :                 sdma_v4_1_update_power_gating(adev, true);</span></a>
<a name="1398"><span class="lineNum">    1398 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="1399"><span class="lineNum">    1399 </span>            :         default:</a>
<a name="1400"><span class="lineNum">    1400 </span>            :                 break;</a>
<a name="1401"><span class="lineNum">    1401 </span>            :         }</a>
<a name="1402"><span class="lineNum">    1402 </span>            : }</a>
<a name="1403"><span class="lineNum">    1403 </span>            : </a>
<a name="1404"><span class="lineNum">    1404 </span>            : /**</a>
<a name="1405"><span class="lineNum">    1405 </span>            :  * sdma_v4_0_rlc_resume - setup and start the async dma engines</a>
<a name="1406"><span class="lineNum">    1406 </span>            :  *</a>
<a name="1407"><span class="lineNum">    1407 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="1408"><span class="lineNum">    1408 </span>            :  *</a>
<a name="1409"><span class="lineNum">    1409 </span>            :  * Set up the compute DMA queues and enable them (VEGA10).</a>
<a name="1410"><span class="lineNum">    1410 </span>            :  * Returns 0 for success, error for failure.</a>
<a name="1411"><span class="lineNum">    1411 </span>            :  */</a>
<a name="1412"><span class="lineNum">    1412 </span>            : static int sdma_v4_0_rlc_resume(struct amdgpu_device *adev)</a>
<a name="1413"><span class="lineNum">    1413 </span>            : {</a>
<a name="1414"><span class="lineNum">    1414 </span><span class="lineNoCov">          0 :         sdma_v4_0_init_pg(adev);</span></a>
<a name="1415"><span class="lineNum">    1415 </span>            : </a>
<a name="1416"><span class="lineNum">    1416 </span>            :         return 0;</a>
<a name="1417"><span class="lineNum">    1417 </span>            : }</a>
<a name="1418"><span class="lineNum">    1418 </span>            : </a>
<a name="1419"><span class="lineNum">    1419 </span>            : /**</a>
<a name="1420"><span class="lineNum">    1420 </span>            :  * sdma_v4_0_load_microcode - load the sDMA ME ucode</a>
<a name="1421"><span class="lineNum">    1421 </span>            :  *</a>
<a name="1422"><span class="lineNum">    1422 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="1423"><span class="lineNum">    1423 </span>            :  *</a>
<a name="1424"><span class="lineNum">    1424 </span>            :  * Loads the sDMA0/1 ucode.</a>
<a name="1425"><span class="lineNum">    1425 </span>            :  * Returns 0 for success, -EINVAL if the ucode is not available.</a>
<a name="1426"><span class="lineNum">    1426 </span>            :  */</a>
<a name="1427"><span class="lineNum">    1427 </span><span class="lineNoCov">          0 : static int sdma_v4_0_load_microcode(struct amdgpu_device *adev)</span></a>
<a name="1428"><span class="lineNum">    1428 </span>            : {</a>
<a name="1429"><span class="lineNum">    1429 </span>            :         const struct sdma_firmware_header_v1_0 *hdr;</a>
<a name="1430"><span class="lineNum">    1430 </span>            :         const __le32 *fw_data;</a>
<a name="1431"><span class="lineNum">    1431 </span>            :         u32 fw_size;</a>
<a name="1432"><span class="lineNum">    1432 </span>            :         int i, j;</a>
<a name="1433"><span class="lineNum">    1433 </span>            : </a>
<a name="1434"><span class="lineNum">    1434 </span>            :         /* halt the MEs */</a>
<a name="1435"><span class="lineNum">    1435 </span><span class="lineNoCov">          0 :         sdma_v4_0_enable(adev, false);</span></a>
<a name="1436"><span class="lineNum">    1436 </span>            : </a>
<a name="1437"><span class="lineNum">    1437 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="1438"><span class="lineNum">    1438 </span><span class="lineNoCov">          0 :                 if (!adev-&gt;sdma.instance[i].fw)</span></a>
<a name="1439"><span class="lineNum">    1439 </span>            :                         return -EINVAL;</a>
<a name="1440"><span class="lineNum">    1440 </span>            : </a>
<a name="1441"><span class="lineNum">    1441 </span><span class="lineNoCov">          0 :                 hdr = (const struct sdma_firmware_header_v1_0 *)adev-&gt;sdma.instance[i].fw-&gt;data;</span></a>
<a name="1442"><span class="lineNum">    1442 </span><span class="lineNoCov">          0 :                 amdgpu_ucode_print_sdma_hdr(&amp;hdr-&gt;header);</span></a>
<a name="1443"><span class="lineNum">    1443 </span><span class="lineNoCov">          0 :                 fw_size = le32_to_cpu(hdr-&gt;header.ucode_size_bytes) / 4;</span></a>
<a name="1444"><span class="lineNum">    1444 </span>            : </a>
<a name="1445"><span class="lineNum">    1445 </span><span class="lineNoCov">          0 :                 fw_data = (const __le32 *)</span></a>
<a name="1446"><span class="lineNum">    1446 </span><span class="lineNoCov">          0 :                         (adev-&gt;sdma.instance[i].fw-&gt;data +</span></a>
<a name="1447"><span class="lineNum">    1447 </span><span class="lineNoCov">          0 :                                 le32_to_cpu(hdr-&gt;header.ucode_array_offset_bytes));</span></a>
<a name="1448"><span class="lineNum">    1448 </span>            : </a>
<a name="1449"><span class="lineNum">    1449 </span><span class="lineNoCov">          0 :                 WREG32_SDMA(i, mmSDMA0_UCODE_ADDR, 0);</span></a>
<a name="1450"><span class="lineNum">    1450 </span>            : </a>
<a name="1451"><span class="lineNum">    1451 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; fw_size; j++)</span></a>
<a name="1452"><span class="lineNum">    1452 </span><span class="lineNoCov">          0 :                         WREG32_SDMA(i, mmSDMA0_UCODE_DATA,</span></a>
<a name="1453"><span class="lineNum">    1453 </span>            :                                     le32_to_cpup(fw_data++));</a>
<a name="1454"><span class="lineNum">    1454 </span>            : </a>
<a name="1455"><span class="lineNum">    1455 </span><span class="lineNoCov">          0 :                 WREG32_SDMA(i, mmSDMA0_UCODE_ADDR,</span></a>
<a name="1456"><span class="lineNum">    1456 </span>            :                             adev-&gt;sdma.instance[i].fw_version);</a>
<a name="1457"><span class="lineNum">    1457 </span>            :         }</a>
<a name="1458"><span class="lineNum">    1458 </span>            : </a>
<a name="1459"><span class="lineNum">    1459 </span>            :         return 0;</a>
<a name="1460"><span class="lineNum">    1460 </span>            : }</a>
<a name="1461"><span class="lineNum">    1461 </span>            : </a>
<a name="1462"><span class="lineNum">    1462 </span>            : /**</a>
<a name="1463"><span class="lineNum">    1463 </span>            :  * sdma_v4_0_start - setup and start the async dma engines</a>
<a name="1464"><span class="lineNum">    1464 </span>            :  *</a>
<a name="1465"><span class="lineNum">    1465 </span>            :  * @adev: amdgpu_device pointer</a>
<a name="1466"><span class="lineNum">    1466 </span>            :  *</a>
<a name="1467"><span class="lineNum">    1467 </span>            :  * Set up the DMA engines and enable them (VEGA10).</a>
<a name="1468"><span class="lineNum">    1468 </span>            :  * Returns 0 for success, error for failure.</a>
<a name="1469"><span class="lineNum">    1469 </span>            :  */</a>
<a name="1470"><span class="lineNum">    1470 </span><span class="lineNoCov">          0 : static int sdma_v4_0_start(struct amdgpu_device *adev)</span></a>
<a name="1471"><span class="lineNum">    1471 </span>            : {</a>
<a name="1472"><span class="lineNum">    1472 </span>            :         struct amdgpu_ring *ring;</a>
<a name="1473"><span class="lineNum">    1473 </span><span class="lineNoCov">          0 :         int i, r = 0;</span></a>
<a name="1474"><span class="lineNum">    1474 </span>            : </a>
<a name="1475"><span class="lineNum">    1475 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev)) {</span></a>
<a name="1476"><span class="lineNum">    1476 </span><span class="lineNoCov">          0 :                 sdma_v4_0_ctx_switch_enable(adev, false);</span></a>
<a name="1477"><span class="lineNum">    1477 </span><span class="lineNoCov">          0 :                 sdma_v4_0_enable(adev, false);</span></a>
<a name="1478"><span class="lineNum">    1478 </span>            :         } else {</a>
<a name="1479"><span class="lineNum">    1479 </span>            : </a>
<a name="1480"><span class="lineNum">    1480 </span><span class="lineNoCov">          0 :                 if (adev-&gt;firmware.load_type != AMDGPU_FW_LOAD_PSP) {</span></a>
<a name="1481"><span class="lineNum">    1481 </span><span class="lineNoCov">          0 :                         r = sdma_v4_0_load_microcode(adev);</span></a>
<a name="1482"><span class="lineNum">    1482 </span><span class="lineNoCov">          0 :                         if (r)</span></a>
<a name="1483"><span class="lineNum">    1483 </span>            :                                 return r;</a>
<a name="1484"><span class="lineNum">    1484 </span>            :                 }</a>
<a name="1485"><span class="lineNum">    1485 </span>            : </a>
<a name="1486"><span class="lineNum">    1486 </span>            :                 /* unhalt the MEs */</a>
<a name="1487"><span class="lineNum">    1487 </span><span class="lineNoCov">          0 :                 sdma_v4_0_enable(adev, true);</span></a>
<a name="1488"><span class="lineNum">    1488 </span>            :                 /* enable sdma ring preemption */</a>
<a name="1489"><span class="lineNum">    1489 </span><span class="lineNoCov">          0 :                 sdma_v4_0_ctx_switch_enable(adev, true);</span></a>
<a name="1490"><span class="lineNum">    1490 </span>            :         }</a>
<a name="1491"><span class="lineNum">    1491 </span>            : </a>
<a name="1492"><span class="lineNum">    1492 </span>            :         /* start the gfx rings and rlc compute queues */</a>
<a name="1493"><span class="lineNum">    1493 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="1494"><span class="lineNum">    1494 </span>            :                 uint32_t temp;</a>
<a name="1495"><span class="lineNum">    1495 </span>            : </a>
<a name="1496"><span class="lineNum">    1496 </span><span class="lineNoCov">          0 :                 WREG32_SDMA(i, mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL, 0);</span></a>
<a name="1497"><span class="lineNum">    1497 </span><span class="lineNoCov">          0 :                 sdma_v4_0_gfx_resume(adev, i);</span></a>
<a name="1498"><span class="lineNum">    1498 </span><span class="lineNoCov">          0 :                 if (adev-&gt;sdma.has_page_queue)</span></a>
<a name="1499"><span class="lineNum">    1499 </span><span class="lineNoCov">          0 :                         sdma_v4_0_page_resume(adev, i);</span></a>
<a name="1500"><span class="lineNum">    1500 </span>            : </a>
<a name="1501"><span class="lineNum">    1501 </span>            :                 /* set utc l1 enable flag always to 1 */</a>
<a name="1502"><span class="lineNum">    1502 </span><span class="lineNoCov">          0 :                 temp = RREG32_SDMA(i, mmSDMA0_CNTL);</span></a>
<a name="1503"><span class="lineNum">    1503 </span><span class="lineNoCov">          0 :                 temp = REG_SET_FIELD(temp, SDMA0_CNTL, UTC_L1_ENABLE, 1);</span></a>
<a name="1504"><span class="lineNum">    1504 </span><span class="lineNoCov">          0 :                 WREG32_SDMA(i, mmSDMA0_CNTL, temp);</span></a>
<a name="1505"><span class="lineNum">    1505 </span>            : </a>
<a name="1506"><span class="lineNum">    1506 </span><span class="lineNoCov">          0 :                 if (!amdgpu_sriov_vf(adev)) {</span></a>
<a name="1507"><span class="lineNum">    1507 </span>            :                         /* unhalt engine */</a>
<a name="1508"><span class="lineNum">    1508 </span><span class="lineNoCov">          0 :                         temp = RREG32_SDMA(i, mmSDMA0_F32_CNTL);</span></a>
<a name="1509"><span class="lineNum">    1509 </span><span class="lineNoCov">          0 :                         temp = REG_SET_FIELD(temp, SDMA0_F32_CNTL, HALT, 0);</span></a>
<a name="1510"><span class="lineNum">    1510 </span><span class="lineNoCov">          0 :                         WREG32_SDMA(i, mmSDMA0_F32_CNTL, temp);</span></a>
<a name="1511"><span class="lineNum">    1511 </span>            :                 }</a>
<a name="1512"><span class="lineNum">    1512 </span>            :         }</a>
<a name="1513"><span class="lineNum">    1513 </span>            : </a>
<a name="1514"><span class="lineNum">    1514 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev)) {</span></a>
<a name="1515"><span class="lineNum">    1515 </span><span class="lineNoCov">          0 :                 sdma_v4_0_ctx_switch_enable(adev, true);</span></a>
<a name="1516"><span class="lineNum">    1516 </span><span class="lineNoCov">          0 :                 sdma_v4_0_enable(adev, true);</span></a>
<a name="1517"><span class="lineNum">    1517 </span>            :         } else {</a>
<a name="1518"><span class="lineNum">    1518 </span><span class="lineNoCov">          0 :                 r = sdma_v4_0_rlc_resume(adev);</span></a>
<a name="1519"><span class="lineNum">    1519 </span>            :                 if (r)</a>
<a name="1520"><span class="lineNum">    1520 </span>            :                         return r;</a>
<a name="1521"><span class="lineNum">    1521 </span>            :         }</a>
<a name="1522"><span class="lineNum">    1522 </span>            : </a>
<a name="1523"><span class="lineNum">    1523 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="1524"><span class="lineNum">    1524 </span><span class="lineNoCov">          0 :                 ring = &amp;adev-&gt;sdma.instance[i].ring;</span></a>
<a name="1525"><span class="lineNum">    1525 </span>            : </a>
<a name="1526"><span class="lineNum">    1526 </span><span class="lineNoCov">          0 :                 r = amdgpu_ring_test_helper(ring);</span></a>
<a name="1527"><span class="lineNum">    1527 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="1528"><span class="lineNum">    1528 </span>            :                         return r;</a>
<a name="1529"><span class="lineNum">    1529 </span>            : </a>
<a name="1530"><span class="lineNum">    1530 </span><span class="lineNoCov">          0 :                 if (adev-&gt;sdma.has_page_queue) {</span></a>
<a name="1531"><span class="lineNum">    1531 </span><span class="lineNoCov">          0 :                         struct amdgpu_ring *page = &amp;adev-&gt;sdma.instance[i].page;</span></a>
<a name="1532"><span class="lineNum">    1532 </span>            : </a>
<a name="1533"><span class="lineNum">    1533 </span><span class="lineNoCov">          0 :                         r = amdgpu_ring_test_helper(page);</span></a>
<a name="1534"><span class="lineNum">    1534 </span><span class="lineNoCov">          0 :                         if (r)</span></a>
<a name="1535"><span class="lineNum">    1535 </span>            :                                 return r;</a>
<a name="1536"><span class="lineNum">    1536 </span>            : </a>
<a name="1537"><span class="lineNum">    1537 </span><span class="lineNoCov">          0 :                         if (adev-&gt;mman.buffer_funcs_ring == page)</span></a>
<a name="1538"><span class="lineNum">    1538 </span><span class="lineNoCov">          0 :                                 amdgpu_ttm_set_buffer_funcs_status(adev, true);</span></a>
<a name="1539"><span class="lineNum">    1539 </span>            :                 }</a>
<a name="1540"><span class="lineNum">    1540 </span>            : </a>
<a name="1541"><span class="lineNum">    1541 </span><span class="lineNoCov">          0 :                 if (adev-&gt;mman.buffer_funcs_ring == ring)</span></a>
<a name="1542"><span class="lineNum">    1542 </span><span class="lineNoCov">          0 :                         amdgpu_ttm_set_buffer_funcs_status(adev, true);</span></a>
<a name="1543"><span class="lineNum">    1543 </span>            :         }</a>
<a name="1544"><span class="lineNum">    1544 </span>            : </a>
<a name="1545"><span class="lineNum">    1545 </span>            :         return r;</a>
<a name="1546"><span class="lineNum">    1546 </span>            : }</a>
<a name="1547"><span class="lineNum">    1547 </span>            : </a>
<a name="1548"><span class="lineNum">    1548 </span>            : /**</a>
<a name="1549"><span class="lineNum">    1549 </span>            :  * sdma_v4_0_ring_test_ring - simple async dma engine test</a>
<a name="1550"><span class="lineNum">    1550 </span>            :  *</a>
<a name="1551"><span class="lineNum">    1551 </span>            :  * @ring: amdgpu_ring structure holding ring information</a>
<a name="1552"><span class="lineNum">    1552 </span>            :  *</a>
<a name="1553"><span class="lineNum">    1553 </span>            :  * Test the DMA engine by writing using it to write an</a>
<a name="1554"><span class="lineNum">    1554 </span>            :  * value to memory. (VEGA10).</a>
<a name="1555"><span class="lineNum">    1555 </span>            :  * Returns 0 for success, error for failure.</a>
<a name="1556"><span class="lineNum">    1556 </span>            :  */</a>
<a name="1557"><span class="lineNum">    1557 </span><span class="lineNoCov">          0 : static int sdma_v4_0_ring_test_ring(struct amdgpu_ring *ring)</span></a>
<a name="1558"><span class="lineNum">    1558 </span>            : {</a>
<a name="1559"><span class="lineNum">    1559 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="1560"><span class="lineNum">    1560 </span>            :         unsigned i;</a>
<a name="1561"><span class="lineNum">    1561 </span>            :         unsigned index;</a>
<a name="1562"><span class="lineNum">    1562 </span>            :         int r;</a>
<a name="1563"><span class="lineNum">    1563 </span>            :         u32 tmp;</a>
<a name="1564"><span class="lineNum">    1564 </span>            :         u64 gpu_addr;</a>
<a name="1565"><span class="lineNum">    1565 </span>            : </a>
<a name="1566"><span class="lineNum">    1566 </span><span class="lineNoCov">          0 :         r = amdgpu_device_wb_get(adev, &amp;index);</span></a>
<a name="1567"><span class="lineNum">    1567 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1568"><span class="lineNum">    1568 </span>            :                 return r;</a>
<a name="1569"><span class="lineNum">    1569 </span>            : </a>
<a name="1570"><span class="lineNum">    1570 </span><span class="lineNoCov">          0 :         gpu_addr = adev-&gt;wb.gpu_addr + (index * 4);</span></a>
<a name="1571"><span class="lineNum">    1571 </span><span class="lineNoCov">          0 :         tmp = 0xCAFEDEAD;</span></a>
<a name="1572"><span class="lineNum">    1572 </span><span class="lineNoCov">          0 :         adev-&gt;wb.wb[index] = cpu_to_le32(tmp);</span></a>
<a name="1573"><span class="lineNum">    1573 </span>            : </a>
<a name="1574"><span class="lineNum">    1574 </span><span class="lineNoCov">          0 :         r = amdgpu_ring_alloc(ring, 5);</span></a>
<a name="1575"><span class="lineNum">    1575 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1576"><span class="lineNum">    1576 </span>            :                 goto error_free_wb;</a>
<a name="1577"><span class="lineNum">    1577 </span>            : </a>
<a name="1578"><span class="lineNum">    1578 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, SDMA_PKT_HEADER_OP(SDMA_OP_WRITE) |</span></a>
<a name="1579"><span class="lineNum">    1579 </span>            :                           SDMA_PKT_HEADER_SUB_OP(SDMA_SUBOP_WRITE_LINEAR));</a>
<a name="1580"><span class="lineNum">    1580 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, lower_32_bits(gpu_addr));</span></a>
<a name="1581"><span class="lineNum">    1581 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, upper_32_bits(gpu_addr));</span></a>
<a name="1582"><span class="lineNum">    1582 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, SDMA_PKT_WRITE_UNTILED_DW_3_COUNT(0));</span></a>
<a name="1583"><span class="lineNum">    1583 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, 0xDEADBEEF);</span></a>
<a name="1584"><span class="lineNum">    1584 </span><span class="lineNoCov">          0 :         amdgpu_ring_commit(ring);</span></a>
<a name="1585"><span class="lineNum">    1585 </span>            : </a>
<a name="1586"><span class="lineNum">    1586 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;usec_timeout; i++) {</span></a>
<a name="1587"><span class="lineNum">    1587 </span><span class="lineNoCov">          0 :                 tmp = le32_to_cpu(adev-&gt;wb.wb[index]);</span></a>
<a name="1588"><span class="lineNum">    1588 </span><span class="lineNoCov">          0 :                 if (tmp == 0xDEADBEEF)</span></a>
<a name="1589"><span class="lineNum">    1589 </span>            :                         break;</a>
<a name="1590"><span class="lineNum">    1590 </span><span class="lineNoCov">          0 :                 udelay(1);</span></a>
<a name="1591"><span class="lineNum">    1591 </span>            :         }</a>
<a name="1592"><span class="lineNum">    1592 </span>            : </a>
<a name="1593"><span class="lineNum">    1593 </span><span class="lineNoCov">          0 :         if (i &gt;= adev-&gt;usec_timeout)</span></a>
<a name="1594"><span class="lineNum">    1594 </span><span class="lineNoCov">          0 :                 r = -ETIMEDOUT;</span></a>
<a name="1595"><span class="lineNum">    1595 </span>            : </a>
<a name="1596"><span class="lineNum">    1596 </span>            : error_free_wb:</a>
<a name="1597"><span class="lineNum">    1597 </span><span class="lineNoCov">          0 :         amdgpu_device_wb_free(adev, index);</span></a>
<a name="1598"><span class="lineNum">    1598 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="1599"><span class="lineNum">    1599 </span>            : }</a>
<a name="1600"><span class="lineNum">    1600 </span>            : </a>
<a name="1601"><span class="lineNum">    1601 </span>            : /**</a>
<a name="1602"><span class="lineNum">    1602 </span>            :  * sdma_v4_0_ring_test_ib - test an IB on the DMA engine</a>
<a name="1603"><span class="lineNum">    1603 </span>            :  *</a>
<a name="1604"><span class="lineNum">    1604 </span>            :  * @ring: amdgpu_ring structure holding ring information</a>
<a name="1605"><span class="lineNum">    1605 </span>            :  * @timeout: timeout value in jiffies, or MAX_SCHEDULE_TIMEOUT</a>
<a name="1606"><span class="lineNum">    1606 </span>            :  *</a>
<a name="1607"><span class="lineNum">    1607 </span>            :  * Test a simple IB in the DMA ring (VEGA10).</a>
<a name="1608"><span class="lineNum">    1608 </span>            :  * Returns 0 on success, error on failure.</a>
<a name="1609"><span class="lineNum">    1609 </span>            :  */</a>
<a name="1610"><span class="lineNum">    1610 </span><span class="lineNoCov">          0 : static int sdma_v4_0_ring_test_ib(struct amdgpu_ring *ring, long timeout)</span></a>
<a name="1611"><span class="lineNum">    1611 </span>            : {</a>
<a name="1612"><span class="lineNum">    1612 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = ring-&gt;adev;</span></a>
<a name="1613"><span class="lineNum">    1613 </span>            :         struct amdgpu_ib ib;</a>
<a name="1614"><span class="lineNum">    1614 </span><span class="lineNoCov">          0 :         struct dma_fence *f = NULL;</span></a>
<a name="1615"><span class="lineNum">    1615 </span>            :         unsigned index;</a>
<a name="1616"><span class="lineNum">    1616 </span>            :         long r;</a>
<a name="1617"><span class="lineNum">    1617 </span><span class="lineNoCov">          0 :         u32 tmp = 0;</span></a>
<a name="1618"><span class="lineNum">    1618 </span>            :         u64 gpu_addr;</a>
<a name="1619"><span class="lineNum">    1619 </span>            : </a>
<a name="1620"><span class="lineNum">    1620 </span><span class="lineNoCov">          0 :         r = amdgpu_device_wb_get(adev, &amp;index);</span></a>
<a name="1621"><span class="lineNum">    1621 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1622"><span class="lineNum">    1622 </span>            :                 return r;</a>
<a name="1623"><span class="lineNum">    1623 </span>            : </a>
<a name="1624"><span class="lineNum">    1624 </span><span class="lineNoCov">          0 :         gpu_addr = adev-&gt;wb.gpu_addr + (index * 4);</span></a>
<a name="1625"><span class="lineNum">    1625 </span><span class="lineNoCov">          0 :         tmp = 0xCAFEDEAD;</span></a>
<a name="1626"><span class="lineNum">    1626 </span><span class="lineNoCov">          0 :         adev-&gt;wb.wb[index] = cpu_to_le32(tmp);</span></a>
<a name="1627"><span class="lineNum">    1627 </span><span class="lineNoCov">          0 :         memset(&amp;ib, 0, sizeof(ib));</span></a>
<a name="1628"><span class="lineNum">    1628 </span><span class="lineNoCov">          0 :         r = amdgpu_ib_get(adev, NULL, 256,</span></a>
<a name="1629"><span class="lineNum">    1629 </span>            :                                         AMDGPU_IB_POOL_DIRECT, &amp;ib);</a>
<a name="1630"><span class="lineNum">    1630 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1631"><span class="lineNum">    1631 </span>            :                 goto err0;</a>
<a name="1632"><span class="lineNum">    1632 </span>            : </a>
<a name="1633"><span class="lineNum">    1633 </span><span class="lineNoCov">          0 :         ib.ptr[0] = SDMA_PKT_HEADER_OP(SDMA_OP_WRITE) |</span></a>
<a name="1634"><span class="lineNum">    1634 </span>            :                 SDMA_PKT_HEADER_SUB_OP(SDMA_SUBOP_WRITE_LINEAR);</a>
<a name="1635"><span class="lineNum">    1635 </span><span class="lineNoCov">          0 :         ib.ptr[1] = lower_32_bits(gpu_addr);</span></a>
<a name="1636"><span class="lineNum">    1636 </span><span class="lineNoCov">          0 :         ib.ptr[2] = upper_32_bits(gpu_addr);</span></a>
<a name="1637"><span class="lineNum">    1637 </span><span class="lineNoCov">          0 :         ib.ptr[3] = SDMA_PKT_WRITE_UNTILED_DW_3_COUNT(0);</span></a>
<a name="1638"><span class="lineNum">    1638 </span><span class="lineNoCov">          0 :         ib.ptr[4] = 0xDEADBEEF;</span></a>
<a name="1639"><span class="lineNum">    1639 </span><span class="lineNoCov">          0 :         ib.ptr[5] = SDMA_PKT_NOP_HEADER_OP(SDMA_OP_NOP);</span></a>
<a name="1640"><span class="lineNum">    1640 </span><span class="lineNoCov">          0 :         ib.ptr[6] = SDMA_PKT_NOP_HEADER_OP(SDMA_OP_NOP);</span></a>
<a name="1641"><span class="lineNum">    1641 </span><span class="lineNoCov">          0 :         ib.ptr[7] = SDMA_PKT_NOP_HEADER_OP(SDMA_OP_NOP);</span></a>
<a name="1642"><span class="lineNum">    1642 </span><span class="lineNoCov">          0 :         ib.length_dw = 8;</span></a>
<a name="1643"><span class="lineNum">    1643 </span>            : </a>
<a name="1644"><span class="lineNum">    1644 </span><span class="lineNoCov">          0 :         r = amdgpu_ib_schedule(ring, 1, &amp;ib, NULL, &amp;f);</span></a>
<a name="1645"><span class="lineNum">    1645 </span><span class="lineNoCov">          0 :         if (r)</span></a>
<a name="1646"><span class="lineNum">    1646 </span>            :                 goto err1;</a>
<a name="1647"><span class="lineNum">    1647 </span>            : </a>
<a name="1648"><span class="lineNum">    1648 </span><span class="lineNoCov">          0 :         r = dma_fence_wait_timeout(f, false, timeout);</span></a>
<a name="1649"><span class="lineNum">    1649 </span><span class="lineNoCov">          0 :         if (r == 0) {</span></a>
<a name="1650"><span class="lineNum">    1650 </span>            :                 r = -ETIMEDOUT;</a>
<a name="1651"><span class="lineNum">    1651 </span>            :                 goto err1;</a>
<a name="1652"><span class="lineNum">    1652 </span><span class="lineNoCov">          0 :         } else if (r &lt; 0) {</span></a>
<a name="1653"><span class="lineNum">    1653 </span>            :                 goto err1;</a>
<a name="1654"><span class="lineNum">    1654 </span>            :         }</a>
<a name="1655"><span class="lineNum">    1655 </span><span class="lineNoCov">          0 :         tmp = le32_to_cpu(adev-&gt;wb.wb[index]);</span></a>
<a name="1656"><span class="lineNum">    1656 </span><span class="lineNoCov">          0 :         if (tmp == 0xDEADBEEF)</span></a>
<a name="1657"><span class="lineNum">    1657 </span>            :                 r = 0;</a>
<a name="1658"><span class="lineNum">    1658 </span>            :         else</a>
<a name="1659"><span class="lineNum">    1659 </span><span class="lineNoCov">          0 :                 r = -EINVAL;</span></a>
<a name="1660"><span class="lineNum">    1660 </span>            : </a>
<a name="1661"><span class="lineNum">    1661 </span>            : err1:</a>
<a name="1662"><span class="lineNum">    1662 </span><span class="lineNoCov">          0 :         amdgpu_ib_free(adev, &amp;ib, NULL);</span></a>
<a name="1663"><span class="lineNum">    1663 </span><span class="lineNoCov">          0 :         dma_fence_put(f);</span></a>
<a name="1664"><span class="lineNum">    1664 </span>            : err0:</a>
<a name="1665"><span class="lineNum">    1665 </span><span class="lineNoCov">          0 :         amdgpu_device_wb_free(adev, index);</span></a>
<a name="1666"><span class="lineNum">    1666 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="1667"><span class="lineNum">    1667 </span>            : }</a>
<a name="1668"><span class="lineNum">    1668 </span>            : </a>
<a name="1669"><span class="lineNum">    1669 </span>            : </a>
<a name="1670"><span class="lineNum">    1670 </span>            : /**</a>
<a name="1671"><span class="lineNum">    1671 </span>            :  * sdma_v4_0_vm_copy_pte - update PTEs by copying them from the GART</a>
<a name="1672"><span class="lineNum">    1672 </span>            :  *</a>
<a name="1673"><span class="lineNum">    1673 </span>            :  * @ib: indirect buffer to fill with commands</a>
<a name="1674"><span class="lineNum">    1674 </span>            :  * @pe: addr of the page entry</a>
<a name="1675"><span class="lineNum">    1675 </span>            :  * @src: src addr to copy from</a>
<a name="1676"><span class="lineNum">    1676 </span>            :  * @count: number of page entries to update</a>
<a name="1677"><span class="lineNum">    1677 </span>            :  *</a>
<a name="1678"><span class="lineNum">    1678 </span>            :  * Update PTEs by copying them from the GART using sDMA (VEGA10).</a>
<a name="1679"><span class="lineNum">    1679 </span>            :  */</a>
<a name="1680"><span class="lineNum">    1680 </span><span class="lineNoCov">          0 : static void sdma_v4_0_vm_copy_pte(struct amdgpu_ib *ib,</span></a>
<a name="1681"><span class="lineNum">    1681 </span>            :                                   uint64_t pe, uint64_t src,</a>
<a name="1682"><span class="lineNum">    1682 </span>            :                                   unsigned count)</a>
<a name="1683"><span class="lineNum">    1683 </span>            : {</a>
<a name="1684"><span class="lineNum">    1684 </span><span class="lineNoCov">          0 :         unsigned bytes = count * 8;</span></a>
<a name="1685"><span class="lineNum">    1685 </span>            : </a>
<a name="1686"><span class="lineNum">    1686 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = SDMA_PKT_HEADER_OP(SDMA_OP_COPY) |</span></a>
<a name="1687"><span class="lineNum">    1687 </span>            :                 SDMA_PKT_HEADER_SUB_OP(SDMA_SUBOP_COPY_LINEAR);</a>
<a name="1688"><span class="lineNum">    1688 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = bytes - 1;</span></a>
<a name="1689"><span class="lineNum">    1689 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0; /* src/dst endian swap */</span></a>
<a name="1690"><span class="lineNum">    1690 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = lower_32_bits(src);</span></a>
<a name="1691"><span class="lineNum">    1691 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(src);</span></a>
<a name="1692"><span class="lineNum">    1692 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = lower_32_bits(pe);</span></a>
<a name="1693"><span class="lineNum">    1693 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(pe);</span></a>
<a name="1694"><span class="lineNum">    1694 </span>            : </a>
<a name="1695"><span class="lineNum">    1695 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1696"><span class="lineNum">    1696 </span>            : </a>
<a name="1697"><span class="lineNum">    1697 </span>            : /**</a>
<a name="1698"><span class="lineNum">    1698 </span>            :  * sdma_v4_0_vm_write_pte - update PTEs by writing them manually</a>
<a name="1699"><span class="lineNum">    1699 </span>            :  *</a>
<a name="1700"><span class="lineNum">    1700 </span>            :  * @ib: indirect buffer to fill with commands</a>
<a name="1701"><span class="lineNum">    1701 </span>            :  * @pe: addr of the page entry</a>
<a name="1702"><span class="lineNum">    1702 </span>            :  * @value: dst addr to write into pe</a>
<a name="1703"><span class="lineNum">    1703 </span>            :  * @count: number of page entries to update</a>
<a name="1704"><span class="lineNum">    1704 </span>            :  * @incr: increase next addr by incr bytes</a>
<a name="1705"><span class="lineNum">    1705 </span>            :  *</a>
<a name="1706"><span class="lineNum">    1706 </span>            :  * Update PTEs by writing them manually using sDMA (VEGA10).</a>
<a name="1707"><span class="lineNum">    1707 </span>            :  */</a>
<a name="1708"><span class="lineNum">    1708 </span><span class="lineNoCov">          0 : static void sdma_v4_0_vm_write_pte(struct amdgpu_ib *ib, uint64_t pe,</span></a>
<a name="1709"><span class="lineNum">    1709 </span>            :                                    uint64_t value, unsigned count,</a>
<a name="1710"><span class="lineNum">    1710 </span>            :                                    uint32_t incr)</a>
<a name="1711"><span class="lineNum">    1711 </span>            : {</a>
<a name="1712"><span class="lineNum">    1712 </span><span class="lineNoCov">          0 :         unsigned ndw = count * 2;</span></a>
<a name="1713"><span class="lineNum">    1713 </span>            : </a>
<a name="1714"><span class="lineNum">    1714 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = SDMA_PKT_HEADER_OP(SDMA_OP_WRITE) |</span></a>
<a name="1715"><span class="lineNum">    1715 </span>            :                 SDMA_PKT_HEADER_SUB_OP(SDMA_SUBOP_WRITE_LINEAR);</a>
<a name="1716"><span class="lineNum">    1716 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = lower_32_bits(pe);</span></a>
<a name="1717"><span class="lineNum">    1717 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(pe);</span></a>
<a name="1718"><span class="lineNum">    1718 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = ndw - 1;</span></a>
<a name="1719"><span class="lineNum">    1719 </span><span class="lineNoCov">          0 :         for (; ndw &gt; 0; ndw -= 2) {</span></a>
<a name="1720"><span class="lineNum">    1720 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = lower_32_bits(value);</span></a>
<a name="1721"><span class="lineNum">    1721 </span><span class="lineNoCov">          0 :                 ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(value);</span></a>
<a name="1722"><span class="lineNum">    1722 </span><span class="lineNoCov">          0 :                 value += incr;</span></a>
<a name="1723"><span class="lineNum">    1723 </span>            :         }</a>
<a name="1724"><span class="lineNum">    1724 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1725"><span class="lineNum">    1725 </span>            : </a>
<a name="1726"><span class="lineNum">    1726 </span>            : /**</a>
<a name="1727"><span class="lineNum">    1727 </span>            :  * sdma_v4_0_vm_set_pte_pde - update the page tables using sDMA</a>
<a name="1728"><span class="lineNum">    1728 </span>            :  *</a>
<a name="1729"><span class="lineNum">    1729 </span>            :  * @ib: indirect buffer to fill with commands</a>
<a name="1730"><span class="lineNum">    1730 </span>            :  * @pe: addr of the page entry</a>
<a name="1731"><span class="lineNum">    1731 </span>            :  * @addr: dst addr to write into pe</a>
<a name="1732"><span class="lineNum">    1732 </span>            :  * @count: number of page entries to update</a>
<a name="1733"><span class="lineNum">    1733 </span>            :  * @incr: increase next addr by incr bytes</a>
<a name="1734"><span class="lineNum">    1734 </span>            :  * @flags: access flags</a>
<a name="1735"><span class="lineNum">    1735 </span>            :  *</a>
<a name="1736"><span class="lineNum">    1736 </span>            :  * Update the page tables using sDMA (VEGA10).</a>
<a name="1737"><span class="lineNum">    1737 </span>            :  */</a>
<a name="1738"><span class="lineNum">    1738 </span><span class="lineNoCov">          0 : static void sdma_v4_0_vm_set_pte_pde(struct amdgpu_ib *ib,</span></a>
<a name="1739"><span class="lineNum">    1739 </span>            :                                      uint64_t pe,</a>
<a name="1740"><span class="lineNum">    1740 </span>            :                                      uint64_t addr, unsigned count,</a>
<a name="1741"><span class="lineNum">    1741 </span>            :                                      uint32_t incr, uint64_t flags)</a>
<a name="1742"><span class="lineNum">    1742 </span>            : {</a>
<a name="1743"><span class="lineNum">    1743 </span>            :         /* for physically contiguous pages (vram) */</a>
<a name="1744"><span class="lineNum">    1744 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = SDMA_PKT_HEADER_OP(SDMA_OP_PTEPDE);</span></a>
<a name="1745"><span class="lineNum">    1745 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = lower_32_bits(pe); /* dst addr */</span></a>
<a name="1746"><span class="lineNum">    1746 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(pe);</span></a>
<a name="1747"><span class="lineNum">    1747 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = lower_32_bits(flags); /* mask */</span></a>
<a name="1748"><span class="lineNum">    1748 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(flags);</span></a>
<a name="1749"><span class="lineNum">    1749 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = lower_32_bits(addr); /* value */</span></a>
<a name="1750"><span class="lineNum">    1750 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(addr);</span></a>
<a name="1751"><span class="lineNum">    1751 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = incr; /* increment size */</span></a>
<a name="1752"><span class="lineNum">    1752 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0;</span></a>
<a name="1753"><span class="lineNum">    1753 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = count - 1; /* number of entries */</span></a>
<a name="1754"><span class="lineNum">    1754 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1755"><span class="lineNum">    1755 </span>            : </a>
<a name="1756"><span class="lineNum">    1756 </span>            : /**</a>
<a name="1757"><span class="lineNum">    1757 </span>            :  * sdma_v4_0_ring_pad_ib - pad the IB to the required number of dw</a>
<a name="1758"><span class="lineNum">    1758 </span>            :  *</a>
<a name="1759"><span class="lineNum">    1759 </span>            :  * @ring: amdgpu_ring structure holding ring information</a>
<a name="1760"><span class="lineNum">    1760 </span>            :  * @ib: indirect buffer to fill with padding</a>
<a name="1761"><span class="lineNum">    1761 </span>            :  */</a>
<a name="1762"><span class="lineNum">    1762 </span><span class="lineNoCov">          0 : static void sdma_v4_0_ring_pad_ib(struct amdgpu_ring *ring, struct amdgpu_ib *ib)</span></a>
<a name="1763"><span class="lineNum">    1763 </span>            : {</a>
<a name="1764"><span class="lineNum">    1764 </span><span class="lineNoCov">          0 :         struct amdgpu_sdma_instance *sdma = amdgpu_sdma_get_instance_from_ring(ring);</span></a>
<a name="1765"><span class="lineNum">    1765 </span>            :         u32 pad_count;</a>
<a name="1766"><span class="lineNum">    1766 </span>            :         int i;</a>
<a name="1767"><span class="lineNum">    1767 </span>            : </a>
<a name="1768"><span class="lineNum">    1768 </span><span class="lineNoCov">          0 :         pad_count = (-ib-&gt;length_dw) &amp; 7;</span></a>
<a name="1769"><span class="lineNum">    1769 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; pad_count; i++)</span></a>
<a name="1770"><span class="lineNum">    1770 </span><span class="lineNoCov">          0 :                 if (sdma &amp;&amp; sdma-&gt;burst_nop &amp;&amp; (i == 0))</span></a>
<a name="1771"><span class="lineNum">    1771 </span><span class="lineNoCov">          0 :                         ib-&gt;ptr[ib-&gt;length_dw++] =</span></a>
<a name="1772"><span class="lineNum">    1772 </span><span class="lineNoCov">          0 :                                 SDMA_PKT_HEADER_OP(SDMA_OP_NOP) |</span></a>
<a name="1773"><span class="lineNum">    1773 </span><span class="lineNoCov">          0 :                                 SDMA_PKT_NOP_HEADER_COUNT(pad_count - 1);</span></a>
<a name="1774"><span class="lineNum">    1774 </span>            :                 else</a>
<a name="1775"><span class="lineNum">    1775 </span><span class="lineNoCov">          0 :                         ib-&gt;ptr[ib-&gt;length_dw++] =</span></a>
<a name="1776"><span class="lineNum">    1776 </span>            :                                 SDMA_PKT_HEADER_OP(SDMA_OP_NOP);</a>
<a name="1777"><span class="lineNum">    1777 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1778"><span class="lineNum">    1778 </span>            : </a>
<a name="1779"><span class="lineNum">    1779 </span>            : </a>
<a name="1780"><span class="lineNum">    1780 </span>            : /**</a>
<a name="1781"><span class="lineNum">    1781 </span>            :  * sdma_v4_0_ring_emit_pipeline_sync - sync the pipeline</a>
<a name="1782"><span class="lineNum">    1782 </span>            :  *</a>
<a name="1783"><span class="lineNum">    1783 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="1784"><span class="lineNum">    1784 </span>            :  *</a>
<a name="1785"><span class="lineNum">    1785 </span>            :  * Make sure all previous operations are completed (CIK).</a>
<a name="1786"><span class="lineNum">    1786 </span>            :  */</a>
<a name="1787"><span class="lineNum">    1787 </span><span class="lineNoCov">          0 : static void sdma_v4_0_ring_emit_pipeline_sync(struct amdgpu_ring *ring)</span></a>
<a name="1788"><span class="lineNum">    1788 </span>            : {</a>
<a name="1789"><span class="lineNum">    1789 </span><span class="lineNoCov">          0 :         uint32_t seq = ring-&gt;fence_drv.sync_seq;</span></a>
<a name="1790"><span class="lineNum">    1790 </span><span class="lineNoCov">          0 :         uint64_t addr = ring-&gt;fence_drv.gpu_addr;</span></a>
<a name="1791"><span class="lineNum">    1791 </span>            : </a>
<a name="1792"><span class="lineNum">    1792 </span>            :         /* wait for idle */</a>
<a name="1793"><span class="lineNum">    1793 </span><span class="lineNoCov">          0 :         sdma_v4_0_wait_reg_mem(ring, 1, 0,</span></a>
<a name="1794"><span class="lineNum">    1794 </span>            :                                addr &amp; 0xfffffffc,</a>
<a name="1795"><span class="lineNum">    1795 </span><span class="lineNoCov">          0 :                                upper_32_bits(addr) &amp; 0xffffffff,</span></a>
<a name="1796"><span class="lineNum">    1796 </span>            :                                seq, 0xffffffff, 4);</a>
<a name="1797"><span class="lineNum">    1797 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1798"><span class="lineNum">    1798 </span>            : </a>
<a name="1799"><span class="lineNum">    1799 </span>            : </a>
<a name="1800"><span class="lineNum">    1800 </span>            : /**</a>
<a name="1801"><span class="lineNum">    1801 </span>            :  * sdma_v4_0_ring_emit_vm_flush - vm flush using sDMA</a>
<a name="1802"><span class="lineNum">    1802 </span>            :  *</a>
<a name="1803"><span class="lineNum">    1803 </span>            :  * @ring: amdgpu_ring pointer</a>
<a name="1804"><span class="lineNum">    1804 </span>            :  * @vmid: vmid number to use</a>
<a name="1805"><span class="lineNum">    1805 </span>            :  * @pd_addr: address</a>
<a name="1806"><span class="lineNum">    1806 </span>            :  *</a>
<a name="1807"><span class="lineNum">    1807 </span>            :  * Update the page table base and flush the VM TLB</a>
<a name="1808"><span class="lineNum">    1808 </span>            :  * using sDMA (VEGA10).</a>
<a name="1809"><span class="lineNum">    1809 </span>            :  */</a>
<a name="1810"><span class="lineNum">    1810 </span><span class="lineNoCov">          0 : static void sdma_v4_0_ring_emit_vm_flush(struct amdgpu_ring *ring,</span></a>
<a name="1811"><span class="lineNum">    1811 </span>            :                                          unsigned vmid, uint64_t pd_addr)</a>
<a name="1812"><span class="lineNum">    1812 </span>            : {</a>
<a name="1813"><span class="lineNum">    1813 </span><span class="lineNoCov">          0 :         amdgpu_gmc_emit_flush_gpu_tlb(ring, vmid, pd_addr);</span></a>
<a name="1814"><span class="lineNum">    1814 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1815"><span class="lineNum">    1815 </span>            : </a>
<a name="1816"><span class="lineNum">    1816 </span><span class="lineNoCov">          0 : static void sdma_v4_0_ring_emit_wreg(struct amdgpu_ring *ring,</span></a>
<a name="1817"><span class="lineNum">    1817 </span>            :                                      uint32_t reg, uint32_t val)</a>
<a name="1818"><span class="lineNum">    1818 </span>            : {</a>
<a name="1819"><span class="lineNum">    1819 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, SDMA_PKT_HEADER_OP(SDMA_OP_SRBM_WRITE) |</span></a>
<a name="1820"><span class="lineNum">    1820 </span>            :                           SDMA_PKT_SRBM_WRITE_HEADER_BYTE_EN(0xf));</a>
<a name="1821"><span class="lineNum">    1821 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, reg);</span></a>
<a name="1822"><span class="lineNum">    1822 </span><span class="lineNoCov">          0 :         amdgpu_ring_write(ring, val);</span></a>
<a name="1823"><span class="lineNum">    1823 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1824"><span class="lineNum">    1824 </span>            : </a>
<a name="1825"><span class="lineNum">    1825 </span><span class="lineNoCov">          0 : static void sdma_v4_0_ring_emit_reg_wait(struct amdgpu_ring *ring, uint32_t reg,</span></a>
<a name="1826"><span class="lineNum">    1826 </span>            :                                          uint32_t val, uint32_t mask)</a>
<a name="1827"><span class="lineNum">    1827 </span>            : {</a>
<a name="1828"><span class="lineNum">    1828 </span><span class="lineNoCov">          0 :         sdma_v4_0_wait_reg_mem(ring, 0, 0, reg, 0, val, mask, 10);</span></a>
<a name="1829"><span class="lineNum">    1829 </span><span class="lineNoCov">          0 : }</span></a>
<a name="1830"><span class="lineNum">    1830 </span>            : </a>
<a name="1831"><span class="lineNum">    1831 </span>            : static bool sdma_v4_0_fw_support_paging_queue(struct amdgpu_device *adev)</a>
<a name="1832"><span class="lineNum">    1832 </span>            : {</a>
<a name="1833"><span class="lineNum">    1833 </span><span class="lineNoCov">          0 :         uint fw_version = adev-&gt;sdma.instance[0].fw_version;</span></a>
<a name="1834"><span class="lineNum">    1834 </span>            : </a>
<a name="1835"><span class="lineNum">    1835 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[SDMA0_HWIP][0]) {</span></a>
<a name="1836"><span class="lineNum">    1836 </span>            :         case IP_VERSION(4, 0, 0):</a>
<a name="1837"><span class="lineNum">    1837 </span><span class="lineNoCov">          0 :                 return fw_version &gt;= 430;</span></a>
<a name="1838"><span class="lineNum">    1838 </span>            :         case IP_VERSION(4, 0, 1):</a>
<a name="1839"><span class="lineNum">    1839 </span>            :                 /*return fw_version &gt;= 31;*/</a>
<a name="1840"><span class="lineNum">    1840 </span>            :                 return false;</a>
<a name="1841"><span class="lineNum">    1841 </span>            :         case IP_VERSION(4, 2, 0):</a>
<a name="1842"><span class="lineNum">    1842 </span><span class="lineNoCov">          0 :                 return fw_version &gt;= 123;</span></a>
<a name="1843"><span class="lineNum">    1843 </span>            :         default:</a>
<a name="1844"><span class="lineNum">    1844 </span>            :                 return false;</a>
<a name="1845"><span class="lineNum">    1845 </span>            :         }</a>
<a name="1846"><span class="lineNum">    1846 </span>            : }</a>
<a name="1847"><span class="lineNum">    1847 </span>            : </a>
<a name="1848"><span class="lineNum">    1848 </span><span class="lineNoCov">          0 : static int sdma_v4_0_early_init(void *handle)</span></a>
<a name="1849"><span class="lineNum">    1849 </span>            : {</a>
<a name="1850"><span class="lineNum">    1850 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1851"><span class="lineNum">    1851 </span>            :         int r;</a>
<a name="1852"><span class="lineNum">    1852 </span>            : </a>
<a name="1853"><span class="lineNum">    1853 </span><span class="lineNoCov">          0 :         r = sdma_v4_0_init_microcode(adev);</span></a>
<a name="1854"><span class="lineNum">    1854 </span><span class="lineNoCov">          0 :         if (r) {</span></a>
<a name="1855"><span class="lineNum">    1855 </span><span class="lineNoCov">          0 :                 DRM_ERROR(&quot;Failed to load sdma firmware!\n&quot;);</span></a>
<a name="1856"><span class="lineNum">    1856 </span><span class="lineNoCov">          0 :                 return r;</span></a>
<a name="1857"><span class="lineNum">    1857 </span>            :         }</a>
<a name="1858"><span class="lineNum">    1858 </span>            : </a>
<a name="1859"><span class="lineNum">    1859 </span>            :         /* TODO: Page queue breaks driver reload under SRIOV */</a>
<a name="1860"><span class="lineNum">    1860 </span><span class="lineNoCov">          0 :         if ((adev-&gt;ip_versions[SDMA0_HWIP][0] == IP_VERSION(4, 0, 0)) &amp;&amp;</span></a>
<a name="1861"><span class="lineNum">    1861 </span><span class="lineNoCov">          0 :             amdgpu_sriov_vf((adev)))</span></a>
<a name="1862"><span class="lineNum">    1862 </span><span class="lineNoCov">          0 :                 adev-&gt;sdma.has_page_queue = false;</span></a>
<a name="1863"><span class="lineNum">    1863 </span><span class="lineNoCov">          0 :         else if (sdma_v4_0_fw_support_paging_queue(adev))</span></a>
<a name="1864"><span class="lineNum">    1864 </span><span class="lineNoCov">          0 :                 adev-&gt;sdma.has_page_queue = true;</span></a>
<a name="1865"><span class="lineNum">    1865 </span>            : </a>
<a name="1866"><span class="lineNum">    1866 </span><span class="lineNoCov">          0 :         sdma_v4_0_set_ring_funcs(adev);</span></a>
<a name="1867"><span class="lineNum">    1867 </span><span class="lineNoCov">          0 :         sdma_v4_0_set_buffer_funcs(adev);</span></a>
<a name="1868"><span class="lineNum">    1868 </span><span class="lineNoCov">          0 :         sdma_v4_0_set_vm_pte_funcs(adev);</span></a>
<a name="1869"><span class="lineNum">    1869 </span><span class="lineNoCov">          0 :         sdma_v4_0_set_irq_funcs(adev);</span></a>
<a name="1870"><span class="lineNum">    1870 </span><span class="lineNoCov">          0 :         sdma_v4_0_set_ras_funcs(adev);</span></a>
<a name="1871"><span class="lineNum">    1871 </span>            : </a>
<a name="1872"><span class="lineNum">    1872 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1873"><span class="lineNum">    1873 </span>            : }</a>
<a name="1874"><span class="lineNum">    1874 </span>            : </a>
<a name="1875"><span class="lineNum">    1875 </span>            : static int sdma_v4_0_process_ras_data_cb(struct amdgpu_device *adev,</a>
<a name="1876"><span class="lineNum">    1876 </span>            :                 void *err_data,</a>
<a name="1877"><span class="lineNum">    1877 </span>            :                 struct amdgpu_iv_entry *entry);</a>
<a name="1878"><span class="lineNum">    1878 </span>            : </a>
<a name="1879"><span class="lineNum">    1879 </span><span class="lineNoCov">          0 : static int sdma_v4_0_late_init(void *handle)</span></a>
<a name="1880"><span class="lineNum">    1880 </span>            : {</a>
<a name="1881"><span class="lineNum">    1881 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1882"><span class="lineNum">    1882 </span>            : </a>
<a name="1883"><span class="lineNum">    1883 </span><span class="lineNoCov">          0 :         sdma_v4_0_setup_ulv(adev);</span></a>
<a name="1884"><span class="lineNum">    1884 </span>            : </a>
<a name="1885"><span class="lineNum">    1885 </span><span class="lineNoCov">          0 :         if (!amdgpu_persistent_edc_harvesting_supported(adev)) {</span></a>
<a name="1886"><span class="lineNum">    1886 </span><span class="lineNoCov">          0 :                 if (adev-&gt;sdma.ras &amp;&amp; adev-&gt;sdma.ras-&gt;ras_block.hw_ops &amp;&amp;</span></a>
<a name="1887"><span class="lineNum">    1887 </span><span class="lineNoCov">          0 :                     adev-&gt;sdma.ras-&gt;ras_block.hw_ops-&gt;reset_ras_error_count)</span></a>
<a name="1888"><span class="lineNum">    1888 </span><span class="lineNoCov">          0 :                         adev-&gt;sdma.ras-&gt;ras_block.hw_ops-&gt;reset_ras_error_count(adev);</span></a>
<a name="1889"><span class="lineNum">    1889 </span>            :         }</a>
<a name="1890"><span class="lineNum">    1890 </span>            : </a>
<a name="1891"><span class="lineNum">    1891 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="1892"><span class="lineNum">    1892 </span>            : }</a>
<a name="1893"><span class="lineNum">    1893 </span>            : </a>
<a name="1894"><span class="lineNum">    1894 </span><span class="lineNoCov">          0 : static int sdma_v4_0_sw_init(void *handle)</span></a>
<a name="1895"><span class="lineNum">    1895 </span>            : {</a>
<a name="1896"><span class="lineNum">    1896 </span>            :         struct amdgpu_ring *ring;</a>
<a name="1897"><span class="lineNum">    1897 </span>            :         int r, i;</a>
<a name="1898"><span class="lineNum">    1898 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1899"><span class="lineNum">    1899 </span>            : </a>
<a name="1900"><span class="lineNum">    1900 </span>            :         /* SDMA trap event */</a>
<a name="1901"><span class="lineNum">    1901 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="1902"><span class="lineNum">    1902 </span><span class="lineNoCov">          0 :                 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i),</span></a>
<a name="1903"><span class="lineNum">    1903 </span>            :                                       SDMA0_4_0__SRCID__SDMA_TRAP,</a>
<a name="1904"><span class="lineNum">    1904 </span>            :                                       &amp;adev-&gt;sdma.trap_irq);</a>
<a name="1905"><span class="lineNum">    1905 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="1906"><span class="lineNum">    1906 </span>            :                         return r;</a>
<a name="1907"><span class="lineNum">    1907 </span>            :         }</a>
<a name="1908"><span class="lineNum">    1908 </span>            : </a>
<a name="1909"><span class="lineNum">    1909 </span>            :         /* SDMA SRAM ECC event */</a>
<a name="1910"><span class="lineNum">    1910 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="1911"><span class="lineNum">    1911 </span><span class="lineNoCov">          0 :                 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i),</span></a>
<a name="1912"><span class="lineNum">    1912 </span>            :                                       SDMA0_4_0__SRCID__SDMA_SRAM_ECC,</a>
<a name="1913"><span class="lineNum">    1913 </span>            :                                       &amp;adev-&gt;sdma.ecc_irq);</a>
<a name="1914"><span class="lineNum">    1914 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="1915"><span class="lineNum">    1915 </span>            :                         return r;</a>
<a name="1916"><span class="lineNum">    1916 </span>            :         }</a>
<a name="1917"><span class="lineNum">    1917 </span>            : </a>
<a name="1918"><span class="lineNum">    1918 </span>            :         /* SDMA VM_HOLE/DOORBELL_INV/POLL_TIMEOUT/SRBM_WRITE_PROTECTION event*/</a>
<a name="1919"><span class="lineNum">    1919 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="1920"><span class="lineNum">    1920 </span><span class="lineNoCov">          0 :                 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i),</span></a>
<a name="1921"><span class="lineNum">    1921 </span>            :                                       SDMA0_4_0__SRCID__SDMA_VM_HOLE,</a>
<a name="1922"><span class="lineNum">    1922 </span>            :                                       &amp;adev-&gt;sdma.vm_hole_irq);</a>
<a name="1923"><span class="lineNum">    1923 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="1924"><span class="lineNum">    1924 </span>            :                         return r;</a>
<a name="1925"><span class="lineNum">    1925 </span>            : </a>
<a name="1926"><span class="lineNum">    1926 </span><span class="lineNoCov">          0 :                 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i),</span></a>
<a name="1927"><span class="lineNum">    1927 </span>            :                                       SDMA0_4_0__SRCID__SDMA_DOORBELL_INVALID,</a>
<a name="1928"><span class="lineNum">    1928 </span>            :                                       &amp;adev-&gt;sdma.doorbell_invalid_irq);</a>
<a name="1929"><span class="lineNum">    1929 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="1930"><span class="lineNum">    1930 </span>            :                         return r;</a>
<a name="1931"><span class="lineNum">    1931 </span>            : </a>
<a name="1932"><span class="lineNum">    1932 </span><span class="lineNoCov">          0 :                 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i),</span></a>
<a name="1933"><span class="lineNum">    1933 </span>            :                                       SDMA0_4_0__SRCID__SDMA_POLL_TIMEOUT,</a>
<a name="1934"><span class="lineNum">    1934 </span>            :                                       &amp;adev-&gt;sdma.pool_timeout_irq);</a>
<a name="1935"><span class="lineNum">    1935 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="1936"><span class="lineNum">    1936 </span>            :                         return r;</a>
<a name="1937"><span class="lineNum">    1937 </span>            : </a>
<a name="1938"><span class="lineNum">    1938 </span><span class="lineNoCov">          0 :                 r = amdgpu_irq_add_id(adev, sdma_v4_0_seq_to_irq_id(i),</span></a>
<a name="1939"><span class="lineNum">    1939 </span>            :                                       SDMA0_4_0__SRCID__SDMA_SRBMWRITE,</a>
<a name="1940"><span class="lineNum">    1940 </span>            :                                       &amp;adev-&gt;sdma.srbm_write_irq);</a>
<a name="1941"><span class="lineNum">    1941 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="1942"><span class="lineNum">    1942 </span>            :                         return r;</a>
<a name="1943"><span class="lineNum">    1943 </span>            :         }</a>
<a name="1944"><span class="lineNum">    1944 </span>            : </a>
<a name="1945"><span class="lineNum">    1945 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="1946"><span class="lineNum">    1946 </span><span class="lineNoCov">          0 :                 ring = &amp;adev-&gt;sdma.instance[i].ring;</span></a>
<a name="1947"><span class="lineNum">    1947 </span><span class="lineNoCov">          0 :                 ring-&gt;ring_obj = NULL;</span></a>
<a name="1948"><span class="lineNum">    1948 </span><span class="lineNoCov">          0 :                 ring-&gt;use_doorbell = true;</span></a>
<a name="1949"><span class="lineNum">    1949 </span>            : </a>
<a name="1950"><span class="lineNum">    1950 </span><span class="lineNoCov">          0 :                 DRM_DEBUG(&quot;SDMA %d use_doorbell being set to: [%s]\n&quot;, i,</span></a>
<a name="1951"><span class="lineNum">    1951 </span>            :                                 ring-&gt;use_doorbell?&quot;true&quot;:&quot;false&quot;);</a>
<a name="1952"><span class="lineNum">    1952 </span>            : </a>
<a name="1953"><span class="lineNum">    1953 </span>            :                 /* doorbell size is 2 dwords, get DWORD offset */</a>
<a name="1954"><span class="lineNum">    1954 </span><span class="lineNoCov">          0 :                 ring-&gt;doorbell_index = adev-&gt;doorbell_index.sdma_engine[i] &lt;&lt; 1;</span></a>
<a name="1955"><span class="lineNum">    1955 </span>            : </a>
<a name="1956"><span class="lineNum">    1956 </span><span class="lineNoCov">          0 :                 sprintf(ring-&gt;name, &quot;sdma%d&quot;, i);</span></a>
<a name="1957"><span class="lineNum">    1957 </span><span class="lineNoCov">          0 :                 r = amdgpu_ring_init(adev, ring, 1024, &amp;adev-&gt;sdma.trap_irq,</span></a>
<a name="1958"><span class="lineNum">    1958 </span>            :                                      AMDGPU_SDMA_IRQ_INSTANCE0 + i,</a>
<a name="1959"><span class="lineNum">    1959 </span>            :                                      AMDGPU_RING_PRIO_DEFAULT, NULL);</a>
<a name="1960"><span class="lineNum">    1960 </span><span class="lineNoCov">          0 :                 if (r)</span></a>
<a name="1961"><span class="lineNum">    1961 </span>            :                         return r;</a>
<a name="1962"><span class="lineNum">    1962 </span>            : </a>
<a name="1963"><span class="lineNum">    1963 </span><span class="lineNoCov">          0 :                 if (adev-&gt;sdma.has_page_queue) {</span></a>
<a name="1964"><span class="lineNum">    1964 </span><span class="lineNoCov">          0 :                         ring = &amp;adev-&gt;sdma.instance[i].page;</span></a>
<a name="1965"><span class="lineNum">    1965 </span><span class="lineNoCov">          0 :                         ring-&gt;ring_obj = NULL;</span></a>
<a name="1966"><span class="lineNum">    1966 </span><span class="lineNoCov">          0 :                         ring-&gt;use_doorbell = true;</span></a>
<a name="1967"><span class="lineNum">    1967 </span>            : </a>
<a name="1968"><span class="lineNum">    1968 </span>            :                         /* paging queue use same doorbell index/routing as gfx queue</a>
<a name="1969"><span class="lineNum">    1969 </span>            :                          * with 0x400 (4096 dwords) offset on second doorbell page</a>
<a name="1970"><span class="lineNum">    1970 </span>            :                          */</a>
<a name="1971"><span class="lineNum">    1971 </span><span class="lineNoCov">          0 :                         ring-&gt;doorbell_index = adev-&gt;doorbell_index.sdma_engine[i] &lt;&lt; 1;</span></a>
<a name="1972"><span class="lineNum">    1972 </span><span class="lineNoCov">          0 :                         ring-&gt;doorbell_index += 0x400;</span></a>
<a name="1973"><span class="lineNum">    1973 </span>            : </a>
<a name="1974"><span class="lineNum">    1974 </span><span class="lineNoCov">          0 :                         sprintf(ring-&gt;name, &quot;page%d&quot;, i);</span></a>
<a name="1975"><span class="lineNum">    1975 </span><span class="lineNoCov">          0 :                         r = amdgpu_ring_init(adev, ring, 1024,</span></a>
<a name="1976"><span class="lineNum">    1976 </span>            :                                              &amp;adev-&gt;sdma.trap_irq,</a>
<a name="1977"><span class="lineNum">    1977 </span>            :                                              AMDGPU_SDMA_IRQ_INSTANCE0 + i,</a>
<a name="1978"><span class="lineNum">    1978 </span>            :                                              AMDGPU_RING_PRIO_DEFAULT, NULL);</a>
<a name="1979"><span class="lineNum">    1979 </span><span class="lineNoCov">          0 :                         if (r)</span></a>
<a name="1980"><span class="lineNum">    1980 </span>            :                                 return r;</a>
<a name="1981"><span class="lineNum">    1981 </span>            :                 }</a>
<a name="1982"><span class="lineNum">    1982 </span>            :         }</a>
<a name="1983"><span class="lineNum">    1983 </span>            : </a>
<a name="1984"><span class="lineNum">    1984 </span>            :         return r;</a>
<a name="1985"><span class="lineNum">    1985 </span>            : }</a>
<a name="1986"><span class="lineNum">    1986 </span>            : </a>
<a name="1987"><span class="lineNum">    1987 </span><span class="lineNoCov">          0 : static int sdma_v4_0_sw_fini(void *handle)</span></a>
<a name="1988"><span class="lineNum">    1988 </span>            : {</a>
<a name="1989"><span class="lineNum">    1989 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="1990"><span class="lineNum">    1990 </span>            :         int i;</a>
<a name="1991"><span class="lineNum">    1991 </span>            : </a>
<a name="1992"><span class="lineNum">    1992 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="1993"><span class="lineNum">    1993 </span><span class="lineNoCov">          0 :                 amdgpu_ring_fini(&amp;adev-&gt;sdma.instance[i].ring);</span></a>
<a name="1994"><span class="lineNum">    1994 </span><span class="lineNoCov">          0 :                 if (adev-&gt;sdma.has_page_queue)</span></a>
<a name="1995"><span class="lineNum">    1995 </span><span class="lineNoCov">          0 :                         amdgpu_ring_fini(&amp;adev-&gt;sdma.instance[i].page);</span></a>
<a name="1996"><span class="lineNum">    1996 </span>            :         }</a>
<a name="1997"><span class="lineNum">    1997 </span>            : </a>
<a name="1998"><span class="lineNum">    1998 </span><span class="lineNoCov">          0 :         sdma_v4_0_destroy_inst_ctx(adev);</span></a>
<a name="1999"><span class="lineNum">    1999 </span>            : </a>
<a name="2000"><span class="lineNum">    2000 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2001"><span class="lineNum">    2001 </span>            : }</a>
<a name="2002"><span class="lineNum">    2002 </span>            : </a>
<a name="2003"><span class="lineNum">    2003 </span><span class="lineNoCov">          0 : static int sdma_v4_0_hw_init(void *handle)</span></a>
<a name="2004"><span class="lineNum">    2004 </span>            : {</a>
<a name="2005"><span class="lineNum">    2005 </span>            :         int r;</a>
<a name="2006"><span class="lineNum">    2006 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="2007"><span class="lineNum">    2007 </span>            : </a>
<a name="2008"><span class="lineNum">    2008 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU)</span></a>
<a name="2009"><span class="lineNum">    2009 </span><span class="lineNoCov">          0 :                 amdgpu_dpm_set_powergating_by_smu(adev, AMD_IP_BLOCK_TYPE_SDMA, false);</span></a>
<a name="2010"><span class="lineNum">    2010 </span>            : </a>
<a name="2011"><span class="lineNum">    2011 </span><span class="lineNoCov">          0 :         if (!amdgpu_sriov_vf(adev))</span></a>
<a name="2012"><span class="lineNum">    2012 </span><span class="lineNoCov">          0 :                 sdma_v4_0_init_golden_registers(adev);</span></a>
<a name="2013"><span class="lineNum">    2013 </span>            : </a>
<a name="2014"><span class="lineNum">    2014 </span><span class="lineNoCov">          0 :         r = sdma_v4_0_start(adev);</span></a>
<a name="2015"><span class="lineNum">    2015 </span>            : </a>
<a name="2016"><span class="lineNum">    2016 </span><span class="lineNoCov">          0 :         return r;</span></a>
<a name="2017"><span class="lineNum">    2017 </span>            : }</a>
<a name="2018"><span class="lineNum">    2018 </span>            : </a>
<a name="2019"><span class="lineNum">    2019 </span><span class="lineNoCov">          0 : static int sdma_v4_0_hw_fini(void *handle)</span></a>
<a name="2020"><span class="lineNum">    2020 </span>            : {</a>
<a name="2021"><span class="lineNum">    2021 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="2022"><span class="lineNum">    2022 </span>            :         int i;</a>
<a name="2023"><span class="lineNum">    2023 </span>            : </a>
<a name="2024"><span class="lineNum">    2024 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="2025"><span class="lineNum">    2025 </span>            :                 return 0;</a>
<a name="2026"><span class="lineNum">    2026 </span>            : </a>
<a name="2027"><span class="lineNum">    2027 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="2028"><span class="lineNum">    2028 </span><span class="lineNoCov">          0 :                 amdgpu_irq_put(adev, &amp;adev-&gt;sdma.ecc_irq,</span></a>
<a name="2029"><span class="lineNum">    2029 </span>            :                                AMDGPU_SDMA_IRQ_INSTANCE0 + i);</a>
<a name="2030"><span class="lineNum">    2030 </span>            :         }</a>
<a name="2031"><span class="lineNum">    2031 </span>            : </a>
<a name="2032"><span class="lineNum">    2032 </span><span class="lineNoCov">          0 :         sdma_v4_0_ctx_switch_enable(adev, false);</span></a>
<a name="2033"><span class="lineNum">    2033 </span><span class="lineNoCov">          0 :         sdma_v4_0_enable(adev, false);</span></a>
<a name="2034"><span class="lineNum">    2034 </span>            : </a>
<a name="2035"><span class="lineNum">    2035 </span><span class="lineNoCov">          0 :         if (adev-&gt;flags &amp; AMD_IS_APU)</span></a>
<a name="2036"><span class="lineNum">    2036 </span><span class="lineNoCov">          0 :                 amdgpu_dpm_set_powergating_by_smu(adev, AMD_IP_BLOCK_TYPE_SDMA, true);</span></a>
<a name="2037"><span class="lineNum">    2037 </span>            : </a>
<a name="2038"><span class="lineNum">    2038 </span>            :         return 0;</a>
<a name="2039"><span class="lineNum">    2039 </span>            : }</a>
<a name="2040"><span class="lineNum">    2040 </span>            : </a>
<a name="2041"><span class="lineNum">    2041 </span><span class="lineNoCov">          0 : static int sdma_v4_0_suspend(void *handle)</span></a>
<a name="2042"><span class="lineNum">    2042 </span>            : {</a>
<a name="2043"><span class="lineNum">    2043 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="2044"><span class="lineNum">    2044 </span>            : </a>
<a name="2045"><span class="lineNum">    2045 </span>            :         /* SMU saves SDMA state for us */</a>
<a name="2046"><span class="lineNum">    2046 </span><span class="lineNoCov">          0 :         if (adev-&gt;in_s0ix)</span></a>
<a name="2047"><span class="lineNum">    2047 </span>            :                 return 0;</a>
<a name="2048"><span class="lineNum">    2048 </span>            : </a>
<a name="2049"><span class="lineNum">    2049 </span><span class="lineNoCov">          0 :         return sdma_v4_0_hw_fini(adev);</span></a>
<a name="2050"><span class="lineNum">    2050 </span>            : }</a>
<a name="2051"><span class="lineNum">    2051 </span>            : </a>
<a name="2052"><span class="lineNum">    2052 </span><span class="lineNoCov">          0 : static int sdma_v4_0_resume(void *handle)</span></a>
<a name="2053"><span class="lineNum">    2053 </span>            : {</a>
<a name="2054"><span class="lineNum">    2054 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="2055"><span class="lineNum">    2055 </span>            : </a>
<a name="2056"><span class="lineNum">    2056 </span>            :         /* SMU restores SDMA state for us */</a>
<a name="2057"><span class="lineNum">    2057 </span><span class="lineNoCov">          0 :         if (adev-&gt;in_s0ix)</span></a>
<a name="2058"><span class="lineNum">    2058 </span>            :                 return 0;</a>
<a name="2059"><span class="lineNum">    2059 </span>            : </a>
<a name="2060"><span class="lineNum">    2060 </span><span class="lineNoCov">          0 :         return sdma_v4_0_hw_init(adev);</span></a>
<a name="2061"><span class="lineNum">    2061 </span>            : }</a>
<a name="2062"><span class="lineNum">    2062 </span>            : </a>
<a name="2063"><span class="lineNum">    2063 </span><span class="lineNoCov">          0 : static bool sdma_v4_0_is_idle(void *handle)</span></a>
<a name="2064"><span class="lineNum">    2064 </span>            : {</a>
<a name="2065"><span class="lineNum">    2065 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="2066"><span class="lineNum">    2066 </span>            :         u32 i;</a>
<a name="2067"><span class="lineNum">    2067 </span>            : </a>
<a name="2068"><span class="lineNum">    2068 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="2069"><span class="lineNum">    2069 </span><span class="lineNoCov">          0 :                 u32 tmp = RREG32_SDMA(i, mmSDMA0_STATUS_REG);</span></a>
<a name="2070"><span class="lineNum">    2070 </span>            : </a>
<a name="2071"><span class="lineNum">    2071 </span><span class="lineNoCov">          0 :                 if (!(tmp &amp; SDMA0_STATUS_REG__IDLE_MASK))</span></a>
<a name="2072"><span class="lineNum">    2072 </span>            :                         return false;</a>
<a name="2073"><span class="lineNum">    2073 </span>            :         }</a>
<a name="2074"><span class="lineNum">    2074 </span>            : </a>
<a name="2075"><span class="lineNum">    2075 </span>            :         return true;</a>
<a name="2076"><span class="lineNum">    2076 </span>            : }</a>
<a name="2077"><span class="lineNum">    2077 </span>            : </a>
<a name="2078"><span class="lineNum">    2078 </span><span class="lineNoCov">          0 : static int sdma_v4_0_wait_for_idle(void *handle)</span></a>
<a name="2079"><span class="lineNum">    2079 </span>            : {</a>
<a name="2080"><span class="lineNum">    2080 </span>            :         unsigned i, j;</a>
<a name="2081"><span class="lineNum">    2081 </span>            :         u32 sdma[AMDGPU_MAX_SDMA_INSTANCES];</a>
<a name="2082"><span class="lineNum">    2082 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="2083"><span class="lineNum">    2083 </span>            : </a>
<a name="2084"><span class="lineNum">    2084 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;usec_timeout; i++) {</span></a>
<a name="2085"><span class="lineNum">    2085 </span><span class="lineNoCov">          0 :                 for (j = 0; j &lt; adev-&gt;sdma.num_instances; j++) {</span></a>
<a name="2086"><span class="lineNum">    2086 </span><span class="lineNoCov">          0 :                         sdma[j] = RREG32_SDMA(j, mmSDMA0_STATUS_REG);</span></a>
<a name="2087"><span class="lineNum">    2087 </span><span class="lineNoCov">          0 :                         if (!(sdma[j] &amp; SDMA0_STATUS_REG__IDLE_MASK))</span></a>
<a name="2088"><span class="lineNum">    2088 </span>            :                                 break;</a>
<a name="2089"><span class="lineNum">    2089 </span>            :                 }</a>
<a name="2090"><span class="lineNum">    2090 </span><span class="lineNoCov">          0 :                 if (j == adev-&gt;sdma.num_instances)</span></a>
<a name="2091"><span class="lineNum">    2091 </span>            :                         return 0;</a>
<a name="2092"><span class="lineNum">    2092 </span><span class="lineNoCov">          0 :                 udelay(1);</span></a>
<a name="2093"><span class="lineNum">    2093 </span>            :         }</a>
<a name="2094"><span class="lineNum">    2094 </span>            :         return -ETIMEDOUT;</a>
<a name="2095"><span class="lineNum">    2095 </span>            : }</a>
<a name="2096"><span class="lineNum">    2096 </span>            : </a>
<a name="2097"><span class="lineNum">    2097 </span><span class="lineNoCov">          0 : static int sdma_v4_0_soft_reset(void *handle)</span></a>
<a name="2098"><span class="lineNum">    2098 </span>            : {</a>
<a name="2099"><span class="lineNum">    2099 </span>            :         /* todo */</a>
<a name="2100"><span class="lineNum">    2100 </span>            : </a>
<a name="2101"><span class="lineNum">    2101 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2102"><span class="lineNum">    2102 </span>            : }</a>
<a name="2103"><span class="lineNum">    2103 </span>            : </a>
<a name="2104"><span class="lineNum">    2104 </span><span class="lineNoCov">          0 : static int sdma_v4_0_set_trap_irq_state(struct amdgpu_device *adev,</span></a>
<a name="2105"><span class="lineNum">    2105 </span>            :                                         struct amdgpu_irq_src *source,</a>
<a name="2106"><span class="lineNum">    2106 </span>            :                                         unsigned type,</a>
<a name="2107"><span class="lineNum">    2107 </span>            :                                         enum amdgpu_interrupt_state state)</a>
<a name="2108"><span class="lineNum">    2108 </span>            : {</a>
<a name="2109"><span class="lineNum">    2109 </span>            :         u32 sdma_cntl;</a>
<a name="2110"><span class="lineNum">    2110 </span>            : </a>
<a name="2111"><span class="lineNum">    2111 </span><span class="lineNoCov">          0 :         sdma_cntl = RREG32_SDMA(type, mmSDMA0_CNTL);</span></a>
<a name="2112"><span class="lineNum">    2112 </span><span class="lineNoCov">          0 :         sdma_cntl = REG_SET_FIELD(sdma_cntl, SDMA0_CNTL, TRAP_ENABLE,</span></a>
<a name="2113"><span class="lineNum">    2113 </span>            :                        state == AMDGPU_IRQ_STATE_ENABLE ? 1 : 0);</a>
<a name="2114"><span class="lineNum">    2114 </span><span class="lineNoCov">          0 :         WREG32_SDMA(type, mmSDMA0_CNTL, sdma_cntl);</span></a>
<a name="2115"><span class="lineNum">    2115 </span>            : </a>
<a name="2116"><span class="lineNum">    2116 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2117"><span class="lineNum">    2117 </span>            : }</a>
<a name="2118"><span class="lineNum">    2118 </span>            : </a>
<a name="2119"><span class="lineNum">    2119 </span><span class="lineNoCov">          0 : static int sdma_v4_0_process_trap_irq(struct amdgpu_device *adev,</span></a>
<a name="2120"><span class="lineNum">    2120 </span>            :                                       struct amdgpu_irq_src *source,</a>
<a name="2121"><span class="lineNum">    2121 </span>            :                                       struct amdgpu_iv_entry *entry)</a>
<a name="2122"><span class="lineNum">    2122 </span>            : {</a>
<a name="2123"><span class="lineNum">    2123 </span>            :         uint32_t instance;</a>
<a name="2124"><span class="lineNum">    2124 </span>            : </a>
<a name="2125"><span class="lineNum">    2125 </span><span class="lineNoCov">          0 :         DRM_DEBUG(&quot;IH: SDMA trap\n&quot;);</span></a>
<a name="2126"><span class="lineNum">    2126 </span><span class="lineNoCov">          0 :         instance = sdma_v4_0_irq_id_to_seq(entry-&gt;client_id);</span></a>
<a name="2127"><span class="lineNum">    2127 </span><span class="lineNoCov">          0 :         switch (entry-&gt;ring_id) {</span></a>
<a name="2128"><span class="lineNum">    2128 </span>            :         case 0:</a>
<a name="2129"><span class="lineNum">    2129 </span><span class="lineNoCov">          0 :                 amdgpu_fence_process(&amp;adev-&gt;sdma.instance[instance].ring);</span></a>
<a name="2130"><span class="lineNum">    2130 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2131"><span class="lineNum">    2131 </span>            :         case 1:</a>
<a name="2132"><span class="lineNum">    2132 </span><span class="lineNoCov">          0 :                 if (adev-&gt;ip_versions[SDMA0_HWIP][0] == IP_VERSION(4, 2, 0))</span></a>
<a name="2133"><span class="lineNum">    2133 </span><span class="lineNoCov">          0 :                         amdgpu_fence_process(&amp;adev-&gt;sdma.instance[instance].page);</span></a>
<a name="2134"><span class="lineNum">    2134 </span>            :                 break;</a>
<a name="2135"><span class="lineNum">    2135 </span>            :         case 2:</a>
<a name="2136"><span class="lineNum">    2136 </span>            :                 /* XXX compute */</a>
<a name="2137"><span class="lineNum">    2137 </span>            :                 break;</a>
<a name="2138"><span class="lineNum">    2138 </span>            :         case 3:</a>
<a name="2139"><span class="lineNum">    2139 </span><span class="lineNoCov">          0 :                 if (adev-&gt;ip_versions[SDMA0_HWIP][0] != IP_VERSION(4, 2, 0))</span></a>
<a name="2140"><span class="lineNum">    2140 </span><span class="lineNoCov">          0 :                         amdgpu_fence_process(&amp;adev-&gt;sdma.instance[instance].page);</span></a>
<a name="2141"><span class="lineNum">    2141 </span>            :                 break;</a>
<a name="2142"><span class="lineNum">    2142 </span>            :         }</a>
<a name="2143"><span class="lineNum">    2143 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2144"><span class="lineNum">    2144 </span>            : }</a>
<a name="2145"><span class="lineNum">    2145 </span>            : </a>
<a name="2146"><span class="lineNum">    2146 </span><span class="lineNoCov">          0 : static int sdma_v4_0_process_ras_data_cb(struct amdgpu_device *adev,</span></a>
<a name="2147"><span class="lineNum">    2147 </span>            :                 void *err_data,</a>
<a name="2148"><span class="lineNum">    2148 </span>            :                 struct amdgpu_iv_entry *entry)</a>
<a name="2149"><span class="lineNum">    2149 </span>            : {</a>
<a name="2150"><span class="lineNum">    2150 </span>            :         int instance;</a>
<a name="2151"><span class="lineNum">    2151 </span>            : </a>
<a name="2152"><span class="lineNum">    2152 </span>            :         /* When Full RAS is enabled, the per-IP interrupt sources should</a>
<a name="2153"><span class="lineNum">    2153 </span>            :          * be disabled and the driver should only look for the aggregated</a>
<a name="2154"><span class="lineNum">    2154 </span>            :          * interrupt via sync flood</a>
<a name="2155"><span class="lineNum">    2155 </span>            :          */</a>
<a name="2156"><span class="lineNum">    2156 </span><span class="lineNoCov">          0 :         if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__GFX))</span></a>
<a name="2157"><span class="lineNum">    2157 </span>            :                 goto out;</a>
<a name="2158"><span class="lineNum">    2158 </span>            : </a>
<a name="2159"><span class="lineNum">    2159 </span><span class="lineNoCov">          0 :         instance = sdma_v4_0_irq_id_to_seq(entry-&gt;client_id);</span></a>
<a name="2160"><span class="lineNum">    2160 </span><span class="lineNoCov">          0 :         if (instance &lt; 0)</span></a>
<a name="2161"><span class="lineNum">    2161 </span>            :                 goto out;</a>
<a name="2162"><span class="lineNum">    2162 </span>            : </a>
<a name="2163"><span class="lineNum">    2163 </span><span class="lineNoCov">          0 :         amdgpu_sdma_process_ras_data_cb(adev, err_data, entry);</span></a>
<a name="2164"><span class="lineNum">    2164 </span>            : </a>
<a name="2165"><span class="lineNum">    2165 </span>            : out:</a>
<a name="2166"><span class="lineNum">    2166 </span><span class="lineNoCov">          0 :         return AMDGPU_RAS_SUCCESS;</span></a>
<a name="2167"><span class="lineNum">    2167 </span>            : }</a>
<a name="2168"><span class="lineNum">    2168 </span>            : </a>
<a name="2169"><span class="lineNum">    2169 </span><span class="lineNoCov">          0 : static int sdma_v4_0_process_illegal_inst_irq(struct amdgpu_device *adev,</span></a>
<a name="2170"><span class="lineNum">    2170 </span>            :                                               struct amdgpu_irq_src *source,</a>
<a name="2171"><span class="lineNum">    2171 </span>            :                                               struct amdgpu_iv_entry *entry)</a>
<a name="2172"><span class="lineNum">    2172 </span>            : {</a>
<a name="2173"><span class="lineNum">    2173 </span>            :         int instance;</a>
<a name="2174"><span class="lineNum">    2174 </span>            : </a>
<a name="2175"><span class="lineNum">    2175 </span><span class="lineNoCov">          0 :         DRM_ERROR(&quot;Illegal instruction in SDMA command stream\n&quot;);</span></a>
<a name="2176"><span class="lineNum">    2176 </span>            : </a>
<a name="2177"><span class="lineNum">    2177 </span><span class="lineNoCov">          0 :         instance = sdma_v4_0_irq_id_to_seq(entry-&gt;client_id);</span></a>
<a name="2178"><span class="lineNum">    2178 </span><span class="lineNoCov">          0 :         if (instance &lt; 0)</span></a>
<a name="2179"><span class="lineNum">    2179 </span>            :                 return 0;</a>
<a name="2180"><span class="lineNum">    2180 </span>            : </a>
<a name="2181"><span class="lineNum">    2181 </span><span class="lineNoCov">          0 :         switch (entry-&gt;ring_id) {</span></a>
<a name="2182"><span class="lineNum">    2182 </span>            :         case 0:</a>
<a name="2183"><span class="lineNum">    2183 </span><span class="lineNoCov">          0 :                 drm_sched_fault(&amp;adev-&gt;sdma.instance[instance].ring.sched);</span></a>
<a name="2184"><span class="lineNum">    2184 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2185"><span class="lineNum">    2185 </span>            :         }</a>
<a name="2186"><span class="lineNum">    2186 </span>            :         return 0;</a>
<a name="2187"><span class="lineNum">    2187 </span>            : }</a>
<a name="2188"><span class="lineNum">    2188 </span>            : </a>
<a name="2189"><span class="lineNum">    2189 </span><span class="lineNoCov">          0 : static int sdma_v4_0_set_ecc_irq_state(struct amdgpu_device *adev,</span></a>
<a name="2190"><span class="lineNum">    2190 </span>            :                                         struct amdgpu_irq_src *source,</a>
<a name="2191"><span class="lineNum">    2191 </span>            :                                         unsigned type,</a>
<a name="2192"><span class="lineNum">    2192 </span>            :                                         enum amdgpu_interrupt_state state)</a>
<a name="2193"><span class="lineNum">    2193 </span>            : {</a>
<a name="2194"><span class="lineNum">    2194 </span>            :         u32 sdma_edc_config;</a>
<a name="2195"><span class="lineNum">    2195 </span>            : </a>
<a name="2196"><span class="lineNum">    2196 </span><span class="lineNoCov">          0 :         sdma_edc_config = RREG32_SDMA(type, mmSDMA0_EDC_CONFIG);</span></a>
<a name="2197"><span class="lineNum">    2197 </span><span class="lineNoCov">          0 :         sdma_edc_config = REG_SET_FIELD(sdma_edc_config, SDMA0_EDC_CONFIG, ECC_INT_ENABLE,</span></a>
<a name="2198"><span class="lineNum">    2198 </span>            :                        state == AMDGPU_IRQ_STATE_ENABLE ? 1 : 0);</a>
<a name="2199"><span class="lineNum">    2199 </span><span class="lineNoCov">          0 :         WREG32_SDMA(type, mmSDMA0_EDC_CONFIG, sdma_edc_config);</span></a>
<a name="2200"><span class="lineNum">    2200 </span>            : </a>
<a name="2201"><span class="lineNum">    2201 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2202"><span class="lineNum">    2202 </span>            : }</a>
<a name="2203"><span class="lineNum">    2203 </span>            : </a>
<a name="2204"><span class="lineNum">    2204 </span><span class="lineNoCov">          0 : static int sdma_v4_0_print_iv_entry(struct amdgpu_device *adev,</span></a>
<a name="2205"><span class="lineNum">    2205 </span>            :                                               struct amdgpu_iv_entry *entry)</a>
<a name="2206"><span class="lineNum">    2206 </span>            : {</a>
<a name="2207"><span class="lineNum">    2207 </span>            :         int instance;</a>
<a name="2208"><span class="lineNum">    2208 </span>            :         struct amdgpu_task_info task_info;</a>
<a name="2209"><span class="lineNum">    2209 </span>            :         u64 addr;</a>
<a name="2210"><span class="lineNum">    2210 </span>            : </a>
<a name="2211"><span class="lineNum">    2211 </span><span class="lineNoCov">          0 :         instance = sdma_v4_0_irq_id_to_seq(entry-&gt;client_id);</span></a>
<a name="2212"><span class="lineNum">    2212 </span><span class="lineNoCov">          0 :         if (instance &lt; 0 || instance &gt;= adev-&gt;sdma.num_instances) {</span></a>
<a name="2213"><span class="lineNum">    2213 </span><span class="lineNoCov">          0 :                 dev_err(adev-&gt;dev, &quot;sdma instance invalid %d\n&quot;, instance);</span></a>
<a name="2214"><span class="lineNum">    2214 </span>            :                 return -EINVAL;</a>
<a name="2215"><span class="lineNum">    2215 </span>            :         }</a>
<a name="2216"><span class="lineNum">    2216 </span>            : </a>
<a name="2217"><span class="lineNum">    2217 </span><span class="lineNoCov">          0 :         addr = (u64)entry-&gt;src_data[0] &lt;&lt; 12;</span></a>
<a name="2218"><span class="lineNum">    2218 </span><span class="lineNoCov">          0 :         addr |= ((u64)entry-&gt;src_data[1] &amp; 0xf) &lt;&lt; 44;</span></a>
<a name="2219"><span class="lineNum">    2219 </span>            : </a>
<a name="2220"><span class="lineNum">    2220 </span><span class="lineNoCov">          0 :         memset(&amp;task_info, 0, sizeof(struct amdgpu_task_info));</span></a>
<a name="2221"><span class="lineNum">    2221 </span><span class="lineNoCov">          0 :         amdgpu_vm_get_task_info(adev, entry-&gt;pasid, &amp;task_info);</span></a>
<a name="2222"><span class="lineNum">    2222 </span>            : </a>
<a name="2223"><span class="lineNum">    2223 </span>            :         dev_dbg_ratelimited(adev-&gt;dev,</a>
<a name="2224"><span class="lineNum">    2224 </span>            :                    &quot;[sdma%d] address:0x%016llx src_id:%u ring:%u vmid:%u &quot;</a>
<a name="2225"><span class="lineNum">    2225 </span>            :                    &quot;pasid:%u, for process %s pid %d thread %s pid %d\n&quot;,</a>
<a name="2226"><span class="lineNum">    2226 </span>            :                    instance, addr, entry-&gt;src_id, entry-&gt;ring_id, entry-&gt;vmid,</a>
<a name="2227"><span class="lineNum">    2227 </span>            :                    entry-&gt;pasid, task_info.process_name, task_info.tgid,</a>
<a name="2228"><span class="lineNum">    2228 </span>            :                    task_info.task_name, task_info.pid);</a>
<a name="2229"><span class="lineNum">    2229 </span>            :         return 0;</a>
<a name="2230"><span class="lineNum">    2230 </span>            : }</a>
<a name="2231"><span class="lineNum">    2231 </span>            : </a>
<a name="2232"><span class="lineNum">    2232 </span><span class="lineNoCov">          0 : static int sdma_v4_0_process_vm_hole_irq(struct amdgpu_device *adev,</span></a>
<a name="2233"><span class="lineNum">    2233 </span>            :                                               struct amdgpu_irq_src *source,</a>
<a name="2234"><span class="lineNum">    2234 </span>            :                                               struct amdgpu_iv_entry *entry)</a>
<a name="2235"><span class="lineNum">    2235 </span>            : {</a>
<a name="2236"><span class="lineNum">    2236 </span>            :         dev_dbg_ratelimited(adev-&gt;dev, &quot;MC or SEM address in VM hole\n&quot;);</a>
<a name="2237"><span class="lineNum">    2237 </span><span class="lineNoCov">          0 :         sdma_v4_0_print_iv_entry(adev, entry);</span></a>
<a name="2238"><span class="lineNum">    2238 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2239"><span class="lineNum">    2239 </span>            : }</a>
<a name="2240"><span class="lineNum">    2240 </span>            : </a>
<a name="2241"><span class="lineNum">    2241 </span><span class="lineNoCov">          0 : static int sdma_v4_0_process_doorbell_invalid_irq(struct amdgpu_device *adev,</span></a>
<a name="2242"><span class="lineNum">    2242 </span>            :                                               struct amdgpu_irq_src *source,</a>
<a name="2243"><span class="lineNum">    2243 </span>            :                                               struct amdgpu_iv_entry *entry)</a>
<a name="2244"><span class="lineNum">    2244 </span>            : {</a>
<a name="2245"><span class="lineNum">    2245 </span>            :         dev_dbg_ratelimited(adev-&gt;dev, &quot;SDMA received a doorbell from BIF with byte_enable !=0xff\n&quot;);</a>
<a name="2246"><span class="lineNum">    2246 </span><span class="lineNoCov">          0 :         sdma_v4_0_print_iv_entry(adev, entry);</span></a>
<a name="2247"><span class="lineNum">    2247 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2248"><span class="lineNum">    2248 </span>            : }</a>
<a name="2249"><span class="lineNum">    2249 </span>            : </a>
<a name="2250"><span class="lineNum">    2250 </span><span class="lineNoCov">          0 : static int sdma_v4_0_process_pool_timeout_irq(struct amdgpu_device *adev,</span></a>
<a name="2251"><span class="lineNum">    2251 </span>            :                                               struct amdgpu_irq_src *source,</a>
<a name="2252"><span class="lineNum">    2252 </span>            :                                               struct amdgpu_iv_entry *entry)</a>
<a name="2253"><span class="lineNum">    2253 </span>            : {</a>
<a name="2254"><span class="lineNum">    2254 </span>            :         dev_dbg_ratelimited(adev-&gt;dev,</a>
<a name="2255"><span class="lineNum">    2255 </span>            :                 &quot;Polling register/memory timeout executing POLL_REG/MEM with finite timer\n&quot;);</a>
<a name="2256"><span class="lineNum">    2256 </span><span class="lineNoCov">          0 :         sdma_v4_0_print_iv_entry(adev, entry);</span></a>
<a name="2257"><span class="lineNum">    2257 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2258"><span class="lineNum">    2258 </span>            : }</a>
<a name="2259"><span class="lineNum">    2259 </span>            : </a>
<a name="2260"><span class="lineNum">    2260 </span><span class="lineNoCov">          0 : static int sdma_v4_0_process_srbm_write_irq(struct amdgpu_device *adev,</span></a>
<a name="2261"><span class="lineNum">    2261 </span>            :                                               struct amdgpu_irq_src *source,</a>
<a name="2262"><span class="lineNum">    2262 </span>            :                                               struct amdgpu_iv_entry *entry)</a>
<a name="2263"><span class="lineNum">    2263 </span>            : {</a>
<a name="2264"><span class="lineNum">    2264 </span>            :         dev_dbg_ratelimited(adev-&gt;dev,</a>
<a name="2265"><span class="lineNum">    2265 </span>            :                 &quot;SDMA gets an Register Write SRBM_WRITE command in non-privilege command buffer\n&quot;);</a>
<a name="2266"><span class="lineNum">    2266 </span><span class="lineNoCov">          0 :         sdma_v4_0_print_iv_entry(adev, entry);</span></a>
<a name="2267"><span class="lineNum">    2267 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2268"><span class="lineNum">    2268 </span>            : }</a>
<a name="2269"><span class="lineNum">    2269 </span>            : </a>
<a name="2270"><span class="lineNum">    2270 </span><span class="lineNoCov">          0 : static void sdma_v4_0_update_medium_grain_clock_gating(</span></a>
<a name="2271"><span class="lineNum">    2271 </span>            :                 struct amdgpu_device *adev,</a>
<a name="2272"><span class="lineNum">    2272 </span>            :                 bool enable)</a>
<a name="2273"><span class="lineNum">    2273 </span>            : {</a>
<a name="2274"><span class="lineNum">    2274 </span>            :         uint32_t data, def;</a>
<a name="2275"><span class="lineNum">    2275 </span>            :         int i;</a>
<a name="2276"><span class="lineNum">    2276 </span>            : </a>
<a name="2277"><span class="lineNum">    2277 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_SDMA_MGCG)) {</span></a>
<a name="2278"><span class="lineNum">    2278 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="2279"><span class="lineNum">    2279 </span><span class="lineNoCov">          0 :                         def = data = RREG32_SDMA(i, mmSDMA0_CLK_CTRL);</span></a>
<a name="2280"><span class="lineNum">    2280 </span><span class="lineNoCov">          0 :                         data &amp;= ~(SDMA0_CLK_CTRL__SOFT_OVERRIDE7_MASK |</span></a>
<a name="2281"><span class="lineNum">    2281 </span>            :                                   SDMA0_CLK_CTRL__SOFT_OVERRIDE6_MASK |</a>
<a name="2282"><span class="lineNum">    2282 </span>            :                                   SDMA0_CLK_CTRL__SOFT_OVERRIDE5_MASK |</a>
<a name="2283"><span class="lineNum">    2283 </span>            :                                   SDMA0_CLK_CTRL__SOFT_OVERRIDE4_MASK |</a>
<a name="2284"><span class="lineNum">    2284 </span>            :                                   SDMA0_CLK_CTRL__SOFT_OVERRIDE3_MASK |</a>
<a name="2285"><span class="lineNum">    2285 </span>            :                                   SDMA0_CLK_CTRL__SOFT_OVERRIDE2_MASK |</a>
<a name="2286"><span class="lineNum">    2286 </span>            :                                   SDMA0_CLK_CTRL__SOFT_OVERRIDE1_MASK |</a>
<a name="2287"><span class="lineNum">    2287 </span>            :                                   SDMA0_CLK_CTRL__SOFT_OVERRIDE0_MASK);</a>
<a name="2288"><span class="lineNum">    2288 </span><span class="lineNoCov">          0 :                         if (def != data)</span></a>
<a name="2289"><span class="lineNum">    2289 </span><span class="lineNoCov">          0 :                                 WREG32_SDMA(i, mmSDMA0_CLK_CTRL, data);</span></a>
<a name="2290"><span class="lineNum">    2290 </span>            :                 }</a>
<a name="2291"><span class="lineNum">    2291 </span>            :         } else {</a>
<a name="2292"><span class="lineNum">    2292 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="2293"><span class="lineNum">    2293 </span><span class="lineNoCov">          0 :                         def = data = RREG32_SDMA(i, mmSDMA0_CLK_CTRL);</span></a>
<a name="2294"><span class="lineNum">    2294 </span><span class="lineNoCov">          0 :                         data |= (SDMA0_CLK_CTRL__SOFT_OVERRIDE7_MASK |</span></a>
<a name="2295"><span class="lineNum">    2295 </span>            :                                  SDMA0_CLK_CTRL__SOFT_OVERRIDE6_MASK |</a>
<a name="2296"><span class="lineNum">    2296 </span>            :                                  SDMA0_CLK_CTRL__SOFT_OVERRIDE5_MASK |</a>
<a name="2297"><span class="lineNum">    2297 </span>            :                                  SDMA0_CLK_CTRL__SOFT_OVERRIDE4_MASK |</a>
<a name="2298"><span class="lineNum">    2298 </span>            :                                  SDMA0_CLK_CTRL__SOFT_OVERRIDE3_MASK |</a>
<a name="2299"><span class="lineNum">    2299 </span>            :                                  SDMA0_CLK_CTRL__SOFT_OVERRIDE2_MASK |</a>
<a name="2300"><span class="lineNum">    2300 </span>            :                                  SDMA0_CLK_CTRL__SOFT_OVERRIDE1_MASK |</a>
<a name="2301"><span class="lineNum">    2301 </span>            :                                  SDMA0_CLK_CTRL__SOFT_OVERRIDE0_MASK);</a>
<a name="2302"><span class="lineNum">    2302 </span><span class="lineNoCov">          0 :                         if (def != data)</span></a>
<a name="2303"><span class="lineNum">    2303 </span><span class="lineNoCov">          0 :                                 WREG32_SDMA(i, mmSDMA0_CLK_CTRL, data);</span></a>
<a name="2304"><span class="lineNum">    2304 </span>            :                 }</a>
<a name="2305"><span class="lineNum">    2305 </span>            :         }</a>
<a name="2306"><span class="lineNum">    2306 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2307"><span class="lineNum">    2307 </span>            : </a>
<a name="2308"><span class="lineNum">    2308 </span>            : </a>
<a name="2309"><span class="lineNum">    2309 </span><span class="lineNoCov">          0 : static void sdma_v4_0_update_medium_grain_light_sleep(</span></a>
<a name="2310"><span class="lineNum">    2310 </span>            :                 struct amdgpu_device *adev,</a>
<a name="2311"><span class="lineNum">    2311 </span>            :                 bool enable)</a>
<a name="2312"><span class="lineNum">    2312 </span>            : {</a>
<a name="2313"><span class="lineNum">    2313 </span>            :         uint32_t data, def;</a>
<a name="2314"><span class="lineNum">    2314 </span>            :         int i;</a>
<a name="2315"><span class="lineNum">    2315 </span>            : </a>
<a name="2316"><span class="lineNum">    2316 </span><span class="lineNoCov">          0 :         if (enable &amp;&amp; (adev-&gt;cg_flags &amp; AMD_CG_SUPPORT_SDMA_LS)) {</span></a>
<a name="2317"><span class="lineNum">    2317 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="2318"><span class="lineNum">    2318 </span>            :                         /* 1-not override: enable sdma mem light sleep */</a>
<a name="2319"><span class="lineNum">    2319 </span><span class="lineNoCov">          0 :                         def = data = RREG32_SDMA(0, mmSDMA0_POWER_CNTL);</span></a>
<a name="2320"><span class="lineNum">    2320 </span><span class="lineNoCov">          0 :                         data |= SDMA0_POWER_CNTL__MEM_POWER_OVERRIDE_MASK;</span></a>
<a name="2321"><span class="lineNum">    2321 </span><span class="lineNoCov">          0 :                         if (def != data)</span></a>
<a name="2322"><span class="lineNum">    2322 </span><span class="lineNoCov">          0 :                                 WREG32_SDMA(0, mmSDMA0_POWER_CNTL, data);</span></a>
<a name="2323"><span class="lineNum">    2323 </span>            :                 }</a>
<a name="2324"><span class="lineNum">    2324 </span>            :         } else {</a>
<a name="2325"><span class="lineNum">    2325 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="2326"><span class="lineNum">    2326 </span>            :                 /* 0-override:disable sdma mem light sleep */</a>
<a name="2327"><span class="lineNum">    2327 </span><span class="lineNoCov">          0 :                         def = data = RREG32_SDMA(0, mmSDMA0_POWER_CNTL);</span></a>
<a name="2328"><span class="lineNum">    2328 </span><span class="lineNoCov">          0 :                         data &amp;= ~SDMA0_POWER_CNTL__MEM_POWER_OVERRIDE_MASK;</span></a>
<a name="2329"><span class="lineNum">    2329 </span><span class="lineNoCov">          0 :                         if (def != data)</span></a>
<a name="2330"><span class="lineNum">    2330 </span><span class="lineNoCov">          0 :                                 WREG32_SDMA(0, mmSDMA0_POWER_CNTL, data);</span></a>
<a name="2331"><span class="lineNum">    2331 </span>            :                 }</a>
<a name="2332"><span class="lineNum">    2332 </span>            :         }</a>
<a name="2333"><span class="lineNum">    2333 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2334"><span class="lineNum">    2334 </span>            : </a>
<a name="2335"><span class="lineNum">    2335 </span><span class="lineNoCov">          0 : static int sdma_v4_0_set_clockgating_state(void *handle,</span></a>
<a name="2336"><span class="lineNum">    2336 </span>            :                                           enum amd_clockgating_state state)</a>
<a name="2337"><span class="lineNum">    2337 </span>            : {</a>
<a name="2338"><span class="lineNum">    2338 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="2339"><span class="lineNum">    2339 </span>            : </a>
<a name="2340"><span class="lineNum">    2340 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="2341"><span class="lineNum">    2341 </span>            :                 return 0;</a>
<a name="2342"><span class="lineNum">    2342 </span>            : </a>
<a name="2343"><span class="lineNum">    2343 </span><span class="lineNoCov">          0 :         sdma_v4_0_update_medium_grain_clock_gating(adev,</span></a>
<a name="2344"><span class="lineNum">    2344 </span>            :                         state == AMD_CG_STATE_GATE);</a>
<a name="2345"><span class="lineNum">    2345 </span><span class="lineNoCov">          0 :         sdma_v4_0_update_medium_grain_light_sleep(adev,</span></a>
<a name="2346"><span class="lineNum">    2346 </span>            :                         state == AMD_CG_STATE_GATE);</a>
<a name="2347"><span class="lineNum">    2347 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2348"><span class="lineNum">    2348 </span>            : }</a>
<a name="2349"><span class="lineNum">    2349 </span>            : </a>
<a name="2350"><span class="lineNum">    2350 </span><span class="lineNoCov">          0 : static int sdma_v4_0_set_powergating_state(void *handle,</span></a>
<a name="2351"><span class="lineNum">    2351 </span>            :                                           enum amd_powergating_state state)</a>
<a name="2352"><span class="lineNum">    2352 </span>            : {</a>
<a name="2353"><span class="lineNum">    2353 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="2354"><span class="lineNum">    2354 </span>            : </a>
<a name="2355"><span class="lineNum">    2355 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[SDMA0_HWIP][0]) {</span></a>
<a name="2356"><span class="lineNum">    2356 </span>            :         case IP_VERSION(4, 1, 0):</a>
<a name="2357"><span class="lineNum">    2357 </span>            :         case IP_VERSION(4, 1, 1):</a>
<a name="2358"><span class="lineNum">    2358 </span>            :         case IP_VERSION(4, 1, 2):</a>
<a name="2359"><span class="lineNum">    2359 </span><span class="lineNoCov">          0 :                 sdma_v4_1_update_power_gating(adev,</span></a>
<a name="2360"><span class="lineNum">    2360 </span>            :                                 state == AMD_PG_STATE_GATE);</a>
<a name="2361"><span class="lineNum">    2361 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2362"><span class="lineNum">    2362 </span>            :         default:</a>
<a name="2363"><span class="lineNum">    2363 </span>            :                 break;</a>
<a name="2364"><span class="lineNum">    2364 </span>            :         }</a>
<a name="2365"><span class="lineNum">    2365 </span>            : </a>
<a name="2366"><span class="lineNum">    2366 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2367"><span class="lineNum">    2367 </span>            : }</a>
<a name="2368"><span class="lineNum">    2368 </span>            : </a>
<a name="2369"><span class="lineNum">    2369 </span><span class="lineNoCov">          0 : static void sdma_v4_0_get_clockgating_state(void *handle, u64 *flags)</span></a>
<a name="2370"><span class="lineNum">    2370 </span>            : {</a>
<a name="2371"><span class="lineNum">    2371 </span><span class="lineNoCov">          0 :         struct amdgpu_device *adev = (struct amdgpu_device *)handle;</span></a>
<a name="2372"><span class="lineNum">    2372 </span>            :         int data;</a>
<a name="2373"><span class="lineNum">    2373 </span>            : </a>
<a name="2374"><span class="lineNum">    2374 </span><span class="lineNoCov">          0 :         if (amdgpu_sriov_vf(adev))</span></a>
<a name="2375"><span class="lineNum">    2375 </span><span class="lineNoCov">          0 :                 *flags = 0;</span></a>
<a name="2376"><span class="lineNum">    2376 </span>            : </a>
<a name="2377"><span class="lineNum">    2377 </span>            :         /* AMD_CG_SUPPORT_SDMA_MGCG */</a>
<a name="2378"><span class="lineNum">    2378 </span><span class="lineNoCov">          0 :         data = RREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_CLK_CTRL));</span></a>
<a name="2379"><span class="lineNum">    2379 </span><span class="lineNoCov">          0 :         if (!(data &amp; SDMA0_CLK_CTRL__SOFT_OVERRIDE7_MASK))</span></a>
<a name="2380"><span class="lineNum">    2380 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_SDMA_MGCG;</span></a>
<a name="2381"><span class="lineNum">    2381 </span>            : </a>
<a name="2382"><span class="lineNum">    2382 </span>            :         /* AMD_CG_SUPPORT_SDMA_LS */</a>
<a name="2383"><span class="lineNum">    2383 </span><span class="lineNoCov">          0 :         data = RREG32(SOC15_REG_OFFSET(SDMA0, 0, mmSDMA0_POWER_CNTL));</span></a>
<a name="2384"><span class="lineNum">    2384 </span><span class="lineNoCov">          0 :         if (data &amp; SDMA0_POWER_CNTL__MEM_POWER_OVERRIDE_MASK)</span></a>
<a name="2385"><span class="lineNum">    2385 </span><span class="lineNoCov">          0 :                 *flags |= AMD_CG_SUPPORT_SDMA_LS;</span></a>
<a name="2386"><span class="lineNum">    2386 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2387"><span class="lineNum">    2387 </span>            : </a>
<a name="2388"><span class="lineNum">    2388 </span>            : const struct amd_ip_funcs sdma_v4_0_ip_funcs = {</a>
<a name="2389"><span class="lineNum">    2389 </span>            :         .name = &quot;sdma_v4_0&quot;,</a>
<a name="2390"><span class="lineNum">    2390 </span>            :         .early_init = sdma_v4_0_early_init,</a>
<a name="2391"><span class="lineNum">    2391 </span>            :         .late_init = sdma_v4_0_late_init,</a>
<a name="2392"><span class="lineNum">    2392 </span>            :         .sw_init = sdma_v4_0_sw_init,</a>
<a name="2393"><span class="lineNum">    2393 </span>            :         .sw_fini = sdma_v4_0_sw_fini,</a>
<a name="2394"><span class="lineNum">    2394 </span>            :         .hw_init = sdma_v4_0_hw_init,</a>
<a name="2395"><span class="lineNum">    2395 </span>            :         .hw_fini = sdma_v4_0_hw_fini,</a>
<a name="2396"><span class="lineNum">    2396 </span>            :         .suspend = sdma_v4_0_suspend,</a>
<a name="2397"><span class="lineNum">    2397 </span>            :         .resume = sdma_v4_0_resume,</a>
<a name="2398"><span class="lineNum">    2398 </span>            :         .is_idle = sdma_v4_0_is_idle,</a>
<a name="2399"><span class="lineNum">    2399 </span>            :         .wait_for_idle = sdma_v4_0_wait_for_idle,</a>
<a name="2400"><span class="lineNum">    2400 </span>            :         .soft_reset = sdma_v4_0_soft_reset,</a>
<a name="2401"><span class="lineNum">    2401 </span>            :         .set_clockgating_state = sdma_v4_0_set_clockgating_state,</a>
<a name="2402"><span class="lineNum">    2402 </span>            :         .set_powergating_state = sdma_v4_0_set_powergating_state,</a>
<a name="2403"><span class="lineNum">    2403 </span>            :         .get_clockgating_state = sdma_v4_0_get_clockgating_state,</a>
<a name="2404"><span class="lineNum">    2404 </span>            : };</a>
<a name="2405"><span class="lineNum">    2405 </span>            : </a>
<a name="2406"><span class="lineNum">    2406 </span>            : static const struct amdgpu_ring_funcs sdma_v4_0_ring_funcs = {</a>
<a name="2407"><span class="lineNum">    2407 </span>            :         .type = AMDGPU_RING_TYPE_SDMA,</a>
<a name="2408"><span class="lineNum">    2408 </span>            :         .align_mask = 0xf,</a>
<a name="2409"><span class="lineNum">    2409 </span>            :         .nop = SDMA_PKT_NOP_HEADER_OP(SDMA_OP_NOP),</a>
<a name="2410"><span class="lineNum">    2410 </span>            :         .support_64bit_ptrs = true,</a>
<a name="2411"><span class="lineNum">    2411 </span>            :         .secure_submission_supported = true,</a>
<a name="2412"><span class="lineNum">    2412 </span>            :         .vmhub = AMDGPU_MMHUB_0,</a>
<a name="2413"><span class="lineNum">    2413 </span>            :         .get_rptr = sdma_v4_0_ring_get_rptr,</a>
<a name="2414"><span class="lineNum">    2414 </span>            :         .get_wptr = sdma_v4_0_ring_get_wptr,</a>
<a name="2415"><span class="lineNum">    2415 </span>            :         .set_wptr = sdma_v4_0_ring_set_wptr,</a>
<a name="2416"><span class="lineNum">    2416 </span>            :         .emit_frame_size =</a>
<a name="2417"><span class="lineNum">    2417 </span>            :                 6 + /* sdma_v4_0_ring_emit_hdp_flush */</a>
<a name="2418"><span class="lineNum">    2418 </span>            :                 3 + /* hdp invalidate */</a>
<a name="2419"><span class="lineNum">    2419 </span>            :                 6 + /* sdma_v4_0_ring_emit_pipeline_sync */</a>
<a name="2420"><span class="lineNum">    2420 </span>            :                 /* sdma_v4_0_ring_emit_vm_flush */</a>
<a name="2421"><span class="lineNum">    2421 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_WREG * 3 +</a>
<a name="2422"><span class="lineNum">    2422 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 6 +</a>
<a name="2423"><span class="lineNum">    2423 </span>            :                 10 + 10 + 10, /* sdma_v4_0_ring_emit_fence x3 for user fence, vm fence */</a>
<a name="2424"><span class="lineNum">    2424 </span>            :         .emit_ib_size = 7 + 6, /* sdma_v4_0_ring_emit_ib */</a>
<a name="2425"><span class="lineNum">    2425 </span>            :         .emit_ib = sdma_v4_0_ring_emit_ib,</a>
<a name="2426"><span class="lineNum">    2426 </span>            :         .emit_fence = sdma_v4_0_ring_emit_fence,</a>
<a name="2427"><span class="lineNum">    2427 </span>            :         .emit_pipeline_sync = sdma_v4_0_ring_emit_pipeline_sync,</a>
<a name="2428"><span class="lineNum">    2428 </span>            :         .emit_vm_flush = sdma_v4_0_ring_emit_vm_flush,</a>
<a name="2429"><span class="lineNum">    2429 </span>            :         .emit_hdp_flush = sdma_v4_0_ring_emit_hdp_flush,</a>
<a name="2430"><span class="lineNum">    2430 </span>            :         .test_ring = sdma_v4_0_ring_test_ring,</a>
<a name="2431"><span class="lineNum">    2431 </span>            :         .test_ib = sdma_v4_0_ring_test_ib,</a>
<a name="2432"><span class="lineNum">    2432 </span>            :         .insert_nop = sdma_v4_0_ring_insert_nop,</a>
<a name="2433"><span class="lineNum">    2433 </span>            :         .pad_ib = sdma_v4_0_ring_pad_ib,</a>
<a name="2434"><span class="lineNum">    2434 </span>            :         .emit_wreg = sdma_v4_0_ring_emit_wreg,</a>
<a name="2435"><span class="lineNum">    2435 </span>            :         .emit_reg_wait = sdma_v4_0_ring_emit_reg_wait,</a>
<a name="2436"><span class="lineNum">    2436 </span>            :         .emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,</a>
<a name="2437"><span class="lineNum">    2437 </span>            : };</a>
<a name="2438"><span class="lineNum">    2438 </span>            : </a>
<a name="2439"><span class="lineNum">    2439 </span>            : /*</a>
<a name="2440"><span class="lineNum">    2440 </span>            :  * On Arcturus, SDMA instance 5~7 has a different vmhub type(AMDGPU_MMHUB_1).</a>
<a name="2441"><span class="lineNum">    2441 </span>            :  * So create a individual constant ring_funcs for those instances.</a>
<a name="2442"><span class="lineNum">    2442 </span>            :  */</a>
<a name="2443"><span class="lineNum">    2443 </span>            : static const struct amdgpu_ring_funcs sdma_v4_0_ring_funcs_2nd_mmhub = {</a>
<a name="2444"><span class="lineNum">    2444 </span>            :         .type = AMDGPU_RING_TYPE_SDMA,</a>
<a name="2445"><span class="lineNum">    2445 </span>            :         .align_mask = 0xf,</a>
<a name="2446"><span class="lineNum">    2446 </span>            :         .nop = SDMA_PKT_NOP_HEADER_OP(SDMA_OP_NOP),</a>
<a name="2447"><span class="lineNum">    2447 </span>            :         .support_64bit_ptrs = true,</a>
<a name="2448"><span class="lineNum">    2448 </span>            :         .secure_submission_supported = true,</a>
<a name="2449"><span class="lineNum">    2449 </span>            :         .vmhub = AMDGPU_MMHUB_1,</a>
<a name="2450"><span class="lineNum">    2450 </span>            :         .get_rptr = sdma_v4_0_ring_get_rptr,</a>
<a name="2451"><span class="lineNum">    2451 </span>            :         .get_wptr = sdma_v4_0_ring_get_wptr,</a>
<a name="2452"><span class="lineNum">    2452 </span>            :         .set_wptr = sdma_v4_0_ring_set_wptr,</a>
<a name="2453"><span class="lineNum">    2453 </span>            :         .emit_frame_size =</a>
<a name="2454"><span class="lineNum">    2454 </span>            :                 6 + /* sdma_v4_0_ring_emit_hdp_flush */</a>
<a name="2455"><span class="lineNum">    2455 </span>            :                 3 + /* hdp invalidate */</a>
<a name="2456"><span class="lineNum">    2456 </span>            :                 6 + /* sdma_v4_0_ring_emit_pipeline_sync */</a>
<a name="2457"><span class="lineNum">    2457 </span>            :                 /* sdma_v4_0_ring_emit_vm_flush */</a>
<a name="2458"><span class="lineNum">    2458 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_WREG * 3 +</a>
<a name="2459"><span class="lineNum">    2459 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 6 +</a>
<a name="2460"><span class="lineNum">    2460 </span>            :                 10 + 10 + 10, /* sdma_v4_0_ring_emit_fence x3 for user fence, vm fence */</a>
<a name="2461"><span class="lineNum">    2461 </span>            :         .emit_ib_size = 7 + 6, /* sdma_v4_0_ring_emit_ib */</a>
<a name="2462"><span class="lineNum">    2462 </span>            :         .emit_ib = sdma_v4_0_ring_emit_ib,</a>
<a name="2463"><span class="lineNum">    2463 </span>            :         .emit_fence = sdma_v4_0_ring_emit_fence,</a>
<a name="2464"><span class="lineNum">    2464 </span>            :         .emit_pipeline_sync = sdma_v4_0_ring_emit_pipeline_sync,</a>
<a name="2465"><span class="lineNum">    2465 </span>            :         .emit_vm_flush = sdma_v4_0_ring_emit_vm_flush,</a>
<a name="2466"><span class="lineNum">    2466 </span>            :         .emit_hdp_flush = sdma_v4_0_ring_emit_hdp_flush,</a>
<a name="2467"><span class="lineNum">    2467 </span>            :         .test_ring = sdma_v4_0_ring_test_ring,</a>
<a name="2468"><span class="lineNum">    2468 </span>            :         .test_ib = sdma_v4_0_ring_test_ib,</a>
<a name="2469"><span class="lineNum">    2469 </span>            :         .insert_nop = sdma_v4_0_ring_insert_nop,</a>
<a name="2470"><span class="lineNum">    2470 </span>            :         .pad_ib = sdma_v4_0_ring_pad_ib,</a>
<a name="2471"><span class="lineNum">    2471 </span>            :         .emit_wreg = sdma_v4_0_ring_emit_wreg,</a>
<a name="2472"><span class="lineNum">    2472 </span>            :         .emit_reg_wait = sdma_v4_0_ring_emit_reg_wait,</a>
<a name="2473"><span class="lineNum">    2473 </span>            :         .emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,</a>
<a name="2474"><span class="lineNum">    2474 </span>            : };</a>
<a name="2475"><span class="lineNum">    2475 </span>            : </a>
<a name="2476"><span class="lineNum">    2476 </span>            : static const struct amdgpu_ring_funcs sdma_v4_0_page_ring_funcs = {</a>
<a name="2477"><span class="lineNum">    2477 </span>            :         .type = AMDGPU_RING_TYPE_SDMA,</a>
<a name="2478"><span class="lineNum">    2478 </span>            :         .align_mask = 0xf,</a>
<a name="2479"><span class="lineNum">    2479 </span>            :         .nop = SDMA_PKT_NOP_HEADER_OP(SDMA_OP_NOP),</a>
<a name="2480"><span class="lineNum">    2480 </span>            :         .support_64bit_ptrs = true,</a>
<a name="2481"><span class="lineNum">    2481 </span>            :         .secure_submission_supported = true,</a>
<a name="2482"><span class="lineNum">    2482 </span>            :         .vmhub = AMDGPU_MMHUB_0,</a>
<a name="2483"><span class="lineNum">    2483 </span>            :         .get_rptr = sdma_v4_0_ring_get_rptr,</a>
<a name="2484"><span class="lineNum">    2484 </span>            :         .get_wptr = sdma_v4_0_page_ring_get_wptr,</a>
<a name="2485"><span class="lineNum">    2485 </span>            :         .set_wptr = sdma_v4_0_page_ring_set_wptr,</a>
<a name="2486"><span class="lineNum">    2486 </span>            :         .emit_frame_size =</a>
<a name="2487"><span class="lineNum">    2487 </span>            :                 6 + /* sdma_v4_0_ring_emit_hdp_flush */</a>
<a name="2488"><span class="lineNum">    2488 </span>            :                 3 + /* hdp invalidate */</a>
<a name="2489"><span class="lineNum">    2489 </span>            :                 6 + /* sdma_v4_0_ring_emit_pipeline_sync */</a>
<a name="2490"><span class="lineNum">    2490 </span>            :                 /* sdma_v4_0_ring_emit_vm_flush */</a>
<a name="2491"><span class="lineNum">    2491 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_WREG * 3 +</a>
<a name="2492"><span class="lineNum">    2492 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 6 +</a>
<a name="2493"><span class="lineNum">    2493 </span>            :                 10 + 10 + 10, /* sdma_v4_0_ring_emit_fence x3 for user fence, vm fence */</a>
<a name="2494"><span class="lineNum">    2494 </span>            :         .emit_ib_size = 7 + 6, /* sdma_v4_0_ring_emit_ib */</a>
<a name="2495"><span class="lineNum">    2495 </span>            :         .emit_ib = sdma_v4_0_ring_emit_ib,</a>
<a name="2496"><span class="lineNum">    2496 </span>            :         .emit_fence = sdma_v4_0_ring_emit_fence,</a>
<a name="2497"><span class="lineNum">    2497 </span>            :         .emit_pipeline_sync = sdma_v4_0_ring_emit_pipeline_sync,</a>
<a name="2498"><span class="lineNum">    2498 </span>            :         .emit_vm_flush = sdma_v4_0_ring_emit_vm_flush,</a>
<a name="2499"><span class="lineNum">    2499 </span>            :         .emit_hdp_flush = sdma_v4_0_ring_emit_hdp_flush,</a>
<a name="2500"><span class="lineNum">    2500 </span>            :         .test_ring = sdma_v4_0_ring_test_ring,</a>
<a name="2501"><span class="lineNum">    2501 </span>            :         .test_ib = sdma_v4_0_ring_test_ib,</a>
<a name="2502"><span class="lineNum">    2502 </span>            :         .insert_nop = sdma_v4_0_ring_insert_nop,</a>
<a name="2503"><span class="lineNum">    2503 </span>            :         .pad_ib = sdma_v4_0_ring_pad_ib,</a>
<a name="2504"><span class="lineNum">    2504 </span>            :         .emit_wreg = sdma_v4_0_ring_emit_wreg,</a>
<a name="2505"><span class="lineNum">    2505 </span>            :         .emit_reg_wait = sdma_v4_0_ring_emit_reg_wait,</a>
<a name="2506"><span class="lineNum">    2506 </span>            :         .emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,</a>
<a name="2507"><span class="lineNum">    2507 </span>            : };</a>
<a name="2508"><span class="lineNum">    2508 </span>            : </a>
<a name="2509"><span class="lineNum">    2509 </span>            : static const struct amdgpu_ring_funcs sdma_v4_0_page_ring_funcs_2nd_mmhub = {</a>
<a name="2510"><span class="lineNum">    2510 </span>            :         .type = AMDGPU_RING_TYPE_SDMA,</a>
<a name="2511"><span class="lineNum">    2511 </span>            :         .align_mask = 0xf,</a>
<a name="2512"><span class="lineNum">    2512 </span>            :         .nop = SDMA_PKT_NOP_HEADER_OP(SDMA_OP_NOP),</a>
<a name="2513"><span class="lineNum">    2513 </span>            :         .support_64bit_ptrs = true,</a>
<a name="2514"><span class="lineNum">    2514 </span>            :         .secure_submission_supported = true,</a>
<a name="2515"><span class="lineNum">    2515 </span>            :         .vmhub = AMDGPU_MMHUB_1,</a>
<a name="2516"><span class="lineNum">    2516 </span>            :         .get_rptr = sdma_v4_0_ring_get_rptr,</a>
<a name="2517"><span class="lineNum">    2517 </span>            :         .get_wptr = sdma_v4_0_page_ring_get_wptr,</a>
<a name="2518"><span class="lineNum">    2518 </span>            :         .set_wptr = sdma_v4_0_page_ring_set_wptr,</a>
<a name="2519"><span class="lineNum">    2519 </span>            :         .emit_frame_size =</a>
<a name="2520"><span class="lineNum">    2520 </span>            :                 6 + /* sdma_v4_0_ring_emit_hdp_flush */</a>
<a name="2521"><span class="lineNum">    2521 </span>            :                 3 + /* hdp invalidate */</a>
<a name="2522"><span class="lineNum">    2522 </span>            :                 6 + /* sdma_v4_0_ring_emit_pipeline_sync */</a>
<a name="2523"><span class="lineNum">    2523 </span>            :                 /* sdma_v4_0_ring_emit_vm_flush */</a>
<a name="2524"><span class="lineNum">    2524 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_WREG * 3 +</a>
<a name="2525"><span class="lineNum">    2525 </span>            :                 SOC15_FLUSH_GPU_TLB_NUM_REG_WAIT * 6 +</a>
<a name="2526"><span class="lineNum">    2526 </span>            :                 10 + 10 + 10, /* sdma_v4_0_ring_emit_fence x3 for user fence, vm fence */</a>
<a name="2527"><span class="lineNum">    2527 </span>            :         .emit_ib_size = 7 + 6, /* sdma_v4_0_ring_emit_ib */</a>
<a name="2528"><span class="lineNum">    2528 </span>            :         .emit_ib = sdma_v4_0_ring_emit_ib,</a>
<a name="2529"><span class="lineNum">    2529 </span>            :         .emit_fence = sdma_v4_0_ring_emit_fence,</a>
<a name="2530"><span class="lineNum">    2530 </span>            :         .emit_pipeline_sync = sdma_v4_0_ring_emit_pipeline_sync,</a>
<a name="2531"><span class="lineNum">    2531 </span>            :         .emit_vm_flush = sdma_v4_0_ring_emit_vm_flush,</a>
<a name="2532"><span class="lineNum">    2532 </span>            :         .emit_hdp_flush = sdma_v4_0_ring_emit_hdp_flush,</a>
<a name="2533"><span class="lineNum">    2533 </span>            :         .test_ring = sdma_v4_0_ring_test_ring,</a>
<a name="2534"><span class="lineNum">    2534 </span>            :         .test_ib = sdma_v4_0_ring_test_ib,</a>
<a name="2535"><span class="lineNum">    2535 </span>            :         .insert_nop = sdma_v4_0_ring_insert_nop,</a>
<a name="2536"><span class="lineNum">    2536 </span>            :         .pad_ib = sdma_v4_0_ring_pad_ib,</a>
<a name="2537"><span class="lineNum">    2537 </span>            :         .emit_wreg = sdma_v4_0_ring_emit_wreg,</a>
<a name="2538"><span class="lineNum">    2538 </span>            :         .emit_reg_wait = sdma_v4_0_ring_emit_reg_wait,</a>
<a name="2539"><span class="lineNum">    2539 </span>            :         .emit_reg_write_reg_wait = amdgpu_ring_emit_reg_write_reg_wait_helper,</a>
<a name="2540"><span class="lineNum">    2540 </span>            : };</a>
<a name="2541"><span class="lineNum">    2541 </span>            : </a>
<a name="2542"><span class="lineNum">    2542 </span><span class="lineNoCov">          0 : static void sdma_v4_0_set_ring_funcs(struct amdgpu_device *adev)</span></a>
<a name="2543"><span class="lineNum">    2543 </span>            : {</a>
<a name="2544"><span class="lineNum">    2544 </span>            :         int i;</a>
<a name="2545"><span class="lineNum">    2545 </span>            : </a>
<a name="2546"><span class="lineNum">    2546 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="2547"><span class="lineNum">    2547 </span><span class="lineNoCov">          0 :                 if (adev-&gt;ip_versions[SDMA0_HWIP][0] == IP_VERSION(4, 2, 2) &amp;&amp; i &gt;= 5)</span></a>
<a name="2548"><span class="lineNum">    2548 </span><span class="lineNoCov">          0 :                         adev-&gt;sdma.instance[i].ring.funcs =</span></a>
<a name="2549"><span class="lineNum">    2549 </span>            :                                         &amp;sdma_v4_0_ring_funcs_2nd_mmhub;</a>
<a name="2550"><span class="lineNum">    2550 </span>            :                 else</a>
<a name="2551"><span class="lineNum">    2551 </span><span class="lineNoCov">          0 :                         adev-&gt;sdma.instance[i].ring.funcs =</span></a>
<a name="2552"><span class="lineNum">    2552 </span>            :                                         &amp;sdma_v4_0_ring_funcs;</a>
<a name="2553"><span class="lineNum">    2553 </span><span class="lineNoCov">          0 :                 adev-&gt;sdma.instance[i].ring.me = i;</span></a>
<a name="2554"><span class="lineNum">    2554 </span><span class="lineNoCov">          0 :                 if (adev-&gt;sdma.has_page_queue) {</span></a>
<a name="2555"><span class="lineNum">    2555 </span><span class="lineNoCov">          0 :                         if (adev-&gt;ip_versions[SDMA0_HWIP][0] == IP_VERSION(4, 2, 2) &amp;&amp; i &gt;= 5)</span></a>
<a name="2556"><span class="lineNum">    2556 </span><span class="lineNoCov">          0 :                                 adev-&gt;sdma.instance[i].page.funcs =</span></a>
<a name="2557"><span class="lineNum">    2557 </span>            :                                         &amp;sdma_v4_0_page_ring_funcs_2nd_mmhub;</a>
<a name="2558"><span class="lineNum">    2558 </span>            :                         else</a>
<a name="2559"><span class="lineNum">    2559 </span><span class="lineNoCov">          0 :                                 adev-&gt;sdma.instance[i].page.funcs =</span></a>
<a name="2560"><span class="lineNum">    2560 </span>            :                                         &amp;sdma_v4_0_page_ring_funcs;</a>
<a name="2561"><span class="lineNum">    2561 </span><span class="lineNoCov">          0 :                         adev-&gt;sdma.instance[i].page.me = i;</span></a>
<a name="2562"><span class="lineNum">    2562 </span>            :                 }</a>
<a name="2563"><span class="lineNum">    2563 </span>            :         }</a>
<a name="2564"><span class="lineNum">    2564 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2565"><span class="lineNum">    2565 </span>            : </a>
<a name="2566"><span class="lineNum">    2566 </span>            : static const struct amdgpu_irq_src_funcs sdma_v4_0_trap_irq_funcs = {</a>
<a name="2567"><span class="lineNum">    2567 </span>            :         .set = sdma_v4_0_set_trap_irq_state,</a>
<a name="2568"><span class="lineNum">    2568 </span>            :         .process = sdma_v4_0_process_trap_irq,</a>
<a name="2569"><span class="lineNum">    2569 </span>            : };</a>
<a name="2570"><span class="lineNum">    2570 </span>            : </a>
<a name="2571"><span class="lineNum">    2571 </span>            : static const struct amdgpu_irq_src_funcs sdma_v4_0_illegal_inst_irq_funcs = {</a>
<a name="2572"><span class="lineNum">    2572 </span>            :         .process = sdma_v4_0_process_illegal_inst_irq,</a>
<a name="2573"><span class="lineNum">    2573 </span>            : };</a>
<a name="2574"><span class="lineNum">    2574 </span>            : </a>
<a name="2575"><span class="lineNum">    2575 </span>            : static const struct amdgpu_irq_src_funcs sdma_v4_0_ecc_irq_funcs = {</a>
<a name="2576"><span class="lineNum">    2576 </span>            :         .set = sdma_v4_0_set_ecc_irq_state,</a>
<a name="2577"><span class="lineNum">    2577 </span>            :         .process = amdgpu_sdma_process_ecc_irq,</a>
<a name="2578"><span class="lineNum">    2578 </span>            : };</a>
<a name="2579"><span class="lineNum">    2579 </span>            : </a>
<a name="2580"><span class="lineNum">    2580 </span>            : static const struct amdgpu_irq_src_funcs sdma_v4_0_vm_hole_irq_funcs = {</a>
<a name="2581"><span class="lineNum">    2581 </span>            :         .process = sdma_v4_0_process_vm_hole_irq,</a>
<a name="2582"><span class="lineNum">    2582 </span>            : };</a>
<a name="2583"><span class="lineNum">    2583 </span>            : </a>
<a name="2584"><span class="lineNum">    2584 </span>            : static const struct amdgpu_irq_src_funcs sdma_v4_0_doorbell_invalid_irq_funcs = {</a>
<a name="2585"><span class="lineNum">    2585 </span>            :         .process = sdma_v4_0_process_doorbell_invalid_irq,</a>
<a name="2586"><span class="lineNum">    2586 </span>            : };</a>
<a name="2587"><span class="lineNum">    2587 </span>            : </a>
<a name="2588"><span class="lineNum">    2588 </span>            : static const struct amdgpu_irq_src_funcs sdma_v4_0_pool_timeout_irq_funcs = {</a>
<a name="2589"><span class="lineNum">    2589 </span>            :         .process = sdma_v4_0_process_pool_timeout_irq,</a>
<a name="2590"><span class="lineNum">    2590 </span>            : };</a>
<a name="2591"><span class="lineNum">    2591 </span>            : </a>
<a name="2592"><span class="lineNum">    2592 </span>            : static const struct amdgpu_irq_src_funcs sdma_v4_0_srbm_write_irq_funcs = {</a>
<a name="2593"><span class="lineNum">    2593 </span>            :         .process = sdma_v4_0_process_srbm_write_irq,</a>
<a name="2594"><span class="lineNum">    2594 </span>            : };</a>
<a name="2595"><span class="lineNum">    2595 </span>            : </a>
<a name="2596"><span class="lineNum">    2596 </span>            : static void sdma_v4_0_set_irq_funcs(struct amdgpu_device *adev)</a>
<a name="2597"><span class="lineNum">    2597 </span>            : {</a>
<a name="2598"><span class="lineNum">    2598 </span><span class="lineNoCov">          0 :         adev-&gt;sdma.trap_irq.num_types = adev-&gt;sdma.num_instances;</span></a>
<a name="2599"><span class="lineNum">    2599 </span><span class="lineNoCov">          0 :         adev-&gt;sdma.ecc_irq.num_types = adev-&gt;sdma.num_instances;</span></a>
<a name="2600"><span class="lineNum">    2600 </span>            :         /*For Arcturus and Aldebaran, add another 4 irq handler*/</a>
<a name="2601"><span class="lineNum">    2601 </span><span class="lineNoCov">          0 :         switch (adev-&gt;sdma.num_instances) {</span></a>
<a name="2602"><span class="lineNum">    2602 </span>            :         case 5:</a>
<a name="2603"><span class="lineNum">    2603 </span>            :         case 8:</a>
<a name="2604"><span class="lineNum">    2604 </span><span class="lineNoCov">          0 :                 adev-&gt;sdma.vm_hole_irq.num_types = adev-&gt;sdma.num_instances;</span></a>
<a name="2605"><span class="lineNum">    2605 </span><span class="lineNoCov">          0 :                 adev-&gt;sdma.doorbell_invalid_irq.num_types = adev-&gt;sdma.num_instances;</span></a>
<a name="2606"><span class="lineNum">    2606 </span><span class="lineNoCov">          0 :                 adev-&gt;sdma.pool_timeout_irq.num_types = adev-&gt;sdma.num_instances;</span></a>
<a name="2607"><span class="lineNum">    2607 </span><span class="lineNoCov">          0 :                 adev-&gt;sdma.srbm_write_irq.num_types = adev-&gt;sdma.num_instances;</span></a>
<a name="2608"><span class="lineNum">    2608 </span>            :                 break;</a>
<a name="2609"><span class="lineNum">    2609 </span>            :         default:</a>
<a name="2610"><span class="lineNum">    2610 </span>            :                 break;</a>
<a name="2611"><span class="lineNum">    2611 </span>            :         }</a>
<a name="2612"><span class="lineNum">    2612 </span><span class="lineNoCov">          0 :         adev-&gt;sdma.trap_irq.funcs = &amp;sdma_v4_0_trap_irq_funcs;</span></a>
<a name="2613"><span class="lineNum">    2613 </span><span class="lineNoCov">          0 :         adev-&gt;sdma.illegal_inst_irq.funcs = &amp;sdma_v4_0_illegal_inst_irq_funcs;</span></a>
<a name="2614"><span class="lineNum">    2614 </span><span class="lineNoCov">          0 :         adev-&gt;sdma.ecc_irq.funcs = &amp;sdma_v4_0_ecc_irq_funcs;</span></a>
<a name="2615"><span class="lineNum">    2615 </span><span class="lineNoCov">          0 :         adev-&gt;sdma.vm_hole_irq.funcs = &amp;sdma_v4_0_vm_hole_irq_funcs;</span></a>
<a name="2616"><span class="lineNum">    2616 </span><span class="lineNoCov">          0 :         adev-&gt;sdma.doorbell_invalid_irq.funcs = &amp;sdma_v4_0_doorbell_invalid_irq_funcs;</span></a>
<a name="2617"><span class="lineNum">    2617 </span><span class="lineNoCov">          0 :         adev-&gt;sdma.pool_timeout_irq.funcs = &amp;sdma_v4_0_pool_timeout_irq_funcs;</span></a>
<a name="2618"><span class="lineNum">    2618 </span><span class="lineNoCov">          0 :         adev-&gt;sdma.srbm_write_irq.funcs = &amp;sdma_v4_0_srbm_write_irq_funcs;</span></a>
<a name="2619"><span class="lineNum">    2619 </span>            : }</a>
<a name="2620"><span class="lineNum">    2620 </span>            : </a>
<a name="2621"><span class="lineNum">    2621 </span>            : /**</a>
<a name="2622"><span class="lineNum">    2622 </span>            :  * sdma_v4_0_emit_copy_buffer - copy buffer using the sDMA engine</a>
<a name="2623"><span class="lineNum">    2623 </span>            :  *</a>
<a name="2624"><span class="lineNum">    2624 </span>            :  * @ib: indirect buffer to copy to</a>
<a name="2625"><span class="lineNum">    2625 </span>            :  * @src_offset: src GPU address</a>
<a name="2626"><span class="lineNum">    2626 </span>            :  * @dst_offset: dst GPU address</a>
<a name="2627"><span class="lineNum">    2627 </span>            :  * @byte_count: number of bytes to xfer</a>
<a name="2628"><span class="lineNum">    2628 </span>            :  * @tmz: if a secure copy should be used</a>
<a name="2629"><span class="lineNum">    2629 </span>            :  *</a>
<a name="2630"><span class="lineNum">    2630 </span>            :  * Copy GPU buffers using the DMA engine (VEGA10/12).</a>
<a name="2631"><span class="lineNum">    2631 </span>            :  * Used by the amdgpu ttm implementation to move pages if</a>
<a name="2632"><span class="lineNum">    2632 </span>            :  * registered as the asic copy callback.</a>
<a name="2633"><span class="lineNum">    2633 </span>            :  */</a>
<a name="2634"><span class="lineNum">    2634 </span><span class="lineNoCov">          0 : static void sdma_v4_0_emit_copy_buffer(struct amdgpu_ib *ib,</span></a>
<a name="2635"><span class="lineNum">    2635 </span>            :                                        uint64_t src_offset,</a>
<a name="2636"><span class="lineNum">    2636 </span>            :                                        uint64_t dst_offset,</a>
<a name="2637"><span class="lineNum">    2637 </span>            :                                        uint32_t byte_count,</a>
<a name="2638"><span class="lineNum">    2638 </span>            :                                        bool tmz)</a>
<a name="2639"><span class="lineNum">    2639 </span>            : {</a>
<a name="2640"><span class="lineNum">    2640 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = SDMA_PKT_HEADER_OP(SDMA_OP_COPY) |</span></a>
<a name="2641"><span class="lineNum">    2641 </span><span class="lineNoCov">          0 :                 SDMA_PKT_HEADER_SUB_OP(SDMA_SUBOP_COPY_LINEAR) |</span></a>
<a name="2642"><span class="lineNum">    2642 </span>            :                 SDMA_PKT_COPY_LINEAR_HEADER_TMZ(tmz ? 1 : 0);</a>
<a name="2643"><span class="lineNum">    2643 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = byte_count - 1;</span></a>
<a name="2644"><span class="lineNum">    2644 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = 0; /* src/dst endian swap */</span></a>
<a name="2645"><span class="lineNum">    2645 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = lower_32_bits(src_offset);</span></a>
<a name="2646"><span class="lineNum">    2646 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(src_offset);</span></a>
<a name="2647"><span class="lineNum">    2647 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = lower_32_bits(dst_offset);</span></a>
<a name="2648"><span class="lineNum">    2648 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(dst_offset);</span></a>
<a name="2649"><span class="lineNum">    2649 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2650"><span class="lineNum">    2650 </span>            : </a>
<a name="2651"><span class="lineNum">    2651 </span>            : /**</a>
<a name="2652"><span class="lineNum">    2652 </span>            :  * sdma_v4_0_emit_fill_buffer - fill buffer using the sDMA engine</a>
<a name="2653"><span class="lineNum">    2653 </span>            :  *</a>
<a name="2654"><span class="lineNum">    2654 </span>            :  * @ib: indirect buffer to copy to</a>
<a name="2655"><span class="lineNum">    2655 </span>            :  * @src_data: value to write to buffer</a>
<a name="2656"><span class="lineNum">    2656 </span>            :  * @dst_offset: dst GPU address</a>
<a name="2657"><span class="lineNum">    2657 </span>            :  * @byte_count: number of bytes to xfer</a>
<a name="2658"><span class="lineNum">    2658 </span>            :  *</a>
<a name="2659"><span class="lineNum">    2659 </span>            :  * Fill GPU buffers using the DMA engine (VEGA10/12).</a>
<a name="2660"><span class="lineNum">    2660 </span>            :  */</a>
<a name="2661"><span class="lineNum">    2661 </span><span class="lineNoCov">          0 : static void sdma_v4_0_emit_fill_buffer(struct amdgpu_ib *ib,</span></a>
<a name="2662"><span class="lineNum">    2662 </span>            :                                        uint32_t src_data,</a>
<a name="2663"><span class="lineNum">    2663 </span>            :                                        uint64_t dst_offset,</a>
<a name="2664"><span class="lineNum">    2664 </span>            :                                        uint32_t byte_count)</a>
<a name="2665"><span class="lineNum">    2665 </span>            : {</a>
<a name="2666"><span class="lineNum">    2666 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = SDMA_PKT_HEADER_OP(SDMA_OP_CONST_FILL);</span></a>
<a name="2667"><span class="lineNum">    2667 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = lower_32_bits(dst_offset);</span></a>
<a name="2668"><span class="lineNum">    2668 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = upper_32_bits(dst_offset);</span></a>
<a name="2669"><span class="lineNum">    2669 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = src_data;</span></a>
<a name="2670"><span class="lineNum">    2670 </span><span class="lineNoCov">          0 :         ib-&gt;ptr[ib-&gt;length_dw++] = byte_count - 1;</span></a>
<a name="2671"><span class="lineNum">    2671 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2672"><span class="lineNum">    2672 </span>            : </a>
<a name="2673"><span class="lineNum">    2673 </span>            : static const struct amdgpu_buffer_funcs sdma_v4_0_buffer_funcs = {</a>
<a name="2674"><span class="lineNum">    2674 </span>            :         .copy_max_bytes = 0x400000,</a>
<a name="2675"><span class="lineNum">    2675 </span>            :         .copy_num_dw = 7,</a>
<a name="2676"><span class="lineNum">    2676 </span>            :         .emit_copy_buffer = sdma_v4_0_emit_copy_buffer,</a>
<a name="2677"><span class="lineNum">    2677 </span>            : </a>
<a name="2678"><span class="lineNum">    2678 </span>            :         .fill_max_bytes = 0x400000,</a>
<a name="2679"><span class="lineNum">    2679 </span>            :         .fill_num_dw = 5,</a>
<a name="2680"><span class="lineNum">    2680 </span>            :         .emit_fill_buffer = sdma_v4_0_emit_fill_buffer,</a>
<a name="2681"><span class="lineNum">    2681 </span>            : };</a>
<a name="2682"><span class="lineNum">    2682 </span>            : </a>
<a name="2683"><span class="lineNum">    2683 </span>            : static void sdma_v4_0_set_buffer_funcs(struct amdgpu_device *adev)</a>
<a name="2684"><span class="lineNum">    2684 </span>            : {</a>
<a name="2685"><span class="lineNum">    2685 </span><span class="lineNoCov">          0 :         adev-&gt;mman.buffer_funcs = &amp;sdma_v4_0_buffer_funcs;</span></a>
<a name="2686"><span class="lineNum">    2686 </span><span class="lineNoCov">          0 :         if (adev-&gt;sdma.has_page_queue)</span></a>
<a name="2687"><span class="lineNum">    2687 </span><span class="lineNoCov">          0 :                 adev-&gt;mman.buffer_funcs_ring = &amp;adev-&gt;sdma.instance[0].page;</span></a>
<a name="2688"><span class="lineNum">    2688 </span>            :         else</a>
<a name="2689"><span class="lineNum">    2689 </span><span class="lineNoCov">          0 :                 adev-&gt;mman.buffer_funcs_ring = &amp;adev-&gt;sdma.instance[0].ring;</span></a>
<a name="2690"><span class="lineNum">    2690 </span>            : }</a>
<a name="2691"><span class="lineNum">    2691 </span>            : </a>
<a name="2692"><span class="lineNum">    2692 </span>            : static const struct amdgpu_vm_pte_funcs sdma_v4_0_vm_pte_funcs = {</a>
<a name="2693"><span class="lineNum">    2693 </span>            :         .copy_pte_num_dw = 7,</a>
<a name="2694"><span class="lineNum">    2694 </span>            :         .copy_pte = sdma_v4_0_vm_copy_pte,</a>
<a name="2695"><span class="lineNum">    2695 </span>            : </a>
<a name="2696"><span class="lineNum">    2696 </span>            :         .write_pte = sdma_v4_0_vm_write_pte,</a>
<a name="2697"><span class="lineNum">    2697 </span>            :         .set_pte_pde = sdma_v4_0_vm_set_pte_pde,</a>
<a name="2698"><span class="lineNum">    2698 </span>            : };</a>
<a name="2699"><span class="lineNum">    2699 </span>            : </a>
<a name="2700"><span class="lineNum">    2700 </span>            : static void sdma_v4_0_set_vm_pte_funcs(struct amdgpu_device *adev)</a>
<a name="2701"><span class="lineNum">    2701 </span>            : {</a>
<a name="2702"><span class="lineNum">    2702 </span>            :         struct drm_gpu_scheduler *sched;</a>
<a name="2703"><span class="lineNum">    2703 </span>            :         unsigned i;</a>
<a name="2704"><span class="lineNum">    2704 </span>            : </a>
<a name="2705"><span class="lineNum">    2705 </span><span class="lineNoCov">          0 :         adev-&gt;vm_manager.vm_pte_funcs = &amp;sdma_v4_0_vm_pte_funcs;</span></a>
<a name="2706"><span class="lineNum">    2706 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="2707"><span class="lineNum">    2707 </span><span class="lineNoCov">          0 :                 if (adev-&gt;sdma.has_page_queue)</span></a>
<a name="2708"><span class="lineNum">    2708 </span><span class="lineNoCov">          0 :                         sched = &amp;adev-&gt;sdma.instance[i].page.sched;</span></a>
<a name="2709"><span class="lineNum">    2709 </span>            :                 else</a>
<a name="2710"><span class="lineNum">    2710 </span><span class="lineNoCov">          0 :                         sched = &amp;adev-&gt;sdma.instance[i].ring.sched;</span></a>
<a name="2711"><span class="lineNum">    2711 </span><span class="lineNoCov">          0 :                 adev-&gt;vm_manager.vm_pte_scheds[i] = sched;</span></a>
<a name="2712"><span class="lineNum">    2712 </span>            :         }</a>
<a name="2713"><span class="lineNum">    2713 </span><span class="lineNoCov">          0 :         adev-&gt;vm_manager.vm_pte_num_scheds = adev-&gt;sdma.num_instances;</span></a>
<a name="2714"><span class="lineNum">    2714 </span>            : }</a>
<a name="2715"><span class="lineNum">    2715 </span>            : </a>
<a name="2716"><span class="lineNum">    2716 </span><span class="lineNoCov">          0 : static void sdma_v4_0_get_ras_error_count(uint32_t value,</span></a>
<a name="2717"><span class="lineNum">    2717 </span>            :                                         uint32_t instance,</a>
<a name="2718"><span class="lineNum">    2718 </span>            :                                         uint32_t *sec_count)</a>
<a name="2719"><span class="lineNum">    2719 </span>            : {</a>
<a name="2720"><span class="lineNum">    2720 </span>            :         uint32_t i;</a>
<a name="2721"><span class="lineNum">    2721 </span>            :         uint32_t sec_cnt;</a>
<a name="2722"><span class="lineNum">    2722 </span>            : </a>
<a name="2723"><span class="lineNum">    2723 </span>            :         /* double bits error (multiple bits) error detection is not supported */</a>
<a name="2724"><span class="lineNum">    2724 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; ARRAY_SIZE(sdma_v4_0_ras_fields); i++) {</span></a>
<a name="2725"><span class="lineNum">    2725 </span>            :                 /* the SDMA_EDC_COUNTER register in each sdma instance</a>
<a name="2726"><span class="lineNum">    2726 </span>            :                  * shares the same sed shift_mask</a>
<a name="2727"><span class="lineNum">    2727 </span>            :                  * */</a>
<a name="2728"><span class="lineNum">    2728 </span><span class="lineNoCov">          0 :                 sec_cnt = (value &amp;</span></a>
<a name="2729"><span class="lineNum">    2729 </span><span class="lineNoCov">          0 :                         sdma_v4_0_ras_fields[i].sec_count_mask) &gt;&gt;</span></a>
<a name="2730"><span class="lineNum">    2730 </span><span class="lineNoCov">          0 :                         sdma_v4_0_ras_fields[i].sec_count_shift;</span></a>
<a name="2731"><span class="lineNum">    2731 </span><span class="lineNoCov">          0 :                 if (sec_cnt) {</span></a>
<a name="2732"><span class="lineNum">    2732 </span><span class="lineNoCov">          0 :                         DRM_INFO(&quot;Detected %s in SDMA%d, SED %d\n&quot;,</span></a>
<a name="2733"><span class="lineNum">    2733 </span>            :                                 sdma_v4_0_ras_fields[i].name,</a>
<a name="2734"><span class="lineNum">    2734 </span>            :                                 instance, sec_cnt);</a>
<a name="2735"><span class="lineNum">    2735 </span><span class="lineNoCov">          0 :                         *sec_count += sec_cnt;</span></a>
<a name="2736"><span class="lineNum">    2736 </span>            :                 }</a>
<a name="2737"><span class="lineNum">    2737 </span>            :         }</a>
<a name="2738"><span class="lineNum">    2738 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2739"><span class="lineNum">    2739 </span>            : </a>
<a name="2740"><span class="lineNum">    2740 </span><span class="lineNoCov">          0 : static int sdma_v4_0_query_ras_error_count_by_instance(struct amdgpu_device *adev,</span></a>
<a name="2741"><span class="lineNum">    2741 </span>            :                         uint32_t instance, void *ras_error_status)</a>
<a name="2742"><span class="lineNum">    2742 </span>            : {</a>
<a name="2743"><span class="lineNum">    2743 </span><span class="lineNoCov">          0 :         struct ras_err_data *err_data = (struct ras_err_data *)ras_error_status;</span></a>
<a name="2744"><span class="lineNum">    2744 </span><span class="lineNoCov">          0 :         uint32_t sec_count = 0;</span></a>
<a name="2745"><span class="lineNum">    2745 </span><span class="lineNoCov">          0 :         uint32_t reg_value = 0;</span></a>
<a name="2746"><span class="lineNum">    2746 </span>            : </a>
<a name="2747"><span class="lineNum">    2747 </span><span class="lineNoCov">          0 :         reg_value = RREG32_SDMA(instance, mmSDMA0_EDC_COUNTER);</span></a>
<a name="2748"><span class="lineNum">    2748 </span>            :         /* double bit error is not supported */</a>
<a name="2749"><span class="lineNum">    2749 </span><span class="lineNoCov">          0 :         if (reg_value)</span></a>
<a name="2750"><span class="lineNum">    2750 </span><span class="lineNoCov">          0 :                 sdma_v4_0_get_ras_error_count(reg_value,</span></a>
<a name="2751"><span class="lineNum">    2751 </span>            :                                 instance, &amp;sec_count);</a>
<a name="2752"><span class="lineNum">    2752 </span>            :         /* err_data-&gt;ce_count should be initialized to 0</a>
<a name="2753"><span class="lineNum">    2753 </span>            :          * before calling into this function */</a>
<a name="2754"><span class="lineNum">    2754 </span><span class="lineNoCov">          0 :         err_data-&gt;ce_count += sec_count;</span></a>
<a name="2755"><span class="lineNum">    2755 </span>            :         /* double bit error is not supported</a>
<a name="2756"><span class="lineNum">    2756 </span>            :          * set ue count to 0 */</a>
<a name="2757"><span class="lineNum">    2757 </span><span class="lineNoCov">          0 :         err_data-&gt;ue_count = 0;</span></a>
<a name="2758"><span class="lineNum">    2758 </span>            : </a>
<a name="2759"><span class="lineNum">    2759 </span><span class="lineNoCov">          0 :         return 0;</span></a>
<a name="2760"><span class="lineNum">    2760 </span>            : };</a>
<a name="2761"><span class="lineNum">    2761 </span>            : </a>
<a name="2762"><span class="lineNum">    2762 </span><span class="lineNoCov">          0 : static void sdma_v4_0_query_ras_error_count(struct amdgpu_device *adev,  void *ras_error_status)</span></a>
<a name="2763"><span class="lineNum">    2763 </span>            : {</a>
<a name="2764"><span class="lineNum">    2764 </span><span class="lineNoCov">          0 :         int i = 0;</span></a>
<a name="2765"><span class="lineNum">    2765 </span>            : </a>
<a name="2766"><span class="lineNum">    2766 </span><span class="lineNoCov">          0 :         for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++) {</span></a>
<a name="2767"><span class="lineNum">    2767 </span><span class="lineNoCov">          0 :                 if (sdma_v4_0_query_ras_error_count_by_instance(adev, i, ras_error_status)) {</span></a>
<a name="2768"><span class="lineNum">    2768 </span><span class="lineNoCov">          0 :                         dev_err(adev-&gt;dev, &quot;Query ras error count failed in SDMA%d\n&quot;, i);</span></a>
<a name="2769"><span class="lineNum">    2769 </span><span class="lineNoCov">          0 :                         return;</span></a>
<a name="2770"><span class="lineNum">    2770 </span>            :                 }</a>
<a name="2771"><span class="lineNum">    2771 </span>            :         }</a>
<a name="2772"><span class="lineNum">    2772 </span>            : }</a>
<a name="2773"><span class="lineNum">    2773 </span>            : </a>
<a name="2774"><span class="lineNum">    2774 </span><span class="lineNoCov">          0 : static void sdma_v4_0_reset_ras_error_count(struct amdgpu_device *adev)</span></a>
<a name="2775"><span class="lineNum">    2775 </span>            : {</a>
<a name="2776"><span class="lineNum">    2776 </span>            :         int i;</a>
<a name="2777"><span class="lineNum">    2777 </span>            : </a>
<a name="2778"><span class="lineNum">    2778 </span>            :         /* read back edc counter registers to clear the counters */</a>
<a name="2779"><span class="lineNum">    2779 </span><span class="lineNoCov">          0 :         if (amdgpu_ras_is_supported(adev, AMDGPU_RAS_BLOCK__SDMA)) {</span></a>
<a name="2780"><span class="lineNum">    2780 </span><span class="lineNoCov">          0 :                 for (i = 0; i &lt; adev-&gt;sdma.num_instances; i++)</span></a>
<a name="2781"><span class="lineNum">    2781 </span><span class="lineNoCov">          0 :                         RREG32_SDMA(i, mmSDMA0_EDC_COUNTER);</span></a>
<a name="2782"><span class="lineNum">    2782 </span>            :         }</a>
<a name="2783"><span class="lineNum">    2783 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2784"><span class="lineNum">    2784 </span>            : </a>
<a name="2785"><span class="lineNum">    2785 </span>            : const struct amdgpu_ras_block_hw_ops sdma_v4_0_ras_hw_ops = {</a>
<a name="2786"><span class="lineNum">    2786 </span>            :         .query_ras_error_count = sdma_v4_0_query_ras_error_count,</a>
<a name="2787"><span class="lineNum">    2787 </span>            :         .reset_ras_error_count = sdma_v4_0_reset_ras_error_count,</a>
<a name="2788"><span class="lineNum">    2788 </span>            : };</a>
<a name="2789"><span class="lineNum">    2789 </span>            : </a>
<a name="2790"><span class="lineNum">    2790 </span>            : static struct amdgpu_sdma_ras sdma_v4_0_ras = {</a>
<a name="2791"><span class="lineNum">    2791 </span>            :         .ras_block = {</a>
<a name="2792"><span class="lineNum">    2792 </span>            :                 .hw_ops = &amp;sdma_v4_0_ras_hw_ops,</a>
<a name="2793"><span class="lineNum">    2793 </span>            :                 .ras_cb = sdma_v4_0_process_ras_data_cb,</a>
<a name="2794"><span class="lineNum">    2794 </span>            :         },</a>
<a name="2795"><span class="lineNum">    2795 </span>            : };</a>
<a name="2796"><span class="lineNum">    2796 </span>            : </a>
<a name="2797"><span class="lineNum">    2797 </span><span class="lineNoCov">          0 : static void sdma_v4_0_set_ras_funcs(struct amdgpu_device *adev)</span></a>
<a name="2798"><span class="lineNum">    2798 </span>            : {</a>
<a name="2799"><span class="lineNum">    2799 </span><span class="lineNoCov">          0 :         switch (adev-&gt;ip_versions[SDMA0_HWIP][0]) {</span></a>
<a name="2800"><span class="lineNum">    2800 </span>            :         case IP_VERSION(4, 2, 0):</a>
<a name="2801"><span class="lineNum">    2801 </span>            :         case IP_VERSION(4, 2, 2):</a>
<a name="2802"><span class="lineNum">    2802 </span><span class="lineNoCov">          0 :                 adev-&gt;sdma.ras = &amp;sdma_v4_0_ras;</span></a>
<a name="2803"><span class="lineNum">    2803 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2804"><span class="lineNum">    2804 </span>            :         case IP_VERSION(4, 4, 0):</a>
<a name="2805"><span class="lineNum">    2805 </span><span class="lineNoCov">          0 :                 adev-&gt;sdma.ras = &amp;sdma_v4_4_ras;</span></a>
<a name="2806"><span class="lineNum">    2806 </span><span class="lineNoCov">          0 :                 break;</span></a>
<a name="2807"><span class="lineNum">    2807 </span>            :         default:</a>
<a name="2808"><span class="lineNum">    2808 </span>            :                 break;</a>
<a name="2809"><span class="lineNum">    2809 </span>            :         }</a>
<a name="2810"><span class="lineNum">    2810 </span>            : </a>
<a name="2811"><span class="lineNum">    2811 </span><span class="lineNoCov">          0 :         if (adev-&gt;sdma.ras) {</span></a>
<a name="2812"><span class="lineNum">    2812 </span><span class="lineNoCov">          0 :                 amdgpu_ras_register_ras_block(adev, &amp;adev-&gt;sdma.ras-&gt;ras_block);</span></a>
<a name="2813"><span class="lineNum">    2813 </span>            : </a>
<a name="2814"><span class="lineNum">    2814 </span><span class="lineNoCov">          0 :                 strcpy(adev-&gt;sdma.ras-&gt;ras_block.ras_comm.name, &quot;sdma&quot;);</span></a>
<a name="2815"><span class="lineNum">    2815 </span><span class="lineNoCov">          0 :                 adev-&gt;sdma.ras-&gt;ras_block.ras_comm.block = AMDGPU_RAS_BLOCK__SDMA;</span></a>
<a name="2816"><span class="lineNum">    2816 </span><span class="lineNoCov">          0 :                 adev-&gt;sdma.ras-&gt;ras_block.ras_comm.type = AMDGPU_RAS_ERROR__MULTI_UNCORRECTABLE;</span></a>
<a name="2817"><span class="lineNum">    2817 </span><span class="lineNoCov">          0 :                 adev-&gt;sdma.ras_if = &amp;adev-&gt;sdma.ras-&gt;ras_block.ras_comm;</span></a>
<a name="2818"><span class="lineNum">    2818 </span>            : </a>
<a name="2819"><span class="lineNum">    2819 </span>            :                 /* If don't define special ras_late_init function, use default ras_late_init */</a>
<a name="2820"><span class="lineNum">    2820 </span><span class="lineNoCov">          0 :                 if (!adev-&gt;sdma.ras-&gt;ras_block.ras_late_init)</span></a>
<a name="2821"><span class="lineNum">    2821 </span><span class="lineNoCov">          0 :                         adev-&gt;sdma.ras-&gt;ras_block.ras_late_init = amdgpu_sdma_ras_late_init;</span></a>
<a name="2822"><span class="lineNum">    2822 </span>            : </a>
<a name="2823"><span class="lineNum">    2823 </span>            :                 /* If not defined special ras_cb function, use default ras_cb */</a>
<a name="2824"><span class="lineNum">    2824 </span><span class="lineNoCov">          0 :                 if (!adev-&gt;sdma.ras-&gt;ras_block.ras_cb)</span></a>
<a name="2825"><span class="lineNum">    2825 </span><span class="lineNoCov">          0 :                         adev-&gt;sdma.ras-&gt;ras_block.ras_cb = amdgpu_sdma_process_ras_data_cb;</span></a>
<a name="2826"><span class="lineNum">    2826 </span>            :         }</a>
<a name="2827"><span class="lineNum">    2827 </span><span class="lineNoCov">          0 : }</span></a>
<a name="2828"><span class="lineNum">    2828 </span>            : </a>
<a name="2829"><span class="lineNum">    2829 </span>            : const struct amdgpu_ip_block_version sdma_v4_0_ip_block = {</a>
<a name="2830"><span class="lineNum">    2830 </span>            :         .type = AMD_IP_BLOCK_TYPE_SDMA,</a>
<a name="2831"><span class="lineNum">    2831 </span>            :         .major = 4,</a>
<a name="2832"><span class="lineNum">    2832 </span>            :         .minor = 0,</a>
<a name="2833"><span class="lineNum">    2833 </span>            :         .rev = 0,</a>
<a name="2834"><span class="lineNum">    2834 </span>            :         .funcs = &amp;sdma_v4_0_ip_funcs,</a>
<a name="2835"><span class="lineNum">    2835 </span>            : };</a>
</pre>
      </td>
    </tr>
  </table>
  <br>

  <table width="100%" border=0 cellspacing=0 cellpadding=0>
    <tr><td class="ruler"><img src="../../../../../glass.png" width=3 height=3 alt=""></td></tr>
    <tr><td class="versionInfo">Generated by: <a href="http://ltp.sourceforge.net/coverage/lcov.php" target="_parent">LCOV version 1.14</a></td></tr>
  </table>
  <br>

</body>
</html>
