C:/Users/bilal/Desktop/Bare_Metal_Projects/002_BMP2_i2c_dma_temp/chip_headers/CMSIS/Include/core_cm4.h:1684:22:__NVIC_EnableIRQ	2
../Inc/sil.c:22:6:i2c1_init	1
../Inc/sil.c:46:6:i2c_tx_dma_stream6	2
../Inc/sil.c:59:6:i2c_rx_dma_stream5	2
../Inc/sil.c:71:6:i2c_dma_transfer	2
../Inc/sil.c:81:6:i2c_dma_receive	2
../Inc/sil.c:91:6:i2c_read	8
../Inc/sil.c:127:6:i2c_write	4
../Inc/sil.c:147:6:DMA1_Stream5_IRQHandler	2
../Inc/sil.c:154:6:DMA1_Stream6_IRQHandler	2
