

================================================================
== Vitis HLS Report for 'blockmatmul_Pipeline_partialsum'
================================================================
* Date:           Tue Apr 11 22:26:42 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        LabB
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.912 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      130|      130|  1.300 us|  1.300 us|  130|  130|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- partialsum  |      128|      128|        16|         16|          1|     8|       yes|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    646|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|   48|    2640|    800|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    319|    -|
|Register         |        -|    -|    1493|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|   48|    4133|   1765|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|   21|       3|      3|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+-----+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP|  FF | LUT| URAM|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |mul_32s_32s_32_2_1_U7   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U8   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U9   |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U10  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U11  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U12  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U13  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U14  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U15  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U16  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U17  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U18  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U19  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U20  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U21  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    |mul_32s_32s_32_2_1_U22  |mul_32s_32s_32_2_1  |        0|   3|  165|  50|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+
    |Total                   |                    |        0|  48| 2640| 800|    0|
    +------------------------+--------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_327_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln28_10_fu_486_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_11_fu_491_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_12_fu_504_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_13_fu_509_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_14_fu_514_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_15_fu_519_p2  |         +|   0|  0|  39|          32|          32|
    |add_ln28_1_fu_401_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_2_fu_414_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_3_fu_419_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_4_fu_432_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_5_fu_437_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_6_fu_450_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_7_fu_455_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_8_fu_468_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_9_fu_473_p2   |         +|   0|  0|  39|          32|          32|
    |add_ln28_fu_396_p2     |         +|   0|  0|  39|          32|          32|
    |icmp_ln23_fu_321_p2    |      icmp|   0|  0|   9|           4|           5|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 646|         520|         518|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |AB_address0           |  53|         10|    4|         40|
    |AB_address1           |  53|         10|    4|         40|
    |AB_d0                 |  48|          9|   32|        288|
    |AB_d1                 |  48|          9|   32|        288|
    |Bcols_blk_n           |   9|          2|    1|          2|
    |ap_NS_fsm             |  81|         17|    1|         17|
    |ap_done_int           |   9|          2|    1|          2|
    |ap_sig_allocacmp_k_1  |   9|          2|    4|          8|
    |k_fu_88               |   9|          2|    4|          8|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 319|         63|   83|        693|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------+----+----+-----+-----------+
    |          Name         | FF | LUT| Bits| Const Bits|
    +-----------------------+----+----+-----+-----------+
    |A_0_load_reg_666       |  32|   0|   32|          0|
    |A_1_load_reg_674       |  32|   0|   32|          0|
    |A_2_load_reg_682       |  32|   0|   32|          0|
    |A_3_load_reg_690       |  32|   0|   32|          0|
    |add_ln28_10_reg_808    |  32|   0|   32|          0|
    |add_ln28_11_reg_813    |  32|   0|   32|          0|
    |add_ln28_12_reg_828    |  32|   0|   32|          0|
    |add_ln28_13_reg_833    |  32|   0|   32|          0|
    |add_ln28_14_reg_848    |  32|   0|   32|          0|
    |add_ln28_15_reg_853    |  32|   0|   32|          0|
    |add_ln28_1_reg_713     |  32|   0|   32|          0|
    |add_ln28_2_reg_728     |  32|   0|   32|          0|
    |add_ln28_3_reg_733     |  32|   0|   32|          0|
    |add_ln28_4_reg_748     |  32|   0|   32|          0|
    |add_ln28_5_reg_753     |  32|   0|   32|          0|
    |add_ln28_6_reg_768     |  32|   0|   32|          0|
    |add_ln28_7_reg_773     |  32|   0|   32|          0|
    |add_ln28_8_reg_788     |  32|   0|   32|          0|
    |add_ln28_9_reg_793     |  32|   0|   32|          0|
    |add_ln28_reg_708       |  32|   0|   32|          0|
    |ap_CS_fsm              |  16|   0|   16|          0|
    |ap_done_reg            |   1|   0|    1|          0|
    |k_fu_88                |   4|   0|    4|          0|
    |mul_ln28_10_reg_798    |  32|   0|   32|          0|
    |mul_ln28_11_reg_803    |  32|   0|   32|          0|
    |mul_ln28_12_reg_818    |  32|   0|   32|          0|
    |mul_ln28_13_reg_823    |  32|   0|   32|          0|
    |mul_ln28_14_reg_838    |  32|   0|   32|          0|
    |mul_ln28_15_reg_843    |  32|   0|   32|          0|
    |mul_ln28_1_reg_703     |  32|   0|   32|          0|
    |mul_ln28_2_reg_718     |  32|   0|   32|          0|
    |mul_ln28_3_reg_723     |  32|   0|   32|          0|
    |mul_ln28_4_reg_738     |  32|   0|   32|          0|
    |mul_ln28_5_reg_743     |  32|   0|   32|          0|
    |mul_ln28_6_reg_758     |  32|   0|   32|          0|
    |mul_ln28_7_reg_763     |  32|   0|   32|          0|
    |mul_ln28_8_reg_778     |  32|   0|   32|          0|
    |mul_ln28_9_reg_783     |  32|   0|   32|          0|
    |mul_ln28_reg_698       |  32|   0|   32|          0|
    |reg_289                |  32|   0|   32|          0|
    |reg_293                |  32|   0|   32|          0|
    |reg_297                |  32|   0|   32|          0|
    |reg_301                |  32|   0|   32|          0|
    |reg_305                |  32|   0|   32|          0|
    |reg_309                |  32|   0|   32|          0|
    |tmp_2_reg_642          |  32|   0|   32|          0|
    |trunc_ln145_6_reg_650  |  32|   0|   32|          0|
    |trunc_ln145_7_reg_658  |  32|   0|   32|          0|
    |trunc_ln145_reg_634    |  32|   0|   32|          0|
    +-----------------------+----+----+-----+-----------+
    |Total                  |1493|   0| 1493|          0|
    +-----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+---------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_partialsum|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_partialsum|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_partialsum|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_partialsum|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_partialsum|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  blockmatmul_Pipeline_partialsum|  return value|
|AB_address0    |  out|    4|   ap_memory|                               AB|         array|
|AB_ce0         |  out|    1|   ap_memory|                               AB|         array|
|AB_we0         |  out|    1|   ap_memory|                               AB|         array|
|AB_d0          |  out|   32|   ap_memory|                               AB|         array|
|AB_q0          |   in|   32|   ap_memory|                               AB|         array|
|AB_address1    |  out|    4|   ap_memory|                               AB|         array|
|AB_ce1         |  out|    1|   ap_memory|                               AB|         array|
|AB_we1         |  out|    1|   ap_memory|                               AB|         array|
|AB_d1          |  out|   32|   ap_memory|                               AB|         array|
|AB_q1          |   in|   32|   ap_memory|                               AB|         array|
|Bcols_dout     |   in|  128|     ap_fifo|                            Bcols|       pointer|
|Bcols_empty_n  |   in|    1|     ap_fifo|                            Bcols|       pointer|
|Bcols_read     |  out|    1|     ap_fifo|                            Bcols|       pointer|
|A_0_address0   |  out|    3|   ap_memory|                              A_0|         array|
|A_0_ce0        |  out|    1|   ap_memory|                              A_0|         array|
|A_0_q0         |   in|   32|   ap_memory|                              A_0|         array|
|A_1_address0   |  out|    3|   ap_memory|                              A_1|         array|
|A_1_ce0        |  out|    1|   ap_memory|                              A_1|         array|
|A_1_q0         |   in|   32|   ap_memory|                              A_1|         array|
|A_2_address0   |  out|    3|   ap_memory|                              A_2|         array|
|A_2_ce0        |  out|    1|   ap_memory|                              A_2|         array|
|A_2_q0         |   in|   32|   ap_memory|                              A_2|         array|
|A_3_address0   |  out|    3|   ap_memory|                              A_3|         array|
|A_3_ce0        |  out|    1|   ap_memory|                              A_3|         array|
|A_3_q0         |   in|   32|   ap_memory|                              A_3|         array|
+---------------+-----+-----+------------+---------------------------------+--------------+

