Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Mon Apr 14 20:43:28 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  3           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (61)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (61)
--------------------------------
 There are 61 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.207        0.000                      0                 1059        0.038        0.000                      0                 1059        3.750        0.000                       0                   411  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.207        0.000                      0                 1055        0.038        0.000                      0                 1055        3.750        0.000                       0                   411  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                    5.204        0.000                      0                    4        1.063        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.207ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.196ns  (logic 3.302ns (35.907%)  route 5.894ns (64.093%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X53Y92         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDSE (Prop_fdse_C_Q)         0.419     5.561 r  sm/D_states_q_reg[7]/Q
                         net (fo=130, routed)         1.174     6.735    sm/D_states_q_reg_n_0_[7]
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.297     7.032 r  sm/ram_reg_i_187/O
                         net (fo=1, routed)           0.000     7.032    sm/ram_reg_i_187_n_0
    SLICE_X53Y94         MUXF7 (Prop_muxf7_I1_O)      0.217     7.249 r  sm/ram_reg_i_179/O
                         net (fo=1, routed)           0.962     8.211    sm/ram_reg_i_179_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.299     8.510 r  sm/ram_reg_i_145/O
                         net (fo=26, routed)          1.012     9.521    L_reg/M_sm_ra1[0]
    SLICE_X51Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.645 r  L_reg/ram_reg_i_87/O
                         net (fo=3, routed)           0.000     9.645    L_reg/ram_reg_i_87_n_0
    SLICE_X51Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     9.857 r  L_reg/ram_reg_i_33/O
                         net (fo=11, routed)          0.892    10.749    L_reg/D_states_q_reg[0]_8
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.299    11.048 r  L_reg/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    11.048    alum/ram_reg_i_92_3[1]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.598 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.598    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.932 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.496    12.428    sm/ram_reg_i_22_0[2]
    SLICE_X48Y96         LUT5 (Prop_lut5_I1_O)        0.303    12.731 f  sm/ram_reg_i_77/O
                         net (fo=1, routed)           0.298    13.029    sm/ram_reg_i_77_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.153 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.485    13.637    sm/D_registers_q_reg[5][9]
    SLICE_X48Y94         LUT5 (Prop_lut5_I4_O)        0.124    13.761 r  sm/ram_reg_i_4/O
                         net (fo=1, routed)           0.577    14.338    brams/bram2/ram_reg_1[9]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.545    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.338    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 3.302ns (35.919%)  route 5.891ns (64.081%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X53Y92         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDSE (Prop_fdse_C_Q)         0.419     5.561 r  sm/D_states_q_reg[7]/Q
                         net (fo=130, routed)         1.174     6.735    sm/D_states_q_reg_n_0_[7]
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.297     7.032 r  sm/ram_reg_i_187/O
                         net (fo=1, routed)           0.000     7.032    sm/ram_reg_i_187_n_0
    SLICE_X53Y94         MUXF7 (Prop_muxf7_I1_O)      0.217     7.249 r  sm/ram_reg_i_179/O
                         net (fo=1, routed)           0.962     8.211    sm/ram_reg_i_179_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.299     8.510 r  sm/ram_reg_i_145/O
                         net (fo=26, routed)          1.012     9.521    L_reg/M_sm_ra1[0]
    SLICE_X51Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.645 r  L_reg/ram_reg_i_87/O
                         net (fo=3, routed)           0.000     9.645    L_reg/ram_reg_i_87_n_0
    SLICE_X51Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     9.857 r  L_reg/ram_reg_i_33/O
                         net (fo=11, routed)          0.892    10.749    L_reg/D_states_q_reg[0]_8
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.299    11.048 r  L_reg/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    11.048    alum/ram_reg_i_92_3[1]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.598 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.598    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.932 r  alum/out_sig0_inferred__0/i__carry__1/O[1]
                         net (fo=1, routed)           0.496    12.428    sm/ram_reg_i_22_0[2]
    SLICE_X48Y96         LUT5 (Prop_lut5_I1_O)        0.303    12.731 f  sm/ram_reg_i_77/O
                         net (fo=1, routed)           0.298    13.029    sm/ram_reg_i_77_n_0
    SLICE_X51Y96         LUT6 (Prop_lut6_I5_O)        0.124    13.153 r  sm/ram_reg_i_26/O
                         net (fo=3, routed)           0.345    13.497    display/ram_reg_5
    SLICE_X48Y95         LUT5 (Prop_lut5_I3_O)        0.124    13.621 r  display/ram_reg_i_4__0/O
                         net (fo=1, routed)           0.714    14.335    brams/bram1/ADDRARDADDR[9]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.335    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.272ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.131ns  (logic 2.862ns (31.343%)  route 6.269ns (68.657%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=122, routed)         1.079     6.739    sm/D_states_q_reg[1]_rep_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.863 r  sm/ram_reg_i_164/O
                         net (fo=1, routed)           0.955     7.818    sm/ram_reg_i_164_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.942 f  sm/ram_reg_i_140/O
                         net (fo=1, routed)           0.607     8.549    sm/ram_reg_i_140_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.673 r  sm/ram_reg_i_66/O
                         net (fo=26, routed)          0.886     9.559    L_reg/M_sm_ra1[2]
    SLICE_X52Y95         MUXF7 (Prop_muxf7_S_O)       0.292     9.851 r  L_reg/ram_reg_i_43/O
                         net (fo=26, routed)          0.672    10.524    L_reg/D_states_q_reg[0]
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.297    10.821 r  L_reg/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.821    alum/S[0]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.334 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.334    alum/out_sig0_carry_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.787    12.436    sm/ram_reg_i_22_1[0]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.307    12.743 f  sm/ram_reg_i_83/O
                         net (fo=1, routed)           0.308    13.051    sm/ram_reg_i_83_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.175 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           0.540    13.715    display/ram_reg_9
    SLICE_X48Y98         LUT5 (Prop_lut5_I3_O)        0.124    13.839 r  display/ram_reg_i_6__0/O
                         net (fo=1, routed)           0.434    14.273    brams/bram1/ADDRARDADDR[7]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.273    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.130ns  (logic 2.862ns (31.346%)  route 6.268ns (68.654%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=122, routed)         1.079     6.739    sm/D_states_q_reg[1]_rep_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.863 r  sm/ram_reg_i_164/O
                         net (fo=1, routed)           0.955     7.818    sm/ram_reg_i_164_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.942 f  sm/ram_reg_i_140/O
                         net (fo=1, routed)           0.607     8.549    sm/ram_reg_i_140_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.673 r  sm/ram_reg_i_66/O
                         net (fo=26, routed)          0.886     9.559    L_reg/M_sm_ra1[2]
    SLICE_X52Y95         MUXF7 (Prop_muxf7_S_O)       0.292     9.851 r  L_reg/ram_reg_i_43/O
                         net (fo=26, routed)          0.672    10.524    L_reg/D_states_q_reg[0]
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.297    10.821 r  L_reg/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.821    alum/S[0]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.334 r  alum/out_sig0_carry/CO[3]
                         net (fo=1, routed)           0.000    11.334    alum/out_sig0_carry_n_0
    SLICE_X50Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.649 r  alum/out_sig0_carry__0/O[3]
                         net (fo=1, routed)           0.787    12.436    sm/ram_reg_i_22_1[0]
    SLICE_X49Y99         LUT5 (Prop_lut5_I3_O)        0.307    12.743 f  sm/ram_reg_i_83/O
                         net (fo=1, routed)           0.308    13.051    sm/ram_reg_i_83_n_0
    SLICE_X50Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.175 r  sm/ram_reg_i_30/O
                         net (fo=3, routed)           0.336    13.511    sm/D_registers_q_reg[5][7]
    SLICE_X48Y99         LUT5 (Prop_lut5_I4_O)        0.124    13.635 r  sm/ram_reg_i_6/O
                         net (fo=1, routed)           0.638    14.272    brams/bram2/ram_reg_1[7]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    14.545    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.272    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.105ns  (logic 3.284ns (36.070%)  route 5.821ns (63.930%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X53Y92         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDSE (Prop_fdse_C_Q)         0.419     5.561 r  sm/D_states_q_reg[7]/Q
                         net (fo=130, routed)         1.174     6.735    sm/D_states_q_reg_n_0_[7]
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.297     7.032 r  sm/ram_reg_i_187/O
                         net (fo=1, routed)           0.000     7.032    sm/ram_reg_i_187_n_0
    SLICE_X53Y94         MUXF7 (Prop_muxf7_I1_O)      0.217     7.249 r  sm/ram_reg_i_179/O
                         net (fo=1, routed)           0.962     8.211    sm/ram_reg_i_179_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.299     8.510 r  sm/ram_reg_i_145/O
                         net (fo=26, routed)          1.012     9.521    L_reg/M_sm_ra1[0]
    SLICE_X51Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.645 r  L_reg/ram_reg_i_87/O
                         net (fo=3, routed)           0.000     9.645    L_reg/ram_reg_i_87_n_0
    SLICE_X51Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     9.857 r  L_reg/ram_reg_i_33/O
                         net (fo=11, routed)          0.892    10.749    L_reg/D_states_q_reg[0]_8
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.299    11.048 r  L_reg/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    11.048    alum/ram_reg_i_92_3[1]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.598 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.598    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.911 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.582    12.493    sm/ram_reg_i_22_0[4]
    SLICE_X51Y99         LUT5 (Prop_lut5_I1_O)        0.306    12.799 f  sm/ram_reg_i_71/O
                         net (fo=1, routed)           0.283    13.082    sm/ram_reg_i_71_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.206 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.462    13.667    display/ram_reg_0
    SLICE_X51Y96         LUT5 (Prop_lut5_I3_O)        0.124    13.791 r  display/ram_reg_i_2__0/O
                         net (fo=1, routed)           0.455    14.247    brams/bram1/ADDRARDADDR[11]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.247    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.301ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.103ns  (logic 3.284ns (36.078%)  route 5.819ns (63.922%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X53Y92         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDSE (Prop_fdse_C_Q)         0.419     5.561 r  sm/D_states_q_reg[7]/Q
                         net (fo=130, routed)         1.174     6.735    sm/D_states_q_reg_n_0_[7]
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.297     7.032 r  sm/ram_reg_i_187/O
                         net (fo=1, routed)           0.000     7.032    sm/ram_reg_i_187_n_0
    SLICE_X53Y94         MUXF7 (Prop_muxf7_I1_O)      0.217     7.249 r  sm/ram_reg_i_179/O
                         net (fo=1, routed)           0.962     8.211    sm/ram_reg_i_179_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.299     8.510 r  sm/ram_reg_i_145/O
                         net (fo=26, routed)          1.012     9.521    L_reg/M_sm_ra1[0]
    SLICE_X51Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.645 r  L_reg/ram_reg_i_87/O
                         net (fo=3, routed)           0.000     9.645    L_reg/ram_reg_i_87_n_0
    SLICE_X51Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     9.857 r  L_reg/ram_reg_i_33/O
                         net (fo=11, routed)          0.892    10.749    L_reg/D_states_q_reg[0]_8
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.299    11.048 r  L_reg/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    11.048    alum/ram_reg_i_92_3[1]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.598 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.598    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.911 r  alum/out_sig0_inferred__0/i__carry__1/O[3]
                         net (fo=1, routed)           0.582    12.493    sm/ram_reg_i_22_0[4]
    SLICE_X51Y99         LUT5 (Prop_lut5_I1_O)        0.306    12.799 f  sm/ram_reg_i_71/O
                         net (fo=1, routed)           0.283    13.082    sm/ram_reg_i_71_n_0
    SLICE_X53Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.206 r  sm/ram_reg_i_22/O
                         net (fo=3, routed)           0.318    13.524    sm/D_registers_q_reg[5][11]
    SLICE_X51Y98         LUT5 (Prop_lut5_I4_O)        0.124    13.648 r  sm/ram_reg_i_2/O
                         net (fo=1, routed)           0.596    14.245    brams/bram2/ram_reg_1[11]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    14.545    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.245    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.337ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.066ns  (logic 2.274ns (25.084%)  route 6.792ns (74.916%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=122, routed)         1.079     6.739    sm/D_states_q_reg[1]_rep_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.863 r  sm/ram_reg_i_164/O
                         net (fo=1, routed)           0.955     7.818    sm/ram_reg_i_164_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.942 f  sm/ram_reg_i_140/O
                         net (fo=1, routed)           0.607     8.549    sm/ram_reg_i_140_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.673 r  sm/ram_reg_i_66/O
                         net (fo=26, routed)          0.886     9.559    L_reg/M_sm_ra1[2]
    SLICE_X52Y95         MUXF7 (Prop_muxf7_S_O)       0.292     9.851 r  L_reg/ram_reg_i_43/O
                         net (fo=26, routed)          0.672    10.524    L_reg/D_states_q_reg[0]
    SLICE_X50Y95         LUT2 (Prop_lut2_I0_O)        0.297    10.821 r  L_reg/out_sig0_carry_i_8/O
                         net (fo=1, routed)           0.000    10.821    alum/S[0]
    SLICE_X50Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252    11.073 r  alum/out_sig0_carry/O[0]
                         net (fo=1, routed)           0.768    11.840    alum/data0[0]
    SLICE_X49Y99         LUT3 (Prop_lut3_I2_O)        0.295    12.135 r  alum/ram_reg_i_107/O
                         net (fo=1, routed)           0.588    12.723    sm/D_registers_q_reg[7][0]_0
    SLICE_X48Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.847 r  sm/ram_reg_i_44/O
                         net (fo=3, routed)           0.489    13.336    display/ram_reg_23
    SLICE_X52Y95         LUT5 (Prop_lut5_I3_O)        0.124    13.460 r  display/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.748    14.208    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y38         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y38         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566    14.545    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.208    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.346ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.057ns  (logic 3.186ns (35.177%)  route 5.871ns (64.822%))
  Logic Levels:           11  (CARRY4=2 LUT2=1 LUT5=2 LUT6=4 MUXF7=2)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X53Y92         FDSE                                         r  sm/D_states_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y92         FDSE (Prop_fdse_C_Q)         0.419     5.561 r  sm/D_states_q_reg[7]/Q
                         net (fo=130, routed)         1.174     6.735    sm/D_states_q_reg_n_0_[7]
    SLICE_X53Y94         LUT6 (Prop_lut6_I1_O)        0.297     7.032 r  sm/ram_reg_i_187/O
                         net (fo=1, routed)           0.000     7.032    sm/ram_reg_i_187_n_0
    SLICE_X53Y94         MUXF7 (Prop_muxf7_I1_O)      0.217     7.249 r  sm/ram_reg_i_179/O
                         net (fo=1, routed)           0.962     8.211    sm/ram_reg_i_179_n_0
    SLICE_X53Y93         LUT6 (Prop_lut6_I5_O)        0.299     8.510 r  sm/ram_reg_i_145/O
                         net (fo=26, routed)          1.012     9.521    L_reg/M_sm_ra1[0]
    SLICE_X51Y95         LUT6 (Prop_lut6_I4_O)        0.124     9.645 r  L_reg/ram_reg_i_87/O
                         net (fo=3, routed)           0.000     9.645    L_reg/ram_reg_i_87_n_0
    SLICE_X51Y95         MUXF7 (Prop_muxf7_I0_O)      0.212     9.857 r  L_reg/ram_reg_i_33/O
                         net (fo=11, routed)          0.892    10.749    L_reg/D_states_q_reg[0]_8
    SLICE_X49Y96         LUT2 (Prop_lut2_I0_O)        0.299    11.048 r  L_reg/i__carry__0_i_7__1/O
                         net (fo=1, routed)           0.000    11.048    alum/ram_reg_i_92_3[1]
    SLICE_X49Y96         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.598 r  alum/out_sig0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.598    alum/out_sig0_inferred__0/i__carry__0_n_0
    SLICE_X49Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    11.820 r  alum/out_sig0_inferred__0/i__carry__1/O[0]
                         net (fo=1, routed)           0.578    12.398    sm/ram_reg_i_22_0[1]
    SLICE_X48Y98         LUT5 (Prop_lut5_I1_O)        0.299    12.697 f  sm/ram_reg_i_80/O
                         net (fo=1, routed)           0.299    12.996    sm/ram_reg_i_80_n_0
    SLICE_X48Y99         LUT6 (Prop_lut6_I5_O)        0.124    13.120 r  sm/ram_reg_i_28/O
                         net (fo=3, routed)           0.512    13.632    sm/D_registers_q_reg[5][8]
    SLICE_X48Y98         LUT5 (Prop_lut5_I4_O)        0.124    13.756 r  sm/ram_reg_i_5/O
                         net (fo=1, routed)           0.443    14.199    brams/bram2/ram_reg_1[8]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    14.545    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.199    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.376ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.028ns  (logic 2.576ns (28.535%)  route 6.452ns (71.465%))
  Logic Levels:           9  (CARRY4=1 LUT2=1 LUT3=1 LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=122, routed)         1.079     6.739    sm/D_states_q_reg[1]_rep_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.863 r  sm/ram_reg_i_164/O
                         net (fo=1, routed)           0.955     7.818    sm/ram_reg_i_164_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.942 f  sm/ram_reg_i_140/O
                         net (fo=1, routed)           0.607     8.549    sm/ram_reg_i_140_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.673 r  sm/ram_reg_i_66/O
                         net (fo=26, routed)          0.886     9.559    L_reg/M_sm_ra1[2]
    SLICE_X52Y95         MUXF7 (Prop_muxf7_S_O)       0.292     9.851 r  L_reg/ram_reg_i_43/O
                         net (fo=26, routed)          0.803    10.654    L_reg/D_states_q_reg[0]
    SLICE_X49Y95         LUT2 (Prop_lut2_I0_O)        0.297    10.951 r  L_reg/i__carry_i_8__1/O
                         net (fo=1, routed)           0.000    10.951    alum/ram_reg_i_107_2[0]
    SLICE_X49Y95         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547    11.498 r  alum/out_sig0_inferred__0/i__carry/O[2]
                         net (fo=1, routed)           0.587    12.085    alum/data1[2]
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.302    12.387 r  alum/ram_reg_i_100/O
                         net (fo=1, routed)           0.493    12.880    sm/ram_reg_21
    SLICE_X48Y93         LUT6 (Prop_lut6_I4_O)        0.124    13.004 r  sm/ram_reg_i_40/O
                         net (fo=3, routed)           0.321    13.325    sm/D_states_q_reg[7]_8
    SLICE_X48Y92         LUT5 (Prop_lut5_I4_O)        0.124    13.449 r  sm/ram_reg_i_11/O
                         net (fo=1, routed)           0.721    14.170    brams/bram2/ram_reg_1[2]
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.484    14.889    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y39         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258    15.146    
                         clock uncertainty           -0.035    15.111    
    RAMB18_X1Y39         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    14.545    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                         14.545    
                         arrival time                         -14.170    
  -------------------------------------------------------------------
                         slack                                  0.376    

Slack (MET) :             0.387ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[1]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sm/D_states_q_reg[4]_rep__0/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.492ns  (logic 2.081ns (21.924%)  route 7.411ns (78.076%))
  Logic Levels:           8  (LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X52Y92         FDRE                                         r  sm/D_states_q_reg[1]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  sm/D_states_q_reg[1]_rep/Q
                         net (fo=122, routed)         1.079     6.739    sm/D_states_q_reg[1]_rep_0
    SLICE_X50Y93         LUT6 (Prop_lut6_I2_O)        0.124     6.863 r  sm/ram_reg_i_164/O
                         net (fo=1, routed)           0.955     7.818    sm/ram_reg_i_164_n_0
    SLICE_X55Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.942 f  sm/ram_reg_i_140/O
                         net (fo=1, routed)           0.607     8.549    sm/ram_reg_i_140_n_0
    SLICE_X51Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.673 r  sm/ram_reg_i_66/O
                         net (fo=26, routed)          0.886     9.559    L_reg/M_sm_ra1[2]
    SLICE_X52Y95         MUXF7 (Prop_muxf7_S_O)       0.292     9.851 f  L_reg/ram_reg_i_43/O
                         net (fo=26, routed)          1.205    11.056    L_reg/D_states_q_reg[0]
    SLICE_X54Y93         LUT6 (Prop_lut6_I1_O)        0.297    11.353 f  L_reg/D_states_q[5]_i_60/O
                         net (fo=9, routed)           0.807    12.160    sm/D_states_q[3]_i_5_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I0_O)        0.150    12.310 f  sm/D_states_q[4]_i_16/O
                         net (fo=1, routed)           0.612    12.922    sm/D_states_q[4]_i_16_n_0
    SLICE_X51Y89         LUT6 (Prop_lut6_I4_O)        0.328    13.250 r  sm/D_states_q[4]_i_5/O
                         net (fo=3, routed)           0.584    13.834    sm/D_states_q[4]_i_5_n_0
    SLICE_X53Y89         LUT6 (Prop_lut6_I3_O)        0.124    13.958 r  sm/D_states_q[4]_rep__0_i_1/O
                         net (fo=1, routed)           0.675    14.634    sm/D_states_q[4]_rep__0_i_1_n_0
    SLICE_X51Y92         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.441    14.845    sm/clk_IBUF_BUFG
    SLICE_X51Y92         FDRE                                         r  sm/D_states_q_reg[4]_rep__0/C
                         clock pessimism              0.272    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X51Y92         FDRE (Setup_fdre_C_D)       -0.061    15.021    sm/D_states_q_reg[4]_rep__0
  -------------------------------------------------------------------
                         required time                         15.021    
                         arrival time                         -14.634    
  -------------------------------------------------------------------
                         slack                                  0.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.104%)  route 0.220ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.220     1.871    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y99         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y99         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.104%)  route 0.220ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.220     1.871    sr3/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y99         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y99         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.104%)  route 0.220ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.220     1.871    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y99         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y99         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.141ns (39.104%)  route 0.220ns (60.896%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  sr3/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141     1.652 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.220     1.871    sr3/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y99         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y99         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y99         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.834    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.647     1.591    sr2/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.732 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.961    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y100        RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.920     2.110    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y100        RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.506     1.604    
    SLICE_X56Y100        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.914    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.647     1.591    sr2/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.732 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.961    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X56Y100        RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.920     2.110    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y100        RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.506     1.604    
    SLICE_X56Y100        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.914    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.647     1.591    sr2/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.732 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.961    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y100        RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.920     2.110    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y100        RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.506     1.604    
    SLICE_X56Y100        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.914    sr2/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr2/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.159%)  route 0.229ns (61.841%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.591ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.647     1.591    sr2/clk_IBUF_BUFG
    SLICE_X57Y100        FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y100        FDRE (Prop_fdre_C_Q)         0.141     1.732 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.229     1.961    sr2/ram/mem_reg_0_3_1_1/A0
    SLICE_X56Y100        RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.920     2.110    sr2/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X56Y100        RAMD32                                       r  sr2/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.506     1.604    
    SLICE_X56Y100        RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.914    sr2/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.914    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.876    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y99         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y99         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y99         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.779    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.128ns (35.001%)  route 0.238ns (64.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.567     1.511    sr3/clk_IBUF_BUFG
    SLICE_X57Y99         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.128     1.639 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.238     1.876    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X56Y99         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.835     2.025    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X56Y99         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.524    
    SLICE_X56Y99         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     1.779    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.779    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y38   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X1Y39   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y16   sm/D_debug_dff_q_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X65Y65   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X57Y96   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X53Y96   L_reg/D_registers_q_reg[0][10]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y98   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y98   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y98   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y98   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y98   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y98   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y98   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y98   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y100  sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y100  sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y98   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y98   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y98   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y98   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y98   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y98   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y98   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y98   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y100  sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y100  sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        5.204ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.063ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.940ns (21.053%)  route 3.525ns (78.947%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X51Y91         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDSE (Prop_fdse_C_Q)         0.456     5.598 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=112, routed)         1.744     7.342    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I1_O)        0.152     7.494 f  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.848     8.342    sm/D_stage_q[3]_i_3_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I4_O)        0.332     8.674 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.933     9.607    fifo_reset_cond/AS[0]
    SLICE_X55Y101        FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.614    15.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y101        FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.186    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X55Y101        FDPE (Recov_fdpe_C_PRE)     -0.359    14.811    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.940ns (21.053%)  route 3.525ns (78.947%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X51Y91         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDSE (Prop_fdse_C_Q)         0.456     5.598 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=112, routed)         1.744     7.342    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I1_O)        0.152     7.494 f  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.848     8.342    sm/D_stage_q[3]_i_3_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I4_O)        0.332     8.674 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.933     9.607    fifo_reset_cond/AS[0]
    SLICE_X55Y101        FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.614    15.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y101        FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.186    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X55Y101        FDPE (Recov_fdpe_C_PRE)     -0.359    14.811    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.940ns (21.053%)  route 3.525ns (78.947%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X51Y91         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDSE (Prop_fdse_C_Q)         0.456     5.598 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=112, routed)         1.744     7.342    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I1_O)        0.152     7.494 f  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.848     8.342    sm/D_stage_q[3]_i_3_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I4_O)        0.332     8.674 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.933     9.607    fifo_reset_cond/AS[0]
    SLICE_X55Y101        FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.614    15.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y101        FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.186    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X55Y101        FDPE (Recov_fdpe_C_PRE)     -0.359    14.811    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  5.204    

Slack (MET) :             5.204ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[5]_rep/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        4.465ns  (logic 0.940ns (21.053%)  route 3.525ns (78.947%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.019ns = ( 15.019 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.186ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.558     5.142    sm/clk_IBUF_BUFG
    SLICE_X51Y91         FDSE                                         r  sm/D_states_q_reg[5]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDSE (Prop_fdse_C_Q)         0.456     5.598 f  sm/D_states_q_reg[5]_rep/Q
                         net (fo=112, routed)         1.744     7.342    sm/D_states_q_reg[5]_rep_n_0
    SLICE_X62Y93         LUT2 (Prop_lut2_I1_O)        0.152     7.494 f  sm/D_stage_q[3]_i_3/O
                         net (fo=2, routed)           0.848     8.342    sm/D_stage_q[3]_i_3_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I4_O)        0.332     8.674 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.933     9.607    fifo_reset_cond/AS[0]
    SLICE_X55Y101        FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.614    15.019    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y101        FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.186    15.205    
                         clock uncertainty           -0.035    15.170    
    SLICE_X55Y101        FDPE (Recov_fdpe_C_PRE)     -0.359    14.811    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         14.811    
                         arrival time                          -9.607    
  -------------------------------------------------------------------
                         slack                                  5.204    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.186ns (14.088%)  route 1.134ns (85.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          0.737     2.385    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.045     2.430 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.397     2.827    fifo_reset_cond/AS[0]
    SLICE_X55Y101        FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.920     2.110    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y101        FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X55Y101        FDPE (Remov_fdpe_C_PRE)     -0.095     1.764    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.186ns (14.088%)  route 1.134ns (85.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          0.737     2.385    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.045     2.430 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.397     2.827    fifo_reset_cond/AS[0]
    SLICE_X55Y101        FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.920     2.110    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y101        FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X55Y101        FDPE (Remov_fdpe_C_PRE)     -0.095     1.764    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.186ns (14.088%)  route 1.134ns (85.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          0.737     2.385    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.045     2.430 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.397     2.827    fifo_reset_cond/AS[0]
    SLICE_X55Y101        FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.920     2.110    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y101        FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X55Y101        FDPE (Remov_fdpe_C_PRE)     -0.095     1.764    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.063ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[2]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.186ns (14.088%)  route 1.134ns (85.912%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.110ns
    Source Clock Delay      (SCD):    1.507ns
    Clock Pessimism Removal (CPR):    0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.563     1.507    sm/clk_IBUF_BUFG
    SLICE_X53Y91         FDRE                                         r  sm/D_states_q_reg[2]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  sm/D_states_q_reg[2]_rep/Q
                         net (fo=92, routed)          0.737     2.385    sm/D_states_q_reg[2]_rep_n_0
    SLICE_X58Y94         LUT6 (Prop_lut6_I3_O)        0.045     2.430 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.397     2.827    fifo_reset_cond/AS[0]
    SLICE_X55Y101        FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.920     2.110    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X55Y101        FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.251     1.859    
    SLICE_X55Y101        FDPE (Remov_fdpe_C_PRE)     -0.095     1.764    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           2.827    
  -------------------------------------------------------------------
                         slack                                  1.063    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            61 Endpoints
Min Delay            61 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.515ns  (logic 11.146ns (31.384%)  route 24.369ns (68.616%))
  Logic Levels:           30  (CARRY4=8 LUT2=5 LUT3=1 LUT4=4 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=14, routed)          2.404     8.065    L_reg/M_reg_timer[4]
    SLICE_X53Y81         LUT2 (Prop_lut2_I1_O)        0.152     8.217 f  L_reg/L_3308101c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.953     9.170    L_reg/L_3308101c_remainder0__0_carry__1_i_11_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I4_O)        0.332     9.502 f  L_reg/L_3308101c_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.692    10.194    L_reg/L_3308101c_remainder0__0_carry__1_i_8_n_0
    SLICE_X53Y84         LUT2 (Prop_lut2_I1_O)        0.124    10.318 r  L_reg/L_3308101c_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           0.990    11.308    L_reg/L_3308101c_remainder0__0_carry__1_i_6_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.124    11.432 r  L_reg/L_3308101c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.782    12.214    L_reg/L_3308101c_remainder0__0_carry_i_10_n_0
    SLICE_X52Y82         LUT4 (Prop_lut4_I0_O)        0.124    12.338 r  L_reg/L_3308101c_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.338    timerseg_driver/decimal_renderer/i__carry_i_5__0[1]
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.871 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.871    timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.988 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.988    timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.311 f  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           1.019    14.330    L_reg/L_3308101c_remainder0[9]
    SLICE_X53Y83         LUT5 (Prop_lut5_I3_O)        0.306    14.636 f  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           1.300    15.936    L_reg/i__carry_i_17__0_n_0
    SLICE_X52Y81         LUT4 (Prop_lut4_I3_O)        0.124    16.060 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.890    16.950    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I3_O)        0.124    17.074 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.998    18.071    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.152    18.223 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.850    19.074    L_reg/i__carry_i_23__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.332    19.406 r  L_reg/i__carry__0_i_10__0/O
                         net (fo=3, routed)           0.992    20.398    L_reg/i__carry__0_i_10__0_n_0
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.124    20.522 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.646    21.168    timerseg_driver/decimal_renderer/i__carry__0_i_12[2]
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.572 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.572    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.895 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.085    22.980    L_reg/L_3308101c_remainder0_inferred__1/i__carry__2[1]
    SLICE_X46Y83         LUT5 (Prop_lut5_I1_O)        0.306    23.286 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          0.691    23.977    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X46Y82         LUT5 (Prop_lut5_I0_O)        0.148    24.125 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           0.991    25.117    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.356    25.473 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.819    26.292    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_0
    SLICE_X45Y80         LUT2 (Prop_lut2_I0_O)        0.360    26.652 f  timerseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=2, routed)           0.972    27.624    L_reg/L_3308101c_remainder0_inferred__1/i__carry
    SLICE_X46Y80         LUT6 (Prop_lut6_I3_O)        0.326    27.950 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.407    28.357    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[0]
    SLICE_X47Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.864 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.864    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.978 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.978    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.217 f  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.814    30.031    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y82         LUT4 (Prop_lut4_I0_O)        0.302    30.333 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.282    30.615    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124    30.739 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.386    32.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I2_O)        0.124    32.249 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.842    33.091    L_reg/timerseg_OBUF[9]_inst_i_1_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I1_O)        0.124    33.215 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.262    34.477    L_reg/D_registers_q_reg[6][1]_0
    SLICE_X56Y80         LUT4 (Prop_lut4_I0_O)        0.150    34.627 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.301    36.928    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.730    40.658 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.658    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.455ns  (logic 11.221ns (31.650%)  route 24.233ns (68.350%))
  Logic Levels:           30  (CARRY4=8 LUT2=5 LUT3=1 LUT4=4 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=14, routed)          2.404     8.065    L_reg/M_reg_timer[4]
    SLICE_X53Y81         LUT2 (Prop_lut2_I1_O)        0.152     8.217 f  L_reg/L_3308101c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.953     9.170    L_reg/L_3308101c_remainder0__0_carry__1_i_11_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I4_O)        0.332     9.502 f  L_reg/L_3308101c_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.692    10.194    L_reg/L_3308101c_remainder0__0_carry__1_i_8_n_0
    SLICE_X53Y84         LUT2 (Prop_lut2_I1_O)        0.124    10.318 r  L_reg/L_3308101c_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           0.990    11.308    L_reg/L_3308101c_remainder0__0_carry__1_i_6_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.124    11.432 r  L_reg/L_3308101c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.782    12.214    L_reg/L_3308101c_remainder0__0_carry_i_10_n_0
    SLICE_X52Y82         LUT4 (Prop_lut4_I0_O)        0.124    12.338 r  L_reg/L_3308101c_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.338    timerseg_driver/decimal_renderer/i__carry_i_5__0[1]
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.871 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.871    timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.988 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.988    timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.311 f  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           1.019    14.330    L_reg/L_3308101c_remainder0[9]
    SLICE_X53Y83         LUT5 (Prop_lut5_I3_O)        0.306    14.636 f  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           1.300    15.936    L_reg/i__carry_i_17__0_n_0
    SLICE_X52Y81         LUT4 (Prop_lut4_I3_O)        0.124    16.060 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.890    16.950    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I3_O)        0.124    17.074 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.998    18.071    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.152    18.223 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.850    19.074    L_reg/i__carry_i_23__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.332    19.406 r  L_reg/i__carry__0_i_10__0/O
                         net (fo=3, routed)           0.992    20.398    L_reg/i__carry__0_i_10__0_n_0
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.124    20.522 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.646    21.168    timerseg_driver/decimal_renderer/i__carry__0_i_12[2]
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.572 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.572    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.895 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.085    22.980    L_reg/L_3308101c_remainder0_inferred__1/i__carry__2[1]
    SLICE_X46Y83         LUT5 (Prop_lut5_I1_O)        0.306    23.286 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          0.691    23.977    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X46Y82         LUT5 (Prop_lut5_I0_O)        0.148    24.125 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           0.991    25.117    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.356    25.473 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.819    26.292    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_0
    SLICE_X45Y80         LUT2 (Prop_lut2_I0_O)        0.360    26.652 f  timerseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=2, routed)           0.972    27.624    L_reg/L_3308101c_remainder0_inferred__1/i__carry
    SLICE_X46Y80         LUT6 (Prop_lut6_I3_O)        0.326    27.950 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.407    28.357    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[0]
    SLICE_X47Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.864 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.864    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.978 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.978    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.217 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.814    30.031    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y82         LUT4 (Prop_lut4_I0_O)        0.302    30.333 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.282    30.615    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124    30.739 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.386    32.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I2_O)        0.124    32.249 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.842    33.091    L_reg/timerseg_OBUF[9]_inst_i_1_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I1_O)        0.124    33.215 f  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.252    34.467    timerseg_driver/ctr/timerseg[3]
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.152    34.619 r  timerseg_driver/ctr/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.175    36.794    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.803    40.598 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    40.598    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.346ns  (logic 10.907ns (30.857%)  route 24.439ns (69.143%))
  Logic Levels:           30  (CARRY4=8 LUT2=5 LUT3=1 LUT4=4 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=14, routed)          2.404     8.065    L_reg/M_reg_timer[4]
    SLICE_X53Y81         LUT2 (Prop_lut2_I1_O)        0.152     8.217 f  L_reg/L_3308101c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.953     9.170    L_reg/L_3308101c_remainder0__0_carry__1_i_11_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I4_O)        0.332     9.502 f  L_reg/L_3308101c_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.692    10.194    L_reg/L_3308101c_remainder0__0_carry__1_i_8_n_0
    SLICE_X53Y84         LUT2 (Prop_lut2_I1_O)        0.124    10.318 r  L_reg/L_3308101c_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           0.990    11.308    L_reg/L_3308101c_remainder0__0_carry__1_i_6_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.124    11.432 r  L_reg/L_3308101c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.782    12.214    L_reg/L_3308101c_remainder0__0_carry_i_10_n_0
    SLICE_X52Y82         LUT4 (Prop_lut4_I0_O)        0.124    12.338 r  L_reg/L_3308101c_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.338    timerseg_driver/decimal_renderer/i__carry_i_5__0[1]
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.871 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.871    timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.988 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.988    timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.311 f  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           1.019    14.330    L_reg/L_3308101c_remainder0[9]
    SLICE_X53Y83         LUT5 (Prop_lut5_I3_O)        0.306    14.636 f  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           1.300    15.936    L_reg/i__carry_i_17__0_n_0
    SLICE_X52Y81         LUT4 (Prop_lut4_I3_O)        0.124    16.060 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.890    16.950    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I3_O)        0.124    17.074 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.998    18.071    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.152    18.223 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.850    19.074    L_reg/i__carry_i_23__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.332    19.406 r  L_reg/i__carry__0_i_10__0/O
                         net (fo=3, routed)           0.992    20.398    L_reg/i__carry__0_i_10__0_n_0
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.124    20.522 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.646    21.168    timerseg_driver/decimal_renderer/i__carry__0_i_12[2]
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.572 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.572    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.895 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.085    22.980    L_reg/L_3308101c_remainder0_inferred__1/i__carry__2[1]
    SLICE_X46Y83         LUT5 (Prop_lut5_I1_O)        0.306    23.286 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          0.691    23.977    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X46Y82         LUT5 (Prop_lut5_I0_O)        0.148    24.125 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           0.991    25.117    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.356    25.473 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.819    26.292    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_0
    SLICE_X45Y80         LUT2 (Prop_lut2_I0_O)        0.360    26.652 f  timerseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=2, routed)           0.972    27.624    L_reg/L_3308101c_remainder0_inferred__1/i__carry
    SLICE_X46Y80         LUT6 (Prop_lut6_I3_O)        0.326    27.950 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.407    28.357    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[0]
    SLICE_X47Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.864 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.864    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.978 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.978    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.217 f  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.814    30.031    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y82         LUT4 (Prop_lut4_I0_O)        0.302    30.333 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.282    30.615    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124    30.739 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.386    32.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I2_O)        0.124    32.249 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.842    33.091    L_reg/timerseg_OBUF[9]_inst_i_1_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I1_O)        0.124    33.215 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.252    34.467    timerseg_driver/ctr/timerseg[3]
    SLICE_X56Y80         LUT4 (Prop_lut4_I3_O)        0.124    34.591 r  timerseg_driver/ctr/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.381    36.972    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    40.489 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    40.489    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.247ns  (logic 11.149ns (31.630%)  route 24.098ns (68.370%))
  Logic Levels:           30  (CARRY4=8 LUT2=5 LUT3=1 LUT4=4 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=14, routed)          2.404     8.065    L_reg/M_reg_timer[4]
    SLICE_X53Y81         LUT2 (Prop_lut2_I1_O)        0.152     8.217 f  L_reg/L_3308101c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.953     9.170    L_reg/L_3308101c_remainder0__0_carry__1_i_11_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I4_O)        0.332     9.502 f  L_reg/L_3308101c_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.692    10.194    L_reg/L_3308101c_remainder0__0_carry__1_i_8_n_0
    SLICE_X53Y84         LUT2 (Prop_lut2_I1_O)        0.124    10.318 r  L_reg/L_3308101c_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           0.990    11.308    L_reg/L_3308101c_remainder0__0_carry__1_i_6_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.124    11.432 r  L_reg/L_3308101c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.782    12.214    L_reg/L_3308101c_remainder0__0_carry_i_10_n_0
    SLICE_X52Y82         LUT4 (Prop_lut4_I0_O)        0.124    12.338 r  L_reg/L_3308101c_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.338    timerseg_driver/decimal_renderer/i__carry_i_5__0[1]
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.871 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.871    timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.988 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.988    timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.311 f  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           1.019    14.330    L_reg/L_3308101c_remainder0[9]
    SLICE_X53Y83         LUT5 (Prop_lut5_I3_O)        0.306    14.636 f  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           1.300    15.936    L_reg/i__carry_i_17__0_n_0
    SLICE_X52Y81         LUT4 (Prop_lut4_I3_O)        0.124    16.060 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.890    16.950    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I3_O)        0.124    17.074 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.998    18.071    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.152    18.223 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.850    19.074    L_reg/i__carry_i_23__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.332    19.406 r  L_reg/i__carry__0_i_10__0/O
                         net (fo=3, routed)           0.992    20.398    L_reg/i__carry__0_i_10__0_n_0
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.124    20.522 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.646    21.168    timerseg_driver/decimal_renderer/i__carry__0_i_12[2]
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.572 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.572    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.895 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.085    22.980    L_reg/L_3308101c_remainder0_inferred__1/i__carry__2[1]
    SLICE_X46Y83         LUT5 (Prop_lut5_I1_O)        0.306    23.286 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          0.691    23.977    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X46Y82         LUT5 (Prop_lut5_I0_O)        0.148    24.125 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           0.991    25.117    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.356    25.473 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.819    26.292    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_0
    SLICE_X45Y80         LUT2 (Prop_lut2_I0_O)        0.360    26.652 f  timerseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=2, routed)           0.972    27.624    L_reg/L_3308101c_remainder0_inferred__1/i__carry
    SLICE_X46Y80         LUT6 (Prop_lut6_I3_O)        0.326    27.950 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.407    28.357    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[0]
    SLICE_X47Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.864 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.864    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.978 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.978    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.217 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.814    30.031    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y82         LUT4 (Prop_lut4_I0_O)        0.302    30.333 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.282    30.615    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124    30.739 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.386    32.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I2_O)        0.124    32.249 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.869    33.118    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X49Y80         LUT6 (Prop_lut6_I0_O)        0.124    33.242 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.040    34.282    timerseg_driver/ctr/D_ctr_q_reg[17]_1
    SLICE_X56Y80         LUT4 (Prop_lut4_I2_O)        0.153    34.435 r  timerseg_driver/ctr/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           2.225    36.660    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.730    40.390 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    40.390    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        35.109ns  (logic 10.937ns (31.152%)  route 24.172ns (68.848%))
  Logic Levels:           30  (CARRY4=8 LUT2=5 LUT3=2 LUT4=3 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=14, routed)          2.404     8.065    L_reg/M_reg_timer[4]
    SLICE_X53Y81         LUT2 (Prop_lut2_I1_O)        0.152     8.217 f  L_reg/L_3308101c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.953     9.170    L_reg/L_3308101c_remainder0__0_carry__1_i_11_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I4_O)        0.332     9.502 f  L_reg/L_3308101c_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.692    10.194    L_reg/L_3308101c_remainder0__0_carry__1_i_8_n_0
    SLICE_X53Y84         LUT2 (Prop_lut2_I1_O)        0.124    10.318 r  L_reg/L_3308101c_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           0.990    11.308    L_reg/L_3308101c_remainder0__0_carry__1_i_6_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.124    11.432 r  L_reg/L_3308101c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.782    12.214    L_reg/L_3308101c_remainder0__0_carry_i_10_n_0
    SLICE_X52Y82         LUT4 (Prop_lut4_I0_O)        0.124    12.338 r  L_reg/L_3308101c_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.338    timerseg_driver/decimal_renderer/i__carry_i_5__0[1]
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.871 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.871    timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.988 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.988    timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.311 f  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           1.019    14.330    L_reg/L_3308101c_remainder0[9]
    SLICE_X53Y83         LUT5 (Prop_lut5_I3_O)        0.306    14.636 f  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           1.300    15.936    L_reg/i__carry_i_17__0_n_0
    SLICE_X52Y81         LUT4 (Prop_lut4_I3_O)        0.124    16.060 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.890    16.950    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I3_O)        0.124    17.074 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.998    18.071    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.152    18.223 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.850    19.074    L_reg/i__carry_i_23__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.332    19.406 r  L_reg/i__carry__0_i_10__0/O
                         net (fo=3, routed)           0.992    20.398    L_reg/i__carry__0_i_10__0_n_0
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.124    20.522 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.646    21.168    timerseg_driver/decimal_renderer/i__carry__0_i_12[2]
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.572 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.572    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.895 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.085    22.980    L_reg/L_3308101c_remainder0_inferred__1/i__carry__2[1]
    SLICE_X46Y83         LUT5 (Prop_lut5_I1_O)        0.306    23.286 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          0.691    23.977    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X46Y82         LUT5 (Prop_lut5_I0_O)        0.148    24.125 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           0.991    25.117    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.356    25.473 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.819    26.292    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_0
    SLICE_X45Y80         LUT2 (Prop_lut2_I0_O)        0.360    26.652 f  timerseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=2, routed)           0.972    27.624    L_reg/L_3308101c_remainder0_inferred__1/i__carry
    SLICE_X46Y80         LUT6 (Prop_lut6_I3_O)        0.326    27.950 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.407    28.357    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[0]
    SLICE_X47Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.864 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.864    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.978 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.978    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.217 f  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.814    30.031    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y82         LUT4 (Prop_lut4_I0_O)        0.302    30.333 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.282    30.615    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124    30.739 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.386    32.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I2_O)        0.124    32.249 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.869    33.118    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X49Y80         LUT6 (Prop_lut6_I0_O)        0.124    33.242 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.059    34.301    L_reg/timerseg[1]
    SLICE_X56Y80         LUT3 (Prop_lut3_I0_O)        0.124    34.425 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.280    36.705    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    40.252 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.252    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.996ns  (logic 10.964ns (31.329%)  route 24.032ns (68.671%))
  Logic Levels:           30  (CARRY4=8 LUT2=5 LUT3=1 LUT4=4 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=14, routed)          2.404     8.065    L_reg/M_reg_timer[4]
    SLICE_X53Y81         LUT2 (Prop_lut2_I1_O)        0.152     8.217 f  L_reg/L_3308101c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.953     9.170    L_reg/L_3308101c_remainder0__0_carry__1_i_11_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I4_O)        0.332     9.502 f  L_reg/L_3308101c_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.692    10.194    L_reg/L_3308101c_remainder0__0_carry__1_i_8_n_0
    SLICE_X53Y84         LUT2 (Prop_lut2_I1_O)        0.124    10.318 r  L_reg/L_3308101c_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           0.990    11.308    L_reg/L_3308101c_remainder0__0_carry__1_i_6_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.124    11.432 r  L_reg/L_3308101c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.782    12.214    L_reg/L_3308101c_remainder0__0_carry_i_10_n_0
    SLICE_X52Y82         LUT4 (Prop_lut4_I0_O)        0.124    12.338 r  L_reg/L_3308101c_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.338    timerseg_driver/decimal_renderer/i__carry_i_5__0[1]
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.871 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.871    timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.988 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.988    timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.311 f  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           1.019    14.330    L_reg/L_3308101c_remainder0[9]
    SLICE_X53Y83         LUT5 (Prop_lut5_I3_O)        0.306    14.636 f  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           1.300    15.936    L_reg/i__carry_i_17__0_n_0
    SLICE_X52Y81         LUT4 (Prop_lut4_I3_O)        0.124    16.060 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.890    16.950    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I3_O)        0.124    17.074 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.998    18.071    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.152    18.223 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.850    19.074    L_reg/i__carry_i_23__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.332    19.406 r  L_reg/i__carry__0_i_10__0/O
                         net (fo=3, routed)           0.992    20.398    L_reg/i__carry__0_i_10__0_n_0
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.124    20.522 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.646    21.168    timerseg_driver/decimal_renderer/i__carry__0_i_12[2]
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.572 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.572    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.895 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.085    22.980    L_reg/L_3308101c_remainder0_inferred__1/i__carry__2[1]
    SLICE_X46Y83         LUT5 (Prop_lut5_I1_O)        0.306    23.286 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          0.691    23.977    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X46Y82         LUT5 (Prop_lut5_I0_O)        0.148    24.125 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           0.991    25.117    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.356    25.473 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.819    26.292    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_0
    SLICE_X45Y80         LUT2 (Prop_lut2_I0_O)        0.360    26.652 f  timerseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=2, routed)           0.972    27.624    L_reg/L_3308101c_remainder0_inferred__1/i__carry
    SLICE_X46Y80         LUT6 (Prop_lut6_I3_O)        0.326    27.950 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.407    28.357    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[0]
    SLICE_X47Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.864 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.864    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.978 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.978    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.217 f  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.814    30.031    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y82         LUT4 (Prop_lut4_I0_O)        0.302    30.333 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.282    30.615    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124    30.739 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.386    32.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I2_O)        0.124    32.249 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.842    33.091    L_reg/timerseg_OBUF[9]_inst_i_1_0
    SLICE_X49Y81         LUT6 (Prop_lut6_I1_O)        0.124    33.215 r  L_reg/timerseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.262    34.477    L_reg/D_registers_q_reg[6][1]_0
    SLICE_X56Y80         LUT4 (Prop_lut4_I0_O)        0.124    34.601 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           1.964    36.565    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    40.139 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    40.139    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[6][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.973ns  (logic 10.934ns (31.263%)  route 24.040ns (68.737%))
  Logic Levels:           30  (CARRY4=8 LUT2=5 LUT3=1 LUT4=4 LUT5=4 LUT6=7 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.559     5.143    L_reg/clk_IBUF_BUFG
    SLICE_X52Y93         FDRE                                         r  L_reg/D_registers_q_reg[6][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.518     5.661 r  L_reg/D_registers_q_reg[6][4]/Q
                         net (fo=14, routed)          2.404     8.065    L_reg/M_reg_timer[4]
    SLICE_X53Y81         LUT2 (Prop_lut2_I1_O)        0.152     8.217 f  L_reg/L_3308101c_remainder0__0_carry__1_i_11/O
                         net (fo=1, routed)           0.953     9.170    L_reg/L_3308101c_remainder0__0_carry__1_i_11_n_0
    SLICE_X53Y84         LUT6 (Prop_lut6_I4_O)        0.332     9.502 f  L_reg/L_3308101c_remainder0__0_carry__1_i_8/O
                         net (fo=3, routed)           0.692    10.194    L_reg/L_3308101c_remainder0__0_carry__1_i_8_n_0
    SLICE_X53Y84         LUT2 (Prop_lut2_I1_O)        0.124    10.318 r  L_reg/L_3308101c_remainder0__0_carry__1_i_6/O
                         net (fo=5, routed)           0.990    11.308    L_reg/L_3308101c_remainder0__0_carry__1_i_6_n_0
    SLICE_X53Y82         LUT6 (Prop_lut6_I5_O)        0.124    11.432 r  L_reg/L_3308101c_remainder0__0_carry_i_10/O
                         net (fo=7, routed)           0.782    12.214    L_reg/L_3308101c_remainder0__0_carry_i_10_n_0
    SLICE_X52Y82         LUT4 (Prop_lut4_I0_O)        0.124    12.338 r  L_reg/L_3308101c_remainder0__0_carry_i_6/O
                         net (fo=1, routed)           0.000    12.338    timerseg_driver/decimal_renderer/i__carry_i_5__0[1]
    SLICE_X52Y82         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.871 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.871    timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry_n_0
    SLICE_X52Y83         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.988 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.988    timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__0_n_0
    SLICE_X52Y84         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    13.311 f  timerseg_driver/decimal_renderer/L_3308101c_remainder0__0_carry__1/O[1]
                         net (fo=3, routed)           1.019    14.330    L_reg/L_3308101c_remainder0[9]
    SLICE_X53Y83         LUT5 (Prop_lut5_I3_O)        0.306    14.636 f  L_reg/i__carry_i_17__0/O
                         net (fo=9, routed)           1.300    15.936    L_reg/i__carry_i_17__0_n_0
    SLICE_X52Y81         LUT4 (Prop_lut4_I3_O)        0.124    16.060 f  L_reg/i__carry__0_i_21__0/O
                         net (fo=2, routed)           0.890    16.950    L_reg/i__carry__0_i_21__0_n_0
    SLICE_X52Y81         LUT6 (Prop_lut6_I3_O)        0.124    17.074 r  L_reg/i__carry__0_i_18__0/O
                         net (fo=2, routed)           0.998    18.071    L_reg/i__carry__0_i_18__0_n_0
    SLICE_X55Y81         LUT3 (Prop_lut3_I0_O)        0.152    18.223 r  L_reg/i__carry_i_23__0/O
                         net (fo=4, routed)           0.850    19.074    L_reg/i__carry_i_23__0_n_0
    SLICE_X55Y82         LUT6 (Prop_lut6_I3_O)        0.332    19.406 r  L_reg/i__carry__0_i_10__0/O
                         net (fo=3, routed)           0.992    20.398    L_reg/i__carry__0_i_10__0_n_0
    SLICE_X51Y82         LUT2 (Prop_lut2_I0_O)        0.124    20.522 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=1, routed)           0.646    21.168    timerseg_driver/decimal_renderer/i__carry__0_i_12[2]
    SLICE_X50Y82         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404    21.572 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.572    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X50Y83         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    21.895 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           1.085    22.980    L_reg/L_3308101c_remainder0_inferred__1/i__carry__2[1]
    SLICE_X46Y83         LUT5 (Prop_lut5_I1_O)        0.306    23.286 r  L_reg/i__carry_i_33/O
                         net (fo=12, routed)          0.691    23.977    timerseg_driver/decimal_renderer/i__carry__0_i_13
    SLICE_X46Y82         LUT5 (Prop_lut5_I0_O)        0.148    24.125 r  timerseg_driver/decimal_renderer/i__carry__0_i_9/O
                         net (fo=6, routed)           0.991    25.117    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_1
    SLICE_X45Y81         LUT2 (Prop_lut2_I0_O)        0.356    25.473 f  timerseg_driver/decimal_renderer/i__carry_i_25/O
                         net (fo=3, routed)           0.819    26.292    timerseg_driver/decimal_renderer/D_registers_q_reg[6][2]_0
    SLICE_X45Y80         LUT2 (Prop_lut2_I0_O)        0.360    26.652 f  timerseg_driver/decimal_renderer/i__carry_i_14/O
                         net (fo=2, routed)           0.972    27.624    L_reg/L_3308101c_remainder0_inferred__1/i__carry
    SLICE_X46Y80         LUT6 (Prop_lut6_I3_O)        0.326    27.950 r  L_reg/i__carry_i_3/O
                         net (fo=1, routed)           0.407    28.357    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7_0[0]
    SLICE_X47Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    28.864 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    28.864    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.978 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    28.978    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X47Y82         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    29.217 r  timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__1/O[2]
                         net (fo=1, routed)           0.814    30.031    timerseg_driver/decimal_renderer/L_3308101c_remainder0_inferred__1/i__carry__1_n_5
    SLICE_X46Y82         LUT4 (Prop_lut4_I0_O)        0.302    30.333 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30/O
                         net (fo=1, routed)           0.282    30.615    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_30_n_0
    SLICE_X46Y82         LUT5 (Prop_lut5_I4_O)        0.124    30.739 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21/O
                         net (fo=3, routed)           1.386    32.125    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_21_n_0
    SLICE_X48Y80         LUT6 (Prop_lut6_I2_O)        0.124    32.249 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_7/O
                         net (fo=2, routed)           0.869    33.118    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X49Y80         LUT6 (Prop_lut6_I0_O)        0.124    33.242 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           1.040    34.282    timerseg_driver/ctr/D_ctr_q_reg[17]_1
    SLICE_X56Y80         LUT4 (Prop_lut4_I0_O)        0.124    34.406 r  timerseg_driver/ctr/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.167    36.573    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    40.116 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    40.116    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mataddr[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.147ns  (logic 4.460ns (40.006%)  route 6.688ns (59.994%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.739     5.323    display/clk_IBUF_BUFG
    SLICE_X50Y100        FDRE                                         r  display/D_pixel_idx_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        FDRE (Prop_fdre_C_Q)         0.518     5.841 r  display/D_pixel_idx_q_reg[7]/Q
                         net (fo=13, routed)          0.910     6.752    display/p_0_in[1]
    SLICE_X50Y100        LUT3 (Prop_lut3_I2_O)        0.152     6.904 r  display/mataddr_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.778    12.681    mataddr_OBUF[2]
    P9                   OBUF (Prop_obuf_I_O)         3.790    16.471 r  mataddr_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.471    mataddr[2]
    P9                                                                r  mataddr[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 aseg_driver/ctr/D_ctr_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aseg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.130ns  (logic 4.445ns (39.939%)  route 6.685ns (60.061%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.542     5.126    aseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X56Y77         FDRE                                         r  aseg_driver/ctr/D_ctr_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y77         FDRE (Prop_fdre_C_Q)         0.518     5.644 f  aseg_driver/ctr/D_ctr_q_reg[17]/Q
                         net (fo=11, routed)          1.658     7.302    aseg_driver/ctr/M_ctr_value[1]
    SLICE_X63Y67         LUT2 (Prop_lut2_I1_O)        0.152     7.454 r  aseg_driver/ctr/aseg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           5.027    12.481    aseg_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.775    16.256 r  aseg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.256    aseg[5]
    R10                                                               r  aseg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bseg_driver/ctr/D_ctr_q_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bseg[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.868ns  (logic 4.386ns (40.352%)  route 6.483ns (59.648%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.617     5.201    bseg_driver/ctr/clk_IBUF_BUFG
    SLICE_X63Y82         FDRE                                         r  bseg_driver/ctr/D_ctr_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y82         FDRE (Prop_fdre_C_Q)         0.456     5.657 r  bseg_driver/ctr/D_ctr_q_reg[16]/Q
                         net (fo=11, routed)          1.470     7.127    bseg_driver/ctr/M_ctr_value[0]
    SLICE_X64Y76         LUT2 (Prop_lut2_I0_O)        0.150     7.277 r  bseg_driver/ctr/bseg_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           5.013    12.290    bseg_OBUF[11]
    P13                  OBUF (Prop_obuf_I_O)         3.780    16.069 r  bseg_OBUF[11]_inst/O
                         net (fo=0)                   0.000    16.069    bseg[11]
    P13                                                               r  bseg[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.705ns  (logic 1.367ns (80.167%)  route 0.338ns (19.833%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.338     2.012    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.238 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.238    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.731ns  (logic 1.363ns (78.757%)  route 0.368ns (21.243%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.141     1.674 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.368     2.042    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.264 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.264    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.758ns  (logic 1.409ns (80.140%)  route 0.349ns (19.860%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.349     2.010    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.290 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.290    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.842ns  (logic 1.404ns (76.234%)  route 0.438ns (23.766%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.589     1.533    clk_IBUF_BUFG
    SLICE_X65Y65         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y65         FDRE (Prop_fdre_C_Q)         0.128     1.661 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.438     2.099    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.375 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.375    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1106436564[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.961ns  (logic 1.455ns (74.212%)  route 0.506ns (25.788%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.593     1.537    forLoop_idx_0_1106436564[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X63Y56         FDRE                                         r  forLoop_idx_0_1106436564[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.128     1.665 r  forLoop_idx_0_1106436564[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.115     1.779    forLoop_idx_0_1106436564[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X63Y56         LUT6 (Prop_lut6_I5_O)        0.098     1.877 r  forLoop_idx_0_1106436564[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=6, routed)           0.391     2.269    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.229     3.498 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.498    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1106436564[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.025ns  (logic 1.482ns (73.180%)  route 0.543ns (26.820%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.590     1.534    forLoop_idx_0_1106436564[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X60Y60         FDRE                                         r  forLoop_idx_0_1106436564[0].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y60         FDRE (Prop_fdre_C_Q)         0.148     1.682 r  forLoop_idx_0_1106436564[0].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=3, routed)           0.113     1.795    forLoop_idx_0_1106436564[0].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X60Y60         LUT6 (Prop_lut6_I5_O)        0.099     1.894 r  forLoop_idx_0_1106436564[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=15, routed)          0.430     2.324    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.558 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.558    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 cond_butt_next_play/D_ctr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.094ns  (logic 1.416ns (67.602%)  route 0.679ns (32.398%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.591     1.535    cond_butt_next_play/clk_IBUF_BUFG
    SLICE_X63Y61         FDRE                                         r  cond_butt_next_play/D_ctr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  cond_butt_next_play/D_ctr_q_reg[6]/Q
                         net (fo=6, routed)           0.146     1.822    cond_butt_next_play/D_ctr_q_reg[6]
    SLICE_X63Y61         LUT6 (Prop_lut6_I2_O)        0.045     1.867 r  cond_butt_next_play/io_led_OBUF[6]_inst_i_1/O
                         net (fo=5, routed)           0.532     2.399    io_led_OBUF[6]
    L3                   OBUF (Prop_obuf_I_O)         1.230     3.629 r  io_led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.629    io_led[6]
    L3                                                                r  io_led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.287ns  (logic 1.386ns (60.596%)  route 0.901ns (39.404%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.593     1.537    display/clk_IBUF_BUFG
    SLICE_X61Y97         FDRE                                         r  display/D_rgb_data_1_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_rgb_data_1_q_reg[2]/Q
                         net (fo=1, routed)           0.901     2.579    matbot_OBUF[2]
    H3                   OBUF (Prop_obuf_I_O)         1.245     3.823 r  matbot_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.823    matbot[2]
    H3                                                                r  matbot[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.305ns  (logic 1.369ns (59.387%)  route 0.936ns (40.613%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.593     1.537    display/clk_IBUF_BUFG
    SLICE_X61Y97         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y97         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.936     2.614    matbot_OBUF[0]
    J4                   OBUF (Prop_obuf_I_O)         1.228     3.841 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.841    matbot[0]
    J4                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matbot[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.322ns  (logic 1.383ns (59.562%)  route 0.939ns (40.438%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.593     1.537    display/clk_IBUF_BUFG
    SLICE_X58Y97         FDRE                                         r  display/D_rgb_data_1_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y97         FDRE (Prop_fdre_C_Q)         0.141     1.678 r  display/D_rgb_data_1_q_reg[1]/Q
                         net (fo=1, routed)           0.939     2.617    matbot_OBUF[1]
    J3                   OBUF (Prop_obuf_I_O)         1.242     3.859 r  matbot_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.859    matbot[1]
    J3                                                                r  matbot[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_305151722[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.295ns  (logic 1.625ns (37.833%)  route 2.670ns (62.167%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.903ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.903ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A7                                                0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    A7                   IBUF (Prop_ibuf_I_O)         1.501     1.501 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           2.055     3.555    forLoop_idx_0_305151722[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.124     3.679 r  forLoop_idx_0_305151722[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__1/O
                         net (fo=1, routed)           0.615     4.295    forLoop_idx_0_305151722[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X64Y68         SRLC32E                                      r  forLoop_idx_0_305151722[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.499     4.903    forLoop_idx_0_305151722[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X64Y68         SRLC32E                                      r  forLoop_idx_0_305151722[0].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_305151722[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.943ns  (logic 1.615ns (40.962%)  route 2.328ns (59.038%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B5                                                0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    B5                   IBUF (Prop_ibuf_I_O)         1.491     1.491 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.785     3.275    forLoop_idx_0_305151722[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y82         LUT1 (Prop_lut1_I0_O)        0.124     3.399 r  forLoop_idx_0_305151722[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__2/O
                         net (fo=1, routed)           0.543     3.943    forLoop_idx_0_305151722[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X60Y76         SRLC32E                                      r  forLoop_idx_0_305151722[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.493     4.897    forLoop_idx_0_305151722[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y76         SRLC32E                                      r  forLoop_idx_0_305151722[1].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.774ns  (logic 1.628ns (43.134%)  route 2.146ns (56.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.608     3.112    reset_cond/butt_reset_IBUF
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.236 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.774    reset_cond/M_reset_cond_in
    SLICE_X65Y92         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y92         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.774ns  (logic 1.628ns (43.134%)  route 2.146ns (56.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.608     3.112    reset_cond/butt_reset_IBUF
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.236 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.774    reset_cond/M_reset_cond_in
    SLICE_X64Y92         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y92         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.774ns  (logic 1.628ns (43.134%)  route 2.146ns (56.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.608     3.112    reset_cond/butt_reset_IBUF
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.236 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.774    reset_cond/M_reset_cond_in
    SLICE_X64Y92         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y92         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.774ns  (logic 1.628ns (43.134%)  route 2.146ns (56.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.608     3.112    reset_cond/butt_reset_IBUF
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.236 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.774    reset_cond/M_reset_cond_in
    SLICE_X64Y92         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y92         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.774ns  (logic 1.628ns (43.134%)  route 2.146ns (56.866%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.912ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.608     3.112    reset_cond/butt_reset_IBUF
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.124     3.236 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.538     3.774    reset_cond/M_reset_cond_in
    SLICE_X64Y92         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.508     4.912    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y92         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.752ns  (logic 1.622ns (43.243%)  route 2.130ns (56.757%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         1.498     1.498 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.465     2.963    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.087 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.665     3.752    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.507     4.911    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1106436564[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.690ns  (logic 1.611ns (43.651%)  route 2.079ns (56.349%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.911ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.415     2.902    forLoop_idx_0_1106436564[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.124     3.026 r  forLoop_idx_0_1106436564[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.664     3.690    forLoop_idx_0_1106436564[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y58         SRLC32E                                      r  forLoop_idx_0_1106436564[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.507     4.911    forLoop_idx_0_1106436564[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y58         SRLC32E                                      r  forLoop_idx_0_1106436564[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_305151722[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.655ns  (logic 1.619ns (44.292%)  route 2.036ns (55.708%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         1.495     1.495 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           1.684     3.178    forLoop_idx_0_305151722[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.124     3.302 r  forLoop_idx_0_305151722[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.352     3.655    forLoop_idx_0_305151722[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y76         SRLC32E                                      r  forLoop_idx_0_305151722[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         1.493     4.897    forLoop_idx_0_305151722[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y76         SRLC32E                                      r  forLoop_idx_0_305151722[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_305151722[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.025ns  (logic 0.306ns (29.865%)  route 0.719ns (70.135%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           0.546     0.807    forLoop_idx_0_305151722[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.852 r  forLoop_idx_0_305151722[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__4/O
                         net (fo=1, routed)           0.173     1.025    forLoop_idx_0_305151722[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y76         SRLC32E                                      r  forLoop_idx_0_305151722[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.846     2.036    forLoop_idx_0_305151722[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y76         SRLC32E                                      r  forLoop_idx_0_305151722[3].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_1106436564[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.052ns  (logic 0.307ns (29.196%)  route 0.745ns (70.804%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    E1                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.540     0.802    forLoop_idx_0_1106436564[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.847 r  forLoop_idx_0_1106436564[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1__0/O
                         net (fo=1, routed)           0.205     1.052    forLoop_idx_0_1106436564[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X60Y58         SRLC32E                                      r  forLoop_idx_0_1106436564[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.860     2.050    forLoop_idx_0_1106436564[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y58         SRLC32E                                      r  forLoop_idx_0_1106436564[1].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_1106436564[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.081ns  (logic 0.300ns (27.716%)  route 0.781ns (72.284%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    F3                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    F3                   IBUF (Prop_ibuf_I_O)         0.255     0.255 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.538     0.793    forLoop_idx_0_1106436564[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.838 r  forLoop_idx_0_1106436564[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29_i_1/O
                         net (fo=1, routed)           0.243     1.081    forLoop_idx_0_1106436564[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X60Y58         SRLC32E                                      r  forLoop_idx_0_1106436564[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.860     2.050    forLoop_idx_0_1106436564[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X60Y58         SRLC32E                                      r  forLoop_idx_0_1106436564[0].cond_butt_sel_desel/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_305151722[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.088ns  (logic 0.307ns (28.245%)  route 0.781ns (71.755%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A4                                                0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    A4                   IBUF (Prop_ibuf_I_O)         0.262     0.262 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           0.667     0.929    forLoop_idx_0_305151722[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X62Y77         LUT1 (Prop_lut1_I0_O)        0.045     0.974 r  forLoop_idx_0_305151722[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29_i_1__3/O
                         net (fo=1, routed)           0.114     1.088    forLoop_idx_0_305151722[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X60Y76         SRLC32E                                      r  forLoop_idx_0_305151722[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.846     2.036    forLoop_idx_0_305151722[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y76         SRLC32E                                      r  forLoop_idx_0_305151722[2].cond_butt_dirs/sync/D_pipe_q_reg[28]_srl29/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.316ns (28.239%)  route 0.804ns (71.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.892    reset_cond/butt_reset_IBUF
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.937 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.120    reset_cond/M_reset_cond_in
    SLICE_X65Y92         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X65Y92         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.316ns (28.239%)  route 0.804ns (71.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.892    reset_cond/butt_reset_IBUF
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.937 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.120    reset_cond/M_reset_cond_in
    SLICE_X64Y92         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y92         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.316ns (28.239%)  route 0.804ns (71.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.892    reset_cond/butt_reset_IBUF
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.937 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.120    reset_cond/M_reset_cond_in
    SLICE_X64Y92         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y92         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.316ns (28.239%)  route 0.804ns (71.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.892    reset_cond/butt_reset_IBUF
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.937 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.120    reset_cond/M_reset_cond_in
    SLICE_X64Y92         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y92         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.120ns  (logic 0.316ns (28.239%)  route 0.804ns (71.761%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.052ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.052ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A2                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    A2                   IBUF (Prop_ibuf_I_O)         0.271     0.271 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.892    reset_cond/butt_reset_IBUF
    SLICE_X64Y92         LUT1 (Prop_lut1_I0_O)        0.045     0.937 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.183     1.120    reset_cond/M_reset_cond_in
    SLICE_X64Y92         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.862     2.052    reset_cond/clk_IBUF_BUFG
    SLICE_X64Y92         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
                            (rising edge-triggered cell SRLC32E clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.158ns  (logic 0.311ns (26.877%)  route 0.847ns (73.123%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.050ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D1                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    D1                   IBUF (Prop_ibuf_I_O)         0.266     0.266 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.603     0.869    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y64         LUT1 (Prop_lut1_I0_O)        0.045     0.914 r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29_i_1__5/O
                         net (fo=1, routed)           0.244     1.158    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=410, routed)         0.860     2.050    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y58         SRLC32E                                      r  cond_butt_next_play/sync/D_pipe_q_reg[28]_srl29/CLK





