Info: Series:GW1N-9C Device:GW1NR-9C Package:QFN88P Speed:C6/I5

Info: Packing constants..
Info: Packing Shadow RAM..
Info: Packing GSR..
Info: Packing IOs..
Info: Packing diff IOs..
Info: Packing IO logic..
Info: Packing wide LUTs..
Info: Packing LUT5s..
Info: Packing LUT6s..
Info: Packing LUT7s..
Info: Packing LUT8s..
Info: Packing ALUs..
Info: Packing LUT-FFs..
Info: Packing non-LUT FFs..
Info: Packing PLLs..
Info: Checksum: 0x5b787e75

Info: Annotating ports with timing budgets for target frequency 27.00 MHz
Info: Checksum: 0x5b787e75

Info: Device utilisation:
Info: 	                 VCC:     1/    1   100%
Info: 	               SLICE:  5269/ 8640    60%
Info: 	                 IOB:    41/  274    14%
Info: 	                ODDR:     0/  274     0%
Info: 	           MUX2_LUT5:  1660/ 4320    38%
Info: 	           MUX2_LUT6:   810/ 2160    37%
Info: 	           MUX2_LUT7:   384/ 1080    35%
Info: 	           MUX2_LUT8:   143/ 1056    13%
Info: 	                 GND:     1/    1   100%
Info: 	                RAMW:     0/  270     0%
Info: 	                 GSR:     1/    1   100%
Info: 	                 OSC:     0/    1     0%
Info: 	                rPLL:     0/    2     0%

Info: Placed 25 cells based on constraints.
Info: Creating initial analytic placement for 1169 cells, random placement wirelen = 52330.
Info:     at initial placer iter 0, wirelen = 2348
Info:     at initial placer iter 1, wirelen = 1996
Info:     at initial placer iter 2, wirelen = 1885
Info:     at initial placer iter 3, wirelen = 1852
Info: Running main analytical placer, max placement attempts per cell = 8632012.
Info:     at iteration #1, type SLICE: wirelen solved = 2130, spread = 24094, legal = 24149; time = 0.02s
Info:     at iteration #1, type MUX2_LUT8: wirelen solved = 23643, spread = 24921, legal = 26105; time = 0.04s
Info:     at iteration #1, type MUX2_LUT7: wirelen solved = 25684, spread = 27738, legal = 28172; time = 0.03s
Info:     at iteration #1, type MUX2_LUT5: wirelen solved = 27297, spread = 27804, legal = 27802; time = 0.02s
Info:     at iteration #1, type MUX2_LUT6: wirelen solved = 26694, spread = 27849, legal = 27963; time = 0.02s
Info:     at iteration #1, type VCC: wirelen solved = 27963, spread = 27963, legal = 27963; time = 0.02s
Info:     at iteration #1, type GND: wirelen solved = 27963, spread = 27963, legal = 27963; time = 0.02s
Info:     at iteration #1, type GSR: wirelen solved = 27963, spread = 27963, legal = 27963; time = 0.02s
Info:     at iteration #1, type ALL: wirelen solved = 2403, spread = 21747, legal = 24109; time = 0.09s
Info:     at iteration #2, type SLICE: wirelen solved = 13269, spread = 18289, legal = 20666; time = 0.06s
Info:     at iteration #2, type MUX2_LUT8: wirelen solved = 19392, spread = 19686, legal = 20275; time = 0.04s
Info:     at iteration #2, type MUX2_LUT7: wirelen solved = 19083, spread = 20651, legal = 20720; time = 0.03s
Info:     at iteration #2, type MUX2_LUT5: wirelen solved = 20281, spread = 20748, legal = 20750; time = 0.02s
Info:     at iteration #2, type MUX2_LUT6: wirelen solved = 20242, spread = 20838, legal = 20868; time = 0.02s
Info:     at iteration #2, type VCC: wirelen solved = 20868, spread = 20868, legal = 20868; time = 0.02s
Info:     at iteration #2, type GND: wirelen solved = 20868, spread = 20868, legal = 20868; time = 0.02s
Info:     at iteration #2, type GSR: wirelen solved = 20868, spread = 20868, legal = 20868; time = 0.02s
Info:     at iteration #2, type ALL: wirelen solved = 3582, spread = 19405, legal = 21855; time = 0.08s
Info:     at iteration #3, type SLICE: wirelen solved = 13558, spread = 18148, legal = 20484; time = 0.06s
Info:     at iteration #3, type MUX2_LUT8: wirelen solved = 18321, spread = 18755, legal = 19781; time = 0.04s
Info:     at iteration #3, type MUX2_LUT7: wirelen solved = 18683, spread = 19615, legal = 19729; time = 0.02s
Info:     at iteration #3, type MUX2_LUT5: wirelen solved = 19257, spread = 19662, legal = 19725; time = 0.02s
Info:     at iteration #3, type MUX2_LUT6: wirelen solved = 18492, spread = 19935, legal = 19934; time = 0.02s
Info:     at iteration #3, type VCC: wirelen solved = 19934, spread = 19934, legal = 19934; time = 0.02s
Info:     at iteration #3, type GND: wirelen solved = 19934, spread = 19934, legal = 19934; time = 0.02s
Info:     at iteration #3, type GSR: wirelen solved = 19934, spread = 19934, legal = 19934; time = 0.02s
Info:     at iteration #3, type ALL: wirelen solved = 4195, spread = 17201, legal = 18854; time = 0.07s
Info:     at iteration #4, type SLICE: wirelen solved = 12649, spread = 16431, legal = 17959; time = 0.06s
Info:     at iteration #4, type MUX2_LUT8: wirelen solved = 16509, spread = 16908, legal = 17453; time = 0.03s
Info:     at iteration #4, type MUX2_LUT7: wirelen solved = 16408, spread = 17378, legal = 17431; time = 0.03s
Info:     at iteration #4, type MUX2_LUT5: wirelen solved = 16928, spread = 17423, legal = 17442; time = 0.02s
Info:     at iteration #4, type MUX2_LUT6: wirelen solved = 16235, spread = 17797, legal = 17832; time = 0.02s
Info:     at iteration #4, type VCC: wirelen solved = 17832, spread = 17832, legal = 17832; time = 0.02s
Info:     at iteration #4, type GND: wirelen solved = 17832, spread = 17832, legal = 17832; time = 0.02s
Info:     at iteration #4, type GSR: wirelen solved = 17832, spread = 17832, legal = 17832; time = 0.02s
Info:     at iteration #4, type ALL: wirelen solved = 4689, spread = 17558, legal = 18479; time = 0.06s
Info:     at iteration #5, type SLICE: wirelen solved = 12779, spread = 17267, legal = 18349; time = 0.04s
Info:     at iteration #5, type MUX2_LUT8: wirelen solved = 16892, spread = 17262, legal = 18086; time = 0.04s
Info:     at iteration #5, type MUX2_LUT7: wirelen solved = 16840, spread = 17961, legal = 17969; time = 0.02s
Info:     at iteration #5, type MUX2_LUT5: wirelen solved = 17478, spread = 17918, legal = 17921; time = 0.02s
Info:     at iteration #5, type MUX2_LUT6: wirelen solved = 16837, spread = 18092, legal = 18094; time = 0.02s
Info:     at iteration #5, type VCC: wirelen solved = 18094, spread = 18094, legal = 18094; time = 0.02s
Info:     at iteration #5, type GND: wirelen solved = 18094, spread = 18094, legal = 18094; time = 0.02s
Info:     at iteration #5, type GSR: wirelen solved = 18094, spread = 18094, legal = 18094; time = 0.02s
Info:     at iteration #5, type ALL: wirelen solved = 5101, spread = 16738, legal = 18384; time = 0.06s
Info:     at iteration #6, type SLICE: wirelen solved = 12313, spread = 16453, legal = 17988; time = 0.05s
Info:     at iteration #6, type MUX2_LUT8: wirelen solved = 16968, spread = 17277, legal = 18066; time = 0.04s
Info:     at iteration #6, type MUX2_LUT7: wirelen solved = 16902, spread = 17936, legal = 17957; time = 0.02s
Info:     at iteration #6, type MUX2_LUT5: wirelen solved = 17449, spread = 18023, legal = 18035; time = 0.02s
Info:     at iteration #6, type MUX2_LUT6: wirelen solved = 16709, spread = 17965, legal = 17989; time = 0.02s
Info:     at iteration #6, type VCC: wirelen solved = 17989, spread = 17989, legal = 17989; time = 0.02s
Info:     at iteration #6, type GND: wirelen solved = 17989, spread = 17989, legal = 17989; time = 0.02s
Info:     at iteration #6, type GSR: wirelen solved = 17989, spread = 17989, legal = 17989; time = 0.02s
Info:     at iteration #6, type ALL: wirelen solved = 5584, spread = 17007, legal = 17870; time = 0.06s
Info:     at iteration #7, type SLICE: wirelen solved = 12984, spread = 16505, legal = 17768; time = 0.04s
Info:     at iteration #7, type MUX2_LUT8: wirelen solved = 16592, spread = 17253, legal = 17506; time = 0.03s
Info:     at iteration #7, type MUX2_LUT7: wirelen solved = 16374, spread = 17292, legal = 17360; time = 0.02s
Info:     at iteration #7, type MUX2_LUT5: wirelen solved = 16914, spread = 17378, legal = 17389; time = 0.02s
Info:     at iteration #7, type MUX2_LUT6: wirelen solved = 16080, spread = 17369, legal = 17348; time = 0.02s
Info:     at iteration #7, type VCC: wirelen solved = 17348, spread = 17348, legal = 17348; time = 0.02s
Info:     at iteration #7, type GND: wirelen solved = 17348, spread = 17348, legal = 17348; time = 0.02s
Info:     at iteration #7, type GSR: wirelen solved = 17348, spread = 17348, legal = 17348; time = 0.02s
Info:     at iteration #7, type ALL: wirelen solved = 5861, spread = 15888, legal = 17037; time = 0.05s
Info:     at iteration #8, type SLICE: wirelen solved = 12352, spread = 15804, legal = 17076; time = 0.04s
Info:     at iteration #8, type MUX2_LUT8: wirelen solved = 16443, spread = 16573, legal = 16955; time = 0.03s
Info:     at iteration #8, type MUX2_LUT7: wirelen solved = 15860, spread = 16770, legal = 16805; time = 0.02s
Info:     at iteration #8, type MUX2_LUT5: wirelen solved = 16386, spread = 16899, legal = 16919; time = 0.02s
Info:     at iteration #8, type MUX2_LUT6: wirelen solved = 15672, spread = 16871, legal = 16865; time = 0.02s
Info:     at iteration #8, type VCC: wirelen solved = 16865, spread = 16865, legal = 16865; time = 0.02s
Info:     at iteration #8, type GND: wirelen solved = 16865, spread = 16865, legal = 16865; time = 0.02s
Info:     at iteration #8, type GSR: wirelen solved = 16865, spread = 16865, legal = 16865; time = 0.02s
Info:     at iteration #8, type ALL: wirelen solved = 6128, spread = 16130, legal = 17190; time = 0.05s
Info:     at iteration #9, type SLICE: wirelen solved = 12542, spread = 15898, legal = 16936; time = 0.04s
Info:     at iteration #9, type MUX2_LUT8: wirelen solved = 16198, spread = 16414, legal = 16836; time = 0.04s
Info:     at iteration #9, type MUX2_LUT7: wirelen solved = 15837, spread = 16721, legal = 16835; time = 0.02s
Info:     at iteration #9, type MUX2_LUT5: wirelen solved = 16400, spread = 16969, legal = 16944; time = 0.02s
Info:     at iteration #9, type MUX2_LUT6: wirelen solved = 15652, spread = 16889, legal = 16910; time = 0.02s
Info:     at iteration #9, type VCC: wirelen solved = 16910, spread = 16910, legal = 16910; time = 0.02s
Info:     at iteration #9, type GND: wirelen solved = 16910, spread = 16910, legal = 16910; time = 0.02s
Info:     at iteration #9, type GSR: wirelen solved = 16910, spread = 16910, legal = 16910; time = 0.02s
Info:     at iteration #9, type ALL: wirelen solved = 6462, spread = 16405, legal = 17442; time = 0.05s
Info:     at iteration #10, type SLICE: wirelen solved = 12566, spread = 15790, legal = 16469; time = 0.04s
Info:     at iteration #10, type MUX2_LUT8: wirelen solved = 15697, spread = 15926, legal = 16499; time = 0.04s
Info:     at iteration #10, type MUX2_LUT7: wirelen solved = 15358, spread = 16346, legal = 16319; time = 0.03s
Info:     at iteration #10, type MUX2_LUT5: wirelen solved = 15899, spread = 16357, legal = 16361; time = 0.02s
Info:     at iteration #10, type MUX2_LUT6: wirelen solved = 15161, spread = 16451, legal = 16435; time = 0.02s
Info:     at iteration #10, type VCC: wirelen solved = 16435, spread = 16435, legal = 16435; time = 0.02s
Info:     at iteration #10, type GND: wirelen solved = 16435, spread = 16435, legal = 16435; time = 0.02s
Info:     at iteration #10, type GSR: wirelen solved = 16435, spread = 16435, legal = 16435; time = 0.02s
Info:     at iteration #10, type ALL: wirelen solved = 6810, spread = 16161, legal = 17420; time = 0.07s
Info:     at iteration #11, type SLICE: wirelen solved = 12825, spread = 16170, legal = 17168; time = 0.06s
Info:     at iteration #11, type MUX2_LUT8: wirelen solved = 16301, spread = 16551, legal = 17047; time = 0.04s
Info:     at iteration #11, type MUX2_LUT7: wirelen solved = 16092, spread = 16979, legal = 17030; time = 0.02s
Info:     at iteration #11, type MUX2_LUT5: wirelen solved = 16666, spread = 17184, legal = 17162; time = 0.02s
Info:     at iteration #11, type MUX2_LUT6: wirelen solved = 15971, spread = 17145, legal = 17117; time = 0.02s
Info:     at iteration #11, type VCC: wirelen solved = 17117, spread = 17117, legal = 17117; time = 0.02s
Info:     at iteration #11, type GND: wirelen solved = 17117, spread = 17117, legal = 17117; time = 0.02s
Info:     at iteration #11, type GSR: wirelen solved = 17117, spread = 17117, legal = 17117; time = 0.02s
Info:     at iteration #11, type ALL: wirelen solved = 7227, spread = 15875, legal = 16787; time = 0.06s
Info:     at iteration #12, type SLICE: wirelen solved = 12628, spread = 15762, legal = 16807; time = 0.04s
Info:     at iteration #12, type MUX2_LUT8: wirelen solved = 16239, spread = 16491, legal = 17037; time = 0.04s
Info:     at iteration #12, type MUX2_LUT7: wirelen solved = 15933, spread = 16887, legal = 16896; time = 0.03s
Info:     at iteration #12, type MUX2_LUT5: wirelen solved = 16547, spread = 16938, legal = 16937; time = 0.02s
Info:     at iteration #12, type MUX2_LUT6: wirelen solved = 15931, spread = 16916, legal = 16943; time = 0.02s
Info:     at iteration #12, type VCC: wirelen solved = 16943, spread = 16943, legal = 16943; time = 0.02s
Info:     at iteration #12, type GND: wirelen solved = 16943, spread = 16943, legal = 16943; time = 0.02s
Info:     at iteration #12, type GSR: wirelen solved = 16943, spread = 16943, legal = 16943; time = 0.02s
Info:     at iteration #12, type ALL: wirelen solved = 7530, spread = 16174, legal = 17469; time = 0.08s
Info:     at iteration #13, type SLICE: wirelen solved = 13091, spread = 15797, legal = 17307; time = 0.06s
Info:     at iteration #13, type MUX2_LUT8: wirelen solved = 16584, spread = 16786, legal = 17069; time = 0.03s
Info:     at iteration #13, type MUX2_LUT7: wirelen solved = 16002, spread = 16934, legal = 16958; time = 0.03s
Info:     at iteration #13, type MUX2_LUT5: wirelen solved = 16531, spread = 17038, legal = 17035; time = 0.02s
Info:     at iteration #13, type MUX2_LUT6: wirelen solved = 15935, spread = 17030, legal = 16991; time = 0.02s
Info:     at iteration #13, type VCC: wirelen solved = 16991, spread = 16991, legal = 16991; time = 0.02s
Info:     at iteration #13, type GND: wirelen solved = 16991, spread = 16991, legal = 16991; time = 0.02s
Info:     at iteration #13, type GSR: wirelen solved = 16991, spread = 16991, legal = 16991; time = 0.02s
Info:     at iteration #13, type ALL: wirelen solved = 7889, spread = 16329, legal = 17348; time = 0.06s
Info:     at iteration #14, type SLICE: wirelen solved = 12892, spread = 15879, legal = 16960; time = 0.04s
Info:     at iteration #14, type MUX2_LUT8: wirelen solved = 16525, spread = 16651, legal = 17116; time = 0.03s
Info:     at iteration #14, type MUX2_LUT7: wirelen solved = 16002, spread = 16885, legal = 16903; time = 0.03s
Info:     at iteration #14, type MUX2_LUT5: wirelen solved = 16550, spread = 16960, legal = 16943; time = 0.02s
Info:     at iteration #14, type MUX2_LUT6: wirelen solved = 15960, spread = 17001, legal = 17021; time = 0.02s
Info:     at iteration #14, type VCC: wirelen solved = 17021, spread = 17021, legal = 17021; time = 0.02s
Info:     at iteration #14, type GND: wirelen solved = 17021, spread = 17021, legal = 17021; time = 0.02s
Info:     at iteration #14, type GSR: wirelen solved = 17021, spread = 17021, legal = 17021; time = 0.02s
Info:     at iteration #14, type ALL: wirelen solved = 8068, spread = 16035, legal = 17293; time = 0.06s
Info:     at iteration #15, type SLICE: wirelen solved = 13112, spread = 15945, legal = 16826; time = 0.05s
Info:     at iteration #15, type MUX2_LUT8: wirelen solved = 16379, spread = 16512, legal = 17167; time = 0.04s
Info:     at iteration #15, type MUX2_LUT7: wirelen solved = 16244, spread = 17040, legal = 17018; time = 0.02s
Info:     at iteration #15, type MUX2_LUT5: wirelen solved = 16630, spread = 17082, legal = 17056; time = 0.02s
Info:     at iteration #15, type MUX2_LUT6: wirelen solved = 15943, spread = 17024, legal = 17057; time = 0.02s
Info:     at iteration #15, type VCC: wirelen solved = 17057, spread = 17057, legal = 17057; time = 0.02s
Info:     at iteration #15, type GND: wirelen solved = 17057, spread = 17057, legal = 17057; time = 0.02s
Info:     at iteration #15, type GSR: wirelen solved = 17057, spread = 17057, legal = 17057; time = 0.02s
Info:     at iteration #15, type ALL: wirelen solved = 8419, spread = 16122, legal = 16717; time = 0.06s
Info:     at iteration #16, type SLICE: wirelen solved = 13116, spread = 15939, legal = 16863; time = 0.05s
Info:     at iteration #16, type MUX2_LUT8: wirelen solved = 16361, spread = 16569, legal = 16880; time = 0.04s
Info:     at iteration #16, type MUX2_LUT7: wirelen solved = 15740, spread = 16701, legal = 16794; time = 0.02s
Info:     at iteration #16, type MUX2_LUT5: wirelen solved = 16492, spread = 16952, legal = 16874; time = 0.02s
Info:     at iteration #16, type MUX2_LUT6: wirelen solved = 15917, spread = 16961, legal = 16978; time = 0.02s
Info:     at iteration #16, type VCC: wirelen solved = 16978, spread = 16978, legal = 16978; time = 0.02s
Info:     at iteration #16, type GND: wirelen solved = 16978, spread = 16978, legal = 16978; time = 0.02s
Info:     at iteration #16, type GSR: wirelen solved = 16978, spread = 16978, legal = 16978; time = 0.02s
Info:     at iteration #16, type ALL: wirelen solved = 8630, spread = 16212, legal = 16924; time = 0.06s
Info:     at iteration #17, type SLICE: wirelen solved = 13213, spread = 16092, legal = 16895; time = 0.05s
Info:     at iteration #17, type MUX2_LUT8: wirelen solved = 16484, spread = 16646, legal = 17189; time = 0.04s
Info:     at iteration #17, type MUX2_LUT7: wirelen solved = 16152, spread = 17061, legal = 17097; time = 0.02s
Info:     at iteration #17, type MUX2_LUT5: wirelen solved = 16737, spread = 17141, legal = 17131; time = 0.02s
Info:     at iteration #17, type MUX2_LUT6: wirelen solved = 16081, spread = 17160, legal = 17212; time = 0.02s
Info:     at iteration #17, type VCC: wirelen solved = 17212, spread = 17212, legal = 17212; time = 0.02s
Info:     at iteration #17, type GND: wirelen solved = 17212, spread = 17212, legal = 17212; time = 0.02s
Info:     at iteration #17, type GSR: wirelen solved = 17212, spread = 17212, legal = 17212; time = 0.02s
Info:     at iteration #17, type ALL: wirelen solved = 9024, spread = 16094, legal = 17222; time = 0.06s
Info:     at iteration #18, type SLICE: wirelen solved = 13665, spread = 16295, legal = 17444; time = 0.05s
Info:     at iteration #18, type MUX2_LUT8: wirelen solved = 16971, spread = 17301, legal = 17659; time = 0.04s
Info:     at iteration #18, type MUX2_LUT7: wirelen solved = 16522, spread = 17537, legal = 17568; time = 0.03s
Info:     at iteration #18, type MUX2_LUT5: wirelen solved = 17135, spread = 17601, legal = 17585; time = 0.02s
Info:     at iteration #18, type MUX2_LUT6: wirelen solved = 16659, spread = 17643, legal = 17728; time = 0.02s
Info:     at iteration #18, type VCC: wirelen solved = 17728, spread = 17728, legal = 17728; time = 0.02s
Info:     at iteration #18, type GND: wirelen solved = 17728, spread = 17728, legal = 17728; time = 0.02s
Info:     at iteration #18, type GSR: wirelen solved = 17728, spread = 17728, legal = 17728; time = 0.02s
Info:     at iteration #18, type ALL: wirelen solved = 9335, spread = 16170, legal = 17371; time = 0.06s
Info:     at iteration #19, type SLICE: wirelen solved = 13971, spread = 16306, legal = 17248; time = 0.04s
Info:     at iteration #19, type MUX2_LUT8: wirelen solved = 16754, spread = 16901, legal = 17249; time = 0.03s
Info:     at iteration #19, type MUX2_LUT7: wirelen solved = 16293, spread = 17291, legal = 17266; time = 0.03s
Info:     at iteration #19, type MUX2_LUT5: wirelen solved = 16815, spread = 17229, legal = 17227; time = 0.02s
Info:     at iteration #19, type MUX2_LUT6: wirelen solved = 16322, spread = 17224, legal = 17247; time = 0.02s
Info:     at iteration #19, type VCC: wirelen solved = 17247, spread = 17247, legal = 17247; time = 0.02s
Info:     at iteration #19, type GND: wirelen solved = 17247, spread = 17247, legal = 17247; time = 0.02s
Info:     at iteration #19, type GSR: wirelen solved = 17247, spread = 17247, legal = 17247; time = 0.02s
Info:     at iteration #19, type ALL: wirelen solved = 9598, spread = 16013, legal = 17342; time = 0.06s
Info:     at iteration #20, type SLICE: wirelen solved = 14053, spread = 16199, legal = 17479; time = 0.05s
Info:     at iteration #20, type MUX2_LUT8: wirelen solved = 17127, spread = 17194, legal = 17645; time = 0.04s
Info:     at iteration #20, type MUX2_LUT7: wirelen solved = 16536, spread = 17534, legal = 17548; time = 0.03s
Info:     at iteration #20, type MUX2_LUT5: wirelen solved = 17164, spread = 17595, legal = 17563; time = 0.02s
Info:     at iteration #20, type MUX2_LUT6: wirelen solved = 16752, spread = 17522, legal = 17485; time = 0.02s
Info:     at iteration #20, type VCC: wirelen solved = 17485, spread = 17485, legal = 17485; time = 0.02s
Info:     at iteration #20, type GND: wirelen solved = 17485, spread = 17485, legal = 17485; time = 0.02s
Info:     at iteration #20, type GSR: wirelen solved = 17485, spread = 17485, legal = 17485; time = 0.02s
Info:     at iteration #20, type ALL: wirelen solved = 9794, spread = 16098, legal = 17344; time = 0.06s
Info: HeAP Placer Time: 5.89s
Info:   of which solving equations: 3.58s
Info:   of which spreading cells: 0.26s
Info:   of which strict legalisation: 1.51s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 163, wirelen = 16717
Info:   at iteration #5: temp = 0.000000, timing cost = 88, wirelen = 10283
Info:   at iteration #10: temp = 0.000000, timing cost = 74, wirelen = 9412
Info:   at iteration #15: temp = 0.000000, timing cost = 78, wirelen = 9167
Info:   at iteration #20: temp = 0.000000, timing cost = 82, wirelen = 9023
Info:   at iteration #23: temp = 0.000000, timing cost = 77, wirelen = 8949 
Info: SA placement time 12.10s

Info: Max frequency for clock 'debounce_1_inst.clk': 75.10 MHz (PASS at 27.00 MHz)
Info: Max frequency for clock            'slow_clk': 794.91 MHz (PASS at 27.00 MHz)

Info: Max delay <async>                     -> <async>                    : 24.40 ns
Info: Max delay <async>                     -> posedge debounce_1_inst.clk: 17.00 ns
Info: Max delay posedge debounce_1_inst.clk -> <async>                    : 137.93 ns
Info: Max delay posedge slow_clk            -> <async>                    : 15.39 ns
Info: Max delay posedge slow_clk            -> posedge debounce_1_inst.clk: 12.27 ns

Info: Slack histogram:
Info:  legend: * represents 21 endpoint(s)
Info:          + represents [1,21) endpoint(s)
Info: [-100888, -94034) |*+
Info: [-94034, -87180) |+
Info: [-87180, -80326) |+
Info: [-80326, -73472) |+
Info: [-73472, -66618) |*+
Info: [-66618, -59764) |**+
Info: [-59764, -52910) |*******+
Info: [-52910, -46056) |*****+
Info: [-46056, -39202) |*****************+
Info: [-39202, -32348) |************+
Info: [-32348, -25494) |*+
Info: [-25494, -18640) |*********+
Info: [-18640, -11786) |*******+
Info: [-11786,  -4932) |*************+
Info: [ -4932,   1922) |*****+
Info: [  1922,   8776) |****+
Info: [  8776,  15630) |***********+
Info: [ 15630,  22484) |***************************+
Info: [ 22484,  29338) |**************************************+
Info: [ 29338,  36192) |************************************************************ 
Info: Checksum: 0x802632b6
Info: Find global nets...
Info:  Non clock source, skip slow_clk.
Info: Routing globals...
Info:   Route net debounce_1_inst.clk, use clock #0.
Info:   Net debounce_1_inst.clk is routed.

Info: Routing..
Info: Setting up routing queue.
Info: Routing 17977 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |      180        819 |  180   819 |     17184|       0.31       0.31|
Info:       2000 |      187       1812 |    7   993 |     16191|       2.79       3.10|
Info:       3000 |      200       2799 |   13   987 |     15210|       2.67       5.77|
Info:       4000 |      229       3770 |   29   971 |     14264|       2.92       8.69|
Info:       5000 |      255       4744 |   26   974 |     13293|       3.17      11.86|
Info:       6000 |      317       5682 |   62   938 |     12394|       2.87      14.73|
Info:       7000 |      377       6622 |   60   940 |     11525|       3.21      17.94|
Info:       8000 |      443       7556 |   66   934 |     10646|       2.85      20.80|
Info:       9000 |      522       8477 |   79   921 |      9847|       2.69      23.49|
Info:      10000 |      608       9391 |   86   914 |      8970|       2.88      26.37|
Info:      11000 |      711      10288 |  103   897 |      8145|       2.87      29.24|
Info:      12000 |      834      11165 |  123   877 |      7376|       2.59      31.83|
Info:      13000 |      963      12036 |  129   871 |      6600|       2.46      34.29|
Info:      14000 |     1083      12916 |  120   880 |      5848|       2.82      37.11|
Info:      15000 |     1230      13769 |  147   853 |      5140|       2.00      39.10|
Info:      16000 |     1385      14614 |  155   845 |      4440|       2.54      41.65|
Info:      17000 |     1563      15436 |  178   822 |      3963|       2.13      43.78|
Info:      18000 |     1738      16261 |  175   825 |      3418|       2.35      46.13|
Info:      19000 |     1958      17041 |  220   780 |      2847|       2.31      48.44|
Info:      20000 |     2158      17841 |  200   800 |      2302|       2.15      50.58|
Info:      21000 |     2359      18640 |  201   799 |      1633|       2.42      53.00|
Info:      22000 |     2578      19421 |  219   781 |      1152|       1.88      54.88|
Info:      23000 |     2822      20177 |  244   756 |       773|       1.59      56.47|
Info:      24000 |     3069      20930 |  247   753 |       438|       1.64      58.11|
Info:      25000 |     3345      21654 |  276   724 |       305|       1.06      59.16|
Info:      25752 |     3528      22224 |  183   570 |         0|       1.37      60.53|
Info: Routing complete.
Info: Router1 time 60.53s
Info: Checksum: 0xcbdc3fed

Info: Critical path report for clock 'debounce_1_inst.clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source debounce_2_inst.stable_DFFCE_Q_DFFLC.Q
Info:  0.4  0.9    Net filas_clean[1] budget 36.579037 ns (17,19) -> (17,19)
Info:                Sink debounce_1_inst.stable_LUT4_I0_1_LC.B
Info:                Defined in:
Info:                  ../design/module_top_keyboard.sv:16.17-16.28
Info:  1.1  2.0  Source debounce_1_inst.stable_LUT4_I0_1_LC.F
Info:  0.8  2.8    Net debounce_1_inst.stable_LUT4_I0_2_F[1] budget 17.740519 ns (17,19) -> (17,20)
Info:                Sink decoder_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC.A
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0  3.8  Source decoder_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3  4.1    Net decoder_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I1 budget 8.551509 ns (17,20) -> (17,20)
Info:                Sink decoder_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2  4.3  Source decoder_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_LC.OF
Info:  1.8  6.2    Net decoder_inst.key_value_LUT4_F_I1[2] budget 8.551509 ns (17,20) -> (17,20)
Info:                Sink teclado_decimal_inst.key_pressed_prev_LUT2_I1_F_LUT2_I0_F_LUT2_F_LC.B
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1  7.3  Source teclado_decimal_inst.key_pressed_prev_LUT2_I1_F_LUT2_I0_F_LUT2_F_LC.F
Info:  1.9  9.2    Net debounce_1_inst.stable_LUT4_I0_2_F[4] budget 6.621607 ns (17,20) -> (9,20)
Info:                Sink teclado_decimal_inst.key_value_LUT3_F_LC.C
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8 10.0  Source teclado_decimal_inst.key_value_LUT3_F_LC.F
Info:  0.4 10.4    Net key[3] budget 5.381006 ns (9,20) -> (9,19)
Info:                Sink decoder_inst.key_value_ALU_I0_SUM_ALU_SUM_4_ALULC.A
Info:                Defined in:
Info:                  ../design/module_top_keyboard.sv:73.27-86.6
Info:                  ../design/teclado_decimal_input.sv:5.23-5.32
Info:  1.0 11.4  Source decoder_inst.key_value_ALU_I0_SUM_ALU_SUM_4_ALULC.F
Info:  0.4 11.8    Net decoder_inst.key_value_ALU_I0_SUM[2] budget 4.465005 ns (9,19) -> (8,19)
Info:                Sink teclado_decimal_inst.acumulador2_DFFRE_Q_4_D_LUT2_F_LC.B
Info:                Defined in:
Info:                  ../design/module_top_keyboard.sv:73.27-86.6
Info:                  ../design/teclado_decimal_input.sv:69.52-69.80
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/arith_map.v:34.28-34.29
Info:  0.0 11.8  Setup teclado_decimal_inst.acumulador2_DFFRE_Q_4_D_LUT2_F_LC.B
Info: 5.7 ns logic, 6.1 ns routing

Info: Critical path report for clock 'slow_clk' (posedge -> posedge):
Info: curr total
Info:  0.5  0.5  Source scanner_inst.col_shift_reg_DFFRE_Q_DFFLC.Q
Info:  0.9  1.3    Net debounce_3_inst.stable_LUT4_I0_F[2] budget 36.579037 ns (18,21) -> (18,21)
Info:                Sink scanner_inst.col_shift_reg_DFFSE_Q_DFFLC.A
Info:                Defined in:
Info:                  ../design/module_top_keyboard.sv:56.13-62.6
Info:                  ../design/scanner.sv:5.24-5.37
Info:  0.0  1.3  Setup scanner_inst.col_shift_reg_DFFSE_Q_DFFLC.A
Info: 0.5 ns logic, 0.9 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source debounce_1_inst.reset_IBUF_O$iob.O
Info: 13.9 13.9    Net debounce_1_inst.reset budget 37.037037 ns (1,0) -> (32,26)
Info:                Sink debounce_1_inst.counter_DFFC_Q_9_CLEAR_LUT1_F_LC.A
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.0 13.9  Setup debounce_1_inst.counter_DFFC_Q_9_CLEAR_LUT1_F_LC.A
Info: 0.0 ns logic, 13.9 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge debounce_1_inst.clk':
Info: curr total
Info:  0.0  0.0  Source debounce_1_inst.reset_IBUF_O$iob.O
Info:  7.7  7.7    Net debounce_1_inst.reset budget 37.037037 ns (1,0) -> (14,20)
Info:                Sink teclado_decimal_inst.multi_DFFRE_Q_RESET_LUT2_F_LC.B
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1  8.8  Source teclado_decimal_inst.multi_DFFRE_Q_RESET_LUT2_F_LC.F
Info:  0.9  9.7    Net teclado_decimal_inst.multi_DFFRE_Q_RESET[0] budget 8.354759 ns (14,20) -> (14,21)
Info:                Sink teclado_decimal_inst.multi_DFFRE_Q_RESET_LUT3_I0_LC.A
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 10.7  Source teclado_decimal_inst.multi_DFFRE_Q_RESET_LUT3_I0_LC.F
Info:  0.3 11.0    Net teclado_decimal_inst.estado_DFF_Q_D_LUT4_F_I2[2] budget 3.828755 ns (14,21) -> (14,21)
Info:                Sink teclado_decimal_inst.estado_DFF_Q_3_D_LUT3_F_LC.A
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.0 11.0  Setup teclado_decimal_inst.estado_DFF_Q_3_D_LUT3_F_LC.A
Info: 2.1 ns logic, 8.9 ns routing

Info: Critical path report for cross-domain path 'posedge debounce_1_inst.clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source display_value_DFFRE_Q_10_DFFLC.Q
Info:  5.0  5.4    Net display_value[5] budget 36.579037 ns (10,15) -> (8,1)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.D
Info:                Defined in:
Info:                  ../design/module_top_keyboard.sv:36.18-36.31
Info:  0.6  6.0  Source disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3  6.4    Net disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 budget 5.618506 ns (8,1) -> (8,1)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2  6.5  Source disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.OF
Info:  0.3  6.9    Net disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 budget 5.618506 ns (8,1) -> (8,1)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4  7.2  Source disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.OF
Info:  0.3  7.5    Net disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 budget 5.618506 ns (8,1) -> (8,1)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.13-163.15
Info:  0.5  8.1  Source disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.OF
Info:  0.3  8.4    Net disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_I1 budget 5.618506 ns (8,1) -> (8,1)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:169.13-169.15
Info:  0.7  9.1  Source disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_S0_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT8_O_LC.OF
Info:  5.3 14.4    Net disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_1_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_1_S0[0] budget 5.618506 ns (8,1) -> (3,15)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC.A
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 15.4  Source disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0_LUT3_F_LC.F
Info:  0.3 15.7    Net disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I0 budget 3.155104 ns (3,15) -> (3,15)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.I0
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.9-151.11
Info:  0.2 15.9  Source disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.OF
Info:  0.3 16.3    Net disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_I1 budget 3.155104 ns (3,15) -> (3,15)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4 16.6  Source disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_I1_MUX2_LUT6_O_LC.OF
Info:  0.3 16.9    Net disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_I1 budget 3.155104 ns (3,15) -> (3,15)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.13-163.15
Info:  0.5 17.5  Source disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_O_2_LC.OF
Info:  2.0 19.5    Net disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O[1] budget 3.155104 ns (3,15) -> (3,8)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_LUT4_I0_LC.B
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 20.6  Source disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_LUT4_I0_LC.F
Info:  0.3 20.9    Net disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_LUT4_I0_F budget 1.752627 ns (3,8) -> (3,8)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT5_S0_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 21.1  Source disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT5_S0_LC.OF
Info:  0.3 21.4    Net disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT5_S0_O budget 1.752627 ns (3,8) -> (3,8)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT6_S0_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4 21.8  Source disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT6_S0_LC.OF
Info:  0.3 22.1    Net disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT6_S0_O budget 1.752627 ns (3,8) -> (3,8)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_S0_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.13-163.15
Info:  0.5 22.6  Source disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_S0_LC.OF
Info:  0.3 22.9    Net disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT7_S0_O budget 1.752627 ns (3,8) -> (3,8)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT8_S0_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:169.13-169.15
Info:  0.7 23.6  Source disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_5_SUM_MUX2_LUT7_S0_O_MUX2_LUT8_S0_LC.OF
Info:  5.5 29.1    Net disp_ctrl.digit_index_LUT2_I1_I0_MUX2_LUT5_O_I1_LUT4_F_I0_LUT2_I0_I1_ALU_SUM_COUT_ALU_COUT_6_SUM_MUX2_LUT7_S0_O_MUX2_LUT8_S0_O[6] budget 1.752627 ns (3,8) -> (24,2)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_6_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC.B
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 30.2  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_6_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0_LUT4_F_LC.F
Info:  0.3 30.5    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_6_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_I0 budget 1.198764 ns (24,2) -> (24,2)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_6_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC.I0
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:170.42-170.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:164.41-164.66
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:158.41-158.66
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.9-151.11
Info:  0.2 30.7  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_6_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC.OF
Info:  0.3 31.0    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_6_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_I0 budget 1.198764 ns (24,2) -> (24,2)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_6_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC.I0
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:170.42-170.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:164.41-164.66
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.9-157.11
Info:  0.4 31.4  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_6_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC.OF
Info:  0.3 31.7    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_6_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_I0 budget 1.198764 ns (24,2) -> (24,2)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_6_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC.I0
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:170.42-170.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.9-163.11
Info:  0.5 32.2  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_6_SUM_MUX2_LUT8_O_I0_MUX2_LUT7_O_LC.OF
Info:  0.4 32.7    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_6_SUM_MUX2_LUT8_O_I0 budget 1.198764 ns (24,2) -> (23,2)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_6_SUM_MUX2_LUT8_O_LC.I0
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:169.9-169.11
Info:  0.7 33.4  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_6_SUM_MUX2_LUT8_O_LC.OF
Info:  2.2 35.5    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_6_SUM[5] budget 1.198764 ns (23,2) -> (30,2)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.D
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.6 36.2  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 36.5    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 budget 1.000751 ns (30,2) -> (30,2)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 36.7  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.OF
Info:  0.3 37.0    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_MUX2_LUT6_O_I1 budget 1.000751 ns (30,2) -> (30,2)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_MUX2_LUT6_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4 37.4  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_MUX2_LUT6_O_LC.OF
Info:  3.4 40.7    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0[0] budget 1.000751 ns (30,2) -> (38,7)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_9_SUM_LUT3_I0_LC.C
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8 41.5  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_9_SUM_LUT3_I0_LC.F
Info:  0.3 41.9    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_9_SUM_LUT3_I0_F budget 0.839446 ns (38,7) -> (38,7)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_9_SUM_LUT1_I0_F_MUX2_LUT5_I0_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 42.0  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_COUT_ALU_COUT_9_SUM_LUT1_I0_F_MUX2_LUT5_I0_LC.OF
Info:  0.3 42.4    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F_MUX2_LUT6_O_I1 budget 0.839446 ns (38,7) -> (38,7)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F_MUX2_LUT6_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4 42.7  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F_MUX2_LUT6_O_LC.OF
Info:  2.9 45.6    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F[0] budget 0.839446 ns (38,7) -> (45,4)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F_LUT4_I0_LC.A
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 46.6  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F_LUT4_I0_LC.F
Info:  0.3 46.9    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F_LUT4_I0_F budget 0.608064 ns (45,4) -> (45,4)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F_MUX2_LUT5_S0_4_LC.I0
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:170.42-170.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.9-151.11
Info:  0.2 47.1  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F_MUX2_LUT5_S0_4_LC.OF
Info:  0.3 47.4    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F_MUX2_LUT5_S0_4_O budget 0.608064 ns (45,4) -> (45,4)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F_MUX2_LUT6_S0_2_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:170.42-170.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4 47.8  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F_MUX2_LUT6_S0_2_LC.OF
Info:  0.3 48.1    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F_MUX2_LUT6_S0_2_O budget 0.608064 ns (45,4) -> (45,4)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F_MUX2_LUT7_S0_1_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:170.42-170.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.13-163.15
Info:  0.5 48.7  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F_MUX2_LUT7_S0_1_LC.OF
Info:  0.4 49.1    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F_MUX2_LUT7_S0_1_O budget 0.608064 ns (45,4) -> (44,4)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F_MUX2_LUT8_S0_LC.I0
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:169.9-169.11
Info:  0.7 49.8  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_7_F_MUX2_LUT8_S0_LC.OF
Info:  7.2 57.0    Net bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_11_SUM_MUX2_LUT5_S0_O_ALU_SUM_COUT_ALU_COUT_9_SUM[5] budget 0.608064 ns (44,4) -> (26,19)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_F_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.C
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8 57.8  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_F_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 58.1    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_F_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 budget 0.448379 ns (26,19) -> (26,19)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_F_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 58.3  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_F_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.OF
Info:  0.3 58.6    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_F_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 budget 0.448379 ns (26,19) -> (26,19)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_F_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4 59.0  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_F_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.OF
Info:  0.3 59.3    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_F_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 budget 0.448379 ns (26,19) -> (26,19)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_F_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.13-163.15
Info:  0.5 59.8  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_F_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.OF
Info:  0.3 60.2    Net disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_F_MUX2_LUT8_S0_O_MUX2_LUT8_O_I1 budget 0.448379 ns (26,19) -> (26,19)
Info:                Sink disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_F_MUX2_LUT8_S0_O_MUX2_LUT8_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:169.13-169.15
Info:  0.7 60.9  Source disp_ctrl.digit_index_LUT2_I1_I0_LUT4_F_I0_LUT3_F_I1_LUT4_F_I0_ALU_SUM_1_COUT_ALU_COUT_SUM_LUT3_I0_F_MUX2_LUT8_S0_O_MUX2_LUT8_O_LC.OF
Info:  4.2 65.0    Net bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_10_SUM[2] budget 0.448379 ns (26,19) -> (31,12)
Info:                Sink bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_4_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC.C
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8 65.8  Source bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_4_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 66.2    Net bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_4_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 budget 0.350123 ns (31,12) -> (31,12)
Info:                Sink bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_4_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:158.41-158.66
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 66.3  Source bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_4_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC.OF
Info:  0.3 66.7    Net bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_4_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_I0 budget 0.350123 ns (31,12) -> (31,12)
Info:                Sink bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_4_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_LC.I0
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.9-157.11
Info:  0.4 67.0  Source bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_4_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_1_I1_MUX2_LUT6_O_LC.OF
Info:  0.3 67.4    Net bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_4_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_1_I1 budget 0.350123 ns (31,12) -> (31,12)
Info:                Sink bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_4_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_1_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.13-163.15
Info:  0.5 67.9  Source bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_4_SUM_MUX2_LUT5_S0_O_MUX2_LUT7_O_1_LC.OF
Info:  2.8 70.7    Net bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_4_SUM_MUX2_LUT5_S0_O[0] budget 0.350123 ns (31,12) -> (29,5)
Info:                Sink bcd_converter.temp_MUX2_LUT6_O_9_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.A
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.0 71.7  Source bcd_converter.temp_MUX2_LUT6_O_9_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 72.0    Net bcd_converter.temp_MUX2_LUT6_O_9_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 budget 0.221959 ns (29,5) -> (29,5)
Info:                Sink bcd_converter.temp_MUX2_LUT6_O_9_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:164.41-164.66
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 72.2  Source bcd_converter.temp_MUX2_LUT6_O_9_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.OF
Info:  0.3 72.6    Net bcd_converter.temp_MUX2_LUT6_O_9_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_I1 budget 0.221959 ns (29,5) -> (29,5)
Info:                Sink bcd_converter.temp_MUX2_LUT6_O_9_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:164.41-164.66
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4 72.9  Source bcd_converter.temp_MUX2_LUT6_O_9_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0_MUX2_LUT6_O_LC.OF
Info:  0.3 73.2    Net bcd_converter.temp_MUX2_LUT6_O_9_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_I0 budget 0.221959 ns (29,5) -> (29,5)
Info:                Sink bcd_converter.temp_MUX2_LUT6_O_9_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.I0
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.9-163.11
Info:  0.5 73.8  Source bcd_converter.temp_MUX2_LUT6_O_9_S0_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.OF
Info:  0.3 74.1    Net bcd_converter.temp_MUX2_LUT6_O_9_S0_MUX2_LUT8_O_I1 budget 0.221959 ns (29,5) -> (29,5)
Info:                Sink bcd_converter.temp_MUX2_LUT6_O_9_S0_MUX2_LUT8_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:169.13-169.15
Info:  0.7 74.8  Source bcd_converter.temp_MUX2_LUT6_O_9_S0_MUX2_LUT8_O_LC.OF
Info:  3.8 78.6    Net bcd_converter.temp_MUX2_LUT6_O_9_S0[1] budget 0.221959 ns (29,5) -> (32,16)
Info:                Sink bcd_converter.temp_MUX2_LUT6_O_9_I0_MUX2_LUT5_O_I1_LUT3_F_LC.B
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 79.7  Source bcd_converter.temp_MUX2_LUT6_O_9_I0_MUX2_LUT5_O_I1_LUT3_F_LC.F
Info:  0.3 80.1    Net bcd_converter.temp_MUX2_LUT6_O_9_I0_MUX2_LUT5_O_I1 budget 0.176961 ns (32,16) -> (32,16)
Info:                Sink bcd_converter.temp_MUX2_LUT6_O_9_I0_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:158.41-158.66
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 80.2  Source bcd_converter.temp_MUX2_LUT6_O_9_I0_MUX2_LUT5_O_LC.OF
Info:  0.3 80.6    Net bcd_converter.temp_MUX2_LUT6_O_9_I0 budget 0.176961 ns (32,16) -> (32,16)
Info:                Sink bcd_converter.temp_MUX2_LUT6_O_9_LC.I0
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.9-157.11
Info:  0.4 80.9  Source bcd_converter.temp_MUX2_LUT6_O_9_LC.OF
Info:  1.2 82.1    Net bcd_converter.temp[4] budget 0.176961 ns (32,16) -> (30,17)
Info:                Sink disp_ctrl.digit_index_MUX2_LUT5_S0_1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.D
Info:                Defined in:
Info:                  ../design/module_top_keyboard.sv:125.16-131.6
Info:                  ../design/bin_to_bcd.sv:8.18-8.22
Info:  0.6 82.8  Source disp_ctrl.digit_index_MUX2_LUT5_S0_1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 83.1    Net disp_ctrl.digit_index_MUX2_LUT5_S0_1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_I1 budget 0.117465 ns (30,17) -> (30,17)
Info:                Sink disp_ctrl.digit_index_MUX2_LUT5_S0_1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:159.41-159.66
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 83.3  Source disp_ctrl.digit_index_MUX2_LUT5_S0_1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1_MUX2_LUT5_O_LC.OF
Info:  0.3 83.6    Net disp_ctrl.digit_index_MUX2_LUT5_S0_1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_I1 budget 0.117465 ns (30,17) -> (30,17)
Info:                Sink disp_ctrl.digit_index_MUX2_LUT5_S0_1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.13-157.15
Info:  0.4 83.9  Source disp_ctrl.digit_index_MUX2_LUT5_S0_1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.OF
Info:  0.3 84.3    Net disp_ctrl.digit_index_MUX2_LUT5_S0_1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_I1 budget 0.117465 ns (30,17) -> (30,17)
Info:                Sink disp_ctrl.digit_index_MUX2_LUT5_S0_1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:171.43-171.68
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.13-163.15
Info:  0.5 84.8  Source disp_ctrl.digit_index_MUX2_LUT5_S0_1_O_MUX2_LUT8_O_I1_MUX2_LUT7_O_LC.OF
Info:  0.3 85.1    Net disp_ctrl.digit_index_MUX2_LUT5_S0_1_O_MUX2_LUT8_O_I1 budget 0.117465 ns (30,17) -> (30,17)
Info:                Sink disp_ctrl.digit_index_MUX2_LUT5_S0_1_O_MUX2_LUT8_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:169.13-169.15
Info:  0.7 85.8  Source disp_ctrl.digit_index_MUX2_LUT5_S0_1_O_MUX2_LUT8_O_LC.OF
Info:  1.4 87.2    Net bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_11_SUM_MUX2_LUT5_S0_O_LUT4_I1_F[1] budget 0.117465 ns (30,17) -> (28,16)
Info:                Sink bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_11_SUM_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC.B
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 88.3  Source bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_11_SUM_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3 88.6    Net bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_11_SUM_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_I1 budget 0.073634 ns (28,16) -> (28,16)
Info:                Sink bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_11_SUM_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:158.41-158.66
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2 88.8  Source bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_11_SUM_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0_MUX2_LUT5_O_LC.OF
Info:  0.3 89.1    Net bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_11_SUM_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_I0 budget 0.073634 ns (28,16) -> (28,16)
Info:                Sink bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_11_SUM_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.I0
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:165.42-165.67
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:157.9-157.11
Info:  0.4 89.5  Source bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_11_SUM_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1_MUX2_LUT6_O_LC.OF
Info:  0.3 89.8    Net bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_11_SUM_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT6_S0_O_MUX2_LUT7_O_I1 budget 0.073634 ns (28,16) -> (28,16)
Info:                Sink bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_11_SUM_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT6_S0_O_MUX2_LUT7_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:163.13-163.15
Info:  0.5 90.3  Source bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_11_SUM_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT6_S0_O_MUX2_LUT7_O_LC.OF
Info:  5.7 96.1    Net bcd_converter.temp_MUX2_LUT6_O_9_S0_ALU_SUM_COUT_ALU_COUT_SUM_LUT4_I1_F_MUX2_LUT5_I1_O_LUT2_F_I1_ALU_SUM_COUT_ALU_COUT_11_SUM_MUX2_LUT5_S0_O_LUT4_I1_F_MUX2_LUT6_S0_O[3] budget 0.073634 ns (28,16) -> (41,6)
Info:                Sink disp_ctrl.b_LUT4_F_LC.B
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1 97.2  Source disp_ctrl.b_LUT4_F_LC.F
Info:  2.2 99.4    Net seg[5] budget 0.054427 ns (41,6) -> (41,0)
Info:                Sink b_OBUF_O$iob.I
Info:                Defined in:
Info:                  ../design/module_top_keyboard.sv:26.17-26.20
Info: 30.6 ns logic, 68.8 ns routing

Info: Critical path report for cross-domain path 'posedge slow_clk' -> '<async>':
Info: curr total
Info:  0.5  0.5  Source scanner_inst.col_shift_reg_DFFRE_Q_DFFLC.Q
Info:  0.9  1.3    Net debounce_3_inst.stable_LUT4_I0_F[2] budget 36.579037 ns (18,21) -> (17,20)
Info:                Sink decoder_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC.D
Info:                Defined in:
Info:                  ../design/module_top_keyboard.sv:56.13-62.6
Info:                  ../design/scanner.sv:5.24-5.37
Info:  0.6  2.0  Source decoder_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I1_LUT4_F_LC.F
Info:  0.3  2.3    Net decoder_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_I1 budget 8.551509 ns (17,20) -> (17,20)
Info:                Sink decoder_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2  2.5  Source decoder_inst.key_value_LUT4_F_I2_MUX2_LUT5_O_LC.OF
Info:  1.8  4.3    Net decoder_inst.key_value_LUT4_F_I1[2] budget 8.551509 ns (17,20) -> (17,20)
Info:                Sink teclado_decimal_inst.key_pressed_prev_LUT2_I1_F_LUT2_I0_F_LUT2_F_LC.B
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1  5.4  Source teclado_decimal_inst.key_pressed_prev_LUT2_I1_F_LUT2_I0_F_LUT2_F_LC.F
Info:  1.9  7.3    Net debounce_1_inst.stable_LUT4_I0_2_F[4] budget 6.621607 ns (17,20) -> (9,20)
Info:                Sink teclado_decimal_inst.key_value_LUT3_F_LC.C
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8  8.2  Source teclado_decimal_inst.key_value_LUT3_F_LC.F
Info:  3.1 11.3    Net key[3] budget 5.381006 ns (9,20) -> (0,21)
Info:                Sink led_OBUF_O$iob.I
Info:                Defined in:
Info:                  ../design/module_top_keyboard.sv:73.27-86.6
Info:                  ../design/teclado_decimal_input.sv:5.23-5.32
Info: 3.2 ns logic, 8.1 ns routing

Info: Critical path report for cross-domain path 'posedge slow_clk' -> 'posedge debounce_1_inst.clk':
Info: curr total
Info:  0.5  0.5  Source scanner_inst.col_shift_reg_DFFRE_Q_1_DFFLC.Q
Info:  0.4  0.9    Net debounce_3_inst.stable_LUT4_I0_F[1] budget 36.579037 ns (18,20) -> (18,20)
Info:                Sink decoder_inst.key_value_LUT4_F_I3_LUT4_F_I2_LUT2_F_LC.B
Info:                Defined in:
Info:                  ../design/module_top_keyboard.sv:56.13-62.6
Info:                  ../design/scanner.sv:5.24-5.37
Info:  1.1  2.0  Source decoder_inst.key_value_LUT4_F_I3_LUT4_F_I2_LUT2_F_LC.F
Info:  0.3  2.3    Net decoder_inst.key_value_LUT4_F_I3_LUT4_F_I2[1] budget 17.740519 ns (18,20) -> (18,20)
Info:                Sink debounce_1_inst.stable_LUT4_I0_2_F_LUT4_F_1_LC.B
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1  3.4  Source debounce_1_inst.stable_LUT4_I0_2_F_LUT4_F_1_LC.F
Info:  0.4  3.8    Net debounce_1_inst.stable_LUT4_I0_2_F[3] budget 11.461013 ns (18,20) -> (17,20)
Info:                Sink teclado_decimal_inst.key_value_MUX2_LUT5_O_1_I1_LUT4_F_LC.D
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.6  4.4  Source teclado_decimal_inst.key_value_MUX2_LUT5_O_1_I1_LUT4_F_LC.F
Info:  0.3  4.8    Net teclado_decimal_inst.key_value_MUX2_LUT5_O_1_I1 budget 6.716207 ns (17,20) -> (17,20)
Info:                Sink teclado_decimal_inst.key_value_MUX2_LUT5_O_1_LC.I1
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:151.13-151.15
Info:  0.2  4.9  Source teclado_decimal_inst.key_value_MUX2_LUT5_O_1_LC.OF
Info:  0.4  5.3    Net key[0] budget 6.716207 ns (17,20) -> (17,20)
Info:                Sink teclado_decimal_inst.key_pressed_prev_LUT2_I1_F_LUT2_F_LC.A
Info:                Defined in:
Info:                  ../design/module_top_keyboard.sv:73.27-86.6
Info:                  ../design/teclado_decimal_input.sv:5.23-5.32
Info:  1.0  6.4  Source teclado_decimal_inst.key_pressed_prev_LUT2_I1_F_LUT2_F_LC.F
Info:  1.4  7.7    Net teclado_decimal_inst.key_pressed_prev_LUT2_I1_F[1] budget 5.425006 ns (17,20) -> (14,21)
Info:                Sink teclado_decimal_inst.multi_DFFRE_Q_RESET_LUT3_I0_I1_LUT2_I0_F_LUT3_F_LC.B
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  1.1  8.8  Source teclado_decimal_inst.multi_DFFRE_Q_RESET_LUT3_I0_I1_LUT2_I0_F_LUT3_F_LC.F
Info:  0.3  9.2    Net teclado_decimal_inst.multi_DFFRE_Q_RESET[2] budget 4.493148 ns (14,21) -> (14,21)
Info:                Sink teclado_decimal_inst.multi_DFFRE_Q_RESET_LUT3_I0_LC.C
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.8 10.0  Source teclado_decimal_inst.multi_DFFRE_Q_RESET_LUT3_I0_LC.F
Info:  0.3 10.3    Net teclado_decimal_inst.estado_DFF_Q_D_LUT4_F_I2[2] budget 3.828755 ns (14,21) -> (14,21)
Info:                Sink teclado_decimal_inst.estado_DFF_Q_3_D_LUT3_F_LC.A
Info:                Defined in:
Info:                  C:\Users\coghi\DOWNLO~1\OSS-CA~1\bin\../share/yosys/gowin/cells_map.v:130.20-130.21
Info:  0.0 10.3  Setup teclado_decimal_inst.estado_DFF_Q_3_D_LUT3_F_LC.A
Info: 6.4 ns logic, 3.9 ns routing

Info: Max frequency for clock 'debounce_1_inst.clk': 84.41 MHz (PASS at 27.00 MHz)
Info: Max frequency for clock            'slow_clk': 741.29 MHz (PASS at 27.00 MHz)

Info: Max delay <async>                     -> <async>                    : 13.89 ns
Info: Max delay <async>                     -> posedge debounce_1_inst.clk: 11.02 ns
Info: Max delay posedge debounce_1_inst.clk -> <async>                    : 99.36 ns
Info: Max delay posedge slow_clk            -> <async>                    : 11.30 ns
Info: Max delay posedge slow_clk            -> posedge debounce_1_inst.clk: 10.32 ns

Info: Slack histogram:
Info:  legend: * represents 21 endpoint(s)
Info:          + represents [1,21) endpoint(s)
Info: [-62318, -57373) |*+
Info: [-57373, -52428) |+
Info: [-52428, -47483) |+
Info: [-47483, -42538) |+
Info: [-42538, -37593) |*+
Info: [-37593, -32648) |*+
Info: [-32648, -27703) |********+
Info: [-27703, -22758) |*****+
Info: [-22758, -17813) |*******************+
Info: [-17813, -12868) |***********+
Info: [-12868,  -7923) |*+
Info: [ -7923,  -2978) |********+
Info: [ -2978,   1967) |******+
Info: [  1967,   6912) |**************+
Info: [  6912,  11857) |******+
Info: [ 11857,  16802) |**+
Info: [ 16802,  21747) |*******+
Info: [ 21747,  26692) |********************************+
Info: [ 26692,  31637) |*************************************+
Info: [ 31637,  36582) |************************************************************ 

Info: Program finished normally.
