<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: AArch64Disassembler.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('AArch64Disassembler_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">AArch64Disassembler.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64Disassembler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- AArch64Disassembler.cpp - Disassembler for AArch64 ISA -------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file contains the functions necessary to decode AArch64 instruction</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// bitpatterns into MCInsts (with the help of TableGenerated information from</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">// the instruction definitions).</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;</div><div class="line"><a name="l00016"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   16</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;arm-disassembler&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;</div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64_8h.html">AArch64.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64BaseInfo_8h.html">Utils/AArch64BaseInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInst_8h.html">llvm/MC/MCInst.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCInstrDesc_8h.html">llvm/MC/MCInstrDesc.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCExpr_8h.html">llvm/MC/MCExpr.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCContext_8h.html">llvm/MC/MCContext.h</a>&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCDisassembler_8h.html">llvm/MC/MCDisassembler.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCFixedLenDisassembler_8h.html">llvm/MC/MCFixedLenDisassembler.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MemoryObject_8h.html">llvm/Support/MemoryObject.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ErrorHandling_8h.html">llvm/Support/ErrorHandling.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegistry_8h.html">llvm/Support/TargetRegistry.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;</div><div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a1ea537a84670ffb15a7db2a440e155a5">   36</a></span>&#160;<span class="keyword">typedef</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">MCDisassembler::DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a1ea537a84670ffb15a7db2a440e155a5">DecodeStatus</a>;</div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="keyword">namespace </span>{<span class="comment"></span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">/// AArch64 disassembler for all AArch64 platforms.</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"></span><span class="keyword">class </span>AArch64Disassembler : <span class="keyword">public</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> {</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <a class="code" href="classllvm_1_1OwningPtr.html">OwningPtr&lt;const MCRegisterInfo&gt;</a> RegInfo;</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="keyword">public</span>:<span class="comment"></span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">  /// Initializes the disassembler.</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">  ///</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"></span>  AArch64Disassembler(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *Info)</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;    : <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a>(STI), RegInfo(Info) {</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;  }</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  ~AArch64Disassembler() {}</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">  /// See MCDisassembler.</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> getInstruction(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;instr,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                              uint64_t &amp;<a class="code" href="Target_2README_8txt.html#a02def7c594e9f19ff247ed0bf33d1c30">size</a>,</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MemoryObject.html">MemoryObject</a> &amp;region,</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;                              uint64_t address,</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;                              <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;vStream,</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;                              <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;cStream) <span class="keyword">const</span>;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCRegisterInfo.html">MCRegisterInfo</a> *getRegInfo()<span class="keyword"> const </span>{ <span class="keywordflow">return</span> RegInfo.<a class="code" href="classllvm_1_1OwningPtr.html#a89ff786da2c3247bab265b9c8fc861b2">get</a>(); }</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;};</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;}</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">// Forward-declarations used in the auto-generated files.</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                                         uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<a class="code" href="AArch64Disassembler_8cpp.html#a500bcafc40e0c2b36349a6565d5d14fa">DecodeGPR64xspRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                            uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;                                         uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<a class="code" href="AArch64Disassembler_8cpp.html#a9789479978c6c99813828e36402de159">DecodeGPR32wspRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                            uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a82655fe8e468acef5458d30a0dd01cbb">DecodeFPR8RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;                                         uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a9152f5af0088cc4251fc9445ef525e8d">DecodeFPR16RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                                         uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a0f66f6db096c8df0bcaeb73531ce0f58">DecodeFPR32RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                         uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                         uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a81f2356860f0e0d403f1d4b78934472e">DecodeFPR64LoRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;                                         uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;                                              <span class="keywordtype">unsigned</span> RegNo, uint64_t Address,</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a466a7bf42fa5d87f9076d560dcbabf2a">DecodeFPR128LoRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;                                                <span class="keywordtype">unsigned</span> RegNo, uint64_t Address,</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;                                                <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a6f68ac8d624054255c0906d76781d702">DecodeGPR64noxzrRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;                                                  <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;                                                  uint64_t Address,</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;                                                  <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a5d91cd947ed6a1458e5b5479e0bfbdf7">DecodeDPairRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#aabe21afbde49a3eda1caaf8b836c738a">DecodeQPairRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ae243ed51d42dc9cef4294a2ff08ea194">DecodeDTripleRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;                                               <span class="keywordtype">unsigned</span> RegNo, uint64_t Address,</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#aeece943a0c7c7517c83fcd8a06f70124">DecodeQTripleRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;                                               <span class="keywordtype">unsigned</span> RegNo, uint64_t Address,</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ade216b6da17dba0b00334260c2b29bc3">DecodeDQuadRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a795b9599dd2fd15b5976db8470e7ae7c">DecodeQQuadRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a09aa7a3ec6211eb03aca5bba3b9451c0">DecodeAddrRegExtendOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;                                               <span class="keywordtype">unsigned</span> OptionHiS,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;                                               uint64_t Address,</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ada953df62b21cd92f6713d1bfacc3faf">DecodeBitfield32ImmOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;                                               <span class="keywordtype">unsigned</span> Imm6Bits,</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;                                               uint64_t Address,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ac370e71b8f01ade4d4d754017f0b1e07">DecodeCVT32FixedPosOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;                                               <span class="keywordtype">unsigned</span> Imm6Bits,</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                                               uint64_t Address,</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ae0bf6059662fd2d1ee74f34d8e13372f">DecodeFPZeroOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;                                        <span class="keywordtype">unsigned</span> RmBits,</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;                                        uint64_t Address,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                                        <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a19aeb00e238355f8631190904bf54f17">DecodeShiftRightImm8</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;                                         uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ae290d23a946947a045a22415c3cc7dfa">DecodeShiftRightImm16</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;                                          uint64_t Address,</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#adf8b40a1f145affef96f8bd78f67ab9d">DecodeShiftRightImm32</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;                                          uint64_t Address,</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ae60fbabe62b2954591a0cec4dd085886">DecodeShiftRightImm64</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;                                          uint64_t Address,</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a5549d343c28e48fbbcfe41badd36c723">DecodeShiftLeftImm8</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;                                        uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a49aa62f6f6ffa0f05fb0c58ce2a61a83">DecodeShiftLeftImm16</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                                         uint64_t Address,</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;                                         <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a9ce1c3e0a493459144a2d4c54598669c">DecodeShiftLeftImm32</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;                                         uint64_t Address,</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;                                         <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a01b223050f1f2c236b965784b64a5574">DecodeShiftLeftImm64</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;                                         uint64_t Address,</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;                                         <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;<span class="keyword">template</span>&lt;<span class="keywordtype">int</span> RegW<span class="keywordtype">id</span>th&gt;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a5e57a1315c1e3eaafb00ffb0702e3bed">DecodeMoveWideImmOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;                                             <span class="keywordtype">unsigned</span> FullImm,</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keyword">template</span>&lt;<span class="keywordtype">int</span> RegW<span class="keywordtype">id</span>th&gt;</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#aee0294fb50830edcaff8d3d6e2b867be">DecodeLogicalImmOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;                                            <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>,</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;                                            uint64_t Address,</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a37cea43a3a3b218ae353885494592081">DecodeRegExtendOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;                                           <span class="keywordtype">unsigned</span> ShiftAmount,</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;                                           uint64_t Address,</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                           <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;<span class="keyword">template</span> &lt;A64SE::ShiftExtSpecifiers Ext, <span class="keywordtype">bool</span> IsHalf&gt;</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<a class="code" href="AArch64Disassembler_8cpp.html#afe40ba67c45f600d19f56f914e03386e">DecodeNeonMovImmShiftOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> ShiftAmount,</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;                             uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a2e3c470d348befc6ea83ce375619a38f">Decode32BitShiftOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;                                            <span class="keywordtype">unsigned</span> ShiftAmount,</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;                                            uint64_t Address,</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a60d20c1f4e050c26cf8d02863e525cf5">DecodeBitfieldInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;                                              uint64_t Address,</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a1af780a9281f87068aad9670da6994d7">DecodeFMOVLaneInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;                                              uint64_t Address,</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a2820dee87c5e62c16f606a098d5dbe9c">DecodeLDSTPairInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;                                              <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;                                              uint64_t Address,</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a138716ba446c561ec6f232c8ff86a52a">DecodeLoadPairExclusiveInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                                                       <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                                                       uint64_t Address,</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;                                                       <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> SomeNamedImmMapper&gt;</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a92aea5dc8d38c92be6943a5796f2a0b9">DecodeNamedImmOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;                                          <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;                                          uint64_t Address,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<a class="code" href="AArch64Disassembler_8cpp.html#ac16cef83e9c52f15e183e06025618d89">DecodeSysRegOperand</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1A64SysReg_1_1SysRegMapper.html">A64SysReg::SysRegMapper</a> &amp;InstMapper,</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;                    <a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;                    uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a47d64b4bfd4737478fcc6dbd13c755ac">DecodeMRSOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                     <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;                                     uint64_t Address,</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;                                     <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a489eaac5c39bb04b63641b8196269ee5">DecodeMSROperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;                                     <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;                                     uint64_t Address,</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;                                     <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a607770d5c0b7cc57db00cc3d666f4abe">DecodeSingleIndexedInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;                                                   <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;                                                   uint64_t Address,</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;                                                   <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a1327f30a1a9ba1627100746e6b2341b1">DecodeVLDSTPostInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                                               uint64_t Address,</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a34c29f55f0727619870b27cb4087166b">DecodeVLDSTLanePostInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                                                   uint64_t Address,</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;                                                   <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a482f6383e14ac755131364737462bd4e">DecodeSHLLInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;                                          uint64_t Address,</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder);</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64Disassembler_8cpp.html#a5d37f23ec6bf93da60e38fda41e9a83d">Check</a>(<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> &amp;Out, <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>);</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;<span class="preprocessor">#include &quot;AArch64GenDisassemblerTables.inc&quot;</span></div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="preprocessor">#include &quot;AArch64GenInstrInfo.inc&quot;</span></div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;</div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a5d37f23ec6bf93da60e38fda41e9a83d">  250</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="AArch64Disassembler_8cpp.html#a5d37f23ec6bf93da60e38fda41e9a83d">Check</a>(<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> &amp;Out, <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>) {</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="keywordflow">switch</span> (In) {</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>:</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;      <span class="comment">// Out stays the same.</span></div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">MCDisassembler::SoftFail</a>:</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;      Out = <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>:</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;      Out = <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">In</a>;</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;  }</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid DecodeStatus!&quot;</span>);</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;}</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;<a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> AArch64Disassembler::getInstruction(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, uint64_t &amp;Size,</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MemoryObject.html">MemoryObject</a> &amp;<a class="code" href="classllvm_1_1Region.html">Region</a>,</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                                                 uint64_t Address,</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                                                 <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;os,</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;                                                 <a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;cs)<span class="keyword"> const </span>{</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  CommentStream = &amp;cs;</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;  uint8_t bytes[4];</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;  <span class="comment">// We want to read exactly 4 bytes of data.</span></div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">if</span> (Region.<a class="code" href="classllvm_1_1MemoryObject.html#ac7b2161b93e6fcd06d295196b06a2852">readBytes</a>(Address, 4, bytes) == -1) {</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    Size = 0;</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;  }</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;  <span class="comment">// Encoded as a small-endian 32-bit word in the stream.</span></div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;  uint32_t insn = (bytes[3] &lt;&lt; 24) |</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;    (bytes[2] &lt;&lt; 16) |</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;    (bytes[1] &lt;&lt;  8) |</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;    (bytes[0] &lt;&lt;  0);</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="comment">// Calling the auto-generated decoder function.</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a> = <a class="code" href="X86DisassemblerDecoder_8c.html#a6c71d4e276f8fe7ce11b7a8456821d7c">decodeInstruction</a>(DecoderTableA6432, MI, insn, Address,</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;                                          <span class="keyword">this</span>, STI);</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">if</span> (result != <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>) {</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;    Size = 4;</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a>;</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  }</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  MI.<a class="code" href="classllvm_1_1MCInst.html#aecd4e9369c30b88c8e528489f69e0c8e">clear</a>();</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  Size = 0;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;}</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;</div><div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">  299</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(<span class="keyword">const</span> <span class="keywordtype">void</span> *D, <span class="keywordtype">unsigned</span> RC, <span class="keywordtype">unsigned</span> RegNo) {</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;  <span class="keyword">const</span> AArch64Disassembler *Dis = <span class="keyword">static_cast&lt;</span><span class="keyword">const </span>AArch64Disassembler*<span class="keyword">&gt;</span>(D);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;  <span class="keywordflow">return</span> Dis-&gt;getRegInfo()-&gt;getRegClass(RC).getRegister(RegNo);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;}</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">  304</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;                                        uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  uint16_t <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(Decoder, AArch64::GPR64RegClassID, RegNo);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(Register));</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;}</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div><div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a500bcafc40e0c2b36349a6565d5d14fa">  315</a></span>&#160;<a class="code" href="AArch64Disassembler_8cpp.html#a500bcafc40e0c2b36349a6565d5d14fa">DecodeGPR64xspRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;                            uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;  uint16_t <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(Decoder, AArch64::GPR64xspRegClassID, RegNo);</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(Register));</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;}</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div><div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">  325</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;  uint16_t <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(Decoder, AArch64::GPR32RegClassID, RegNo);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(Register));</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;}</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div><div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a9789479978c6c99813828e36402de159">  337</a></span>&#160;<a class="code" href="AArch64Disassembler_8cpp.html#a9789479978c6c99813828e36402de159">DecodeGPR32wspRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;                            uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;  uint16_t <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(Decoder, AArch64::GPR32wspRegClassID, RegNo);</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(Register));</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;}</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div><div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a82655fe8e468acef5458d30a0dd01cbb">  348</a></span>&#160;<a class="code" href="AArch64Disassembler_8cpp.html#a82655fe8e468acef5458d30a0dd01cbb">DecodeFPR8RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                            uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  uint16_t <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(Decoder, AArch64::FPR8RegClassID, RegNo);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(Register));</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;}</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div><div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a9152f5af0088cc4251fc9445ef525e8d">  359</a></span>&#160;<a class="code" href="AArch64Disassembler_8cpp.html#a9152f5af0088cc4251fc9445ef525e8d">DecodeFPR16RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;                            uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;  uint16_t <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(Decoder, AArch64::FPR16RegClassID, RegNo);</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(Register));</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;}</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div><div class="line"><a name="l00371"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a0f66f6db096c8df0bcaeb73531ce0f58">  371</a></span>&#160;<a class="code" href="AArch64Disassembler_8cpp.html#a0f66f6db096c8df0bcaeb73531ce0f58">DecodeFPR32RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;                            uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;  uint16_t <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(Decoder, AArch64::FPR32RegClassID, RegNo);</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(Register));</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;}</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div><div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">  382</a></span>&#160;<a class="code" href="AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;                            uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;  uint16_t <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(Decoder, AArch64::FPR64RegClassID, RegNo);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(Register));</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;}</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div><div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a81f2356860f0e0d403f1d4b78934472e">  393</a></span>&#160;<a class="code" href="AArch64Disassembler_8cpp.html#a81f2356860f0e0d403f1d4b78934472e">DecodeFPR64LoRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;                            uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 15)</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a>(Inst, RegNo, Address, Decoder);</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;}</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div><div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">  402</a></span>&#160;<a class="code" href="AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;                            uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;  uint16_t <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(Decoder, AArch64::FPR128RegClassID, RegNo);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(Register));</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;}</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div><div class="line"><a name="l00413"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a466a7bf42fa5d87f9076d560dcbabf2a">  413</a></span>&#160;<a class="code" href="AArch64Disassembler_8cpp.html#a466a7bf42fa5d87f9076d560dcbabf2a">DecodeFPR128LoRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;                            uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 15)</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, RegNo, Address, Decoder);</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;}</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a6f68ac8d624054255c0906d76781d702">  421</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a6f68ac8d624054255c0906d76781d702">DecodeGPR64noxzrRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;                                                  <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;                                                  uint64_t Address,</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;                                                  <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 30)</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;  uint16_t <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(Decoder, AArch64::GPR64noxzrRegClassID, RegNo);</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(Register));</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;}</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;</div><div class="line"><a name="l00433"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ab6daf3dfa1ac4e74f35e187c4dea74f4">  433</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ab6daf3dfa1ac4e74f35e187c4dea74f4">DecodeRegisterClassByID</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;                                            <span class="keywordtype">unsigned</span> RegID,</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;  <span class="keywordflow">if</span> (RegNo &gt; 31)</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  uint16_t <a class="code" href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a> = <a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>(Decoder, RegID, RegNo);</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">MCOperand::CreateReg</a>(Register));</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;}</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;</div><div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a5d91cd947ed6a1458e5b5479e0bfbdf7">  444</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a5d91cd947ed6a1458e5b5479e0bfbdf7">DecodeDPairRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#ab6daf3dfa1ac4e74f35e187c4dea74f4">DecodeRegisterClassByID</a>(Inst, RegNo, AArch64::DPairRegClassID,</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;                                 Decoder);</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;}</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;</div><div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#aabe21afbde49a3eda1caaf8b836c738a">  451</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#aabe21afbde49a3eda1caaf8b836c738a">DecodeQPairRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#ab6daf3dfa1ac4e74f35e187c4dea74f4">DecodeRegisterClassByID</a>(Inst, RegNo, AArch64::QPairRegClassID,</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;                                 Decoder);</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;}</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;</div><div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ae243ed51d42dc9cef4294a2ff08ea194">  458</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ae243ed51d42dc9cef4294a2ff08ea194">DecodeDTripleRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;                                               <span class="keywordtype">unsigned</span> RegNo, uint64_t Address,</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#ab6daf3dfa1ac4e74f35e187c4dea74f4">DecodeRegisterClassByID</a>(Inst, RegNo, AArch64::DTripleRegClassID,</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;                                 Decoder);</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;}</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;</div><div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#aeece943a0c7c7517c83fcd8a06f70124">  465</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#aeece943a0c7c7517c83fcd8a06f70124">DecodeQTripleRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;                                               <span class="keywordtype">unsigned</span> RegNo, uint64_t Address,</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#ab6daf3dfa1ac4e74f35e187c4dea74f4">DecodeRegisterClassByID</a>(Inst, RegNo, AArch64::QTripleRegClassID,</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;                                 Decoder);</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;}</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ade216b6da17dba0b00334260c2b29bc3">  472</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ade216b6da17dba0b00334260c2b29bc3">DecodeDQuadRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#ab6daf3dfa1ac4e74f35e187c4dea74f4">DecodeRegisterClassByID</a>(Inst, RegNo, AArch64::DQuadRegClassID,</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;                                 Decoder);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;}</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;</div><div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a795b9599dd2fd15b5976db8470e7ae7c">  479</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a795b9599dd2fd15b5976db8470e7ae7c">DecodeQQuadRegisterClass</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> RegNo,</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#ab6daf3dfa1ac4e74f35e187c4dea74f4">DecodeRegisterClassByID</a>(Inst, RegNo, AArch64::QQuadRegClassID,</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;                                 Decoder);</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;}</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;</div><div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a09aa7a3ec6211eb03aca5bba3b9451c0">  486</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a09aa7a3ec6211eb03aca5bba3b9451c0">DecodeAddrRegExtendOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;                                               <span class="keywordtype">unsigned</span> OptionHiS,</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;                                               uint64_t Address,</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <span class="comment">// Option{1} must be 1. OptionHiS is made up of {Option{2}, Option{1},</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="comment">// S}. Hence we want to check bit 1.</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;  <span class="keywordflow">if</span> (!(OptionHiS &amp; 2))</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(OptionHiS));</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;}</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;</div><div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ada953df62b21cd92f6713d1bfacc3faf">  499</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ada953df62b21cd92f6713d1bfacc3faf">DecodeBitfield32ImmOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;                                               <span class="keywordtype">unsigned</span> Imm6Bits,</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;                                               uint64_t Address,</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="comment">// In the 32-bit variant, bit 6 must be zero. I.e. the immediate must be</span></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;  <span class="comment">// between 0 and 31.</span></div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordflow">if</span> (Imm6Bits &gt; 31)</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(Imm6Bits));</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;}</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;</div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ac370e71b8f01ade4d4d754017f0b1e07">  512</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ac370e71b8f01ade4d4d754017f0b1e07">DecodeCVT32FixedPosOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;                                               <span class="keywordtype">unsigned</span> Imm6Bits,</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;                                               uint64_t Address,</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;  <span class="comment">// 1 &lt;= Imm &lt;= 32. Encoded as 64 - Imm so: 63 &gt;= Encoded &gt;= 32.</span></div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keywordflow">if</span> (Imm6Bits &lt; 32)</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(Imm6Bits));</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;}</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;</div><div class="line"><a name="l00524"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ae0bf6059662fd2d1ee74f34d8e13372f">  524</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ae0bf6059662fd2d1ee74f34d8e13372f">DecodeFPZeroOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;                                        <span class="keywordtype">unsigned</span> RmBits,</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;                                        uint64_t Address,</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                                        <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;  <span class="comment">// Any bits are valid in the instruction (they&#39;re architecturally ignored),</span></div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;  <span class="comment">// but a code generator should insert 0.</span></div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(0));</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;}</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;</div><div class="line"><a name="l00534"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a19aeb00e238355f8631190904bf54f17">  534</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a19aeb00e238355f8631190904bf54f17">DecodeShiftRightImm8</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                                         uint64_t Address,</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                                         <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(8 - Val));</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;}</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;</div><div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ae290d23a946947a045a22415c3cc7dfa">  541</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ae290d23a946947a045a22415c3cc7dfa">DecodeShiftRightImm16</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;                                          uint64_t Address,</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(16 - Val));</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;}</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#adf8b40a1f145affef96f8bd78f67ab9d">  548</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#adf8b40a1f145affef96f8bd78f67ab9d">DecodeShiftRightImm32</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;                                          uint64_t Address,</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(32 - Val));</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;}</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;</div><div class="line"><a name="l00555"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ae60fbabe62b2954591a0cec4dd085886">  555</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ae60fbabe62b2954591a0cec4dd085886">DecodeShiftRightImm64</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;                                          uint64_t Address,</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(64 - Val));</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;}</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;</div><div class="line"><a name="l00562"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a5549d343c28e48fbbcfe41badd36c723">  562</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a5549d343c28e48fbbcfe41badd36c723">DecodeShiftLeftImm8</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                                        uint64_t Address,</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;                                        <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;  <span class="keywordflow">if</span> (Val &gt; 7)</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(Val));</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;}</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;</div><div class="line"><a name="l00572"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a49aa62f6f6ffa0f05fb0c58ce2a61a83">  572</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a49aa62f6f6ffa0f05fb0c58ce2a61a83">DecodeShiftLeftImm16</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;                                         uint64_t Address,</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;                                         <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="keywordflow">if</span> (Val &gt; 15)</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(Val));</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;}</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a9ce1c3e0a493459144a2d4c54598669c">  582</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a9ce1c3e0a493459144a2d4c54598669c">DecodeShiftLeftImm32</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;                                         uint64_t Address,</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;                                         <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;  <span class="keywordflow">if</span> (Val &gt; 31)</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(Val));</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;}</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;</div><div class="line"><a name="l00592"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a01b223050f1f2c236b965784b64a5574">  592</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a01b223050f1f2c236b965784b64a5574">DecodeShiftLeftImm64</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;                                         uint64_t Address,</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;                                         <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <span class="keywordflow">if</span> (Val &gt; 63)</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(Val));</div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;}</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="keyword">template</span>&lt;<span class="keywordtype">int</span> RegW<span class="keywordtype">id</span>th&gt;</div><div class="line"><a name="l00603"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a5e57a1315c1e3eaafb00ffb0702e3bed">  603</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a5e57a1315c1e3eaafb00ffb0702e3bed">DecodeMoveWideImmOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;                                             <span class="keywordtype">unsigned</span> FullImm,</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;                                             uint64_t Address,</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                                             <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac21c0e218a109e1353d239807dd4f3c9">Imm16</a> = FullImm &amp; 0xffff;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a> = FullImm &gt;&gt; 16;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <span class="keywordflow">if</span> (RegWidth == 32 &amp;&amp; Shift &gt; 1) <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(Imm16));</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(Shift));</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;}</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="keyword">template</span>&lt;<span class="keywordtype">int</span> RegW<span class="keywordtype">id</span>th&gt;</div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#aee0294fb50830edcaff8d3d6e2b867be">  618</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#aee0294fb50830edcaff8d3d6e2b867be">DecodeLogicalImmOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                                            <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">Bits</a>,</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;                                            uint64_t Address,</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  uint64_t Imm;</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm_1_1A64Imms.html#afa69841599c3d8a276c779c197002daf">A64Imms::isLogicalImmBits</a>(RegWidth, Bits, Imm))</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(Bits));</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;}</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a37cea43a3a3b218ae353885494592081">  631</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a37cea43a3a3b218ae353885494592081">DecodeRegExtendOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;                                           <span class="keywordtype">unsigned</span> ShiftAmount,</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;                                           uint64_t Address,</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;                                           <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;  <span class="comment">// Only values 0-4 are valid for this 3-bit field</span></div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="keywordflow">if</span> (ShiftAmount &gt; 4)</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(ShiftAmount));</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;}</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;</div><div class="line"><a name="l00643"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a2e3c470d348befc6ea83ce375619a38f">  643</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a2e3c470d348befc6ea83ce375619a38f">Decode32BitShiftOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;                                            <span class="keywordtype">unsigned</span> ShiftAmount,</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;                                            uint64_t Address,</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                                            <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="comment">// Only values below 32 are valid for a 32-bit register</span></div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="keywordflow">if</span> (ShiftAmount &gt; 31)</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(ShiftAmount));</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;}</div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;</div><div class="line"><a name="l00655"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a60d20c1f4e050c26cf8d02863e525cf5">  655</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a60d20c1f4e050c26cf8d02863e525cf5">DecodeBitfieldInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;                                              uint64_t Address,</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(Insn, 0, 5);</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(Insn, 5, 5);</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;  <span class="keywordtype">unsigned</span> ImmS = fieldFromInstruction(Insn, 10, 6);</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;  <span class="keywordtype">unsigned</span> ImmR = fieldFromInstruction(Insn, 16, 6);</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="keywordtype">unsigned</span> SF = fieldFromInstruction(Insn, 31, 1);</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;  <span class="comment">// Undef for 0b11 just in case it occurs. Don&#39;t want the compiler to optimise</span></div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="comment">// out assertions that it thinks should never be hit.</span></div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;  <span class="keyword">enum</span> OpcTypes { SBFM = 0, BFM, UBFM, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daab502f975742e9bff6d6dd7b49439b806">Undef</a> } Opc;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  Opc = (OpcTypes)fieldFromInstruction(Insn, 29, 2);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;  <span class="keywordflow">if</span> (!SF) {</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;    <span class="comment">// ImmR and ImmS must be between 0 and 31 for 32-bit instructions.</span></div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;    <span class="keywordflow">if</span> (ImmR &gt; 31 || ImmS &gt; 31)</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  }</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;  <span class="keywordflow">if</span> (SF) {</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rd, Address, Decoder);</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="comment">// BFM MCInsts use Rd as a source too.</span></div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;    <span class="keywordflow">if</span> (Opc == BFM) <a class="code" href="AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rd, Address, Decoder);</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rd, Address, Decoder);</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;    <span class="comment">// BFM MCInsts use Rd as a source too.</span></div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;    <span class="keywordflow">if</span> (Opc == BFM) <a class="code" href="AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rd, Address, Decoder);</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  }</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;  <span class="comment">// ASR and LSR have more specific patterns so they won&#39;t get here:</span></div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;  assert(!(ImmS == 31 &amp;&amp; !SF &amp;&amp; Opc != BFM)</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;         &amp;&amp; <span class="stringliteral">&quot;shift should have used auto decode&quot;</span>);</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;  assert(!(ImmS == 63 &amp;&amp; SF &amp;&amp; Opc != BFM)</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;         &amp;&amp; <span class="stringliteral">&quot;shift should have used auto decode&quot;</span>);</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;  <span class="comment">// Extension instructions similarly:</span></div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;  <span class="keywordflow">if</span> (Opc == SBFM &amp;&amp; ImmR == 0) {</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;    assert((ImmS != 7 &amp;&amp; ImmS != 15) &amp;&amp; <span class="stringliteral">&quot;extension got here&quot;</span>);</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;    assert((ImmS != 31 || SF == 0) &amp;&amp; <span class="stringliteral">&quot;extension got here&quot;</span>);</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Opc == UBFM &amp;&amp; ImmR == 0) {</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;    assert((SF != 0 || (ImmS != 7 &amp;&amp; ImmS != 15)) &amp;&amp; <span class="stringliteral">&quot;extension got here&quot;</span>);</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  }</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <span class="keywordflow">if</span> (Opc == UBFM) {</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="comment">// It might be a LSL instruction, which actually takes the shift amount</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="comment">// itself as an MCInst operand.</span></div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="keywordflow">if</span> (SF &amp;&amp; (ImmS + 1) % 64 == ImmR) {</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(AArch64::LSLxxi);</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(63 - ImmS));</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!SF &amp;&amp; (ImmS + 1) % 32 == ImmR) {</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(AArch64::LSLwwi);</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(31 - ImmS));</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    }</div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  }</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="comment">// Otherwise it&#39;s definitely either an extract or an insert depending on which</span></div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="comment">// of ImmR or ImmS is larger.</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="keywordtype">unsigned</span> ExtractOp, InsertOp;</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="keywordflow">default</span>: <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;unexpected instruction trying to decode bitfield&quot;</span>);</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <span class="keywordflow">case</span> SBFM:</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    ExtractOp = SF ? AArch64::SBFXxxii : AArch64::SBFXwwii;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;    InsertOp = SF ? AArch64::SBFIZxxii : AArch64::SBFIZwwii;</div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="keywordflow">case</span> BFM:</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;    ExtractOp = SF ? AArch64::BFXILxxii : AArch64::BFXILwwii;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    InsertOp = SF ? AArch64::BFIxxii : AArch64::BFIwwii;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;  <span class="keywordflow">case</span> UBFM:</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    ExtractOp = SF ? AArch64::UBFXxxii : AArch64::UBFXwwii;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;    InsertOp = SF ? AArch64::UBFIZxxii : AArch64::UBFIZwwii;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  }</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <span class="comment">// Otherwise it&#39;s a boring insert or extract</span></div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(ImmR));</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(ImmS));</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;  <span class="keywordflow">if</span> (ImmS &lt; ImmR)</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(InsertOp);</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">setOpcode</a>(ExtractOp);</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;}</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a1af780a9281f87068aad9670da6994d7">  747</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a1af780a9281f87068aad9670da6994d7">DecodeFMOVLaneInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;                                              uint64_t Address,</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;  <span class="comment">// This decoder exists to add the dummy Lane operand to the MCInst, which must</span></div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;  <span class="comment">// be 1 in assembly but has no other real manifestation.</span></div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(Insn, 0, 5);</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(Insn, 5, 5);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  <span class="keywordtype">unsigned</span> IsToVec = fieldFromInstruction(Insn, 16, 1);</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;  <span class="keywordflow">if</span> (IsToVec) {</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rd, Address, Decoder);</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rd, Address, Decoder);</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  }</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="comment">// Add the lane</span></div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(1));</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;}</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;</div><div class="line"><a name="l00771"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a2820dee87c5e62c16f606a098d5dbe9c">  771</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a2820dee87c5e62c16f606a098d5dbe9c">DecodeLDSTPairInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;                                              <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;                                              uint64_t Address,</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;                                              <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> Result = <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  <span class="keywordtype">unsigned</span> Rt = fieldFromInstruction(Insn, 0, 5);</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(Insn, 5, 5);</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;  <span class="keywordtype">unsigned</span> Rt2 = fieldFromInstruction(Insn, 10, 5);</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;  <span class="keywordtype">unsigned</span> SImm7 = fieldFromInstruction(Insn, 15, 7);</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  <span class="keywordtype">unsigned</span> L = fieldFromInstruction(Insn, 22, 1);</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;  <span class="keywordtype">unsigned</span> V = fieldFromInstruction(Insn, 26, 1);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  <span class="keywordtype">unsigned</span> Opc = fieldFromInstruction(Insn, 30, 2);</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  <span class="comment">// Not an official name, but it turns out that bit 23 distinguishes indexed</span></div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;  <span class="comment">// from non-indexed operations.</span></div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <span class="keywordtype">unsigned</span> Indexed = fieldFromInstruction(Insn, 23, 1);</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;  <span class="keywordflow">if</span> (Indexed &amp;&amp; L == 0) {</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="comment">// The MCInst for an indexed store has an out operand and 4 ins:</span></div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <span class="comment">//    Rn_wb, Rt, Rt2, Rn, Imm</span></div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a500bcafc40e0c2b36349a6565d5d14fa">DecodeGPR64xspRegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  }</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="comment">// You shouldn&#39;t load to the same register twice in an instruction...</span></div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;  <span class="keywordflow">if</span> (L &amp;&amp; Rt == Rt2)</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    Result = <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">MCDisassembler::SoftFail</a>;</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;  <span class="comment">// ... or do any operation that writes-back to a transfer register. But note</span></div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;  <span class="comment">// that &quot;stp xzr, xzr, [sp], #4&quot; is fine because xzr and sp are different.</span></div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;  <span class="keywordflow">if</span> (Indexed &amp;&amp; V == 0 &amp;&amp; Rn != 31 &amp;&amp; (Rt == Rn || Rt2 == Rn))</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    Result = <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">MCDisassembler::SoftFail</a>;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;  <span class="comment">// Exactly how we decode the MCInst&#39;s registers depends on the Opc and V</span></div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <span class="comment">// fields of the instruction. These also obviously determine the size of the</span></div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;  <span class="comment">// operation so we can fill in that information while we&#39;re at it.</span></div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;  <span class="keywordflow">if</span> (V) {</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;    <span class="comment">// The instruction operates on the FP/SIMD registers</span></div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#a0f66f6db096c8df0bcaeb73531ce0f58">DecodeFPR32RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#a0f66f6db096c8df0bcaeb73531ce0f58">DecodeFPR32RegisterClass</a>(Inst, Rt2, Address, Decoder);</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a>(Inst, Rt2, Address, Decoder);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rt2, Address, Decoder);</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    }</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rt2, Address, Decoder);</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;      assert(L &amp;&amp; <span class="stringliteral">&quot;unexpected \&quot;store signed\&quot; attempt&quot;</span>);</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rt2, Address, Decoder);</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rt2, Address, Decoder);</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    }</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  }</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  <span class="keywordflow">if</span> (Indexed &amp;&amp; L == 1) {</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <span class="comment">// The MCInst for an indexed load has 3 out operands and an 3 ins:</span></div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <span class="comment">//    Rt, Rt2, Rn_wb, Rt2, Rn, Imm</span></div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a500bcafc40e0c2b36349a6565d5d14fa">DecodeGPR64xspRegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  }</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#a500bcafc40e0c2b36349a6565d5d14fa">DecodeGPR64xspRegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(SImm7));</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;  <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;}</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;</div><div class="line"><a name="l00855"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a3c2dbeffe6d2b0238b0b1a178c27edea">  855</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a138716ba446c561ec6f232c8ff86a52a">DecodeLoadPairExclusiveInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;                                                       uint32_t Val,</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;                                                       uint64_t Address,</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;                                                       <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;  <span class="keywordtype">unsigned</span> Rt = fieldFromInstruction(Val, 0, 5);</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(Val, 5, 5);</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  <span class="keywordtype">unsigned</span> Rt2 = fieldFromInstruction(Val, 10, 5);</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  <span class="keywordtype">unsigned</span> MemSize = fieldFromInstruction(Val, 30, 2);</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a> = <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;  <span class="keywordflow">if</span> (Rt == Rt2) S = <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">MCDisassembler::SoftFail</a>;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  <span class="keywordflow">switch</span> (MemSize) {</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="AArch64Disassembler_8cpp.html#a5d37f23ec6bf93da60e38fda41e9a83d">Check</a>(S, <a class="code" href="AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rt, Address, Decoder)))</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="AArch64Disassembler_8cpp.html#a5d37f23ec6bf93da60e38fda41e9a83d">Check</a>(S, <a class="code" href="AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rt2, Address, Decoder)))</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="AArch64Disassembler_8cpp.html#a5d37f23ec6bf93da60e38fda41e9a83d">Check</a>(S, <a class="code" href="AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rt, Address, Decoder)))</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;      <span class="keywordflow">if</span> (!<a class="code" href="AArch64Disassembler_8cpp.html#a5d37f23ec6bf93da60e38fda41e9a83d">Check</a>(S, <a class="code" href="AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rt2, Address, Decoder)))</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;      <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid MemSize in DecodeLoadPairExclusiveInstruction&quot;</span>);</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  }</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="AArch64Disassembler_8cpp.html#a5d37f23ec6bf93da60e38fda41e9a83d">Check</a>(S, <a class="code" href="AArch64Disassembler_8cpp.html#a500bcafc40e0c2b36349a6565d5d14fa">DecodeGPR64xspRegisterClass</a>(Inst, Rn, Address, Decoder)))</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a>;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;}</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="keyword">template</span>&lt;<span class="keyword">typename</span> SomeNamedImmMapper&gt;</div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a92aea5dc8d38c92be6943a5796f2a0b9">  891</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a92aea5dc8d38c92be6943a5796f2a0b9">DecodeNamedImmOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                                          <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                                          uint64_t Address,</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  SomeNamedImmMapper Mapper;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="keywordtype">bool</span> ValidNamed;</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  Mapper.toString(Val, ValidNamed);</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <span class="keywordflow">if</span> (ValidNamed || Mapper.validImm(Val)) {</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(Val));</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  }</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;}</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ac16cef83e9c52f15e183e06025618d89">  906</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#ac16cef83e9c52f15e183e06025618d89">DecodeSysRegOperand</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1A64SysReg_1_1SysRegMapper.html">A64SysReg::SysRegMapper</a> &amp;Mapper,</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;                                        <a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;                                        <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;                                        uint64_t Address,</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;                                        <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="keywordtype">bool</span> ValidNamed;</div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;  Mapper.<a class="code" href="structllvm_1_1A64SysReg_1_1SysRegMapper.html#aae9bbce07ef77b4cd10d6cb081cfb92c">toString</a>(Val, ValidNamed);</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(Val));</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;  <span class="keywordflow">return</span> ValidNamed ? <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a> : <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;}</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a47d64b4bfd4737478fcc6dbd13c755ac">  919</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a47d64b4bfd4737478fcc6dbd13c755ac">DecodeMRSOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                                     <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;                                     uint64_t Address,</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;                                     <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#ac16cef83e9c52f15e183e06025618d89">DecodeSysRegOperand</a>(<a class="code" href="structllvm_1_1A64SysReg_1_1MRSMapper.html">A64SysReg::MRSMapper</a>(), Inst, Val, Address,</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;                             Decoder);</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;}</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a489eaac5c39bb04b63641b8196269ee5">  927</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a489eaac5c39bb04b63641b8196269ee5">DecodeMSROperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;                                     <span class="keywordtype">unsigned</span> Val,</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;                                     uint64_t Address,</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;                                     <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="AArch64Disassembler_8cpp.html#ac16cef83e9c52f15e183e06025618d89">DecodeSysRegOperand</a>(<a class="code" href="structllvm_1_1A64SysReg_1_1MSRMapper.html">A64SysReg::MSRMapper</a>(), Inst, Val, Address,</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;                             Decoder);</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;}</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;</div><div class="line"><a name="l00935"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a607770d5c0b7cc57db00cc3d666f4abe">  935</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a607770d5c0b7cc57db00cc3d666f4abe">DecodeSingleIndexedInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst,</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;                                                   <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;                                                   uint64_t Address,</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;                                                   <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;  <span class="keywordtype">unsigned</span> Rt = fieldFromInstruction(Insn, 0, 5);</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(Insn, 5, 5);</div><div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <span class="keywordtype">unsigned</span> Imm9 = fieldFromInstruction(Insn, 12, 9);</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;  <span class="keywordtype">unsigned</span> Opc = fieldFromInstruction(Insn, 22, 2);</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;  <span class="keywordtype">unsigned</span> V = fieldFromInstruction(Insn, 26, 1);</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;  <span class="keywordtype">unsigned</span> Size = fieldFromInstruction(Insn, 30, 2);</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <span class="keywordflow">if</span> (Opc == 0 || (V == 1 &amp;&amp; Opc == 2)) {</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    <span class="comment">// It&#39;s a store, the MCInst gets: Rn_wb, Rt, Rn, Imm</span></div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a500bcafc40e0c2b36349a6565d5d14fa">DecodeGPR64xspRegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  }</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;  <span class="keywordflow">if</span> (V == 0 &amp;&amp; (Opc == 2 || Size == 3)) {</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (V == 0) {</div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (V == 1 &amp;&amp; (Opc &amp; 2)) {</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    <span class="keywordflow">switch</span> (Size) {</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#a82655fe8e468acef5458d30a0dd01cbb">DecodeFPR8RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#a9152f5af0088cc4251fc9445ef525e8d">DecodeFPR16RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#a0f66f6db096c8df0bcaeb73531ce0f58">DecodeFPR32RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    }</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  }</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;  <span class="keywordflow">if</span> (Opc != 0 &amp;&amp; (V != 1 || Opc != 2)) {</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <span class="comment">// It&#39;s a load, the MCInst gets: Rt, Rn_wb, Rn, Imm</span></div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a500bcafc40e0c2b36349a6565d5d14fa">DecodeGPR64xspRegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;  }</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#a500bcafc40e0c2b36349a6565d5d14fa">DecodeGPR64xspRegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(Imm9));</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  <span class="comment">// N.b. The official documentation says undpredictable if Rt == Rn, but this</span></div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <span class="comment">// takes place at the architectural rather than encoding level:</span></div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <span class="comment">// &quot;STR xzr, [sp], #4&quot; is perfectly valid.</span></div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <span class="keywordflow">if</span> (V == 0 &amp;&amp; Rt == Rn &amp;&amp; Rn != 31)</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">MCDisassembler::SoftFail</a>;</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;}</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;</div><div class="line"><a name="l00994"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#ae0db3fc4c10b67b7b1ba725123d73ce7">  994</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html">MCDisassembler</a> *<a class="code" href="AArch64Disassembler_8cpp.html#ae0db3fc4c10b67b7b1ba725123d73ce7">createAArch64Disassembler</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Target.html">Target</a> &amp;<a class="code" href="classT.html">T</a>,</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;                                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCSubtargetInfo.html">MCSubtargetInfo</a> &amp;STI) {</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">new</span> AArch64Disassembler(STI, T.<a class="code" href="classllvm_1_1Target.html#a6cd3d97731d94851b211e3842ef8a673">createMCRegInfo</a>(<span class="stringliteral">&quot;&quot;</span>));</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;}</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#aa0c8ee5448fe2a2fefe7bff37540df29">  999</a></span>&#160;<span class="keyword">extern</span> <span class="stringliteral">&quot;C&quot;</span> <span class="keywordtype">void</span> <a class="code" href="AArch64Disassembler_8cpp.html#aa0c8ee5448fe2a2fefe7bff37540df29">LLVMInitializeAArch64Disassembler</a>() {</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;  <a class="code" href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">TargetRegistry::RegisterMCDisassembler</a>(<a class="code" href="namespacellvm.html#aca1cf222747b51203ffe52c186ad9ddb">TheAArch64Target</a>,</div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;                                         <a class="code" href="AArch64Disassembler_8cpp.html#ae0db3fc4c10b67b7b1ba725123d73ce7">createAArch64Disassembler</a>);</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;}</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;<span class="keyword">template</span> &lt;A64SE::ShiftExtSpecifiers Ext, <span class="keywordtype">bool</span> IsHalf&gt;</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a></div><div class="line"><a name="l01006"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#afe40ba67c45f600d19f56f914e03386e"> 1006</a></span>&#160;<a class="code" href="AArch64Disassembler_8cpp.html#afe40ba67c45f600d19f56f914e03386e">DecodeNeonMovImmShiftOperand</a>(<a class="code" href="classllvm_1_1MCInst.html">llvm::MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> ShiftAmount,</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;                             uint64_t Address, <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <span class="keywordtype">bool</span> IsLSL = <span class="keyword">false</span>;</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122a88a797f57846adb2c382b3732b471913">Ext</a> == <a class="code" href="namespacellvm_1_1A64SE.html#a01fd45cc55587b985e98c297348da443ae363c7f3260dcaf48aa83e5597aff81b">A64SE::LSL</a>)</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;    IsLSL = <span class="keyword">true</span>;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122a88a797f57846adb2c382b3732b471913">Ext</a> != <a class="code" href="namespacellvm_1_1A64SE.html#a01fd45cc55587b985e98c297348da443a17524d86a9f7e672e83542a57301ccb5">A64SE::MSL</a>)</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <span class="comment">// MSL and LSLH accepts encoded shift amount 0 or 1.</span></div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <span class="keywordflow">if</span> ((!IsLSL || (IsLSL &amp;&amp; IsHalf)) &amp;&amp; ShiftAmount != 0 &amp;&amp; ShiftAmount != 1)</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <span class="comment">// LSL  accepts encoded shift amount 0, 1, 2 or 3.</span></div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <span class="keywordflow">if</span> (IsLSL &amp;&amp; ShiftAmount &gt; 3)</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(ShiftAmount));</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;}</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;<span class="comment">// Decode post-index vector load/store instructions.</span></div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;<span class="comment">// This is necessary as we need to decode Rm: if Rm == 0b11111, the last</span></div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;<span class="comment">// operand is an immediate equal the the length of vector list in bytes,</span></div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;<span class="comment">// or Rm is decoded to a GPR64noxzr register.</span></div><div class="line"><a name="l01030"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a1327f30a1a9ba1627100746e6b2341b1"> 1030</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a1327f30a1a9ba1627100746e6b2341b1">DecodeVLDSTPostInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;                                               uint64_t Address,</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;                                               <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <span class="keywordtype">unsigned</span> Rt = fieldFromInstruction(Insn, 0, 5);</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(Insn, 5, 5);</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <span class="keywordtype">unsigned</span> Rm = fieldFromInstruction(Insn, 16, 5);</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <span class="keywordtype">unsigned</span> Opcode = fieldFromInstruction(Insn, 12, 4);</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <span class="keywordtype">unsigned</span> IsLoad = fieldFromInstruction(Insn, 22, 1);</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="comment">// 0 for 64bit vector list, 1 for 128bit vector list</span></div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <span class="keywordtype">unsigned</span> Is128BitVec = fieldFromInstruction(Insn, 30, 1);</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <span class="keywordtype">unsigned</span> NumVecs;</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <span class="keywordflow">case</span> 0: <span class="comment">// ld4/st4</span></div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <span class="keywordflow">case</span> 2: <span class="comment">// ld1/st1 with 4 vectors</span></div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;    NumVecs = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="keywordflow">case</span> 4: <span class="comment">// ld3/st3</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <span class="keywordflow">case</span> 6: <span class="comment">// ld1/st1 with 3 vectors</span></div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    NumVecs = 3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <span class="keywordflow">case</span> 7: <span class="comment">// ld1/st1 with 1 vector</span></div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    NumVecs = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <span class="keywordflow">case</span> 8:  <span class="comment">// ld2/st2</span></div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <span class="keywordflow">case</span> 10: <span class="comment">// ld1/st1 with 2 vectors</span></div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    NumVecs = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Invalid opcode for post-index load/store instructions&quot;</span>);</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  }</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="comment">// Decode vector list of 1/2/3/4 vectors for load instructions.</span></div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <span class="keywordflow">if</span> (IsLoad) {</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <span class="keywordflow">switch</span> (NumVecs) {</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;      Is128BitVec ? <a class="code" href="AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rt, Address, Decoder)</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;                  : <a class="code" href="AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;      Is128BitVec ? <a class="code" href="AArch64Disassembler_8cpp.html#aabe21afbde49a3eda1caaf8b836c738a">DecodeQPairRegisterClass</a>(Inst, Rt, Address, Decoder)</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;                  : <a class="code" href="AArch64Disassembler_8cpp.html#a5d91cd947ed6a1458e5b5479e0bfbdf7">DecodeDPairRegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;    <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;      Is128BitVec ? <a class="code" href="AArch64Disassembler_8cpp.html#aeece943a0c7c7517c83fcd8a06f70124">DecodeQTripleRegisterClass</a>(Inst, Rt, Address, Decoder)</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;                  : <a class="code" href="AArch64Disassembler_8cpp.html#ae243ed51d42dc9cef4294a2ff08ea194">DecodeDTripleRegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;      Is128BitVec ? <a class="code" href="AArch64Disassembler_8cpp.html#a795b9599dd2fd15b5976db8470e7ae7c">DecodeQQuadRegisterClass</a>(Inst, Rt, Address, Decoder)</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;                  : <a class="code" href="AArch64Disassembler_8cpp.html#ade216b6da17dba0b00334260c2b29bc3">DecodeDQuadRegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;    }</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  }</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  <span class="comment">// Decode write back register, which is equal to Rn.</span></div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#a500bcafc40e0c2b36349a6565d5d14fa">DecodeGPR64xspRegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#a500bcafc40e0c2b36349a6565d5d14fa">DecodeGPR64xspRegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <span class="keywordflow">if</span> (Rm == 31) <span class="comment">// If Rm is 0x11111, add the vector list length in byte</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(NumVecs * (Is128BitVec ? 16 : 8)));</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  <span class="keywordflow">else</span> <span class="comment">// Decode Rm</span></div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a6f68ac8d624054255c0906d76781d702">DecodeGPR64noxzrRegisterClass</a>(Inst, Rm, Address, Decoder);</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;  <span class="comment">// Decode vector list of 1/2/3/4 vectors for load instructions.</span></div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <span class="keywordflow">if</span> (!IsLoad) {</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;    <span class="keywordflow">switch</span> (NumVecs) {</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;      Is128BitVec ? <a class="code" href="AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rt, Address, Decoder)</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;                  : <a class="code" href="AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;      Is128BitVec ? <a class="code" href="AArch64Disassembler_8cpp.html#aabe21afbde49a3eda1caaf8b836c738a">DecodeQPairRegisterClass</a>(Inst, Rt, Address, Decoder)</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;                  : <a class="code" href="AArch64Disassembler_8cpp.html#a5d91cd947ed6a1458e5b5479e0bfbdf7">DecodeDPairRegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;      Is128BitVec ? <a class="code" href="AArch64Disassembler_8cpp.html#aeece943a0c7c7517c83fcd8a06f70124">DecodeQTripleRegisterClass</a>(Inst, Rt, Address, Decoder)</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;                  : <a class="code" href="AArch64Disassembler_8cpp.html#ae243ed51d42dc9cef4294a2ff08ea194">DecodeDTripleRegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;      Is128BitVec ? <a class="code" href="AArch64Disassembler_8cpp.html#a795b9599dd2fd15b5976db8470e7ae7c">DecodeQQuadRegisterClass</a>(Inst, Rt, Address, Decoder)</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;                  : <a class="code" href="AArch64Disassembler_8cpp.html#ade216b6da17dba0b00334260c2b29bc3">DecodeDQuadRegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;    }</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  }</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;}</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;<span class="comment">// Decode post-index vector load/store lane instructions.</span></div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;<span class="comment">// This is necessary as we need to decode Rm: if Rm == 0b11111, the last</span></div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;<span class="comment">// operand is an immediate equal the the length of the changed bytes,</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;<span class="comment">// or Rm is decoded to a GPR64noxzr register.</span></div><div class="line"><a name="l01118"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a34c29f55f0727619870b27cb4087166b"> 1118</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a34c29f55f0727619870b27cb4087166b">DecodeVLDSTLanePostInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;                                                   uint64_t Address,</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;                                                   <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;  <span class="keywordtype">bool</span> Is64bitVec = <span class="keyword">false</span>;</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <span class="keywordtype">bool</span> IsLoadDup = <span class="keyword">false</span>;</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;  <span class="keywordtype">bool</span> IsLoad = <span class="keyword">false</span>;</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <span class="comment">// The total number of bytes transferred.</span></div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;  <span class="comment">// TransferBytes = NumVecs * OneLaneBytes</span></div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <span class="keywordtype">unsigned</span> TransferBytes = 0;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <span class="keywordtype">unsigned</span> NumVecs = 0;</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;  <span class="keywordtype">unsigned</span> Opc = Inst.<a class="code" href="classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">getOpcode</a>();</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1R_WB_8B_fixed: <span class="keywordflow">case</span> AArch64::LD1R_WB_8B_register:</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1R_WB_4H_fixed: <span class="keywordflow">case</span> AArch64::LD1R_WB_4H_register:</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1R_WB_2S_fixed: <span class="keywordflow">case</span> AArch64::LD1R_WB_2S_register:</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1R_WB_1D_fixed: <span class="keywordflow">case</span> AArch64::LD1R_WB_1D_register: {</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;    <span class="keywordflow">case</span> AArch64::LD1R_WB_8B_fixed: <span class="keywordflow">case</span> AArch64::LD1R_WB_8B_register:</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;      TransferBytes = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;    <span class="keywordflow">case</span> AArch64::LD1R_WB_4H_fixed: <span class="keywordflow">case</span> AArch64::LD1R_WB_4H_register:</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;      TransferBytes = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    <span class="keywordflow">case</span> AArch64::LD1R_WB_2S_fixed: <span class="keywordflow">case</span> AArch64::LD1R_WB_2S_register:</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;      TransferBytes = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    <span class="keywordflow">case</span> AArch64::LD1R_WB_1D_fixed: <span class="keywordflow">case</span> AArch64::LD1R_WB_1D_register:</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;      TransferBytes = 8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    }</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    Is64bitVec = <span class="keyword">true</span>;</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    IsLoadDup = <span class="keyword">true</span>;</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;    NumVecs = 1;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;  }</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1R_WB_16B_fixed: <span class="keywordflow">case</span> AArch64::LD1R_WB_16B_register:</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1R_WB_8H_fixed: <span class="keywordflow">case</span> AArch64::LD1R_WB_8H_register:</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1R_WB_4S_fixed: <span class="keywordflow">case</span> AArch64::LD1R_WB_4S_register:</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1R_WB_2D_fixed: <span class="keywordflow">case</span> AArch64::LD1R_WB_2D_register: {</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;    <span class="keywordflow">case</span> AArch64::LD1R_WB_16B_fixed: <span class="keywordflow">case</span> AArch64::LD1R_WB_16B_register:</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;      TransferBytes = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    <span class="keywordflow">case</span> AArch64::LD1R_WB_8H_fixed: <span class="keywordflow">case</span> AArch64::LD1R_WB_8H_register:</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;      TransferBytes = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <span class="keywordflow">case</span> AArch64::LD1R_WB_4S_fixed: <span class="keywordflow">case</span> AArch64::LD1R_WB_4S_register:</div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;      TransferBytes = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keywordflow">case</span> AArch64::LD1R_WB_2D_fixed: <span class="keywordflow">case</span> AArch64::LD1R_WB_2D_register:</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;      TransferBytes = 8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;    }</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    IsLoadDup = <span class="keyword">true</span>;</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;    NumVecs = 1;</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  }</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;</div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2R_WB_8B_fixed: <span class="keywordflow">case</span> AArch64::LD2R_WB_8B_register:</div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2R_WB_4H_fixed: <span class="keywordflow">case</span> AArch64::LD2R_WB_4H_register:</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2R_WB_2S_fixed: <span class="keywordflow">case</span> AArch64::LD2R_WB_2S_register:</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2R_WB_1D_fixed: <span class="keywordflow">case</span> AArch64::LD2R_WB_1D_register: {</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;    <span class="keywordflow">case</span> AArch64::LD2R_WB_8B_fixed: <span class="keywordflow">case</span> AArch64::LD2R_WB_8B_register:</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;      TransferBytes = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;    <span class="keywordflow">case</span> AArch64::LD2R_WB_4H_fixed: <span class="keywordflow">case</span> AArch64::LD2R_WB_4H_register:</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;      TransferBytes = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    <span class="keywordflow">case</span> AArch64::LD2R_WB_2S_fixed: <span class="keywordflow">case</span> AArch64::LD2R_WB_2S_register:</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;      TransferBytes = 8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;    <span class="keywordflow">case</span> AArch64::LD2R_WB_1D_fixed: <span class="keywordflow">case</span> AArch64::LD2R_WB_1D_register:</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;      TransferBytes = 16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;    }</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;    Is64bitVec = <span class="keyword">true</span>;</div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;    IsLoadDup = <span class="keyword">true</span>;</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;    NumVecs = 2;</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  }</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2R_WB_16B_fixed: <span class="keywordflow">case</span> AArch64::LD2R_WB_16B_register:</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2R_WB_8H_fixed: <span class="keywordflow">case</span> AArch64::LD2R_WB_8H_register:</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2R_WB_4S_fixed: <span class="keywordflow">case</span> AArch64::LD2R_WB_4S_register:</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2R_WB_2D_fixed: <span class="keywordflow">case</span> AArch64::LD2R_WB_2D_register: {</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    <span class="keywordflow">case</span> AArch64::LD2R_WB_16B_fixed: <span class="keywordflow">case</span> AArch64::LD2R_WB_16B_register:</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;      TransferBytes = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;    <span class="keywordflow">case</span> AArch64::LD2R_WB_8H_fixed: <span class="keywordflow">case</span> AArch64::LD2R_WB_8H_register:</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;      TransferBytes = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;    <span class="keywordflow">case</span> AArch64::LD2R_WB_4S_fixed: <span class="keywordflow">case</span> AArch64::LD2R_WB_4S_register:</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;      TransferBytes = 8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;    <span class="keywordflow">case</span> AArch64::LD2R_WB_2D_fixed: <span class="keywordflow">case</span> AArch64::LD2R_WB_2D_register:</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;      TransferBytes = 16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    }</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;    IsLoadDup = <span class="keyword">true</span>;</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;    NumVecs = 2;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  }</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3R_WB_8B_fixed: <span class="keywordflow">case</span> AArch64::LD3R_WB_8B_register:</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3R_WB_4H_fixed: <span class="keywordflow">case</span> AArch64::LD3R_WB_4H_register:</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3R_WB_2S_fixed: <span class="keywordflow">case</span> AArch64::LD3R_WB_2S_register:</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3R_WB_1D_fixed: <span class="keywordflow">case</span> AArch64::LD3R_WB_1D_register: {</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <span class="keywordflow">case</span> AArch64::LD3R_WB_8B_fixed: <span class="keywordflow">case</span> AArch64::LD3R_WB_8B_register:</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;      TransferBytes = 3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;    <span class="keywordflow">case</span> AArch64::LD3R_WB_4H_fixed: <span class="keywordflow">case</span> AArch64::LD3R_WB_4H_register:</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;      TransferBytes = 6; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;    <span class="keywordflow">case</span> AArch64::LD3R_WB_2S_fixed: <span class="keywordflow">case</span> AArch64::LD3R_WB_2S_register:</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;      TransferBytes = 12; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    <span class="keywordflow">case</span> AArch64::LD3R_WB_1D_fixed: <span class="keywordflow">case</span> AArch64::LD3R_WB_1D_register:</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;      TransferBytes = 24; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    }</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;    Is64bitVec = <span class="keyword">true</span>;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;    IsLoadDup = <span class="keyword">true</span>;</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;    NumVecs = 3;</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;  }</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3R_WB_16B_fixed: <span class="keywordflow">case</span> AArch64::LD3R_WB_16B_register:</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3R_WB_4S_fixed: <span class="keywordflow">case</span> AArch64::LD3R_WB_8H_register:</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3R_WB_8H_fixed: <span class="keywordflow">case</span> AArch64::LD3R_WB_4S_register:</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3R_WB_2D_fixed: <span class="keywordflow">case</span> AArch64::LD3R_WB_2D_register: {</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    <span class="keywordflow">case</span> AArch64::LD3R_WB_16B_fixed: <span class="keywordflow">case</span> AArch64::LD3R_WB_16B_register:</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;      TransferBytes = 3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    <span class="keywordflow">case</span> AArch64::LD3R_WB_8H_fixed: <span class="keywordflow">case</span> AArch64::LD3R_WB_8H_register:</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;      TransferBytes = 6; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    <span class="keywordflow">case</span> AArch64::LD3R_WB_4S_fixed: <span class="keywordflow">case</span> AArch64::LD3R_WB_4S_register:</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;      TransferBytes = 12; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    <span class="keywordflow">case</span> AArch64::LD3R_WB_2D_fixed: <span class="keywordflow">case</span> AArch64::LD3R_WB_2D_register:</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;      TransferBytes = 24; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    }</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    IsLoadDup = <span class="keyword">true</span>;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    NumVecs = 3;</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;  }</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4R_WB_8B_fixed: <span class="keywordflow">case</span> AArch64::LD4R_WB_8B_register:</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4R_WB_4H_fixed: <span class="keywordflow">case</span> AArch64::LD4R_WB_4H_register:</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4R_WB_2S_fixed: <span class="keywordflow">case</span> AArch64::LD4R_WB_2S_register:</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4R_WB_1D_fixed: <span class="keywordflow">case</span> AArch64::LD4R_WB_1D_register: {</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    <span class="keywordflow">case</span> AArch64::LD4R_WB_8B_fixed: <span class="keywordflow">case</span> AArch64::LD4R_WB_8B_register:</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;      TransferBytes = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    <span class="keywordflow">case</span> AArch64::LD4R_WB_4H_fixed: <span class="keywordflow">case</span> AArch64::LD4R_WB_4H_register:</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;      TransferBytes = 8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;    <span class="keywordflow">case</span> AArch64::LD4R_WB_2S_fixed: <span class="keywordflow">case</span> AArch64::LD4R_WB_2S_register:</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;      TransferBytes = 16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;    <span class="keywordflow">case</span> AArch64::LD4R_WB_1D_fixed: <span class="keywordflow">case</span> AArch64::LD4R_WB_1D_register:</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;      TransferBytes = 32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;    }</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    Is64bitVec = <span class="keyword">true</span>;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    IsLoadDup = <span class="keyword">true</span>;</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;    NumVecs = 4;</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  }</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4R_WB_16B_fixed: <span class="keywordflow">case</span> AArch64::LD4R_WB_16B_register:</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4R_WB_4S_fixed: <span class="keywordflow">case</span> AArch64::LD4R_WB_8H_register:</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4R_WB_8H_fixed: <span class="keywordflow">case</span> AArch64::LD4R_WB_4S_register:</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4R_WB_2D_fixed: <span class="keywordflow">case</span> AArch64::LD4R_WB_2D_register: {</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;    <span class="keywordflow">case</span> AArch64::LD4R_WB_16B_fixed: <span class="keywordflow">case</span> AArch64::LD4R_WB_16B_register:</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;      TransferBytes = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;    <span class="keywordflow">case</span> AArch64::LD4R_WB_8H_fixed: <span class="keywordflow">case</span> AArch64::LD4R_WB_8H_register:</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;      TransferBytes = 8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;    <span class="keywordflow">case</span> AArch64::LD4R_WB_4S_fixed: <span class="keywordflow">case</span> AArch64::LD4R_WB_4S_register:</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;      TransferBytes = 16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;    <span class="keywordflow">case</span> AArch64::LD4R_WB_2D_fixed: <span class="keywordflow">case</span> AArch64::LD4R_WB_2D_register:</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;      TransferBytes = 32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;    }</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;    IsLoadDup = <span class="keyword">true</span>;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;    NumVecs = 4;</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;  }</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1LN_WB_B_fixed: <span class="keywordflow">case</span> AArch64::LD1LN_WB_B_register:</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1LN_WB_H_fixed: <span class="keywordflow">case</span> AArch64::LD1LN_WB_H_register:</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1LN_WB_S_fixed: <span class="keywordflow">case</span> AArch64::LD1LN_WB_S_register:</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  <span class="keywordflow">case</span> AArch64::LD1LN_WB_D_fixed: <span class="keywordflow">case</span> AArch64::LD1LN_WB_D_register: {</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;    <span class="keywordflow">case</span> AArch64::LD1LN_WB_B_fixed: <span class="keywordflow">case</span> AArch64::LD1LN_WB_B_register:</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;      TransferBytes = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    <span class="keywordflow">case</span> AArch64::LD1LN_WB_H_fixed: <span class="keywordflow">case</span> AArch64::LD1LN_WB_H_register:</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;      TransferBytes = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;    <span class="keywordflow">case</span> AArch64::LD1LN_WB_S_fixed: <span class="keywordflow">case</span> AArch64::LD1LN_WB_S_register:</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;      TransferBytes = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;    <span class="keywordflow">case</span> AArch64::LD1LN_WB_D_fixed: <span class="keywordflow">case</span> AArch64::LD1LN_WB_D_register:</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;      TransferBytes = 8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;    }</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;    IsLoad = <span class="keyword">true</span>;</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;    NumVecs = 1;</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  }</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2LN_WB_B_fixed: <span class="keywordflow">case</span> AArch64::LD2LN_WB_B_register:</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2LN_WB_H_fixed: <span class="keywordflow">case</span> AArch64::LD2LN_WB_H_register:</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2LN_WB_S_fixed: <span class="keywordflow">case</span> AArch64::LD2LN_WB_S_register:</div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;  <span class="keywordflow">case</span> AArch64::LD2LN_WB_D_fixed: <span class="keywordflow">case</span> AArch64::LD2LN_WB_D_register: {</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <span class="keywordflow">case</span> AArch64::LD2LN_WB_B_fixed: <span class="keywordflow">case</span> AArch64::LD2LN_WB_B_register:</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;      TransferBytes = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    <span class="keywordflow">case</span> AArch64::LD2LN_WB_H_fixed: <span class="keywordflow">case</span> AArch64::LD2LN_WB_H_register:</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;      TransferBytes = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;    <span class="keywordflow">case</span> AArch64::LD2LN_WB_S_fixed: <span class="keywordflow">case</span> AArch64::LD2LN_WB_S_register:</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;      TransferBytes = 8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;    <span class="keywordflow">case</span> AArch64::LD2LN_WB_D_fixed: <span class="keywordflow">case</span> AArch64::LD2LN_WB_D_register:</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;      TransferBytes = 16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    }</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    IsLoad = <span class="keyword">true</span>;</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;    NumVecs = 2;</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;  }</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3LN_WB_B_fixed: <span class="keywordflow">case</span> AArch64::LD3LN_WB_B_register:</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3LN_WB_H_fixed: <span class="keywordflow">case</span> AArch64::LD3LN_WB_H_register:</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3LN_WB_S_fixed: <span class="keywordflow">case</span> AArch64::LD3LN_WB_S_register:</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;  <span class="keywordflow">case</span> AArch64::LD3LN_WB_D_fixed: <span class="keywordflow">case</span> AArch64::LD3LN_WB_D_register: {</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    <span class="keywordflow">case</span> AArch64::LD3LN_WB_B_fixed: <span class="keywordflow">case</span> AArch64::LD3LN_WB_B_register:</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;      TransferBytes = 3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;    <span class="keywordflow">case</span> AArch64::LD3LN_WB_H_fixed: <span class="keywordflow">case</span> AArch64::LD3LN_WB_H_register:</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;      TransferBytes = 6; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    <span class="keywordflow">case</span> AArch64::LD3LN_WB_S_fixed: <span class="keywordflow">case</span> AArch64::LD3LN_WB_S_register:</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;      TransferBytes = 12; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;    <span class="keywordflow">case</span> AArch64::LD3LN_WB_D_fixed: <span class="keywordflow">case</span> AArch64::LD3LN_WB_D_register:</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;      TransferBytes = 24; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;    }</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;    IsLoad = <span class="keyword">true</span>;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;    NumVecs = 3;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;  }</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4LN_WB_B_fixed: <span class="keywordflow">case</span> AArch64::LD4LN_WB_B_register:</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4LN_WB_H_fixed: <span class="keywordflow">case</span> AArch64::LD4LN_WB_H_register:</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4LN_WB_S_fixed: <span class="keywordflow">case</span> AArch64::LD4LN_WB_S_register:</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;  <span class="keywordflow">case</span> AArch64::LD4LN_WB_D_fixed: <span class="keywordflow">case</span> AArch64::LD4LN_WB_D_register: {</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;    <span class="keywordflow">case</span> AArch64::LD4LN_WB_B_fixed: <span class="keywordflow">case</span> AArch64::LD4LN_WB_B_register:</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;      TransferBytes = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;    <span class="keywordflow">case</span> AArch64::LD4LN_WB_H_fixed: <span class="keywordflow">case</span> AArch64::LD4LN_WB_H_register:</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;      TransferBytes = 8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;    <span class="keywordflow">case</span> AArch64::LD4LN_WB_S_fixed: <span class="keywordflow">case</span> AArch64::LD4LN_WB_S_register:</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;      TransferBytes = 16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;    <span class="keywordflow">case</span> AArch64::LD4LN_WB_D_fixed: <span class="keywordflow">case</span> AArch64::LD4LN_WB_D_register:</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;      TransferBytes = 32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;    }</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;    IsLoad = <span class="keyword">true</span>;</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;    NumVecs = 4;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;  }</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1LN_WB_B_fixed: <span class="keywordflow">case</span> AArch64::ST1LN_WB_B_register:</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1LN_WB_H_fixed: <span class="keywordflow">case</span> AArch64::ST1LN_WB_H_register:</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1LN_WB_S_fixed: <span class="keywordflow">case</span> AArch64::ST1LN_WB_S_register:</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;  <span class="keywordflow">case</span> AArch64::ST1LN_WB_D_fixed: <span class="keywordflow">case</span> AArch64::ST1LN_WB_D_register: {</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;    <span class="keywordflow">case</span> AArch64::ST1LN_WB_B_fixed: <span class="keywordflow">case</span> AArch64::ST1LN_WB_B_register:</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;      TransferBytes = 1; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;    <span class="keywordflow">case</span> AArch64::ST1LN_WB_H_fixed: <span class="keywordflow">case</span> AArch64::ST1LN_WB_H_register:</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;      TransferBytes = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;    <span class="keywordflow">case</span> AArch64::ST1LN_WB_S_fixed: <span class="keywordflow">case</span> AArch64::ST1LN_WB_S_register:</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;      TransferBytes = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    <span class="keywordflow">case</span> AArch64::ST1LN_WB_D_fixed: <span class="keywordflow">case</span> AArch64::ST1LN_WB_D_register:</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;      TransferBytes = 8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;    }</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;    NumVecs = 1;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;  }</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <span class="keywordflow">case</span> AArch64::ST2LN_WB_B_fixed: <span class="keywordflow">case</span> AArch64::ST2LN_WB_B_register:</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;  <span class="keywordflow">case</span> AArch64::ST2LN_WB_H_fixed: <span class="keywordflow">case</span> AArch64::ST2LN_WB_H_register:</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;  <span class="keywordflow">case</span> AArch64::ST2LN_WB_S_fixed: <span class="keywordflow">case</span> AArch64::ST2LN_WB_S_register:</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  <span class="keywordflow">case</span> AArch64::ST2LN_WB_D_fixed: <span class="keywordflow">case</span> AArch64::ST2LN_WB_D_register: {</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    <span class="keywordflow">case</span> AArch64::ST2LN_WB_B_fixed: <span class="keywordflow">case</span> AArch64::ST2LN_WB_B_register:</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;      TransferBytes = 2; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    <span class="keywordflow">case</span> AArch64::ST2LN_WB_H_fixed: <span class="keywordflow">case</span> AArch64::ST2LN_WB_H_register:</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;      TransferBytes = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;    <span class="keywordflow">case</span> AArch64::ST2LN_WB_S_fixed: <span class="keywordflow">case</span> AArch64::ST2LN_WB_S_register:</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;      TransferBytes = 8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    <span class="keywordflow">case</span> AArch64::ST2LN_WB_D_fixed: <span class="keywordflow">case</span> AArch64::ST2LN_WB_D_register:</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;      TransferBytes = 16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;    }</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    NumVecs = 2;</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;  }</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;  <span class="keywordflow">case</span> AArch64::ST3LN_WB_B_fixed: <span class="keywordflow">case</span> AArch64::ST3LN_WB_B_register:</div><div class="line"><a name="l01399"></a><span class="lineno"> 1399</span>&#160;  <span class="keywordflow">case</span> AArch64::ST3LN_WB_H_fixed: <span class="keywordflow">case</span> AArch64::ST3LN_WB_H_register:</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;  <span class="keywordflow">case</span> AArch64::ST3LN_WB_S_fixed: <span class="keywordflow">case</span> AArch64::ST3LN_WB_S_register:</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;  <span class="keywordflow">case</span> AArch64::ST3LN_WB_D_fixed: <span class="keywordflow">case</span> AArch64::ST3LN_WB_D_register: {</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;    <span class="keywordflow">case</span> AArch64::ST3LN_WB_B_fixed: <span class="keywordflow">case</span> AArch64::ST3LN_WB_B_register:</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;      TransferBytes = 3; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    <span class="keywordflow">case</span> AArch64::ST3LN_WB_H_fixed: <span class="keywordflow">case</span> AArch64::ST3LN_WB_H_register:</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;      TransferBytes = 6; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;    <span class="keywordflow">case</span> AArch64::ST3LN_WB_S_fixed: <span class="keywordflow">case</span> AArch64::ST3LN_WB_S_register:</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;      TransferBytes = 12; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;    <span class="keywordflow">case</span> AArch64::ST3LN_WB_D_fixed: <span class="keywordflow">case</span> AArch64::ST3LN_WB_D_register:</div><div class="line"><a name="l01410"></a><span class="lineno"> 1410</span>&#160;      TransferBytes = 24; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;    }</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    NumVecs = 3;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;  }</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;  <span class="keywordflow">case</span> AArch64::ST4LN_WB_B_fixed: <span class="keywordflow">case</span> AArch64::ST4LN_WB_B_register:</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;  <span class="keywordflow">case</span> AArch64::ST4LN_WB_H_fixed: <span class="keywordflow">case</span> AArch64::ST4LN_WB_H_register:</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;  <span class="keywordflow">case</span> AArch64::ST4LN_WB_S_fixed: <span class="keywordflow">case</span> AArch64::ST4LN_WB_S_register:</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;  <span class="keywordflow">case</span> AArch64::ST4LN_WB_D_fixed: <span class="keywordflow">case</span> AArch64::ST4LN_WB_D_register: {</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;    <span class="keywordflow">switch</span> (Opc) {</div><div class="line"><a name="l01421"></a><span class="lineno"> 1421</span>&#160;    <span class="keywordflow">case</span> AArch64::ST4LN_WB_B_fixed: <span class="keywordflow">case</span> AArch64::ST4LN_WB_B_register:</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;      TransferBytes = 4; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;    <span class="keywordflow">case</span> AArch64::ST4LN_WB_H_fixed: <span class="keywordflow">case</span> AArch64::ST4LN_WB_H_register:</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;      TransferBytes = 8; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;    <span class="keywordflow">case</span> AArch64::ST4LN_WB_S_fixed: <span class="keywordflow">case</span> AArch64::ST4LN_WB_S_register:</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;      TransferBytes = 16; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;    <span class="keywordflow">case</span> AArch64::ST4LN_WB_D_fixed: <span class="keywordflow">case</span> AArch64::ST4LN_WB_D_register:</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;      TransferBytes = 32; <span class="keywordflow">break</span>;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;    }</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;    NumVecs = 4;</div><div class="line"><a name="l01431"></a><span class="lineno"> 1431</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;  }</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;  } <span class="comment">// End of switch (Opc)</span></div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;  <span class="keywordtype">unsigned</span> Rt = fieldFromInstruction(Insn, 0, 5);</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(Insn, 5, 5);</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;  <span class="keywordtype">unsigned</span> Rm = fieldFromInstruction(Insn, 16, 5);</div><div class="line"><a name="l01441"></a><span class="lineno"> 1441</span>&#160;</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;  <span class="comment">// Decode post-index of load duplicate lane</span></div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;  <span class="keywordflow">if</span> (IsLoadDup) {</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;    <span class="keywordflow">switch</span> (NumVecs) {</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;      Is64bitVec ? <a class="code" href="AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a>(Inst, Rt, Address, Decoder)</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;                 : <a class="code" href="AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;      Is64bitVec ? <a class="code" href="AArch64Disassembler_8cpp.html#a5d91cd947ed6a1458e5b5479e0bfbdf7">DecodeDPairRegisterClass</a>(Inst, Rt, Address, Decoder)</div><div class="line"><a name="l01451"></a><span class="lineno"> 1451</span>&#160;                 : <a class="code" href="AArch64Disassembler_8cpp.html#aabe21afbde49a3eda1caaf8b836c738a">DecodeQPairRegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;      Is64bitVec ? <a class="code" href="AArch64Disassembler_8cpp.html#ae243ed51d42dc9cef4294a2ff08ea194">DecodeDTripleRegisterClass</a>(Inst, Rt, Address, Decoder)</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;                 : <a class="code" href="AArch64Disassembler_8cpp.html#aeece943a0c7c7517c83fcd8a06f70124">DecodeQTripleRegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;      Is64bitVec ? <a class="code" href="AArch64Disassembler_8cpp.html#ade216b6da17dba0b00334260c2b29bc3">DecodeDQuadRegisterClass</a>(Inst, Rt, Address, Decoder)</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;                 : <a class="code" href="AArch64Disassembler_8cpp.html#a795b9599dd2fd15b5976db8470e7ae7c">DecodeQQuadRegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;    }</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;</div><div class="line"><a name="l01462"></a><span class="lineno"> 1462</span>&#160;    <span class="comment">// Decode write back register, which is equal to Rn.</span></div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a500bcafc40e0c2b36349a6565d5d14fa">DecodeGPR64xspRegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a500bcafc40e0c2b36349a6565d5d14fa">DecodeGPR64xspRegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;    <span class="keywordflow">if</span> (Rm == 31) <span class="comment">// If Rm is 0x11111, add the number of transferred bytes</span></div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;      Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(TransferBytes));</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;    <span class="keywordflow">else</span> <span class="comment">// Decode Rm</span></div><div class="line"><a name="l01469"></a><span class="lineno"> 1469</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#a6f68ac8d624054255c0906d76781d702">DecodeGPR64noxzrRegisterClass</a>(Inst, Rm, Address, Decoder);</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;  }</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;  <span class="comment">// Decode post-index of load/store lane</span></div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;  <span class="comment">// Loads have a vector list as output.</span></div><div class="line"><a name="l01476"></a><span class="lineno"> 1476</span>&#160;  <span class="keywordflow">if</span> (IsLoad) {</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;    <span class="keywordflow">switch</span> (NumVecs) {</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;    <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#aabe21afbde49a3eda1caaf8b836c738a">DecodeQPairRegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01483"></a><span class="lineno"> 1483</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;    <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#aeece943a0c7c7517c83fcd8a06f70124">DecodeQTripleRegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;    <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;      <a class="code" href="AArch64Disassembler_8cpp.html#a795b9599dd2fd15b5976db8470e7ae7c">DecodeQQuadRegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;    }</div><div class="line"><a name="l01490"></a><span class="lineno"> 1490</span>&#160;  }</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;  <span class="comment">// Decode write back register, which is equal to Rn.</span></div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#a500bcafc40e0c2b36349a6565d5d14fa">DecodeGPR64xspRegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#a500bcafc40e0c2b36349a6565d5d14fa">DecodeGPR64xspRegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;  <span class="keywordflow">if</span> (Rm == 31) <span class="comment">// If Rm is 0x11111, add the number of transferred bytes</span></div><div class="line"><a name="l01497"></a><span class="lineno"> 1497</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(TransferBytes));</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;  <span class="keywordflow">else</span> <span class="comment">// Decode Rm</span></div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a6f68ac8d624054255c0906d76781d702">DecodeGPR64noxzrRegisterClass</a>(Inst, Rm, Address, Decoder);</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;  <span class="comment">// Decode the source vector list.</span></div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;  <span class="keywordflow">switch</span> (NumVecs) {</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01505"></a><span class="lineno"> 1505</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aabe21afbde49a3eda1caaf8b836c738a">DecodeQPairRegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;  <span class="keywordflow">case</span> 3:</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#aeece943a0c7c7517c83fcd8a06f70124">DecodeQTripleRegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a795b9599dd2fd15b5976db8470e7ae7c">DecodeQQuadRegisterClass</a>(Inst, Rt, Address, Decoder);</div><div class="line"><a name="l01514"></a><span class="lineno"> 1514</span>&#160;  }</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;  <span class="comment">// Decode lane</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;  <span class="keywordtype">unsigned</span> Q = fieldFromInstruction(Insn, 30, 1);</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a> = fieldFromInstruction(Insn, 10, 3);</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;  <span class="keywordtype">unsigned</span> lane = 0;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;  <span class="comment">// Calculate the number of lanes by number of vectors and transfered bytes.</span></div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;  <span class="comment">// NumLanes = 16 bytes / bytes of each lane</span></div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;  <span class="keywordtype">unsigned</span> NumLanes = 16 / (TransferBytes / NumVecs);</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;  <span class="keywordflow">switch</span> (NumLanes) {</div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;  <span class="keywordflow">case</span> 16: <span class="comment">// A vector has 16 lanes, each lane is 1 bytes.</span></div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    lane = (Q &lt;&lt; 3) | S;</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;  <span class="keywordflow">case</span> 8:</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    lane = (Q &lt;&lt; 2) | (S &gt;&gt; 1);</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;  <span class="keywordflow">case</span> 4:</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;    lane = (Q &lt;&lt; 1) | (S &gt;&gt; 2);</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;    lane = Q;</div><div class="line"><a name="l01535"></a><span class="lineno"> 1535</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;  }</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;  Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(lane));</div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;}</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;</div><div class="line"><a name="l01542"></a><span class="lineno"><a class="line" href="AArch64Disassembler_8cpp.html#a482f6383e14ac755131364737462bd4e"> 1542</a></span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">DecodeStatus</a> <a class="code" href="AArch64Disassembler_8cpp.html#a482f6383e14ac755131364737462bd4e">DecodeSHLLInstruction</a>(<a class="code" href="classllvm_1_1MCInst.html">MCInst</a> &amp;Inst, <span class="keywordtype">unsigned</span> Insn,</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;                                          uint64_t Address,</div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;                                          <span class="keyword">const</span> <span class="keywordtype">void</span> *Decoder) {</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;  <span class="keywordtype">unsigned</span> Rd = fieldFromInstruction(Insn, 0, 5);</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;  <span class="keywordtype">unsigned</span> Rn = fieldFromInstruction(Insn, 5, 5);</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#a02def7c594e9f19ff247ed0bf33d1c30">size</a> = fieldFromInstruction(Insn, 22, 2);</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;  <span class="keywordtype">unsigned</span> Q = fieldFromInstruction(Insn, 30, 1);</div><div class="line"><a name="l01549"></a><span class="lineno"> 1549</span>&#160;</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;  <a class="code" href="AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rd, Address, Decoder);</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;</div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;  <span class="keywordflow">if</span>(Q)</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;    <a class="code" href="AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a>(Inst, Rn, Address, Decoder);</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;  <span class="keywordflow">switch</span> (size) {</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;  <span class="keywordflow">case</span> 0:</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(8));</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;  <span class="keywordflow">case</span> 1:</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(16));</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;  <span class="keywordflow">case</span> 2:</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;    Inst.<a class="code" href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">addOperand</a>(<a class="code" href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">MCOperand::CreateImm</a>(32));</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;  <span class="keywordflow">default</span> :</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">MCDisassembler::Fail</a>;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;  }</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">MCDisassembler::Success</a>;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;}</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;</div><div class="ttc" id="AArch64Disassembler_8cpp_html_a1327f30a1a9ba1627100746e6b2341b1"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a1327f30a1a9ba1627100746e6b2341b1">DecodeVLDSTPostInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeVLDSTPostInstruction(MCInst &amp;Inst, unsigned Val, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01030">AArch64Disassembler.cpp:1030</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a5d37f23ec6bf93da60e38fda41e9a83d"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a5d37f23ec6bf93da60e38fda41e9a83d">Check</a></div><div class="ttdeci">static bool Check(DecodeStatus &amp;Out, DecodeStatus In)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00250">AArch64Disassembler.cpp:250</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a47d64b4bfd4737478fcc6dbd13c755ac"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a47d64b4bfd4737478fcc6dbd13c755ac">DecodeMRSOperand</a></div><div class="ttdeci">static DecodeStatus DecodeMRSOperand(llvm::MCInst &amp;Inst, unsigned Val, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00919">AArch64Disassembler.cpp:919</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a5fa7b4069ef3bd1ceb9f2caa315cf5ac">llvm::tgtok::In</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00046">TGLexer.h:46</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac7ad9e0c980ef05a8e6c279e5b2eeeeb"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ac7ad9e0c980ef05a8e6c279e5b2eeeeb">DecodeGPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR32RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00325">AArch64Disassembler.cpp:325</a></div></div>
<div class="ttc" id="MCContext_8h_html"><div class="ttname"><a href="MCContext_8h.html">MCContext.h</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a607770d5c0b7cc57db00cc3d666f4abe"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a607770d5c0b7cc57db00cc3d666f4abe">DecodeSingleIndexedInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeSingleIndexedInstruction(llvm::MCInst &amp;Inst, unsigned Val, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00935">AArch64Disassembler.cpp:935</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a500bcafc40e0c2b36349a6565d5d14fa"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a500bcafc40e0c2b36349a6565d5d14fa">DecodeGPR64xspRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64xspRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00315">AArch64Disassembler.cpp:315</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ae60fbabe62b2954591a0cec4dd085886"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ae60fbabe62b2954591a0cec4dd085886">DecodeShiftRightImm64</a></div><div class="ttdeci">static DecodeStatus DecodeShiftRightImm64(MCInst &amp;Inst, unsigned Val, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00555">AArch64Disassembler.cpp:555</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_afe40ba67c45f600d19f56f914e03386e"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#afe40ba67c45f600d19f56f914e03386e">DecodeNeonMovImmShiftOperand</a></div><div class="ttdeci">static DecodeStatus DecodeNeonMovImmShiftOperand(llvm::MCInst &amp;Inst, unsigned ShiftAmount, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01006">AArch64Disassembler.cpp:1006</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_a02def7c594e9f19ff247ed0bf33d1c30"><div class="ttname"><a href="Target_2README_8txt.html#a02def7c594e9f19ff247ed0bf33d1c30">size</a></div><div class="ttdeci">i&lt; reg-&gt; size</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00204">Target/README.txt:204</a></div></div>
<div class="ttc" id="classllvm_1_1MemoryObject_html"><div class="ttname"><a href="classllvm_1_1MemoryObject.html">llvm::MemoryObject</a></div><div class="ttdef"><b>Definition:</b> <a href="MemoryObject_8h_source.html#l00022">MemoryObject.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_aecd4e9369c30b88c8e528489f69e0c8e"><div class="ttname"><a href="classllvm_1_1MCInst.html#aecd4e9369c30b88c8e528489f69e0c8e">llvm::MCInst::clear</a></div><div class="ttdeci">void clear()</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00171">MCInst.h:171</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_a53a76cafb36975cd8069ffa73beb86aa"><div class="ttname"><a href="classllvm_1_1MCOperand.html#a53a76cafb36975cd8069ffa73beb86aa">llvm::MCOperand::CreateReg</a></div><div class="ttdeci">static MCOperand CreateReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00111">MCInst.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6a"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6a">llvm::MCDisassembler::DecodeStatus</a></div><div class="ttdeci">DecodeStatus</div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00052">MCDisassembler.h:52</a></div></div>
<div class="ttc" id="structllvm_1_1A64SysReg_1_1SysRegMapper_html"><div class="ttname"><a href="structllvm_1_1A64SysReg_1_1SysRegMapper.html">llvm::A64SysReg::SysRegMapper</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00970">AArch64BaseInfo.h:970</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ae0db3fc4c10b67b7b1ba725123d73ce7"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ae0db3fc4c10b67b7b1ba725123d73ce7">createAArch64Disassembler</a></div><div class="ttdeci">static MCDisassembler * createAArch64Disassembler(const Target &amp;T, const MCSubtargetInfo &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00994">AArch64Disassembler.cpp:994</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aabe21afbde49a3eda1caaf8b836c738a"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#aabe21afbde49a3eda1caaf8b836c738a">DecodeQPairRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeQPairRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00451">AArch64Disassembler.cpp:451</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122a88a797f57846adb2c382b3732b471913"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122a88a797f57846adb2c382b3732b471913">llvm::MipsISD::Ext</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00104">MipsISelLowering.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html">llvm::MCDisassembler</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00028">MCDisassembler.h:28</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a0f66f6db096c8df0bcaeb73531ce0f58"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a0f66f6db096c8df0bcaeb73531ce0f58">DecodeFPR32RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR32RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00371">AArch64Disassembler.cpp:371</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64Imms_html_afa69841599c3d8a276c779c197002daf"><div class="ttname"><a href="namespacellvm_1_1A64Imms.html#afa69841599c3d8a276c779c197002daf">llvm::A64Imms::isLogicalImmBits</a></div><div class="ttdeci">bool isLogicalImmBits(unsigned RegWidth, uint32_t Bits, uint64_t &amp;Imm)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8cpp_source.html#l01021">AArch64BaseInfo.cpp:1021</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a9ce1c3e0a493459144a2d4c54598669c"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a9ce1c3e0a493459144a2d4c54598669c">DecodeShiftLeftImm32</a></div><div class="ttdeci">static DecodeStatus DecodeShiftLeftImm32(MCInst &amp;Inst, unsigned Val, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00582">AArch64Disassembler.cpp:582</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aee0294fb50830edcaff8d3d6e2b867be"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#aee0294fb50830edcaff8d3d6e2b867be">DecodeLogicalImmOperand</a></div><div class="ttdeci">static DecodeStatus DecodeLogicalImmOperand(llvm::MCInst &amp;Inst, unsigned Bits, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00618">AArch64Disassembler.cpp:618</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a2820dee87c5e62c16f606a098d5dbe9c"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a2820dee87c5e62c16f606a098d5dbe9c">DecodeLDSTPairInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeLDSTPairInstruction(llvm::MCInst &amp;Inst, unsigned Insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00771">AArch64Disassembler.cpp:771</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aaabe09036b442fff9aa63ce1e844fdf60">llvm::MCDisassembler::Success</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00055">MCDisassembler.h:55</a></div></div>
<div class="ttc" id="AArch64BaseInfo_8h_html"><div class="ttname"><a href="AArch64BaseInfo_8h.html">AArch64BaseInfo.h</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a2e3c470d348befc6ea83ce375619a38f"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a2e3c470d348befc6ea83ce375619a38f">Decode32BitShiftOperand</a></div><div class="ttdeci">static DecodeStatus Decode32BitShiftOperand(llvm::MCInst &amp;Inst, unsigned ShiftAmount, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00643">AArch64Disassembler.cpp:643</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ada953df62b21cd92f6713d1bfacc3faf"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ada953df62b21cd92f6713d1bfacc3faf">DecodeBitfield32ImmOperand</a></div><div class="ttdeci">static DecodeStatus DecodeBitfield32ImmOperand(llvm::MCInst &amp;Inst, unsigned Imm6Bits, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00499">AArch64Disassembler.cpp:499</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegistry_html_a8d3c3e977776517a7c1a82060b16da9f"><div class="ttname"><a href="structllvm_1_1TargetRegistry.html#a8d3c3e977776517a7c1a82060b16da9f">llvm::TargetRegistry::RegisterMCDisassembler</a></div><div class="ttdeci">static void RegisterMCDisassembler(Target &amp;T, Target::MCDisassemblerCtorTy Fn)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00727">TargetRegistry.h:727</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a795b9599dd2fd15b5976db8470e7ae7c"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a795b9599dd2fd15b5976db8470e7ae7c">DecodeQQuadRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeQQuadRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00479">AArch64Disassembler.cpp:479</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a0074ecba84d42f00ff2eec3084fc6a9f"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a0074ecba84d42f00ff2eec3084fc6a9f">DecodeFPR128RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR128RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00402">AArch64Disassembler.cpp:402</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a5549d343c28e48fbbcfe41badd36c723"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a5549d343c28e48fbbcfe41badd36c723">DecodeShiftLeftImm8</a></div><div class="ttdeci">static DecodeStatus DecodeShiftLeftImm8(MCInst &amp;Inst, unsigned Val, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00562">AArch64Disassembler.cpp:562</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a6f68ac8d624054255c0906d76781d702"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a6f68ac8d624054255c0906d76781d702">DecodeGPR64noxzrRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64noxzrRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00421">AArch64Disassembler.cpp:421</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64SE_html_a01fd45cc55587b985e98c297348da443a17524d86a9f7e672e83542a57301ccb5"><div class="ttname"><a href="namespacellvm_1_1A64SE.html#a01fd45cc55587b985e98c297348da443a17524d86a9f7e672e83542a57301ccb5">llvm::A64SE::MSL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00292">AArch64BaseInfo.h:292</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_aae67c508d4f0716516f5c412c5592556"><div class="ttname"><a href="Target_2README_8txt.html#aae67c508d4f0716516f5c412c5592556">result</a></div><div class="ttdeci">then result</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00393">Target/README.txt:393</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a1af780a9281f87068aad9670da6994d7"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a1af780a9281f87068aad9670da6994d7">DecodeFMOVLaneInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeFMOVLaneInstruction(llvm::MCInst &amp;Inst, unsigned Insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00747">AArch64Disassembler.cpp:747</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac370e71b8f01ade4d4d754017f0b1e07"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ac370e71b8f01ade4d4d754017f0b1e07">DecodeCVT32FixedPosOperand</a></div><div class="ttdeci">static DecodeStatus DecodeCVT32FixedPosOperand(llvm::MCInst &amp;Inst, unsigned Imm6Bits, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00512">AArch64Disassembler.cpp:512</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daab502f975742e9bff6d6dd7b49439b806"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daab502f975742e9bff6d6dd7b49439b806">llvm::RegState::Undef</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00035">MachineInstrBuilder.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MemoryObject_html_ac7b2161b93e6fcd06d295196b06a2852"><div class="ttname"><a href="classllvm_1_1MemoryObject.html#ac7b2161b93e6fcd06d295196b06a2852">llvm::MemoryObject::readBytes</a></div><div class="ttdeci">virtual int readBytes(uint64_t address, uint64_t size, uint8_t *buf) const </div><div class="ttdef"><b>Definition:</b> <a href="MemoryObject_8cpp_source.html#l00016">MemoryObject.cpp:16</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aeece943a0c7c7517c83fcd8a06f70124"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#aeece943a0c7c7517c83fcd8a06f70124">DecodeQTripleRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeQTripleRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00465">AArch64Disassembler.cpp:465</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a81f2356860f0e0d403f1d4b78934472e"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a81f2356860f0e0d403f1d4b78934472e">DecodeFPR64LoRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR64LoRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00393">AArch64Disassembler.cpp:393</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html"><div class="ttname"><a href="ErrorHandling_8h.html">ErrorHandling.h</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ac16cef83e9c52f15e183e06025618d89"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ac16cef83e9c52f15e183e06025618d89">DecodeSysRegOperand</a></div><div class="ttdeci">static DecodeStatus DecodeSysRegOperand(const A64SysReg::SysRegMapper &amp;InstMapper, llvm::MCInst &amp;Inst, unsigned Val, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00906">AArch64Disassembler.cpp:906</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a60d20c1f4e050c26cf8d02863e525cf5"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a60d20c1f4e050c26cf8d02863e525cf5">DecodeBitfieldInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeBitfieldInstruction(llvm::MCInst &amp;Inst, unsigned Insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00655">AArch64Disassembler.cpp:655</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ae0bf6059662fd2d1ee74f34d8e13372f"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ae0bf6059662fd2d1ee74f34d8e13372f">DecodeFPZeroOperand</a></div><div class="ttdeci">static DecodeStatus DecodeFPZeroOperand(llvm::MCInst &amp;Inst, unsigned RmBits, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00524">AArch64Disassembler.cpp:524</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a482f6383e14ac755131364737462bd4e"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a482f6383e14ac755131364737462bd4e">DecodeSHLLInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeSHLLInstruction(MCInst &amp;Inst, unsigned Insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01542">AArch64Disassembler.cpp:1542</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a19aeb00e238355f8631190904bf54f17"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a19aeb00e238355f8631190904bf54f17">DecodeShiftRightImm8</a></div><div class="ttdeci">static DecodeStatus DecodeShiftRightImm8(MCInst &amp;Inst, unsigned Val, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00534">AArch64Disassembler.cpp:534</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ae290d23a946947a045a22415c3cc7dfa"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ae290d23a946947a045a22415c3cc7dfa">DecodeShiftRightImm16</a></div><div class="ttdeci">static DecodeStatus DecodeShiftRightImm16(MCInst &amp;Inst, unsigned Val, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00541">AArch64Disassembler.cpp:541</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_a8db36c82f32d6f6a4d35a00e55be03a8"><div class="ttname"><a href="Target_2README_8txt.html#a8db36c82f32d6f6a4d35a00e55be03a8">Shift</a></div><div class="ttdeci">bool Shift</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00506">Target/README.txt:506</a></div></div>
<div class="ttc" id="structllvm_1_1A64SysReg_1_1MRSMapper_html"><div class="ttname"><a href="structllvm_1_1A64SysReg_1_1MRSMapper.html">llvm::A64SysReg::MRSMapper</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00986">AArch64BaseInfo.h:986</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aa0c8ee5448fe2a2fefe7bff37540df29"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#aa0c8ee5448fe2a2fefe7bff37540df29">LLVMInitializeAArch64Disassembler</a></div><div class="ttdeci">void LLVMInitializeAArch64Disassembler()</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00999">AArch64Disassembler.cpp:999</a></div></div>
<div class="ttc" id="AArch64Subtarget_8h_html"><div class="ttname"><a href="AArch64Subtarget_8h.html">AArch64Subtarget.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html"><div class="ttname"><a href="classllvm_1_1MCInst.html">llvm::MCInst</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00150">MCInst.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html">llvm::MCRegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00135">MCRegisterInfo.h:135</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a138716ba446c561ec6f232c8ff86a52a"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a138716ba446c561ec6f232c8ff86a52a">DecodeLoadPairExclusiveInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeLoadPairExclusiveInstruction(llvm::MCInst &amp;Inst, unsigned Val, uint64_t Address, const void *Decoder)</div></div>
<div class="ttc" id="MCDisassembler_8h_html"><div class="ttname"><a href="MCDisassembler_8h.html">MCDisassembler.h</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_aa56aed32b547a4b84dd7f1890faf134f"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#aa56aed32b547a4b84dd7f1890faf134f">DecodeGPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00304">AArch64Disassembler.cpp:304</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a9152f5af0088cc4251fc9445ef525e8d"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a9152f5af0088cc4251fc9445ef525e8d">DecodeFPR16RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR16RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00359">AArch64Disassembler.cpp:359</a></div></div>
<div class="ttc" id="classllvm_1_1Region_html"><div class="ttname"><a href="classllvm_1_1Region.html">llvm::Region</a></div><div class="ttdoc">A single entry single exit Region. </div><div class="ttdef"><b>Definition:</b> <a href="RegionInfo_8h_source.html#l00202">RegionInfo.h:202</a></div></div>
<div class="ttc" id="MemoryObject_8h_html"><div class="ttname"><a href="MemoryObject_8h.html">MemoryObject.h</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ade216b6da17dba0b00334260c2b29bc3"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ade216b6da17dba0b00334260c2b29bc3">DecodeDQuadRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeDQuadRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00472">AArch64Disassembler.cpp:472</a></div></div>
<div class="ttc" id="AArch64RegisterInfo_8h_html"><div class="ttname"><a href="AArch64RegisterInfo_8h.html">AArch64RegisterInfo.h</a></div></div>
<div class="ttc" id="MCInst_8h_html"><div class="ttname"><a href="MCInst_8h.html">MCInst.h</a></div></div>
<div class="ttc" id="classllvm_1_1OwningPtr_html"><div class="ttname"><a href="classllvm_1_1OwningPtr.html">llvm::OwningPtr</a></div><div class="ttdef"><b>Definition:</b> <a href="OwningPtr_8h_source.html#l00028">OwningPtr.h:28</a></div></div>
<div class="ttc" id="MCExpr_8h_html"><div class="ttname"><a href="MCExpr_8h.html">MCExpr.h</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a5d91cd947ed6a1458e5b5479e0bfbdf7"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a5d91cd947ed6a1458e5b5479e0bfbdf7">DecodeDPairRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeDPairRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00444">AArch64Disassembler.cpp:444</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_adf8b40a1f145affef96f8bd78f67ab9d"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#adf8b40a1f145affef96f8bd78f67ab9d">DecodeShiftRightImm32</a></div><div class="ttdeci">static DecodeStatus DecodeShiftRightImm32(MCInst &amp;Inst, unsigned Val, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00548">AArch64Disassembler.cpp:548</a></div></div>
<div class="ttc" id="namespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5a3c0710aa6b054662f67b480712fa2b95">llvm::tgtok::Bits</a></div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00046">TGLexer.h:46</a></div></div>
<div class="ttc" id="classT_html"><div class="ttname"><a href="classT.html">T</a></div></div>
<div class="ttc" id="classllvm_1_1OwningPtr_html_a89ff786da2c3247bab265b9c8fc861b2"><div class="ttname"><a href="classllvm_1_1OwningPtr.html#a89ff786da2c3247bab265b9c8fc861b2">llvm::OwningPtr::get</a></div><div class="ttdeci">T * get() const </div><div class="ttdef"><b>Definition:</b> <a href="OwningPtr_8h_source.html#l00072">OwningPtr.h:72</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a49aa62f6f6ffa0f05fb0c58ce2a61a83"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a49aa62f6f6ffa0f05fb0c58ce2a61a83">DecodeShiftLeftImm16</a></div><div class="ttdeci">static DecodeStatus DecodeShiftLeftImm16(MCInst &amp;Inst, unsigned Val, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00572">AArch64Disassembler.cpp:572</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ae243ed51d42dc9cef4294a2ff08ea194"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ae243ed51d42dc9cef4294a2ff08ea194">DecodeDTripleRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeDTripleRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00458">AArch64Disassembler.cpp:458</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_ae844d6ff99f067e6672e004ed7613c24"><div class="ttname"><a href="classllvm_1_1MCInst.html#ae844d6ff99f067e6672e004ed7613c24">llvm::MCInst::setOpcode</a></div><div class="ttdeci">void setOpcode(unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00157">MCInst.h:157</a></div></div>
<div class="ttc" id="Target_2ARM_2README_8txt_html_a1b45f45820a60c09244a87eb59824aec"><div class="ttname"><a href="Target_2ARM_2README_8txt.html#a1b45f45820a60c09244a87eb59824aec">S</a></div><div class="ttdeci">add sub stmia L5 ldr r0 bl L_printf $stub Instead of a and a wouldn t it be better to do three moves *Return an aggregate type is even return S</div><div class="ttdef"><b>Definition:</b> <a href="Target_2ARM_2README_8txt_source.html#l00197">Target/ARM/README.txt:197</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a34c29f55f0727619870b27cb4087166b"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a34c29f55f0727619870b27cb4087166b">DecodeVLDSTLanePostInstruction</a></div><div class="ttdeci">static DecodeStatus DecodeVLDSTLanePostInstruction(MCInst &amp;Inst, unsigned Insn, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l01118">AArch64Disassembler.cpp:1118</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_ab6daf3dfa1ac4e74f35e187c4dea74f4"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#ab6daf3dfa1ac4e74f35e187c4dea74f4">DecodeRegisterClassByID</a></div><div class="ttdeci">static DecodeStatus DecodeRegisterClassByID(llvm::MCInst &amp;Inst, unsigned RegNo, unsigned RegID, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00433">AArch64Disassembler.cpp:433</a></div></div>
<div class="ttc" id="MCFixedLenDisassembler_8h_html"><div class="ttname"><a href="MCFixedLenDisassembler_8h.html">MCFixedLenDisassembler.h</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a01b223050f1f2c236b965784b64a5574"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a01b223050f1f2c236b965784b64a5574">DecodeShiftLeftImm64</a></div><div class="ttdeci">static DecodeStatus DecodeShiftLeftImm64(MCInst &amp;Inst, unsigned Val, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00592">AArch64Disassembler.cpp:592</a></div></div>
<div class="ttc" id="Mem2Reg_8cpp_html_a6fde3eb6ca09ddf2fd76432176d817bb"><div class="ttname"><a href="Mem2Reg_8cpp.html#a6fde3eb6ca09ddf2fd76432176d817bb">Register</a></div><div class="ttdeci">Promote Memory to Register</div><div class="ttdef"><b>Definition:</b> <a href="Mem2Reg_8cpp_source.html#l00054">Mem2Reg.cpp:54</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a9789479978c6c99813828e36402de159"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a9789479978c6c99813828e36402de159">DecodeGPR32wspRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeGPR32wspRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00337">AArch64Disassembler.cpp:337</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a82655fe8e468acef5458d30a0dd01cbb"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a82655fe8e468acef5458d30a0dd01cbb">DecodeFPR8RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR8RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00348">AArch64Disassembler.cpp:348</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_a22542ca9978e4b90401edee109c4f263"><div class="ttname"><a href="classllvm_1_1MCInst.html#a22542ca9978e4b90401edee109c4f263">llvm::MCInst::getOpcode</a></div><div class="ttdeci">unsigned getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00158">MCInst.h:158</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html"><div class="ttname"><a href="classllvm_1_1Target.html">llvm::Target</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00078">TargetRegistry.h:78</a></div></div>
<div class="ttc" id="structllvm_1_1A64SysReg_1_1SysRegMapper_html_aae9bbce07ef77b4cd10d6cb081cfb92c"><div class="ttname"><a href="structllvm_1_1A64SysReg_1_1SysRegMapper.html#aae9bbce07ef77b4cd10d6cb081cfb92c">llvm::A64SysReg::SysRegMapper::toString</a></div><div class="ttdeci">std::string toString(uint32_t Bits, bool &amp;Valid) const </div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8cpp_source.html#l00799">AArch64BaseInfo.cpp:799</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a09aa7a3ec6211eb03aca5bba3b9451c0"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a09aa7a3ec6211eb03aca5bba3b9451c0">DecodeAddrRegExtendOperand</a></div><div class="ttdeci">static DecodeStatus DecodeAddrRegExtendOperand(llvm::MCInst &amp;Inst, unsigned OptionHiS, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00486">AArch64Disassembler.cpp:486</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a5e57a1315c1e3eaafb00ffb0702e3bed"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a5e57a1315c1e3eaafb00ffb0702e3bed">DecodeMoveWideImmOperand</a></div><div class="ttdeci">static DecodeStatus DecodeMoveWideImmOperand(llvm::MCInst &amp;Inst, unsigned FullImm, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00603">AArch64Disassembler.cpp:603</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_af5ba1004c02d0d357086cd53a530960c"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#af5ba1004c02d0d357086cd53a530960c">DecodeFPR64RegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR64RegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00382">AArch64Disassembler.cpp:382</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a466a7bf42fa5d87f9076d560dcbabf2a"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a466a7bf42fa5d87f9076d560dcbabf2a">DecodeFPR128LoRegisterClass</a></div><div class="ttdeci">static DecodeStatus DecodeFPR128LoRegisterClass(llvm::MCInst &amp;Inst, unsigned RegNo, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00413">AArch64Disassembler.cpp:413</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a37cea43a3a3b218ae353885494592081"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a37cea43a3a3b218ae353885494592081">DecodeRegExtendOperand</a></div><div class="ttdeci">static DecodeStatus DecodeRegExtendOperand(llvm::MCInst &amp;Inst, unsigned ShiftAmount, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00631">AArch64Disassembler.cpp:631</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperand_html_ad26f3c85c2f3b28caa4e9a7522e0d7bd"><div class="ttname"><a href="classllvm_1_1MCOperand.html#ad26f3c85c2f3b28caa4e9a7522e0d7bd">llvm::MCOperand::CreateImm</a></div><div class="ttdeci">static MCOperand CreateImm(int64_t Val)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00117">MCInst.h:117</a></div></div>
<div class="ttc" id="classllvm_1_1Target_html_a6cd3d97731d94851b211e3842ef8a673"><div class="ttname"><a href="classllvm_1_1Target.html#a6cd3d97731d94851b211e3842ef8a673">llvm::Target::createMCRegInfo</a></div><div class="ttdeci">MCRegisterInfo * createMCRegInfo(StringRef Triple) const </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegistry_8h_source.html#l00314">TargetRegistry.h:314</a></div></div>
<div class="ttc" id="classllvm_1_1MCSubtargetInfo_html"><div class="ttname"><a href="classllvm_1_1MCSubtargetInfo.html">llvm::MCSubtargetInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MCSubtargetInfo_8h_source.html#l00029">MCSubtargetInfo.h:29</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00299">AArch64Disassembler.cpp:299</a></div></div>
<div class="ttc" id="namespacellvm_html_aca1cf222747b51203ffe52c186ad9ddb"><div class="ttname"><a href="namespacellvm.html#aca1cf222747b51203ffe52c186ad9ddb">llvm::TheAArch64Target</a></div><div class="ttdeci">Target TheAArch64Target</div><div class="ttdef"><b>Definition:</b> <a href="AArch64TargetInfo_8cpp_source.html#l00019">AArch64TargetInfo.cpp:19</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86II_html_a97dc14052814702ba0e2b14fb14dd02dac21c0e218a109e1353d239807dd4f3c9"><div class="ttname"><a href="namespacellvm_1_1X86II.html#a97dc14052814702ba0e2b14fb14dd02dac21c0e218a109e1353d239807dd4f3c9">llvm::X86II::Imm16</a></div><div class="ttdef"><b>Definition:</b> <a href="X86BaseInfo_8h_source.html#l00376">X86BaseInfo.h:376</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa537a26dac8694f2000c729a35e2ead30">llvm::MCDisassembler::Fail</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00053">MCDisassembler.h:53</a></div></div>
<div class="ttc" id="structllvm_1_1A64SysReg_1_1MSRMapper_html"><div class="ttname"><a href="structllvm_1_1A64SysReg_1_1MSRMapper.html">llvm::A64SysReg::MSRMapper</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00981">AArch64BaseInfo.h:981</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00031">raw_ostream.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MCInst_html_af5530910b07aa0c82adbc555dfc04fce"><div class="ttname"><a href="classllvm_1_1MCInst.html#af5530910b07aa0c82adbc555dfc04fce">llvm::MCInst::addOperand</a></div><div class="ttdeci">void addOperand(const MCOperand &amp;Op)</div><div class="ttdef"><b>Definition:</b> <a href="MCInst_8h_source.html#l00167">MCInst.h:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64SE_html_a01fd45cc55587b985e98c297348da443ae363c7f3260dcaf48aa83e5597aff81b"><div class="ttname"><a href="namespacellvm_1_1A64SE.html#a01fd45cc55587b985e98c297348da443ae363c7f3260dcaf48aa83e5597aff81b">llvm::A64SE::LSL</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00291">AArch64BaseInfo.h:291</a></div></div>
<div class="ttc" id="MCInstrDesc_8h_html"><div class="ttname"><a href="MCInstrDesc_8h.html">MCInstrDesc.h</a></div></div>
<div class="ttc" id="TargetRegistry_8h_html"><div class="ttname"><a href="TargetRegistry_8h.html">TargetRegistry.h</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="AArch64_8h_html"><div class="ttname"><a href="AArch64_8h.html">AArch64.h</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a489eaac5c39bb04b63641b8196269ee5"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a489eaac5c39bb04b63641b8196269ee5">DecodeMSROperand</a></div><div class="ttdeci">static DecodeStatus DecodeMSROperand(llvm::MCInst &amp;Inst, unsigned Val, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00927">AArch64Disassembler.cpp:927</a></div></div>
<div class="ttc" id="classllvm_1_1MCDisassembler_html_a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c"><div class="ttname"><a href="classllvm_1_1MCDisassembler.html#a8eb822283e8f3200ca4b2a1ba0174e6aa9d693b8e530a7fa3457dece6f8951e6c">llvm::MCDisassembler::SoftFail</a></div><div class="ttdef"><b>Definition:</b> <a href="MCDisassembler_8h_source.html#l00054">MCDisassembler.h:54</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a1ea537a84670ffb15a7db2a440e155a5"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a1ea537a84670ffb15a7db2a440e155a5">DecodeStatus</a></div><div class="ttdeci">MCDisassembler::DecodeStatus DecodeStatus</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00036">AArch64Disassembler.cpp:36</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a92aea5dc8d38c92be6943a5796f2a0b9"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a92aea5dc8d38c92be6943a5796f2a0b9">DecodeNamedImmOperand</a></div><div class="ttdeci">static DecodeStatus DecodeNamedImmOperand(llvm::MCInst &amp;Inst, unsigned Val, uint64_t Address, const void *Decoder)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00891">AArch64Disassembler.cpp:891</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8c_html_a6c71d4e276f8fe7ce11b7a8456821d7c"><div class="ttname"><a href="X86DisassemblerDecoder_8c.html#a6c71d4e276f8fe7ce11b7a8456821d7c">decodeInstruction</a></div><div class="ttdeci">int decodeInstruction(struct InternalInstruction *insn, byteReader_t reader, const void *readerArg, dlog_t logger, void *loggerArg, const void *miiArg, uint64_t startLoc, DisassemblerMode mode)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8c_source.html#l01712">X86DisassemblerDecoder.c:1712</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 22:57:58 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
