Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Tue May  2 14:59:16 2023
| Host         : Lenovo-EF001 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file vending_machine_timing_summary_routed.rpt -pb vending_machine_timing_summary_routed.pb -rpx vending_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : vending_machine
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    6           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (6)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (6)
5. checking no_input_delay (4)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (6)
------------------------
 There are 6 register/latch pins with no clock driven by root clock pin: ceas/counter_reg[26]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (6)
------------------------------------------------
 There are 6 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.202        0.000                      0                   27        0.324        0.000                      0                   27        4.500        0.000                       0                    28  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.202        0.000                      0                   27        0.324        0.000                      0                   27        4.500        0.000                       0                    28  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.202ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.202ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.796ns  (logic 2.034ns (72.750%)  route 0.762ns (27.250%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.544    ceas/counter_reg_n_0_[1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.446    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  ceas/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    ceas/counter_reg[20]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.122 r  ceas/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.122    ceas/counter_reg[24]_i_1_n_6
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599    15.022    ceas/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[25]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    15.323    ceas/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -8.122    
  -------------------------------------------------------------------
                         slack                                  7.202    

Slack (MET) :             7.297ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.701ns  (logic 1.939ns (71.792%)  route 0.762ns (28.208%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.544    ceas/counter_reg_n_0_[1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.446    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  ceas/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    ceas/counter_reg[20]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.027 r  ceas/counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.027    ceas/counter_reg[24]_i_1_n_5
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599    15.022    ceas/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[26]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    15.323    ceas/counter_reg[26]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -8.027    
  -------------------------------------------------------------------
                         slack                                  7.297    

Slack (MET) :             7.313ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.685ns  (logic 1.923ns (71.624%)  route 0.762ns (28.376%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns = ( 15.022 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.544    ceas/counter_reg_n_0_[1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.446    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.788 r  ceas/counter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.788    ceas/counter_reg[20]_i_1_n_0
    SLICE_X0Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.011 r  ceas/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.011    ceas/counter_reg[24]_i_1_n_7
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599    15.022    ceas/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[24]/C
                         clock pessimism              0.275    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X0Y65          FDRE (Setup_fdre_C_D)        0.062    15.323    ceas/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                          -8.011    
  -------------------------------------------------------------------
                         slack                                  7.313    

Slack (MET) :             7.317ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.682ns  (logic 1.920ns (71.592%)  route 0.762ns (28.408%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.544    ceas/counter_reg_n_0_[1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.446    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.008 r  ceas/counter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.008    ceas/counter_reg[20]_i_1_n_6
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    ceas/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[21]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.062    15.324    ceas/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -8.008    
  -------------------------------------------------------------------
                         slack                                  7.317    

Slack (MET) :             7.338ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.661ns  (logic 1.899ns (71.368%)  route 0.762ns (28.632%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.544    ceas/counter_reg_n_0_[1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.446    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.987 r  ceas/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.987    ceas/counter_reg[20]_i_1_n_4
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    ceas/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[23]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.062    15.324    ceas/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.987    
  -------------------------------------------------------------------
                         slack                                  7.338    

Slack (MET) :             7.412ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.587ns  (logic 1.825ns (70.549%)  route 0.762ns (29.451%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.544    ceas/counter_reg_n_0_[1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.446    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.913 r  ceas/counter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.913    ceas/counter_reg[20]_i_1_n_5
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    ceas/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[22]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.062    15.324    ceas/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.913    
  -------------------------------------------------------------------
                         slack                                  7.412    

Slack (MET) :             7.428ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.571ns  (logic 1.809ns (70.365%)  route 0.762ns (29.635%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.544    ceas/counter_reg_n_0_[1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.446    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.674 r  ceas/counter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.674    ceas/counter_reg[16]_i_1_n_0
    SLICE_X0Y64          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.897 r  ceas/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.897    ceas/counter_reg[20]_i_1_n_7
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    ceas/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[20]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y64          FDRE (Setup_fdre_C_D)        0.062    15.324    ceas/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.897    
  -------------------------------------------------------------------
                         slack                                  7.428    

Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.568ns  (logic 1.806ns (70.331%)  route 0.762ns (29.669%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.544    ceas/counter_reg_n_0_[1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.446    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.894 r  ceas/counter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.894    ceas/counter_reg[16]_i_1_n_6
    SLICE_X0Y63          FDRE                                         r  ceas/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    ceas/clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  ceas/counter_reg[17]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)        0.062    15.324    ceas/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.894    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.452ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.547ns  (logic 1.785ns (70.086%)  route 0.762ns (29.914%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.544    ceas/counter_reg_n_0_[1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.446    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.873 r  ceas/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.873    ceas/counter_reg[16]_i_1_n_4
    SLICE_X0Y63          FDRE                                         r  ceas/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    ceas/clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  ceas/counter_reg[19]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)        0.062    15.324    ceas/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.873    
  -------------------------------------------------------------------
                         slack                                  7.452    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 ceas/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.473ns  (logic 1.711ns (69.191%)  route 0.762ns (30.809%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.723     5.326    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  ceas/counter_reg[1]/Q
                         net (fo=1, routed)           0.762     6.544    ceas/counter_reg_n_0_[1]
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     7.218 r  ceas/counter_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.218    ceas/counter_reg[0]_i_1_n_0
    SLICE_X0Y60          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.332 r  ceas/counter_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.332    ceas/counter_reg[4]_i_1_n_0
    SLICE_X0Y61          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.446 r  ceas/counter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.446    ceas/counter_reg[8]_i_1_n_0
    SLICE_X0Y62          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.560 r  ceas/counter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.560    ceas/counter_reg[12]_i_1_n_0
    SLICE_X0Y63          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.799 r  ceas/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.799    ceas/counter_reg[16]_i_1_n_5
    SLICE_X0Y63          FDRE                                         r  ceas/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600    15.023    ceas/clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  ceas/counter_reg[18]/C
                         clock pessimism              0.275    15.298    
                         clock uncertainty           -0.035    15.262    
    SLICE_X0Y63          FDRE (Setup_fdre_C_D)        0.062    15.324    ceas/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.324    
                         arrival time                          -7.799    
  -------------------------------------------------------------------
                         slack                                  7.526    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 ceas/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  ceas/counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.836    ceas/counter_reg_n_0_[0]
    SLICE_X0Y59          LUT1 (Prop_lut1_I0_O)        0.045     1.881 r  ceas/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.881    ceas/counter[0]_i_2_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.951 r  ceas/counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.951    ceas/counter_reg[0]_i_1_n_7
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.105     1.627    ceas/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ceas/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.601     1.520    ceas/clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  ceas/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ceas/counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.838    ceas/counter_reg_n_0_[12]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.953 r  ceas/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.953    ceas/counter_reg[12]_i_1_n_7
    SLICE_X0Y62          FDRE                                         r  ceas/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.873     2.038    ceas/clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  ceas/counter_reg[12]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.105     1.625    ceas/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ceas/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.519    ceas/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ceas/counter_reg[24]/Q
                         net (fo=1, routed)           0.176     1.837    ceas/counter_reg_n_0_[24]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.952 r  ceas/counter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    ceas/counter_reg[24]_i_1_n_7
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.871     2.036    ceas/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[24]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.624    ceas/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ceas/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.602     1.521    ceas/clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  ceas/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y60          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ceas/counter_reg[4]/Q
                         net (fo=1, routed)           0.176     1.839    ceas/counter_reg_n_0_[4]
    SLICE_X0Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.954 r  ceas/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    ceas/counter_reg[4]_i_1_n_7
    SLICE_X0Y60          FDRE                                         r  ceas/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    ceas/clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  ceas/counter_reg[4]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y60          FDRE (Hold_fdre_C_D)         0.105     1.626    ceas/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ceas/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.602     1.521    ceas/clk_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  ceas/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  ceas/counter_reg[8]/Q
                         net (fo=1, routed)           0.176     1.839    ceas/counter_reg_n_0_[8]
    SLICE_X0Y61          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.954 r  ceas/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.954    ceas/counter_reg[8]_i_1_n_7
    SLICE_X0Y61          FDRE                                         r  ceas/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    ceas/clk_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  ceas/counter_reg[8]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y61          FDRE (Hold_fdre_C_D)         0.105     1.626    ceas/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ceas/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.519    ceas/clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  ceas/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y63          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ceas/counter_reg[16]/Q
                         net (fo=1, routed)           0.176     1.837    ceas/counter_reg_n_0_[16]
    SLICE_X0Y63          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.952 r  ceas/counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    ceas/counter_reg[16]_i_1_n_7
    SLICE_X0Y63          FDRE                                         r  ceas/counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    ceas/clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  ceas/counter_reg[16]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y63          FDRE (Hold_fdre_C_D)         0.105     1.624    ceas/counter_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 ceas/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.256ns (59.199%)  route 0.176ns (40.801%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.519    ceas/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y64          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ceas/counter_reg[20]/Q
                         net (fo=1, routed)           0.176     1.837    ceas/counter_reg_n_0_[20]
    SLICE_X0Y64          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.952 r  ceas/counter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.952    ceas/counter_reg[20]_i_1_n_7
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.872     2.037    ceas/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[20]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y64          FDRE (Hold_fdre_C_D)         0.105     1.624    ceas/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.952    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.360ns  (arrival time - required time)
  Source:                 ceas/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.292ns (62.850%)  route 0.173ns (37.150%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.603     1.522    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y59          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  ceas/counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.836    ceas/counter_reg_n_0_[0]
    SLICE_X0Y59          LUT1 (Prop_lut1_I0_O)        0.045     1.881 r  ceas/counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.881    ceas/counter[0]_i_2_n_0
    SLICE_X0Y59          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     1.987 r  ceas/counter_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.987    ceas/counter_reg[0]_i_1_n_6
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[1]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y59          FDRE (Hold_fdre_C_D)         0.105     1.627    ceas/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.987    
  -------------------------------------------------------------------
                         slack                                  0.360    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ceas/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.601     1.520    ceas/clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  ceas/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ceas/counter_reg[12]/Q
                         net (fo=1, routed)           0.176     1.838    ceas/counter_reg_n_0_[12]
    SLICE_X0Y62          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.989 r  ceas/counter_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.989    ceas/counter_reg[12]_i_1_n_6
    SLICE_X0Y62          FDRE                                         r  ceas/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.873     2.038    ceas/clk_IBUF_BUFG
    SLICE_X0Y62          FDRE                                         r  ceas/counter_reg[13]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y62          FDRE (Hold_fdre_C_D)         0.105     1.625    ceas/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.989    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 ceas/counter_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ceas/counter_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.468ns  (logic 0.292ns (62.334%)  route 0.176ns (37.666%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.600     1.519    ceas/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     1.660 r  ceas/counter_reg[24]/Q
                         net (fo=1, routed)           0.176     1.837    ceas/counter_reg_n_0_[24]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     1.988 r  ceas/counter_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.988    ceas/counter_reg[24]_i_1_n_6
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.871     2.036    ceas/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[25]/C
                         clock pessimism             -0.516     1.519    
    SLICE_X0Y65          FDRE (Hold_fdre_C_D)         0.105     1.624    ceas/counter_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.988    
  -------------------------------------------------------------------
                         slack                                  0.363    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y59     ceas/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61     ceas/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61     ceas/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     ceas/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     ceas/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     ceas/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y62     ceas/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     ceas/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y63     ceas/counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     ceas/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     ceas/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     ceas/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     ceas/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     ceas/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     ceas/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     ceas/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     ceas/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     ceas/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     ceas/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     ceas/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y59     ceas/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     ceas/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     ceas/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     ceas/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61     ceas/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     ceas/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     ceas/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     ceas/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y62     ceas/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IN5
                            (input port)
  Destination:            OUT2_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.968ns  (logic 1.619ns (23.228%)  route 5.350ns (76.772%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  IN5 (IN)
                         net (fo=0)                   0.000     0.000    IN5
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  IN5_IBUF_inst/O
                         net (fo=5, routed)           5.350     6.816    IN5_IBUF
    SLICE_X1Y60          LUT5 (Prop_lut5_I2_O)        0.152     6.968 r  OUT2_i_1/O
                         net (fo=1, routed)           0.000     6.968    next_OUT2
    SLICE_X1Y60          FDRE                                         r  OUT2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN5
                            (input port)
  Destination:            OUT1_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.940ns  (logic 1.591ns (22.918%)  route 5.350ns (77.082%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  IN5 (IN)
                         net (fo=0)                   0.000     0.000    IN5
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  IN5_IBUF_inst/O
                         net (fo=5, routed)           5.350     6.816    IN5_IBUF
    SLICE_X1Y60          LUT5 (Prop_lut5_I1_O)        0.124     6.940 r  OUT1_i_1/O
                         net (fo=1, routed)           0.000     6.940    next_OUT1
    SLICE_X1Y60          FDRE                                         r  OUT1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN5
                            (input port)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.537ns  (logic 1.591ns (24.331%)  route 4.947ns (75.669%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  IN5 (IN)
                         net (fo=0)                   0.000     0.000    IN5
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  IN5_IBUF_inst/O
                         net (fo=5, routed)           4.947     6.413    IN5_IBUF
    SLICE_X1Y60          LUT6 (Prop_lut6_I2_O)        0.124     6.537 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     6.537    state[0]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN5
                            (input port)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.504ns  (logic 1.591ns (24.454%)  route 4.914ns (75.546%))
  Logic Levels:           2  (IBUF=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  IN5 (IN)
                         net (fo=0)                   0.000     0.000    IN5
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  IN5_IBUF_inst/O
                         net (fo=5, routed)           4.914     6.380    IN5_IBUF
    SLICE_X1Y60          LUT6 (Prop_lut6_I2_O)        0.124     6.504 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     6.504    state[1]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IN5
                            (input port)
  Destination:            SUC_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.225ns  (logic 1.591ns (25.550%)  route 4.635ns (74.450%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 r  IN5 (IN)
                         net (fo=0)                   0.000     0.000    IN5
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 r  IN5_IBUF_inst/O
                         net (fo=5, routed)           4.635     6.101    IN5_IBUF
    SLICE_X1Y60          LUT5 (Prop_lut5_I2_O)        0.124     6.225 r  SUC_i_1/O
                         net (fo=1, routed)           0.000     6.225    SUC_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  SUC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.020ns  (logic 4.148ns (68.907%)  route 1.872ns (31.093%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE                         0.000     0.000 r  OUT2_reg/C
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.419     0.419 r  OUT2_reg/Q
                         net (fo=1, routed)           1.872     2.291    OUT2_OBUF
    V14                  OBUF (Prop_obuf_I_O)         3.729     6.020 r  OUT2_OBUF_inst/O
                         net (fo=0)                   0.000     6.020    OUT2
    V14                                                               r  OUT2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SUC_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SUC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.738ns  (logic 4.025ns (70.151%)  route 1.713ns (29.849%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE                         0.000     0.000 r  SUC_reg/C
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  SUC_reg/Q
                         net (fo=1, routed)           1.713     2.169    SUC_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569     5.738 r  SUC_OBUF_inst/O
                         net (fo=0)                   0.000     5.738    SUC
    V11                                                               r  SUC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LED_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.701ns  (logic 3.976ns (69.746%)  route 1.725ns (30.254%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  OUT_LED_reg/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  OUT_LED_reg/Q
                         net (fo=2, routed)           1.725     2.181    OUT_LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         3.520     5.701 r  OUT_LED_OBUF_inst/O
                         net (fo=0)                   0.000     5.701    OUT_LED
    H17                                                               r  OUT_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.697ns  (logic 4.026ns (70.678%)  route 1.670ns (29.322%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE                         0.000     0.000 r  OUT1_reg/C
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  OUT1_reg/Q
                         net (fo=1, routed)           1.670     2.126    OUT1_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570     5.697 r  OUT1_OBUF_inst/O
                         net (fo=0)                   0.000     5.697    OUT1
    V12                                                               r  OUT1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LED_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT_LED_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.104ns  (logic 0.580ns (52.538%)  route 0.524ns (47.462%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  OUT_LED_reg/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  OUT_LED_reg/Q
                         net (fo=2, routed)           0.524     0.980    OUT_LED_OBUF
    SLICE_X0Y110         LUT1 (Prop_lut1_I0_O)        0.124     1.104 r  OUT_LED_i_1/O
                         net (fo=1, routed)           0.000     1.104    p_0_in__0
    SLICE_X0Y110         FDRE                                         r  OUT_LED_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            SUC_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.356ns  (logic 0.186ns (52.186%)  route 0.170ns (47.814%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=5, routed)           0.170     0.311    p_0_in[3]
    SLICE_X1Y60          LUT5 (Prop_lut5_I3_O)        0.045     0.356 r  SUC_i_1/O
                         net (fo=1, routed)           0.000     0.356    SUC_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  SUC_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=5, routed)           0.181     0.322    p_0_in[3]
    SLICE_X1Y60          LUT6 (Prop_lut6_I1_O)        0.045     0.367 r  state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.367    state[0]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.186ns (50.496%)  route 0.182ns (49.504%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=5, routed)           0.182     0.323    p_0_in[3]
    SLICE_X1Y60          LUT6 (Prop_lut6_I1_O)        0.045     0.368 r  state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.368    state[1]_i_1_n_0
    SLICE_X1Y60          FDRE                                         r  state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LED_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT_LED_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  OUT_LED_reg/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  OUT_LED_reg/Q
                         net (fo=2, routed)           0.187     0.328    OUT_LED_OBUF
    SLICE_X0Y110         LUT1 (Prop_lut1_I0_O)        0.045     0.373 r  OUT_LED_i_1/O
                         net (fo=1, routed)           0.000     0.373    p_0_in__0
    SLICE_X0Y110         FDRE                                         r  OUT_LED_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT1_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.408ns  (logic 0.186ns (45.542%)  route 0.222ns (54.458%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=5, routed)           0.222     0.363    p_0_in[3]
    SLICE_X1Y60          LUT5 (Prop_lut5_I2_O)        0.045     0.408 r  OUT1_i_1/O
                         net (fo=1, routed)           0.000     0.408    next_OUT1
    SLICE_X1Y60          FDRE                                         r  OUT1_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.187ns (45.675%)  route 0.222ns (54.325%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE                         0.000     0.000 r  state_reg[0]/C
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  state_reg[0]/Q
                         net (fo=5, routed)           0.222     0.363    p_0_in[3]
    SLICE_X1Y60          LUT5 (Prop_lut5_I0_O)        0.046     0.409 r  OUT2_i_1/O
                         net (fo=1, routed)           0.000     0.409    next_OUT2
    SLICE_X1Y60          FDRE                                         r  OUT2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT_LED_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.729ns  (logic 1.362ns (78.785%)  route 0.367ns (21.215%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y110         FDRE                         0.000     0.000 r  OUT_LED_reg/C
    SLICE_X0Y110         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OUT_LED_reg/Q
                         net (fo=2, routed)           0.367     0.508    OUT_LED_OBUF
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.729 r  OUT_LED_OBUF_inst/O
                         net (fo=0)                   0.000     1.729    OUT_LED
    H17                                                               r  OUT_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT1
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.748ns  (logic 1.412ns (80.757%)  route 0.336ns (19.243%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE                         0.000     0.000 r  OUT1_reg/C
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  OUT1_reg/Q
                         net (fo=1, routed)           0.336     0.477    OUT1_OBUF
    V12                  OBUF (Prop_obuf_I_O)         1.271     1.748 r  OUT1_OBUF_inst/O
                         net (fo=0)                   0.000     1.748    OUT1
    V12                                                               r  OUT1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SUC_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            SUC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.768ns  (logic 1.410ns (79.773%)  route 0.358ns (20.227%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE                         0.000     0.000 r  SUC_reg/C
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  SUC_reg/Q
                         net (fo=1, routed)           0.358     0.499    SUC_OBUF
    V11                  OBUF (Prop_obuf_I_O)         1.269     1.768 r  SUC_OBUF_inst/O
                         net (fo=0)                   0.000     1.768    SUC
    V11                                                               r  SUC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 OUT2_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            OUT2
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.437ns (77.306%)  route 0.422ns (22.694%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE                         0.000     0.000 r  OUT2_reg/C
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  OUT2_reg/Q
                         net (fo=1, routed)           0.422     0.550    OUT2_OBUF
    V14                  OBUF (Prop_obuf_I_O)         1.309     1.859 r  OUT2_OBUF_inst/O
                         net (fo=0)                   0.000     1.859    OUT2
    V14                                                               r  OUT2 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.475ns  (logic 1.524ns (43.862%)  route 1.951ns (56.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.951     3.475    ceas/reset_IBUF
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599     5.022    ceas/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[24]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.475ns  (logic 1.524ns (43.862%)  route 1.951ns (56.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.951     3.475    ceas/reset_IBUF
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599     5.022    ceas/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[25]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.475ns  (logic 1.524ns (43.862%)  route 1.951ns (56.138%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.951     3.475    ceas/reset_IBUF
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.599     5.022    ceas/clk_IBUF_BUFG
    SLICE_X0Y65          FDRE                                         r  ceas/counter_reg[26]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.336ns  (logic 1.524ns (45.682%)  route 1.812ns (54.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.812     3.336    ceas/reset_IBUF
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600     5.023    ceas/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[20]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.336ns  (logic 1.524ns (45.682%)  route 1.812ns (54.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.812     3.336    ceas/reset_IBUF
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600     5.023    ceas/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[21]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.336ns  (logic 1.524ns (45.682%)  route 1.812ns (54.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.812     3.336    ceas/reset_IBUF
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600     5.023    ceas/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[22]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.336ns  (logic 1.524ns (45.682%)  route 1.812ns (54.318%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.812     3.336    ceas/reset_IBUF
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600     5.023    ceas/clk_IBUF_BUFG
    SLICE_X0Y64          FDRE                                         r  ceas/counter_reg[23]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.188ns  (logic 1.524ns (47.807%)  route 1.664ns (52.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.664     3.188    ceas/reset_IBUF
    SLICE_X0Y63          FDRE                                         r  ceas/counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600     5.023    ceas/clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  ceas/counter_reg[16]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.188ns  (logic 1.524ns (47.807%)  route 1.664ns (52.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.664     3.188    ceas/reset_IBUF
    SLICE_X0Y63          FDRE                                         r  ceas/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600     5.023    ceas/clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  ceas/counter_reg[17]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.188ns  (logic 1.524ns (47.807%)  route 1.664ns (52.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  reset_IBUF_inst/O
                         net (fo=29, routed)          1.664     3.188    ceas/reset_IBUF
    SLICE_X0Y63          FDRE                                         r  ceas/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.600     5.023    ceas/clk_IBUF_BUFG
    SLICE_X0Y63          FDRE                                         r  ceas/counter_reg[18]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.292ns (40.584%)  route 0.427ns (59.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_IBUF_inst/O
                         net (fo=29, routed)          0.427     0.718    ceas/reset_IBUF
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.292ns (40.584%)  route 0.427ns (59.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_IBUF_inst/O
                         net (fo=29, routed)          0.427     0.718    ceas/reset_IBUF
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.292ns (40.584%)  route 0.427ns (59.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_IBUF_inst/O
                         net (fo=29, routed)          0.427     0.718    ceas/reset_IBUF
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.718ns  (logic 0.292ns (40.584%)  route 0.427ns (59.416%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_IBUF_inst/O
                         net (fo=29, routed)          0.427     0.718    ceas/reset_IBUF
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.876     2.041    ceas/clk_IBUF_BUFG
    SLICE_X0Y59          FDRE                                         r  ceas/counter_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.292ns (36.872%)  route 0.499ns (63.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_IBUF_inst/O
                         net (fo=29, routed)          0.499     0.791    ceas/reset_IBUF
    SLICE_X0Y60          FDRE                                         r  ceas/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    ceas/clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  ceas/counter_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.292ns (36.872%)  route 0.499ns (63.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_IBUF_inst/O
                         net (fo=29, routed)          0.499     0.791    ceas/reset_IBUF
    SLICE_X0Y60          FDRE                                         r  ceas/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    ceas/clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  ceas/counter_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.292ns (36.872%)  route 0.499ns (63.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_IBUF_inst/O
                         net (fo=29, routed)          0.499     0.791    ceas/reset_IBUF
    SLICE_X0Y60          FDRE                                         r  ceas/counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    ceas/clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  ceas/counter_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.292ns (36.872%)  route 0.499ns (63.128%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_IBUF_inst/O
                         net (fo=29, routed)          0.499     0.791    ceas/reset_IBUF
    SLICE_X0Y60          FDRE                                         r  ceas/counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    ceas/clk_IBUF_BUFG
    SLICE_X0Y60          FDRE                                         r  ceas/counter_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.292ns (34.139%)  route 0.562ns (65.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_IBUF_inst/O
                         net (fo=29, routed)          0.562     0.854    ceas/reset_IBUF
    SLICE_X0Y61          FDRE                                         r  ceas/counter_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    ceas/clk_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  ceas/counter_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            ceas/counter_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.854ns  (logic 0.292ns (34.139%)  route 0.562ns (65.861%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    V10                  IBUF (Prop_ibuf_I_O)         0.292     0.292 r  reset_IBUF_inst/O
                         net (fo=29, routed)          0.562     0.854    ceas/reset_IBUF
    SLICE_X0Y61          FDRE                                         r  ceas/counter_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.875     2.040    ceas/clk_IBUF_BUFG
    SLICE_X0Y61          FDRE                                         r  ceas/counter_reg[11]/C





