{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 14 11:26:53 2011 " "Info: Processing started: Fri Oct 14 11:26:53 2011" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off pokus -c pokus --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off pokus -c pokus --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[16\] " "Info: Assuming node \"SW\[16\]\" is an undefined clock" {  } { { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 0 -24 144 16 "SW\[16\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SW\[16\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "KEY\[0\] " "Info: Assuming node \"KEY\[0\]\" is an undefined clock" {  } { { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 48 -24 144 64 "KEY\[0\]" "" } { 96 -24 144 112 "KEY\[1\]" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "KEY\[0\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "4 " "Warning: Found 4 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst7 " "Info: Detected gated clock \"inst7\" as buffer" {  } { { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 24 240 304 72 "inst7" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst " "Info: Detected ripple clock \"inst\" as buffer" {  } { { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 336 400 88 "inst" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst2 " "Info: Detected ripple clock \"inst2\" as buffer" {  } { { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 512 576 88 "inst2" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "inst3 " "Info: Detected ripple clock \"inst3\" as buffer" {  } { { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 688 752 88 "inst3" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "inst3" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "SW\[16\] register register inst8 inst8 450.05 MHz Internal " "Info: Clock \"SW\[16\]\" Internal fmax is restricted to 450.05 MHz between source register \"inst8\" and destination register \"inst8\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst8 1 REG LCFF_X63_Y8_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns inst8~0 2 COMB LCCOMB_X63_Y8_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X63_Y8_N20; Fanout = 1; COMB Node = 'inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { inst8 inst8~0 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns inst8 3 REG LCFF_X63_Y8_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst8~0 inst8 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { inst8 inst8~0 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { inst8 {} inst8~0 {} inst8 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[16\] destination 7.494 ns + Shortest register " "Info: + Shortest clock path from clock \"SW\[16\]\" to destination register is 7.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 CLK PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'SW\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 0 -24 144 16 "SW\[16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.346 ns) + CELL(0.150 ns) 3.348 ns inst7 2 COMB LCCOMB_X64_Y8_N0 1 " "Info: 2: + IC(2.346 ns) + CELL(0.150 ns) = 3.348 ns; Loc. = LCCOMB_X64_Y8_N0; Fanout = 1; COMB Node = 'inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { SW[16] inst7 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 24 240 304 72 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.787 ns) 4.361 ns inst 3 REG LCFF_X64_Y8_N29 3 " "Info: 3: + IC(0.226 ns) + CELL(0.787 ns) = 4.361 ns; Loc. = LCFF_X64_Y8_N29; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst7 inst } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 336 400 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 5.439 ns inst2 4 REG LCFF_X64_Y8_N31 3 " "Info: 4: + IC(0.291 ns) + CELL(0.787 ns) = 5.439 ns; Loc. = LCFF_X64_Y8_N31; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { inst inst2 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 512 576 88 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.787 ns) 6.665 ns inst3 5 REG LCFF_X63_Y8_N1 3 " "Info: 5: + IC(0.439 ns) + CELL(0.787 ns) = 6.665 ns; Loc. = LCFF_X63_Y8_N1; Fanout = 3; REG Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { inst2 inst3 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 688 752 88 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.537 ns) 7.494 ns inst8 6 REG LCFF_X63_Y8_N21 2 " "Info: 6: + IC(0.292 ns) + CELL(0.537 ns) = 7.494 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { inst3 inst8 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 52.04 % ) " "Info: Total cell delay = 3.900 ns ( 52.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.594 ns ( 47.96 % ) " "Info: Total interconnect delay = 3.594 ns ( 47.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.494 ns" { SW[16] inst7 inst inst2 inst3 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.494 ns" { SW[16] {} SW[16]~combout {} inst7 {} inst {} inst2 {} inst3 {} inst8 {} } { 0.000ns 0.000ns 2.346ns 0.226ns 0.291ns 0.439ns 0.292ns } { 0.000ns 0.852ns 0.150ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[16\] source 7.494 ns - Longest register " "Info: - Longest clock path from clock \"SW\[16\]\" to source register is 7.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 CLK PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'SW\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 0 -24 144 16 "SW\[16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.346 ns) + CELL(0.150 ns) 3.348 ns inst7 2 COMB LCCOMB_X64_Y8_N0 1 " "Info: 2: + IC(2.346 ns) + CELL(0.150 ns) = 3.348 ns; Loc. = LCCOMB_X64_Y8_N0; Fanout = 1; COMB Node = 'inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { SW[16] inst7 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 24 240 304 72 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.787 ns) 4.361 ns inst 3 REG LCFF_X64_Y8_N29 3 " "Info: 3: + IC(0.226 ns) + CELL(0.787 ns) = 4.361 ns; Loc. = LCFF_X64_Y8_N29; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst7 inst } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 336 400 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 5.439 ns inst2 4 REG LCFF_X64_Y8_N31 3 " "Info: 4: + IC(0.291 ns) + CELL(0.787 ns) = 5.439 ns; Loc. = LCFF_X64_Y8_N31; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { inst inst2 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 512 576 88 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.787 ns) 6.665 ns inst3 5 REG LCFF_X63_Y8_N1 3 " "Info: 5: + IC(0.439 ns) + CELL(0.787 ns) = 6.665 ns; Loc. = LCFF_X63_Y8_N1; Fanout = 3; REG Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { inst2 inst3 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 688 752 88 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.537 ns) 7.494 ns inst8 6 REG LCFF_X63_Y8_N21 2 " "Info: 6: + IC(0.292 ns) + CELL(0.537 ns) = 7.494 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { inst3 inst8 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 52.04 % ) " "Info: Total cell delay = 3.900 ns ( 52.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.594 ns ( 47.96 % ) " "Info: Total interconnect delay = 3.594 ns ( 47.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.494 ns" { SW[16] inst7 inst inst2 inst3 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.494 ns" { SW[16] {} SW[16]~combout {} inst7 {} inst {} inst2 {} inst3 {} inst8 {} } { 0.000ns 0.000ns 2.346ns 0.226ns 0.291ns 0.439ns 0.292ns } { 0.000ns 0.852ns 0.150ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.494 ns" { SW[16] inst7 inst inst2 inst3 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.494 ns" { SW[16] {} SW[16]~combout {} inst7 {} inst {} inst2 {} inst3 {} inst8 {} } { 0.000ns 0.000ns 2.346ns 0.226ns 0.291ns 0.439ns 0.292ns } { 0.000ns 0.852ns 0.150ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { inst8 inst8~0 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { inst8 {} inst8~0 {} inst8 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.494 ns" { SW[16] inst7 inst inst2 inst3 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.494 ns" { SW[16] {} SW[16]~combout {} inst7 {} inst {} inst2 {} inst3 {} inst8 {} } { 0.000ns 0.000ns 2.346ns 0.226ns 0.291ns 0.439ns 0.292ns } { 0.000ns 0.852ns 0.150ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { inst8 {} } {  } {  } "" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "KEY\[0\] register register inst8 inst8 450.05 MHz Internal " "Info: Clock \"KEY\[0\]\" Internal fmax is restricted to 450.05 MHz between source register \"inst8\" and destination register \"inst8\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Longest register register " "Info: + Longest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst8 1 REG LCFF_X63_Y8_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns inst8~0 2 COMB LCCOMB_X63_Y8_N20 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X63_Y8_N20; Fanout = 1; COMB Node = 'inst8~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { inst8 inst8~0 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns inst8 3 REG LCFF_X63_Y8_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { inst8~0 inst8 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { inst8 inst8~0 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { inst8 {} inst8~0 {} inst8 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] destination 7.252 ns + Shortest register " "Info: + Shortest clock path from clock \"KEY\[0\]\" to destination register is 7.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 48 -24 144 64 "KEY\[0\]" "" } { 96 -24 144 112 "KEY\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.969 ns) + CELL(0.275 ns) 3.106 ns inst7 2 COMB LCCOMB_X64_Y8_N0 1 " "Info: 2: + IC(1.969 ns) + CELL(0.275 ns) = 3.106 ns; Loc. = LCCOMB_X64_Y8_N0; Fanout = 1; COMB Node = 'inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { KEY[0] inst7 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 24 240 304 72 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.787 ns) 4.119 ns inst 3 REG LCFF_X64_Y8_N29 3 " "Info: 3: + IC(0.226 ns) + CELL(0.787 ns) = 4.119 ns; Loc. = LCFF_X64_Y8_N29; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst7 inst } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 336 400 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 5.197 ns inst2 4 REG LCFF_X64_Y8_N31 3 " "Info: 4: + IC(0.291 ns) + CELL(0.787 ns) = 5.197 ns; Loc. = LCFF_X64_Y8_N31; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { inst inst2 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 512 576 88 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.787 ns) 6.423 ns inst3 5 REG LCFF_X63_Y8_N1 3 " "Info: 5: + IC(0.439 ns) + CELL(0.787 ns) = 6.423 ns; Loc. = LCFF_X63_Y8_N1; Fanout = 3; REG Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { inst2 inst3 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 688 752 88 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.537 ns) 7.252 ns inst8 6 REG LCFF_X63_Y8_N21 2 " "Info: 6: + IC(0.292 ns) + CELL(0.537 ns) = 7.252 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { inst3 inst8 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.035 ns ( 55.64 % ) " "Info: Total cell delay = 4.035 ns ( 55.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.217 ns ( 44.36 % ) " "Info: Total interconnect delay = 3.217 ns ( 44.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.252 ns" { KEY[0] inst7 inst inst2 inst3 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.252 ns" { KEY[0] {} KEY[0]~combout {} inst7 {} inst {} inst2 {} inst3 {} inst8 {} } { 0.000ns 0.000ns 1.969ns 0.226ns 0.291ns 0.439ns 0.292ns } { 0.000ns 0.862ns 0.275ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "KEY\[0\] source 7.252 ns - Longest register " "Info: - Longest clock path from clock \"KEY\[0\]\" to source register is 7.252 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 CLK PIN_G26 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 1; CLK Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 48 -24 144 64 "KEY\[0\]" "" } { 96 -24 144 112 "KEY\[1\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.969 ns) + CELL(0.275 ns) 3.106 ns inst7 2 COMB LCCOMB_X64_Y8_N0 1 " "Info: 2: + IC(1.969 ns) + CELL(0.275 ns) = 3.106 ns; Loc. = LCCOMB_X64_Y8_N0; Fanout = 1; COMB Node = 'inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.244 ns" { KEY[0] inst7 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 24 240 304 72 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.787 ns) 4.119 ns inst 3 REG LCFF_X64_Y8_N29 3 " "Info: 3: + IC(0.226 ns) + CELL(0.787 ns) = 4.119 ns; Loc. = LCFF_X64_Y8_N29; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst7 inst } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 336 400 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 5.197 ns inst2 4 REG LCFF_X64_Y8_N31 3 " "Info: 4: + IC(0.291 ns) + CELL(0.787 ns) = 5.197 ns; Loc. = LCFF_X64_Y8_N31; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { inst inst2 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 512 576 88 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.787 ns) 6.423 ns inst3 5 REG LCFF_X63_Y8_N1 3 " "Info: 5: + IC(0.439 ns) + CELL(0.787 ns) = 6.423 ns; Loc. = LCFF_X63_Y8_N1; Fanout = 3; REG Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { inst2 inst3 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 688 752 88 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.537 ns) 7.252 ns inst8 6 REG LCFF_X63_Y8_N21 2 " "Info: 6: + IC(0.292 ns) + CELL(0.537 ns) = 7.252 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { inst3 inst8 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.035 ns ( 55.64 % ) " "Info: Total cell delay = 4.035 ns ( 55.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.217 ns ( 44.36 % ) " "Info: Total interconnect delay = 3.217 ns ( 44.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.252 ns" { KEY[0] inst7 inst inst2 inst3 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.252 ns" { KEY[0] {} KEY[0]~combout {} inst7 {} inst {} inst2 {} inst3 {} inst8 {} } { 0.000ns 0.000ns 1.969ns 0.226ns 0.291ns 0.439ns 0.292ns } { 0.000ns 0.862ns 0.275ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.252 ns" { KEY[0] inst7 inst inst2 inst3 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.252 ns" { KEY[0] {} KEY[0]~combout {} inst7 {} inst {} inst2 {} inst3 {} inst8 {} } { 0.000ns 0.000ns 1.969ns 0.226ns 0.291ns 0.439ns 0.292ns } { 0.000ns 0.862ns 0.275ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { inst8 inst8~0 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { inst8 {} inst8~0 {} inst8 {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.252 ns" { KEY[0] inst7 inst inst2 inst3 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.252 ns" { KEY[0] {} KEY[0]~combout {} inst7 {} inst {} inst2 {} inst3 {} inst8 {} } { 0.000ns 0.000ns 1.969ns 0.226ns 0.291ns 0.439ns 0.292ns } { 0.000ns 0.862ns 0.275ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { inst8 {} } {  } {  } "" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "SW\[16\] LEDR\[3\] inst8 11.552 ns register " "Info: tco from clock \"SW\[16\]\" to destination pin \"LEDR\[3\]\" through register \"inst8\" is 11.552 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "SW\[16\] source 7.494 ns + Longest register " "Info: + Longest clock path from clock \"SW\[16\]\" to source register is 7.494 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns SW\[16\] 1 CLK PIN_V1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 1; CLK Node = 'SW\[16\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SW[16] } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 0 -24 144 16 "SW\[16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.346 ns) + CELL(0.150 ns) 3.348 ns inst7 2 COMB LCCOMB_X64_Y8_N0 1 " "Info: 2: + IC(2.346 ns) + CELL(0.150 ns) = 3.348 ns; Loc. = LCCOMB_X64_Y8_N0; Fanout = 1; COMB Node = 'inst7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { SW[16] inst7 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 24 240 304 72 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.226 ns) + CELL(0.787 ns) 4.361 ns inst 3 REG LCFF_X64_Y8_N29 3 " "Info: 3: + IC(0.226 ns) + CELL(0.787 ns) = 4.361 ns; Loc. = LCFF_X64_Y8_N29; Fanout = 3; REG Node = 'inst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.013 ns" { inst7 inst } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 336 400 88 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.291 ns) + CELL(0.787 ns) 5.439 ns inst2 4 REG LCFF_X64_Y8_N31 3 " "Info: 4: + IC(0.291 ns) + CELL(0.787 ns) = 5.439 ns; Loc. = LCFF_X64_Y8_N31; Fanout = 3; REG Node = 'inst2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.078 ns" { inst inst2 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 512 576 88 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.439 ns) + CELL(0.787 ns) 6.665 ns inst3 5 REG LCFF_X63_Y8_N1 3 " "Info: 5: + IC(0.439 ns) + CELL(0.787 ns) = 6.665 ns; Loc. = LCFF_X63_Y8_N1; Fanout = 3; REG Node = 'inst3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.226 ns" { inst2 inst3 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 688 752 88 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.537 ns) 7.494 ns inst8 6 REG LCFF_X63_Y8_N21 2 " "Info: 6: + IC(0.292 ns) + CELL(0.537 ns) = 7.494 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.829 ns" { inst3 inst8 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 52.04 % ) " "Info: Total cell delay = 3.900 ns ( 52.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.594 ns ( 47.96 % ) " "Info: Total interconnect delay = 3.594 ns ( 47.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.494 ns" { SW[16] inst7 inst inst2 inst3 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.494 ns" { SW[16] {} SW[16]~combout {} inst7 {} inst {} inst2 {} inst3 {} inst8 {} } { 0.000ns 0.000ns 2.346ns 0.226ns 0.291ns 0.439ns 0.292ns } { 0.000ns 0.852ns 0.150ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.808 ns + Longest register pin " "Info: + Longest register to pin delay is 3.808 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst8 1 REG LCFF_X63_Y8_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X63_Y8_N21; Fanout = 2; REG Node = 'inst8'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst8 } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { 8 864 928 88 "inst8" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(2.788 ns) 3.808 ns LEDR\[3\] 2 PIN PIN_AC22 0 " "Info: 2: + IC(1.020 ns) + CELL(2.788 ns) = 3.808 ns; Loc. = PIN_AC22; Fanout = 0; PIN Node = 'LEDR\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.808 ns" { inst8 LEDR[3] } "NODE_NAME" } } { "citac.bdf" "" { Schematic "F:/SPS/citac/citac.bdf" { { -200 408 424 -24 "LEDR\[0\]" "" } { -200 584 600 -24 "LEDR\[1\]" "" } { -200 760 776 -24 "LEDR\[2\]" "" } { 24 944 1127 40 "LEDR\[3\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.788 ns ( 73.21 % ) " "Info: Total cell delay = 2.788 ns ( 73.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.020 ns ( 26.79 % ) " "Info: Total interconnect delay = 1.020 ns ( 26.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.808 ns" { inst8 LEDR[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.808 ns" { inst8 {} LEDR[3] {} } { 0.000ns 1.020ns } { 0.000ns 2.788ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.494 ns" { SW[16] inst7 inst inst2 inst3 inst8 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.494 ns" { SW[16] {} SW[16]~combout {} inst7 {} inst {} inst2 {} inst3 {} inst8 {} } { 0.000ns 0.000ns 2.346ns 0.226ns 0.291ns 0.439ns 0.292ns } { 0.000ns 0.852ns 0.150ns 0.787ns 0.787ns 0.787ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.808 ns" { inst8 LEDR[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.808 ns" { inst8 {} LEDR[3] {} } { 0.000ns 1.020ns } { 0.000ns 2.788ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "132 " "Info: Peak virtual memory: 132 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 14 11:26:56 2011 " "Info: Processing ended: Fri Oct 14 11:26:56 2011" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
