<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p44" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_44{left:69px;bottom:68px;letter-spacing:0.09px;}
#t2_44{left:96px;bottom:68px;letter-spacing:0.09px;word-spacing:-0.01px;}
#t3_44{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_44{left:69px;bottom:1084px;}
#t5_44{left:95px;bottom:1088px;letter-spacing:-0.16px;word-spacing:-0.83px;}
#t6_44{left:277px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-0.93px;}
#t7_44{left:95px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t8_44{left:95px;bottom:1054px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#t9_44{left:69px;bottom:1028px;}
#ta_44{left:95px;bottom:1031px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tb_44{left:309px;bottom:1031px;letter-spacing:-0.13px;word-spacing:-0.45px;}
#tc_44{left:95px;bottom:1014px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_44{left:95px;bottom:998px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#te_44{left:95px;bottom:981px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tf_44{left:69px;bottom:954px;}
#tg_44{left:95px;bottom:958px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#th_44{left:268px;bottom:958px;letter-spacing:-0.13px;word-spacing:-0.47px;}
#ti_44{left:95px;bottom:941px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#tj_44{left:95px;bottom:924px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tk_44{left:95px;bottom:907px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#tl_44{left:95px;bottom:891px;letter-spacing:-0.14px;word-spacing:-0.65px;}
#tm_44{left:95px;bottom:874px;letter-spacing:-0.14px;word-spacing:-0.59px;}
#tn_44{left:95px;bottom:857px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#to_44{left:95px;bottom:840px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_44{left:95px;bottom:823px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tq_44{left:95px;bottom:807px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#tr_44{left:69px;bottom:748px;letter-spacing:0.12px;}
#ts_44{left:151px;bottom:748px;letter-spacing:0.14px;word-spacing:0.01px;}
#tt_44{left:279px;bottom:748px;letter-spacing:0.15px;}
#tu_44{left:69px;bottom:724px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tv_44{left:69px;bottom:698px;}
#tw_44{left:95px;bottom:701px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tx_44{left:95px;bottom:677px;}
#ty_44{left:121px;bottom:677px;letter-spacing:-0.16px;word-spacing:-0.42px;}
#tz_44{left:95px;bottom:652px;}
#t10_44{left:121px;bottom:652px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t11_44{left:69px;bottom:626px;}
#t12_44{left:95px;bottom:629px;letter-spacing:-0.26px;word-spacing:-0.4px;}
#t13_44{left:95px;bottom:605px;}
#t14_44{left:121px;bottom:605px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t15_44{left:95px;bottom:580px;}
#t16_44{left:121px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t17_44{left:69px;bottom:554px;}
#t18_44{left:95px;bottom:558px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#t19_44{left:95px;bottom:533px;}
#t1a_44{left:121px;bottom:533px;letter-spacing:-0.21px;word-spacing:-0.37px;}
#t1b_44{left:121px;bottom:507px;}
#t1c_44{left:147px;bottom:509px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#t1d_44{left:121px;bottom:482px;}
#t1e_44{left:147px;bottom:484px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1f_44{left:418px;bottom:491px;}
#t1g_44{left:425px;bottom:484px;}
#t1h_44{left:95px;bottom:460px;}
#t1i_44{left:121px;bottom:460px;letter-spacing:-0.19px;word-spacing:-0.4px;}
#t1j_44{left:121px;bottom:433px;}
#t1k_44{left:147px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t1l_44{left:121px;bottom:409px;}
#t1m_44{left:147px;bottom:411px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#t1n_44{left:121px;bottom:384px;}
#t1o_44{left:147px;bottom:386px;letter-spacing:-0.24px;word-spacing:-0.35px;}
#t1p_44{left:69px;bottom:360px;}
#t1q_44{left:95px;bottom:364px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t1r_44{left:95px;bottom:339px;}
#t1s_44{left:121px;bottom:339px;letter-spacing:-0.15px;word-spacing:-0.4px;}
#t1t_44{left:121px;bottom:313px;}
#t1u_44{left:147px;bottom:315px;letter-spacing:-0.18px;word-spacing:-0.43px;}
#t1v_44{left:121px;bottom:288px;}
#t1w_44{left:147px;bottom:290px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t1x_44{left:121px;bottom:264px;}
#t1y_44{left:147px;bottom:266px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#t1z_44{left:121px;bottom:239px;}
#t20_44{left:147px;bottom:241px;letter-spacing:-0.14px;word-spacing:-0.52px;}
#t21_44{left:95px;bottom:217px;}
#t22_44{left:121px;bottom:217px;letter-spacing:-0.16px;word-spacing:-0.4px;}
#t23_44{left:121px;bottom:190px;}
#t24_44{left:147px;bottom:192px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#t25_44{left:121px;bottom:166px;}
#t26_44{left:147px;bottom:168px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t27_44{left:69px;bottom:133px;letter-spacing:-0.16px;}
#t28_44{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t29_44{left:91px;bottom:116px;letter-spacing:-0.1px;}

.s1_44{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_44{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_44{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s4_44{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s5_44{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_44{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_44{font-size:18px;font-family:TimesNewRoman_b5y;color:#000;}
.s8_44{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s9_44{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts44" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg44Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg44" style="-webkit-user-select: none;"><object width="935" height="1210" data="44/44.svg" type="image/svg+xml" id="pdf44" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_44" class="t s1_44">2-8 </span><span id="t2_44" class="t s1_44">Vol. 1 </span>
<span id="t3_44" class="t s2_44">INTEL® 64 AND IA-32 ARCHITECTURES </span>
<span id="t4_44" class="t s3_44">• </span><span id="t5_44" class="t s4_44">Deep branch prediction </span><span id="t6_44" class="t s5_44">allows the processor to decode instructions beyond branches to keep the instruction </span>
<span id="t7_44" class="t s5_44">pipeline full. The P6 processor family implements highly optimized branch prediction algorithms to predict the </span>
<span id="t8_44" class="t s5_44">direction of the instruction. </span>
<span id="t9_44" class="t s3_44">• </span><span id="ta_44" class="t s4_44">Dynamic data flow analysis </span><span id="tb_44" class="t s5_44">requires real-time analysis of the flow of data through the processor to </span>
<span id="tc_44" class="t s5_44">determine dependencies and to detect opportunities for out-of-order instruction execution. The out-of-order </span>
<span id="td_44" class="t s5_44">execution core can monitor many instructions and execute these instructions in the order that best optimizes </span>
<span id="te_44" class="t s5_44">the use of the processor’s multiple execution units, while maintaining the data integrity. </span>
<span id="tf_44" class="t s3_44">• </span><span id="tg_44" class="t s4_44">Speculative execution </span><span id="th_44" class="t s5_44">refers to the processor’s ability to execute instructions that lie beyond a conditional </span>
<span id="ti_44" class="t s5_44">branch that has not yet been resolved, and ultimately to commit the results in the order of the original </span>
<span id="tj_44" class="t s5_44">instruction stream. To make speculative execution possible, the P6 processor microarchitecture decouples the </span>
<span id="tk_44" class="t s5_44">dispatch and execution of instructions from the commitment of results. The processor’s out-of-order execution </span>
<span id="tl_44" class="t s5_44">core uses data-flow analysis to execute all available instructions in the instruction pool and store the results in </span>
<span id="tm_44" class="t s5_44">temporary registers. The retirement unit then linearly searches the instruction pool for completed instructions </span>
<span id="tn_44" class="t s5_44">that no longer have data dependencies with other instructions or unresolved branch predictions. When </span>
<span id="to_44" class="t s5_44">completed instructions are found, the retirement unit commits the results of these instructions to memory </span>
<span id="tp_44" class="t s5_44">and/or the IA-32 registers (the processor’s eight general-purpose registers and eight x87 FPU data registers) </span>
<span id="tq_44" class="t s5_44">in the order they were originally issued and retires the instructions from the instruction pool. </span>
<span id="tr_44" class="t s6_44">2.2.2 </span><span id="ts_44" class="t s6_44">Intel NetBurst® </span><span id="tt_44" class="t s6_44">Microarchitecture </span>
<span id="tu_44" class="t s5_44">The Intel NetBurst microarchitecture provides: </span>
<span id="tv_44" class="t s3_44">• </span><span id="tw_44" class="t s5_44">The Rapid Execution Engine. </span>
<span id="tx_44" class="t s5_44">— </span><span id="ty_44" class="t s5_44">Arithmetic Logic Units (ALUs) run at twice the processor frequency. </span>
<span id="tz_44" class="t s5_44">— </span><span id="t10_44" class="t s5_44">Basic integer operations can dispatch in 1/2 processor clock tick. </span>
<span id="t11_44" class="t s3_44">• </span><span id="t12_44" class="t s5_44">Hyper-Pipelined Technology. </span>
<span id="t13_44" class="t s5_44">— </span><span id="t14_44" class="t s5_44">Deep pipeline to enable industry-leading clock rates for desktop PCs and servers. </span>
<span id="t15_44" class="t s5_44">— </span><span id="t16_44" class="t s5_44">Frequency headroom and scalability to continue leadership into the future. </span>
<span id="t17_44" class="t s3_44">• </span><span id="t18_44" class="t s5_44">Advanced Dynamic Execution. </span>
<span id="t19_44" class="t s5_44">— </span><span id="t1a_44" class="t s5_44">Deep, out-of-order, speculative execution engine. </span>
<span id="t1b_44" class="t s7_44">• </span><span id="t1c_44" class="t s5_44">Up to 126 instructions in flight. </span>
<span id="t1d_44" class="t s7_44">• </span><span id="t1e_44" class="t s5_44">Up to 48 loads and 24 stores in pipeline </span>
<span id="t1f_44" class="t s8_44">1 </span>
<span id="t1g_44" class="t s5_44">. </span>
<span id="t1h_44" class="t s5_44">— </span><span id="t1i_44" class="t s5_44">Enhanced branch prediction capability. </span>
<span id="t1j_44" class="t s7_44">• </span><span id="t1k_44" class="t s5_44">Reduces the misprediction penalty associated with deeper pipelines. </span>
<span id="t1l_44" class="t s7_44">• </span><span id="t1m_44" class="t s5_44">Advanced branch prediction algorithm. </span>
<span id="t1n_44" class="t s7_44">• </span><span id="t1o_44" class="t s5_44">4K-entry branch target array. </span>
<span id="t1p_44" class="t s3_44">• </span><span id="t1q_44" class="t s5_44">New cache subsystem. </span>
<span id="t1r_44" class="t s5_44">— </span><span id="t1s_44" class="t s5_44">First level caches. </span>
<span id="t1t_44" class="t s7_44">• </span><span id="t1u_44" class="t s5_44">Advanced Execution Trace Cache stores decoded instructions. </span>
<span id="t1v_44" class="t s7_44">• </span><span id="t1w_44" class="t s5_44">Execution Trace Cache removes decoder latency from main execution loops. </span>
<span id="t1x_44" class="t s7_44">• </span><span id="t1y_44" class="t s5_44">Execution Trace Cache integrates path of program execution flow into a single line. </span>
<span id="t1z_44" class="t s7_44">• </span><span id="t20_44" class="t s5_44">Low latency data cache. </span>
<span id="t21_44" class="t s5_44">— </span><span id="t22_44" class="t s5_44">Second level cache. </span>
<span id="t23_44" class="t s7_44">• </span><span id="t24_44" class="t s5_44">Full-speed, unified 8-way Level 2 on-die Advance Transfer Cache. </span>
<span id="t25_44" class="t s7_44">• </span><span id="t26_44" class="t s5_44">Bandwidth and performance increases with processor frequency. </span>
<span id="t27_44" class="t s9_44">1. </span><span id="t28_44" class="t s9_44">Intel 64 and IA-32 processors based on the Intel NetBurst microarchitecture at 90 nm process can handle more than 24 stores in </span>
<span id="t29_44" class="t s9_44">flight. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
