--------------- Build Started: 10/06/2022 18:31:41 Project: RPPSOC-GPIO18Blink, Configuration: ARM GCC 5.4-2016-q2-update Debug ---------------
cydsfit.exe -.appdatapath "C:\Users\HPz420\AppData\Local\Cypress Semiconductor\PSoC Creator\4.4" -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\RPPSOC-GPIO18Blink.cyprj -d CY8C5267AXI-LP051 -s C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
Elaborating Design...
ADD: fit.M0032: warning: Clock Warning: (Clock_1's accuracy range '2  Hz -50% +100%, (1  Hz - 4  Hz)' is not within the specified tolerance range '2  Hz +/- 5%, (1.9  Hz - 2.1  Hz)'.).
 * C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\RPPSOC-GPIO18Blink.cydwr (Clock_1)
 * C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\TopDesign\TopDesign.cysch (Instance:Clock_1)
HDL Generation...
Synthesis...
Tech Mapping...
Info: plm.M0038: The pin named P4_13(0) at location P12[0] prevents usage of special purposes: I2C:SCL. (App=cydsfit)
Analog Placement...
Analog Routing...
Analog Code Generation...
Digital Placement...
Digital Routing...
Bitstream Generation...
Bitstream Verification...
Static timing analysis...
API Generation...
Dependency Generation...
Cleanup...
arm-none-eabi-gcc.exe -mcpu=cortex-m3 -mthumb -I. -IGenerated_Source\PSoC5 -Wa,-alh=.\CortexM3\ARM_GCC_541\Debug/cyfitter_cfg.lst -g -D DEBUG -Wall -ffunction-sections -ffat-lto-objects -Og -c Generated_Source\PSoC5\cyfitter_cfg.c -o .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
arm-none-eabi-ar.exe -rs .\CortexM3\ARM_GCC_541\Debug\RPPSOC-GPIO18Blink.a .\CortexM3\ARM_GCC_541\Debug\Clock_1.o .\CortexM3\ARM_GCC_541\Debug\CyDmac.o .\CortexM3\ARM_GCC_541\Debug\CyFlash.o .\CortexM3\ARM_GCC_541\Debug\CyLib.o .\CortexM3\ARM_GCC_541\Debug\cyPm.o .\CortexM3\ARM_GCC_541\Debug\CySpc.o .\CortexM3\ARM_GCC_541\Debug\cyutils.o .\CortexM3\ARM_GCC_541\Debug\LED5_4.o .\CortexM3\ARM_GCC_541\Debug\RP_GPIO_18.o .\CortexM3\ARM_GCC_541\Debug\P4_3.o .\CortexM3\ARM_GCC_541\Debug\P4_5.o .\CortexM3\ARM_GCC_541\Debug\P4_7.o .\CortexM3\ARM_GCC_541\Debug\P4_9.o .\CortexM3\ARM_GCC_541\Debug\P4_11.o .\CortexM3\ARM_GCC_541\Debug\P4_13.o .\CortexM3\ARM_GCC_541\Debug\P4_15.o .\CortexM3\ARM_GCC_541\Debug\P4_4.o .\CortexM3\ARM_GCC_541\Debug\P4_6.o .\CortexM3\ARM_GCC_541\Debug\P4_8.o .\CortexM3\ARM_GCC_541\Debug\P4_10.o .\CortexM3\ARM_GCC_541\Debug\P4_12.o .\CortexM3\ARM_GCC_541\Debug\P4_14.o .\CortexM3\ARM_GCC_541\Debug\P4_16.o .\CortexM3\ARM_GCC_541\Debug\P3_3.o .\CortexM3\ARM_GCC_541\Debug\P3_5.o .\CortexM3\ARM_GCC_541\Debug\P3_7.o .\CortexM3\ARM_GCC_541\Debug\P3_9.o .\CortexM3\ARM_GCC_541\Debug\P3_11.o .\CortexM3\ARM_GCC_541\Debug\P3_13.o .\CortexM3\ARM_GCC_541\Debug\P3_15.o .\CortexM3\ARM_GCC_541\Debug\P3_4.o .\CortexM3\ARM_GCC_541\Debug\P3_6.o .\CortexM3\ARM_GCC_541\Debug\P3_8.o .\CortexM3\ARM_GCC_541\Debug\P3_10.o .\CortexM3\ARM_GCC_541\Debug\P3_12.o .\CortexM3\ARM_GCC_541\Debug\P3_14.o .\CortexM3\ARM_GCC_541\Debug\P3_16.o .\CortexM3\ARM_GCC_541\Debug\P3_18.o .\CortexM3\ARM_GCC_541\Debug\P3_17.o .\CortexM3\ARM_GCC_541\Debug\RP_GPIO_17.o .\CortexM3\ARM_GCC_541\Debug\RP_GPIO_27.o .\CortexM3\ARM_GCC_541\Debug\RP_GPIO_22.o .\CortexM3\ARM_GCC_541\Debug\RP_GPIO_23.o .\CortexM3\ARM_GCC_541\Debug\RP_GPIO_24.o .\CortexM3\ARM_GCC_541\Debug\RP_GPIO_25.o .\CortexM3\ARM_GCC_541\Debug\RP_GPIO_5.o .\CortexM3\ARM_GCC_541\Debug\RP_GPIO_6.o .\CortexM3\ARM_GCC_541\Debug\RP_GPIO_12.o .\CortexM3\ARM_GCC_541\Debug\RP_GPIO_13.o .\CortexM3\ARM_GCC_541\Debug\RP_GPIO_19.o .\CortexM3\ARM_GCC_541\Debug\RP_GPIO_16.o .\CortexM3\ARM_GCC_541\Debug\RP_GPIO_26.o .\CortexM3\ARM_GCC_541\Debug\RP_GPIO_20.o .\CortexM3\ARM_GCC_541\Debug\RP_GPIO_21.o .\CortexM3\ARM_GCC_541\Debug\SDA_1.o .\CortexM3\ARM_GCC_541\Debug\SCL_1.o .\CortexM3\ARM_GCC_541\Debug\I2C_1.o .\CortexM3\ARM_GCC_541\Debug\I2C_1_BOOT.o .\CortexM3\ARM_GCC_541\Debug\I2C_1_INT.o .\CortexM3\ARM_GCC_541\Debug\I2C_1_PM.o .\CortexM3\ARM_GCC_541\Debug\I2C_1_SLAVE.o .\CortexM3\ARM_GCC_541\Debug\I2C_1_MASTER.o .\CortexM3\ARM_GCC_541\Debug\cy_em_eeprom.o .\CortexM3\ARM_GCC_541\Debug\CyBootAsmGnu.o
arm-none-eabi-ar.exe: creating .\CortexM3\ARM_GCC_541\Debug\RPPSOC-GPIO18Blink.a
arm-none-eabi-gcc.exe -Wl,--start-group -o C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\CortexM3\ARM_GCC_541\Debug\RPPSOC-GPIO18Blink.elf .\CortexM3\ARM_GCC_541\Debug\main.o .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o .\CortexM3\ARM_GCC_541\Debug\cymetadata.o .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o .\CortexM3\ARM_GCC_541\Debug\RPPSOC-GPIO18Blink.a "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CortexM3\ARM_GCC_541\Debug\CyComponentLibrary.a" -mcpu=cortex-m3 -mthumb -L Generated_Source\PSoC5 -Wl,-Map,.\CortexM3\ARM_GCC_541\Debug/RPPSOC-GPIO18Blink.map -T Generated_Source\PSoC5\cm3gcc.ld -specs=nano.specs -Wl,--gc-sections -g -ffunction-sections -Og -ffat-lto-objects -Wl,--end-group
cyelftool.exe -C C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\CortexM3\ARM_GCC_541\Debug\RPPSOC-GPIO18Blink.elf --flash_row_size 256 --flash_size 131072 --flash_offset 0x00000000
No ELF section .cychecksum found, creating one
Application checksum calculated and stored in ELF section .cychecksum
Checksum calculated and stored in ELF section .cymeta
cyelftool.exe -S C:\Users\HPz420\Documents\GitHub\land-boards\LB-RPPSOC\RPPSOC-GPIO18Blink.cydsn\CortexM3\ARM_GCC_541\Debug\RPPSOC-GPIO18Blink.elf
Flash used: 2238 of 131072 bytes (1.7%).
SRAM used: 2433 of 32768 bytes (7.4%). Stack: 2048 bytes. Heap: 128 bytes.
--------------- Build Succeeded: 10/06/2022 18:32:06 ---------------
