Analysis & Synthesis report for usb_capture
Sun Jul  2 22:26:27 2023
Quartus Prime Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |top|sdram_peri:ram_peri|sdram_ctl:ram|next_state
 11. State Machine - |top|sdram_peri:ram_peri|sdram_ctl:ram|state
 12. State Machine - |top|bus_encode:benc|fsm_state
 13. State Machine - |top|bus_master:bm|fsm_state
 14. State Machine - |top|bus_decode:bdec|fsm_state
 15. State Machine - |top|syncFT245:ft245_bus|fsm_state
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Registers Packed Into Inferred Megafunctions
 21. Multiplexer Restructuring Statistics (Restructuring Performed)
 22. Source assignments for syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated
 23. Source assignments for syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated
 24. Parameter Settings for User Entity Instance: pll:pll_0|altpll:altpll_component
 25. Parameter Settings for User Entity Instance: syncFT245:ft245_bus
 26. Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:incoming_fifo
 27. Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w
 28. Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r
 29. Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full
 30. Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem
 31. Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty
 32. Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:output_fifo
 33. Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w
 34. Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r
 35. Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full
 36. Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem
 37. Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty
 38. Parameter Settings for User Entity Instance: bus_decode:bdec
 39. Parameter Settings for User Entity Instance: bus_master:bm
 40. Parameter Settings for User Entity Instance: bus_encode:benc
 41. Parameter Settings for User Entity Instance: led_slave:led_peri
 42. Parameter Settings for User Entity Instance: timer:timer0
 43. Parameter Settings for User Entity Instance: sdram_peri:ram_peri
 44. Parameter Settings for User Entity Instance: sdram_peri:ram_peri|sdram_ctl:ram
 45. Parameter Settings for Inferred Entity Instance: syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0
 46. Parameter Settings for Inferred Entity Instance: syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0
 47. altpll Parameter Settings by Entity Instance
 48. altsyncram Parameter Settings by Entity Instance
 49. Port Connectivity Checks: "sdram_peri:ram_peri"
 50. Port Connectivity Checks: "timer:timer0"
 51. Port Connectivity Checks: "led_slave:led_peri"
 52. Port Connectivity Checks: "bus_encode:benc"
 53. Port Connectivity Checks: "syncFT245:ft245_bus|async_fifo:output_fifo"
 54. Port Connectivity Checks: "syncFT245:ft245_bus|async_fifo:incoming_fifo"
 55. Port Connectivity Checks: "pll:pll_0"
 56. Post-Synthesis Netlist Statistics for Top Partition
 57. Elapsed Time Per Partition
 58. Analysis & Synthesis Messages
 59. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2023  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Jul  2 22:26:27 2023          ;
; Quartus Prime Version              ; 22.1std.1 Build 917 02/14/2023 SC Lite Edition ;
; Revision Name                      ; usb_capture                                    ;
; Top-level Entity Name              ; top                                            ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 3,722                                          ;
;     Total combinational functions  ; 3,283                                          ;
;     Dedicated logic registers      ; 1,716                                          ;
; Total registers                    ; 1716                                           ;
; Total pins                         ; 66                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 1,024                                          ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 1                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; top                ; usb_capture        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 32          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
;     Processor 5            ;   0.0%      ;
;     Processor 6            ;   0.0%      ;
;     Processor 7            ;   0.0%      ;
;     Processor 8            ;   0.0%      ;
;     Processors 9-16        ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                               ;
+-----------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path        ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                    ; Library ;
+-----------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+
; sdram_ctl.v                             ; yes             ; User Verilog HDL File        ; D:/Projects/usb_capture/fpga/sdram_ctl.v                                        ;         ;
; syncFT245.v                             ; yes             ; User Verilog HDL File        ; D:/Projects/usb_capture/fpga/syncFT245.v                                        ;         ;
; 3rd_parties/async_fifo/rtl/wptr_full.v  ; yes             ; User Verilog HDL File        ; D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/wptr_full.v             ;         ;
; 3rd_parties/async_fifo/rtl/sync_w2r.v   ; yes             ; User Verilog HDL File        ; D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/sync_w2r.v              ;         ;
; 3rd_parties/async_fifo/rtl/sync_r2w.v   ; yes             ; User Verilog HDL File        ; D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/sync_r2w.v              ;         ;
; 3rd_parties/async_fifo/rtl/rptr_empty.v ; yes             ; User Verilog HDL File        ; D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/rptr_empty.v            ;         ;
; 3rd_parties/async_fifo/rtl/fifomem.v    ; yes             ; User Verilog HDL File        ; D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/fifomem.v               ;         ;
; 3rd_parties/async_fifo/rtl/async_fifo.v ; yes             ; User Verilog HDL File        ; D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/async_fifo.v            ;         ;
; pll.v                                   ; yes             ; User Wizard-Generated File   ; D:/Projects/usb_capture/fpga/pll.v                                              ;         ;
; bus_decode.v                            ; yes             ; User Verilog HDL File        ; D:/Projects/usb_capture/fpga/bus_decode.v                                       ;         ;
; bus_master.v                            ; yes             ; User Verilog HDL File        ; D:/Projects/usb_capture/fpga/bus_master.v                                       ;         ;
; bus_encode.v                            ; yes             ; User Verilog HDL File        ; D:/Projects/usb_capture/fpga/bus_encode.v                                       ;         ;
; top.v                                   ; yes             ; User Verilog HDL File        ; D:/Projects/usb_capture/fpga/top.v                                              ;         ;
; led_slave.v                             ; yes             ; User Verilog HDL File        ; D:/Projects/usb_capture/fpga/led_slave.v                                        ;         ;
; timer.v                                 ; yes             ; User Verilog HDL File        ; D:/Projects/usb_capture/fpga/timer.v                                            ;         ;
; sdram_peri.v                            ; yes             ; User Verilog HDL File        ; D:/Projects/usb_capture/fpga/sdram_peri.v                                       ;         ;
; altpll.tdf                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf            ;         ;
; aglobal221.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/aglobal221.inc        ;         ;
; stratix_pll.inc                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_pll.inc       ;         ;
; stratixii_pll.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratixii_pll.inc     ;         ;
; cycloneii_pll.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/cycloneii_pll.inc     ;         ;
; db/pll_altpll.v                         ; yes             ; Auto-Generated Megafunction  ; D:/Projects/usb_capture/fpga/db/pll_altpll.v                                    ;         ;
; altsyncram.tdf                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; a_rdenreg.inc                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                            ; yes             ; Megafunction                 ; c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_mmd1.tdf                  ; yes             ; Auto-Generated Megafunction  ; D:/Projects/usb_capture/fpga/db/altsyncram_mmd1.tdf                             ;         ;
+-----------------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 3,722                                                                        ;
;                                             ;                                                                              ;
; Total combinational functions               ; 3283                                                                         ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 2398                                                                         ;
;     -- 3 input functions                    ; 626                                                                          ;
;     -- <=2 input functions                  ; 259                                                                          ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 3104                                                                         ;
;     -- arithmetic mode                      ; 179                                                                          ;
;                                             ;                                                                              ;
; Total registers                             ; 1716                                                                         ;
;     -- Dedicated logic registers            ; 1716                                                                         ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 66                                                                           ;
; Total memory bits                           ; 1024                                                                         ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 1752                                                                         ;
; Total fan-out                               ; 16638                                                                        ;
; Average fan-out                             ; 3.22                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                   ; Entity Name     ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
; |top                                            ; 3283 (0)            ; 1716 (0)                  ; 1024        ; 0            ; 0       ; 0         ; 66   ; 0            ; |top                                                                                                                  ; top             ; work         ;
;    |bus_decode:bdec|                            ; 11 (11)             ; 54 (54)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|bus_decode:bdec                                                                                                  ; bus_decode      ; work         ;
;    |bus_encode:benc|                            ; 49 (49)             ; 70 (70)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|bus_encode:benc                                                                                                  ; bus_encode      ; work         ;
;    |bus_master:bm|                              ; 15 (15)             ; 51 (51)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|bus_master:bm                                                                                                    ; bus_master      ; work         ;
;    |led_slave:led_peri|                         ; 36 (36)             ; 40 (40)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|led_slave:led_peri                                                                                               ; led_slave       ; work         ;
;    |pll:pll_0|                                  ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll_0                                                                                                        ; pll             ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll_0|altpll:altpll_component                                                                                ; altpll          ; work         ;
;          |pll_altpll:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated                                                      ; pll_altpll      ; work         ;
;    |sdram_peri:ram_peri|                        ; 3013 (2766)         ; 1342 (1139)               ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_peri:ram_peri                                                                                              ; sdram_peri      ; work         ;
;       |sdram_ctl:ram|                           ; 247 (247)           ; 203 (203)                 ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|sdram_peri:ram_peri|sdram_ctl:ram                                                                                ; sdram_ctl       ; work         ;
;    |syncFT245:ft245_bus|                        ; 98 (18)             ; 126 (14)                  ; 1024        ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|syncFT245:ft245_bus                                                                                              ; syncFT245       ; work         ;
;       |async_fifo:incoming_fifo|                ; 40 (0)              ; 56 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|syncFT245:ft245_bus|async_fifo:incoming_fifo                                                                     ; async_fifo      ; work         ;
;          |fifomem:fifomem|                      ; 1 (1)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem                                                     ; fifomem         ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0                                ; altsyncram      ; work         ;
;                |altsyncram_mmd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated ; altsyncram_mmd1 ; work         ;
;          |rptr_empty:rptr_empty|                ; 19 (19)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty                                               ; rptr_empty      ; work         ;
;          |sync_r2w:sync_r2w|                    ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w                                                   ; sync_r2w        ; work         ;
;          |sync_w2r:sync_w2r|                    ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r                                                   ; sync_w2r        ; work         ;
;          |wptr_full:wptr_full|                  ; 20 (20)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full                                                 ; wptr_full       ; work         ;
;       |async_fifo:output_fifo|                  ; 40 (0)              ; 56 (0)                    ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|syncFT245:ft245_bus|async_fifo:output_fifo                                                                       ; async_fifo      ; work         ;
;          |fifomem:fifomem|                      ; 1 (1)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem                                                       ; fifomem         ; work         ;
;             |altsyncram:mem_rtl_0|              ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0                                  ; altsyncram      ; work         ;
;                |altsyncram_mmd1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated   ; altsyncram_mmd1 ; work         ;
;          |rptr_empty:rptr_empty|                ; 21 (21)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty                                                 ; rptr_empty      ; work         ;
;          |sync_r2w:sync_r2w|                    ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w                                                     ; sync_r2w        ; work         ;
;          |sync_w2r:sync_w2r|                    ; 0 (0)               ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r                                                     ; sync_w2r        ; work         ;
;          |wptr_full:wptr_full|                  ; 18 (18)             ; 14 (14)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full                                                   ; wptr_full       ; work         ;
;    |timer:timer0|                               ; 61 (61)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top|timer:timer0                                                                                                     ; timer           ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------+-----------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                        ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; 64           ; 8            ; 64           ; 8            ; 512  ; None ;
+-----------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+---------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                             ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+
; Altera ; ALTPLL       ; 22.1    ; N/A          ; N/A          ; |top|pll:pll_0  ; pll.v           ;
+--------+--------------+---------+--------------+--------------+-----------------+-----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sdram_peri:ram_peri|sdram_ctl:ram|next_state                                                                                                                                                                                                   ;
+---------------------------+--------------------+----------------------+-----------------------+-----------------+------------------+-----------------+--------------------------+---------------------------+---------------------------+---------------------------+
; Name                      ; next_state.REFRESH ; next_state.PRECHARGE ; next_state.READ_BURST ; next_state.READ ; next_state.WRITE ; next_state.IDLE ; next_state.LOAD_MODE_REQ ; next_state.REFRESH_INIT_1 ; next_state.REFRESH_INIT_0 ; next_state.PRECHARGE_INIT ;
+---------------------------+--------------------+----------------------+-----------------------+-----------------+------------------+-----------------+--------------------------+---------------------------+---------------------------+---------------------------+
; next_state.PRECHARGE_INIT ; 0                  ; 0                    ; 0                     ; 0               ; 0                ; 0               ; 0                        ; 0                         ; 0                         ; 0                         ;
; next_state.REFRESH_INIT_0 ; 0                  ; 0                    ; 0                     ; 0               ; 0                ; 0               ; 0                        ; 0                         ; 1                         ; 1                         ;
; next_state.REFRESH_INIT_1 ; 0                  ; 0                    ; 0                     ; 0               ; 0                ; 0               ; 0                        ; 1                         ; 0                         ; 1                         ;
; next_state.LOAD_MODE_REQ  ; 0                  ; 0                    ; 0                     ; 0               ; 0                ; 0               ; 1                        ; 0                         ; 0                         ; 1                         ;
; next_state.IDLE           ; 0                  ; 0                    ; 0                     ; 0               ; 0                ; 1               ; 0                        ; 0                         ; 0                         ; 1                         ;
; next_state.WRITE          ; 0                  ; 0                    ; 0                     ; 0               ; 1                ; 0               ; 0                        ; 0                         ; 0                         ; 1                         ;
; next_state.READ           ; 0                  ; 0                    ; 0                     ; 1               ; 0                ; 0               ; 0                        ; 0                         ; 0                         ; 1                         ;
; next_state.READ_BURST     ; 0                  ; 0                    ; 1                     ; 0               ; 0                ; 0               ; 0                        ; 0                         ; 0                         ; 1                         ;
; next_state.PRECHARGE      ; 0                  ; 1                    ; 0                     ; 0               ; 0                ; 0               ; 0                        ; 0                         ; 0                         ; 1                         ;
; next_state.REFRESH        ; 1                  ; 0                    ; 0                     ; 0               ; 0                ; 0               ; 0                        ; 0                         ; 0                         ; 1                         ;
+---------------------------+--------------------+----------------------+-----------------------+-----------------+------------------+-----------------+--------------------------+---------------------------+---------------------------+---------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sdram_peri:ram_peri|sdram_ctl:ram|state                                                                                                                                                                                                  ;
+----------------------+---------------+-----------------+------------------+------------+-------------+--------------+------------+---------------------+----------------------+----------------------+----------------------+----------------+----------------+
; Name                 ; state.REFRESH ; state.PRECHARGE ; state.READ_BURST ; state.READ ; state.WRITE ; state.ACTIVE ; state.IDLE ; state.LOAD_MODE_REQ ; state.REFRESH_INIT_1 ; state.REFRESH_INIT_0 ; state.PRECHARGE_INIT ; state.00000000 ; state.NOP_WAIT ;
+----------------------+---------------+-----------------+------------------+------------+-------------+--------------+------------+---------------------+----------------------+----------------------+----------------------+----------------+----------------+
; state.00000000       ; 0             ; 0               ; 0                ; 0          ; 0           ; 0            ; 0          ; 0                   ; 0                    ; 0                    ; 0                    ; 0              ; 0              ;
; state.PRECHARGE_INIT ; 0             ; 0               ; 0                ; 0          ; 0           ; 0            ; 0          ; 0                   ; 0                    ; 0                    ; 1                    ; 1              ; 0              ;
; state.REFRESH_INIT_0 ; 0             ; 0               ; 0                ; 0          ; 0           ; 0            ; 0          ; 0                   ; 0                    ; 1                    ; 0                    ; 1              ; 0              ;
; state.REFRESH_INIT_1 ; 0             ; 0               ; 0                ; 0          ; 0           ; 0            ; 0          ; 0                   ; 1                    ; 0                    ; 0                    ; 1              ; 0              ;
; state.LOAD_MODE_REQ  ; 0             ; 0               ; 0                ; 0          ; 0           ; 0            ; 0          ; 1                   ; 0                    ; 0                    ; 0                    ; 1              ; 0              ;
; state.IDLE           ; 0             ; 0               ; 0                ; 0          ; 0           ; 0            ; 1          ; 0                   ; 0                    ; 0                    ; 0                    ; 1              ; 0              ;
; state.ACTIVE         ; 0             ; 0               ; 0                ; 0          ; 0           ; 1            ; 0          ; 0                   ; 0                    ; 0                    ; 0                    ; 1              ; 0              ;
; state.WRITE          ; 0             ; 0               ; 0                ; 0          ; 1           ; 0            ; 0          ; 0                   ; 0                    ; 0                    ; 0                    ; 1              ; 0              ;
; state.READ           ; 0             ; 0               ; 0                ; 1          ; 0           ; 0            ; 0          ; 0                   ; 0                    ; 0                    ; 0                    ; 1              ; 0              ;
; state.READ_BURST     ; 0             ; 0               ; 1                ; 0          ; 0           ; 0            ; 0          ; 0                   ; 0                    ; 0                    ; 0                    ; 1              ; 0              ;
; state.PRECHARGE      ; 0             ; 1               ; 0                ; 0          ; 0           ; 0            ; 0          ; 0                   ; 0                    ; 0                    ; 0                    ; 1              ; 0              ;
; state.REFRESH        ; 1             ; 0               ; 0                ; 0          ; 0           ; 0            ; 0          ; 0                   ; 0                    ; 0                    ; 0                    ; 1              ; 0              ;
; state.NOP_WAIT       ; 0             ; 0               ; 0                ; 0          ; 0           ; 0            ; 0          ; 0                   ; 0                    ; 0                    ; 0                    ; 1              ; 1              ;
+----------------------+---------------+-----------------+------------------+------------+-------------+--------------+------------+---------------------+----------------------+----------------------+----------------------+----------------+----------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|bus_encode:benc|fsm_state                                                                            ;
+------------------+-----------------+----------------+----------------+----------------+------------------+----------------+
; Name             ; fsm_state.CKSUM ; fsm_state.DATA ; fsm_state.ADRL ; fsm_state.ADRH ; fsm_state.HEADER ; fsm_state.IDLE ;
+------------------+-----------------+----------------+----------------+----------------+------------------+----------------+
; fsm_state.IDLE   ; 0               ; 0              ; 0              ; 0              ; 0                ; 0              ;
; fsm_state.HEADER ; 0               ; 0              ; 0              ; 0              ; 1                ; 1              ;
; fsm_state.ADRH   ; 0               ; 0              ; 0              ; 1              ; 0                ; 1              ;
; fsm_state.ADRL   ; 0               ; 0              ; 1              ; 0              ; 0                ; 1              ;
; fsm_state.DATA   ; 0               ; 1              ; 0              ; 0              ; 0                ; 1              ;
; fsm_state.CKSUM  ; 1               ; 0              ; 0              ; 0              ; 0                ; 1              ;
+------------------+-----------------+----------------+----------------+----------------+------------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------+
; State Machine - |top|bus_master:bm|fsm_state                      ;
+----------------+----------------+----------------+----------------+
; Name           ; fsm_state.IDLE ; fsm_state.WAIT ; fsm_state.READ ;
+----------------+----------------+----------------+----------------+
; fsm_state.IDLE ; 0              ; 0              ; 0              ;
; fsm_state.READ ; 1              ; 0              ; 1              ;
; fsm_state.WAIT ; 1              ; 1              ; 0              ;
+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|bus_decode:bdec|fsm_state                                                                          ;
+-----------------+-----------------+-----------------+----------------+----------------+----------------+----------------+
; Name            ; fsm_state.ISSUE ; fsm_state.CKSUM ; fsm_state.DATA ; fsm_state.ADRL ; fsm_state.ADRH ; fsm_state.IDLE ;
+-----------------+-----------------+-----------------+----------------+----------------+----------------+----------------+
; fsm_state.IDLE  ; 0               ; 0               ; 0              ; 0              ; 0              ; 0              ;
; fsm_state.ADRH  ; 0               ; 0               ; 0              ; 0              ; 1              ; 1              ;
; fsm_state.ADRL  ; 0               ; 0               ; 0              ; 1              ; 0              ; 1              ;
; fsm_state.DATA  ; 0               ; 0               ; 1              ; 0              ; 0              ; 1              ;
; fsm_state.CKSUM ; 0               ; 1               ; 0              ; 0              ; 0              ; 1              ;
; fsm_state.ISSUE ; 1               ; 0               ; 0              ; 0              ; 0              ; 1              ;
+-----------------+-----------------+-----------------+----------------+----------------+----------------+----------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|syncFT245:ft245_bus|fsm_state                                                                    ;
+-----------------+-----------------+----------------+---------------+-----------------+---------------+----------------+
; Name            ; fsm_state.READ2 ; fsm_state.READ ; fsm_state.W2I ; fsm_state.WRITE ; fsm_state.I2W ; fsm_state.IDLE ;
+-----------------+-----------------+----------------+---------------+-----------------+---------------+----------------+
; fsm_state.IDLE  ; 0               ; 0              ; 0             ; 0               ; 0             ; 0              ;
; fsm_state.I2W   ; 0               ; 0              ; 0             ; 0               ; 1             ; 1              ;
; fsm_state.WRITE ; 0               ; 0              ; 0             ; 1               ; 0             ; 1              ;
; fsm_state.W2I   ; 0               ; 0              ; 1             ; 0               ; 0             ; 1              ;
; fsm_state.READ  ; 0               ; 1              ; 0             ; 0               ; 0             ; 1              ;
; fsm_state.READ2 ; 1               ; 0              ; 0             ; 0               ; 0             ; 1              ;
+-----------------+-----------------+----------------+---------------+-----------------+---------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                  ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; Register name                                                              ; Reason for Removal                                                                     ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------+
; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync  ; Stuck at VCC due to stuck port data_in                                                 ;
; led_slave:led_peri|dat_r[4]~en                                             ; Lost fanout                                                                            ;
; led_slave:led_peri|dat_r[3]~en                                             ; Lost fanout                                                                            ;
; led_slave:led_peri|dat_r[2]~en                                             ; Lost fanout                                                                            ;
; led_slave:led_peri|dat_r[1]~en                                             ; Lost fanout                                                                            ;
; led_slave:led_peri|dat_r[0]~en                                             ; Lost fanout                                                                            ;
; led_slave:led_peri|dat_r[5]~en                                             ; Lost fanout                                                                            ;
; led_slave:led_peri|dat_r[6]~en                                             ; Lost fanout                                                                            ;
; led_slave:led_peri|dat_r[7]~en                                             ; Lost fanout                                                                            ;
; sdram_peri:ram_peri|sdram_ctl:ram|cmd[4]                                   ; Stuck at VCC due to stuck port data_in                                                 ;
; sdram_peri:ram_peri|sdram_ctl:ram|cmd[3]                                   ; Stuck at GND due to stuck port data_in                                                 ;
; sdram_peri:ram_peri|dat_r[1]~en                                            ; Merged with sdram_peri:ram_peri|dat_r[0]~en                                            ;
; sdram_peri:ram_peri|dat_r[2]~en                                            ; Merged with sdram_peri:ram_peri|dat_r[0]~en                                            ;
; sdram_peri:ram_peri|dat_r[3]~en                                            ; Merged with sdram_peri:ram_peri|dat_r[0]~en                                            ;
; sdram_peri:ram_peri|dat_r[4]~en                                            ; Merged with sdram_peri:ram_peri|dat_r[0]~en                                            ;
; sdram_peri:ram_peri|dat_r[5]~en                                            ; Merged with sdram_peri:ram_peri|dat_r[0]~en                                            ;
; sdram_peri:ram_peri|dat_r[6]~en                                            ; Merged with sdram_peri:ram_peri|dat_r[0]~en                                            ;
; sdram_peri:ram_peri|dat_r[7]~en                                            ; Merged with sdram_peri:ram_peri|dat_r[0]~en                                            ;
; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rptr[6]   ; Merged with syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rbin[6]   ;
; syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wptr[6]     ; Merged with syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full|wbin[6]     ;
; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rptr[6] ; Merged with syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rbin[6] ;
; syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wptr[6]   ; Merged with syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full|wbin[6]   ;
; sdram_peri:ram_peri|sdram_ctl:ram|io_dqm[1]                                ; Merged with sdram_peri:ram_peri|sdram_ctl:ram|io_dqm[0]                                ;
; sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[4,7..9,11..31]           ; Merged with sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[10]                      ;
; sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[6]                       ; Merged with sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[5]                       ;
; sdram_peri:ram_peri|sdram_ctl:ram|dq_out[1]                                ; Merged with sdram_peri:ram_peri|sdram_ctl:ram|dq_out[0]                                ;
; sdram_peri:ram_peri|sdram_ctl:ram|next_state~12                            ; Lost fanout                                                                            ;
; sdram_peri:ram_peri|sdram_ctl:ram|next_state~13                            ; Lost fanout                                                                            ;
; sdram_peri:ram_peri|sdram_ctl:ram|next_state~14                            ; Lost fanout                                                                            ;
; sdram_peri:ram_peri|sdram_ctl:ram|next_state~15                            ; Lost fanout                                                                            ;
; sdram_peri:ram_peri|sdram_ctl:ram|next_state~16                            ; Lost fanout                                                                            ;
; sdram_peri:ram_peri|sdram_ctl:ram|next_state~17                            ; Lost fanout                                                                            ;
; sdram_peri:ram_peri|sdram_ctl:ram|next_state~18                            ; Lost fanout                                                                            ;
; sdram_peri:ram_peri|sdram_ctl:ram|next_state~19                            ; Lost fanout                                                                            ;
; sdram_peri:ram_peri|sdram_ctl:ram|state~17                                 ; Lost fanout                                                                            ;
; sdram_peri:ram_peri|sdram_ctl:ram|state~18                                 ; Lost fanout                                                                            ;
; sdram_peri:ram_peri|sdram_ctl:ram|state~19                                 ; Lost fanout                                                                            ;
; sdram_peri:ram_peri|sdram_ctl:ram|state~20                                 ; Lost fanout                                                                            ;
; sdram_peri:ram_peri|sdram_ctl:ram|state~22                                 ; Lost fanout                                                                            ;
; sdram_peri:ram_peri|sdram_ctl:ram|state~23                                 ; Lost fanout                                                                            ;
; sdram_peri:ram_peri|sdram_ctl:ram|state~24                                 ; Lost fanout                                                                            ;
; bus_encode:benc|fsm_state~10                                               ; Lost fanout                                                                            ;
; bus_encode:benc|fsm_state~11                                               ; Lost fanout                                                                            ;
; bus_encode:benc|fsm_state~12                                               ; Lost fanout                                                                            ;
; bus_decode:bdec|fsm_state~10                                               ; Lost fanout                                                                            ;
; bus_decode:bdec|fsm_state~11                                               ; Lost fanout                                                                            ;
; bus_decode:bdec|fsm_state~12                                               ; Lost fanout                                                                            ;
; syncFT245:ft245_bus|fsm_state~10                                           ; Lost fanout                                                                            ;
; syncFT245:ft245_bus|fsm_state~11                                           ; Lost fanout                                                                            ;
; syncFT245:ft245_bus|fsm_state~12                                           ; Lost fanout                                                                            ;
; bus_master:bm|fsm_state.READ                                               ; Merged with bus_master:bm|sink_ack                                                     ;
; sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[10]                      ; Stuck at GND due to stuck port data_in                                                 ;
; Total Number of Removed Registers = 76                                     ;                                                                                        ;
+----------------------------------------------------------------------------+----------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                 ;
+---------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                                                             ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+---------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated|pll_lock_sync ; Stuck at VCC              ; sdram_peri:ram_peri|sdram_ctl:ram|cmd[4], sdram_peri:ram_peri|sdram_ctl:ram|cmd[3], ;
;                                                                           ; due to stuck port data_in ; sdram_peri:ram_peri|sdram_ctl:ram|target_time_cnt[10]                               ;
+---------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1716  ;
; Number of registers using Synchronous Clear  ; 72    ;
; Number of registers using Synchronous Load   ; 23    ;
; Number of registers using Asynchronous Clear ; 556   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 685   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                        ;
+---------------------------------------------------------------------------+---------+
; Inverted Register                                                         ; Fan out ;
+---------------------------------------------------------------------------+---------+
; syncFT245:ft245_bus|io_rd_n                                               ; 4       ;
; syncFT245:ft245_bus|io_wr_n                                               ; 5       ;
; syncFT245:ft245_bus|io_oe_n                                               ; 1       ;
; sdram_peri:ram_peri|sdram_ctl:ram|io_dqm[0]                               ; 3       ;
; syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty|rempty   ; 6       ;
; syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty|rempty ; 10      ;
; Total number of inverted registers = 6                                    ;         ;
+---------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                                               ;
+----------------------------------------------------------------------------+------------------------------------------------------------------------+------+
; Register Name                                                              ; Megafunction                                                           ; Type ;
+----------------------------------------------------------------------------+------------------------------------------------------------------------+------+
; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|rdata_r[0..7] ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|mem_rtl_0 ; RAM  ;
; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|rdata_r[0..7]   ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|mem_rtl_0   ; RAM  ;
+----------------------------------------------------------------------------+------------------------------------------------------------------------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|led_slave:led_peri|dat_r[3]~reg0                   ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top|bus_master:bm|source_d[1]                          ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|sdram_ctl:ram|xfer_cnt[7]      ;
; 6:1                ; 7 bits    ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |top|bus_encode:benc|source_d[0]                        ;
; 6:1                ; 3 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|sdram_ctl:ram|io_addr[12]      ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |top|sdram_peri:ram_peri|sdram_ctl:ram|io_addr[0]       ;
; 6:1                ; 32 bits   ; 128 LEs       ; 32 LEs               ; 96 LEs                 ; Yes        ; |top|sdram_peri:ram_peri|sdram_ctl:ram|time_counter[2]  ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[0][6]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[31][4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[30][3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[29][4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[28][1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[27][3]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[26][6]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[25][6]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[24][4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[23][2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[22][2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[21][2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[20][2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[19][6]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[18][5]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[17][5]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[16][6]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[15][0]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[14][4]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[13][6]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[12][6]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[11][2]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[10][1]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[9][1]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[8][1]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[7][1]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[6][1]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[5][1]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[4][1]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[3][1]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[2][1]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[1][1]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[0][14]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[31][12]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[30][12]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[29][12]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[28][8]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[27][8]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[26][11]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[25][11]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[24][10]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[23][13]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[22][14]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[21][15]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[20][14]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[19][9]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[18][9]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[17][12]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[16][10]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[15][14]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[14][11]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[13][8]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[12][15]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[11][8]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[10][14]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[9][8]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[8][8]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[7][9]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[6][12]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[5][12]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[4][13]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[3][11]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[2][8]                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[1][11]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[31][17]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[30][18]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[29][21]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[28][18]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[27][18]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[26][18]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[25][18]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[24][23]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[23][19]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[22][23]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[21][23]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[20][23]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[19][20]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[18][18]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[17][16]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[16][23]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[15][19]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[14][16]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[13][23]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[12][21]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[11][22]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[10][22]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[9][23]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[8][20]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[7][21]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[6][16]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[5][22]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[4][20]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[3][21]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[2][17]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[1][19]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[0][19]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[31][29]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[30][30]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[29][27]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[28][24]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[27][26]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[26][29]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[25][24]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[24][31]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[23][26]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[22][28]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[21][28]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[20][31]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[19][28]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[18][28]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[17][28]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[16][28]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[15][28]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[14][27]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[13][29]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[12][27]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[11][28]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[10][25]                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[9][28]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[8][25]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[7][26]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[6][25]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[5][30]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[4][24]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[3][28]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[2][27]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[1][27]                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|data[0][24]                    ;
; 35:1               ; 16 bits   ; 368 LEs       ; 352 LEs              ; 16 LEs                 ; Yes        ; |top|sdram_peri:ram_peri|app_wr_data[4]                 ;
; 261:1              ; 8 bits    ; 1392 LEs      ; 16 LEs               ; 1376 LEs               ; Yes        ; |top|sdram_peri:ram_peri|xfer_counter[5]                ;
; 262:1              ; 6 bits    ; 1044 LEs      ; 12 LEs               ; 1032 LEs               ; Yes        ; |top|sdram_peri:ram_peri|state[7]                       ;
; 73:1               ; 8 bits    ; 384 LEs       ; 384 LEs              ; 0 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|dat_r[0]~reg0                  ;
; 5:1                ; 2 bits    ; 6 LEs         ; 4 LEs                ; 2 LEs                  ; Yes        ; |top|sdram_peri:ram_peri|sdram_ctl:ram|io_dqm[0]        ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|syncFT245:ft245_bus|fsm_state                      ;
; 32:1               ; 16 bits   ; 336 LEs       ; 336 LEs              ; 0 LEs                  ; No         ; |top|sdram_peri:ram_peri|Mux10                          ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|sdram_peri:ram_peri|sdram_ctl:ram|next_state.WRITE ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |top|bus_decode:bdec|Selector0                          ;
; 9:1                ; 3 bits    ; 18 LEs        ; 12 LEs               ; 6 LEs                  ; No         ; |top|sdram_peri:ram_peri|sdram_ctl:ram|Selector86       ;
; 9:1                ; 10 bits   ; 60 LEs        ; 20 LEs               ; 40 LEs                 ; No         ; |top|sdram_peri:ram_peri|sdram_ctl:ram|Selector84       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+---------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0|altsyncram_mmd1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                      ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                       ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:pll_0|altpll:altpll_component ;
+-------------------------------+-----------------------+------------------------+
; Parameter Name                ; Value                 ; Type                   ;
+-------------------------------+-----------------------+------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                ;
; PLL_TYPE                      ; AUTO                  ; Untyped                ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped                ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer         ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                ;
; LOCK_HIGH                     ; 1                     ; Untyped                ;
; LOCK_LOW                      ; 1                     ; Untyped                ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                ;
; SKIP_VCO                      ; OFF                   ; Untyped                ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                ;
; BANDWIDTH                     ; 0                     ; Untyped                ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                ;
; DOWN_SPREAD                   ; 0                     ; Untyped                ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK1_MULTIPLY_BY              ; 1                     ; Untyped                ;
; CLK0_MULTIPLY_BY              ; 2                     ; Signed Integer         ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK1_DIVIDE_BY                ; 1                     ; Untyped                ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer         ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK1_DUTY_CYCLE               ; 50                    ; Untyped                ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer         ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                ;
; DPA_DIVIDER                   ; 0                     ; Untyped                ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                ;
; VCO_MIN                       ; 0                     ; Untyped                ;
; VCO_MAX                       ; 0                     ; Untyped                ;
; VCO_CENTER                    ; 0                     ; Untyped                ;
; PFD_MIN                       ; 0                     ; Untyped                ;
; PFD_MAX                       ; 0                     ; Untyped                ;
; M_INITIAL                     ; 0                     ; Untyped                ;
; M                             ; 0                     ; Untyped                ;
; N                             ; 1                     ; Untyped                ;
; M2                            ; 1                     ; Untyped                ;
; N2                            ; 1                     ; Untyped                ;
; SS                            ; 1                     ; Untyped                ;
; C0_HIGH                       ; 0                     ; Untyped                ;
; C1_HIGH                       ; 0                     ; Untyped                ;
; C2_HIGH                       ; 0                     ; Untyped                ;
; C3_HIGH                       ; 0                     ; Untyped                ;
; C4_HIGH                       ; 0                     ; Untyped                ;
; C5_HIGH                       ; 0                     ; Untyped                ;
; C6_HIGH                       ; 0                     ; Untyped                ;
; C7_HIGH                       ; 0                     ; Untyped                ;
; C8_HIGH                       ; 0                     ; Untyped                ;
; C9_HIGH                       ; 0                     ; Untyped                ;
; C0_LOW                        ; 0                     ; Untyped                ;
; C1_LOW                        ; 0                     ; Untyped                ;
; C2_LOW                        ; 0                     ; Untyped                ;
; C3_LOW                        ; 0                     ; Untyped                ;
; C4_LOW                        ; 0                     ; Untyped                ;
; C5_LOW                        ; 0                     ; Untyped                ;
; C6_LOW                        ; 0                     ; Untyped                ;
; C7_LOW                        ; 0                     ; Untyped                ;
; C8_LOW                        ; 0                     ; Untyped                ;
; C9_LOW                        ; 0                     ; Untyped                ;
; C0_INITIAL                    ; 0                     ; Untyped                ;
; C1_INITIAL                    ; 0                     ; Untyped                ;
; C2_INITIAL                    ; 0                     ; Untyped                ;
; C3_INITIAL                    ; 0                     ; Untyped                ;
; C4_INITIAL                    ; 0                     ; Untyped                ;
; C5_INITIAL                    ; 0                     ; Untyped                ;
; C6_INITIAL                    ; 0                     ; Untyped                ;
; C7_INITIAL                    ; 0                     ; Untyped                ;
; C8_INITIAL                    ; 0                     ; Untyped                ;
; C9_INITIAL                    ; 0                     ; Untyped                ;
; C0_MODE                       ; BYPASS                ; Untyped                ;
; C1_MODE                       ; BYPASS                ; Untyped                ;
; C2_MODE                       ; BYPASS                ; Untyped                ;
; C3_MODE                       ; BYPASS                ; Untyped                ;
; C4_MODE                       ; BYPASS                ; Untyped                ;
; C5_MODE                       ; BYPASS                ; Untyped                ;
; C6_MODE                       ; BYPASS                ; Untyped                ;
; C7_MODE                       ; BYPASS                ; Untyped                ;
; C8_MODE                       ; BYPASS                ; Untyped                ;
; C9_MODE                       ; BYPASS                ; Untyped                ;
; C0_PH                         ; 0                     ; Untyped                ;
; C1_PH                         ; 0                     ; Untyped                ;
; C2_PH                         ; 0                     ; Untyped                ;
; C3_PH                         ; 0                     ; Untyped                ;
; C4_PH                         ; 0                     ; Untyped                ;
; C5_PH                         ; 0                     ; Untyped                ;
; C6_PH                         ; 0                     ; Untyped                ;
; C7_PH                         ; 0                     ; Untyped                ;
; C8_PH                         ; 0                     ; Untyped                ;
; C9_PH                         ; 0                     ; Untyped                ;
; L0_HIGH                       ; 1                     ; Untyped                ;
; L1_HIGH                       ; 1                     ; Untyped                ;
; G0_HIGH                       ; 1                     ; Untyped                ;
; G1_HIGH                       ; 1                     ; Untyped                ;
; G2_HIGH                       ; 1                     ; Untyped                ;
; G3_HIGH                       ; 1                     ; Untyped                ;
; E0_HIGH                       ; 1                     ; Untyped                ;
; E1_HIGH                       ; 1                     ; Untyped                ;
; E2_HIGH                       ; 1                     ; Untyped                ;
; E3_HIGH                       ; 1                     ; Untyped                ;
; L0_LOW                        ; 1                     ; Untyped                ;
; L1_LOW                        ; 1                     ; Untyped                ;
; G0_LOW                        ; 1                     ; Untyped                ;
; G1_LOW                        ; 1                     ; Untyped                ;
; G2_LOW                        ; 1                     ; Untyped                ;
; G3_LOW                        ; 1                     ; Untyped                ;
; E0_LOW                        ; 1                     ; Untyped                ;
; E1_LOW                        ; 1                     ; Untyped                ;
; E2_LOW                        ; 1                     ; Untyped                ;
; E3_LOW                        ; 1                     ; Untyped                ;
; L0_INITIAL                    ; 1                     ; Untyped                ;
; L1_INITIAL                    ; 1                     ; Untyped                ;
; G0_INITIAL                    ; 1                     ; Untyped                ;
; G1_INITIAL                    ; 1                     ; Untyped                ;
; G2_INITIAL                    ; 1                     ; Untyped                ;
; G3_INITIAL                    ; 1                     ; Untyped                ;
; E0_INITIAL                    ; 1                     ; Untyped                ;
; E1_INITIAL                    ; 1                     ; Untyped                ;
; E2_INITIAL                    ; 1                     ; Untyped                ;
; E3_INITIAL                    ; 1                     ; Untyped                ;
; L0_MODE                       ; BYPASS                ; Untyped                ;
; L1_MODE                       ; BYPASS                ; Untyped                ;
; G0_MODE                       ; BYPASS                ; Untyped                ;
; G1_MODE                       ; BYPASS                ; Untyped                ;
; G2_MODE                       ; BYPASS                ; Untyped                ;
; G3_MODE                       ; BYPASS                ; Untyped                ;
; E0_MODE                       ; BYPASS                ; Untyped                ;
; E1_MODE                       ; BYPASS                ; Untyped                ;
; E2_MODE                       ; BYPASS                ; Untyped                ;
; E3_MODE                       ; BYPASS                ; Untyped                ;
; L0_PH                         ; 0                     ; Untyped                ;
; L1_PH                         ; 0                     ; Untyped                ;
; G0_PH                         ; 0                     ; Untyped                ;
; G1_PH                         ; 0                     ; Untyped                ;
; G2_PH                         ; 0                     ; Untyped                ;
; G3_PH                         ; 0                     ; Untyped                ;
; E0_PH                         ; 0                     ; Untyped                ;
; E1_PH                         ; 0                     ; Untyped                ;
; E2_PH                         ; 0                     ; Untyped                ;
; E3_PH                         ; 0                     ; Untyped                ;
; M_PH                          ; 0                     ; Untyped                ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                ;
; CLK0_COUNTER                  ; G0                    ; Untyped                ;
; CLK1_COUNTER                  ; G0                    ; Untyped                ;
; CLK2_COUNTER                  ; G0                    ; Untyped                ;
; CLK3_COUNTER                  ; G0                    ; Untyped                ;
; CLK4_COUNTER                  ; G0                    ; Untyped                ;
; CLK5_COUNTER                  ; G0                    ; Untyped                ;
; CLK6_COUNTER                  ; E0                    ; Untyped                ;
; CLK7_COUNTER                  ; E1                    ; Untyped                ;
; CLK8_COUNTER                  ; E2                    ; Untyped                ;
; CLK9_COUNTER                  ; E3                    ; Untyped                ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                ;
; M_TIME_DELAY                  ; 0                     ; Untyped                ;
; N_TIME_DELAY                  ; 0                     ; Untyped                ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                ;
; VCO_POST_SCALE                ; 0                     ; Untyped                ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                ;
; PORT_CLK1                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                ;
; PORT_ARESET                   ; PORT_USED             ; Untyped                ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                ;
; CBXI_PARAMETER                ; pll_altpll            ; Untyped                ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer         ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY             ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY           ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE           ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE         ;
+-------------------------------+-----------------------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syncFT245:ft245_bus ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                         ;
; I2W            ; 001   ; Unsigned Binary                         ;
; WRITE          ; 010   ; Unsigned Binary                         ;
; W2I            ; 011   ; Unsigned Binary                         ;
; READ           ; 100   ; Unsigned Binary                         ;
; READ2          ; 101   ; Unsigned Binary                         ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:incoming_fifo ;
+----------------+-------+------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                             ;
+----------------+-------+------------------------------------------------------------------+
; DSIZE          ; 8     ; Signed Integer                                                   ;
; ASIZE          ; 6     ; Signed Integer                                                   ;
; FALLTHROUGH    ; FALSE ; String                                                           ;
+----------------+-------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; ASIZE          ; 6     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; ASIZE          ; 6     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; ADDRSIZE       ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; DATASIZE       ; 8     ; Signed Integer                                                                   ;
; ADDRSIZE       ; 6     ; Signed Integer                                                                   ;
; FALLTHROUGH    ; FALSE ; String                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty ;
+----------------+-------+----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------+
; ADDRSIZE       ; 6     ; Signed Integer                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:output_fifo ;
+----------------+-------+----------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                           ;
+----------------+-------+----------------------------------------------------------------+
; DSIZE          ; 8     ; Signed Integer                                                 ;
; ASIZE          ; 6     ; Signed Integer                                                 ;
; FALLTHROUGH    ; FALSE ; String                                                         ;
+----------------+-------+----------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:output_fifo|sync_r2w:sync_r2w ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; ASIZE          ; 6     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:output_fifo|sync_w2r:sync_w2r ;
+----------------+-------+----------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------+
; ASIZE          ; 6     ; Signed Integer                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:output_fifo|wptr_full:wptr_full ;
+----------------+-------+------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------+
; ADDRSIZE       ; 6     ; Signed Integer                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; DATASIZE       ; 8     ; Signed Integer                                                                 ;
; ADDRSIZE       ; 6     ; Signed Integer                                                                 ;
; FALLTHROUGH    ; FALSE ; String                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: syncFT245:ft245_bus|async_fifo:output_fifo|rptr_empty:rptr_empty ;
+----------------+-------+--------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------+
; ADDRSIZE       ; 6     ; Signed Integer                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_decode:bdec ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                     ;
; ADRH           ; 001   ; Unsigned Binary                     ;
; ADRL           ; 010   ; Unsigned Binary                     ;
; DATA           ; 011   ; Unsigned Binary                     ;
; CKSUM          ; 100   ; Unsigned Binary                     ;
; ISSUE          ; 101   ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_master:bm ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; IDLE           ; 000   ; Unsigned Binary                   ;
; READ           ; 001   ; Unsigned Binary                   ;
; WAIT           ; 010   ; Unsigned Binary                   ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bus_encode:benc ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; IDLE           ; 000   ; Unsigned Binary                     ;
; HEADER         ; 001   ; Unsigned Binary                     ;
; ADRH           ; 010   ; Unsigned Binary                     ;
; ADRL           ; 011   ; Unsigned Binary                     ;
; DATA           ; 100   ; Unsigned Binary                     ;
; CKSUM          ; 101   ; Unsigned Binary                     ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: led_slave:led_peri ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; N              ; 3     ; Signed Integer                         ;
; MUX_N          ; 2     ; Signed Integer                         ;
; ADDR           ; 0     ; Signed Integer                         ;
; ACT_H          ; 0     ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------+
; Parameter Settings for User Entity Instance: timer:timer0 ;
+----------------+-------+----------------------------------+
; Parameter Name ; Value ; Type                             ;
+----------------+-------+----------------------------------+
; BITS           ; 32    ; Signed Integer                   ;
+----------------+-------+----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_peri:ram_peri ;
+----------------+----------+--------------------------------------+
; Parameter Name ; Value    ; Type                                 ;
+----------------+----------+--------------------------------------+
; ADDR           ; 1        ; Signed Integer                       ;
; IDLE           ; 00000000 ; Unsigned Binary                      ;
; REQ_WR         ; 00000001 ; Unsigned Binary                      ;
; WR             ; 00000010 ; Unsigned Binary                      ;
; REQ_RD         ; 00000011 ; Unsigned Binary                      ;
; RD             ; 00000100 ; Unsigned Binary                      ;
; WR1            ; 00000101 ; Unsigned Binary                      ;
; RD1            ; 00000110 ; Unsigned Binary                      ;
+----------------+----------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: sdram_peri:ram_peri|sdram_ctl:ram ;
+-------------------+-----------+------------------------------------------------+
; Parameter Name    ; Value     ; Type                                           ;
+-------------------+-----------+------------------------------------------------+
; CLK_FREQ          ; 100000000 ; Signed Integer                                 ;
; ADDR_WIDTH        ; 13        ; Signed Integer                                 ;
; BA_WIDTH          ; 2         ; Signed Integer                                 ;
; DQM_WIDTH         ; 2         ; Signed Integer                                 ;
; DQ_WIDTH          ; 16        ; Signed Integer                                 ;
; COLUMN_ADDR_WIDTH ; 9         ; Signed Integer                                 ;
; ROW_ADDR_WIDTH    ; 13        ; Signed Integer                                 ;
; BST_LEN           ; 8         ; Signed Integer                                 ;
; CAS               ; 3         ; Signed Integer                                 ;
; TRP               ; 3         ; Signed Integer                                 ;
; TRC               ; 9         ; Signed Integer                                 ;
; TMRD              ; 2         ; Signed Integer                                 ;
; TRCD              ; 3         ; Signed Integer                                 ;
; TDPL              ; 2         ; Signed Integer                                 ;
; TREF              ; 32        ; Signed Integer                                 ;
; REFCNT            ; 8192      ; Signed Integer                                 ;
+-------------------+-----------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                   ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                                ;
; WIDTH_A                            ; 8                    ; Untyped                                                                ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                                ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                                ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                ;
; WIDTH_B                            ; 8                    ; Untyped                                                                ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                                ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                                ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                ;
; CBXI_PARAMETER                     ; altsyncram_mmd1      ; Untyped                                                                ;
+------------------------------------+----------------------+------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                 ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                              ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                       ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                              ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                              ;
; WIDTH_A                            ; 8                    ; Untyped                                                              ;
; WIDTHAD_A                          ; 6                    ; Untyped                                                              ;
; NUMWORDS_A                         ; 64                   ; Untyped                                                              ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                              ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                              ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                              ;
; WIDTH_B                            ; 8                    ; Untyped                                                              ;
; WIDTHAD_B                          ; 6                    ; Untyped                                                              ;
; NUMWORDS_B                         ; 64                   ; Untyped                                                              ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                              ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                              ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                              ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                              ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                              ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                              ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                              ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                              ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                                              ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                              ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                              ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                              ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                              ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                              ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                              ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                              ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                              ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                              ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                              ;
; CBXI_PARAMETER                     ; altsyncram_mmd1      ; Untyped                                                              ;
+------------------------------------+----------------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; pll:pll_0|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 2                                                                                 ;
; Entity Instance                           ; syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                 ;
;     -- NUMWORDS_B                         ; 64                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|altsyncram:mem_rtl_0   ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 64                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 8                                                                                 ;
;     -- NUMWORDS_B                         ; 64                                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "sdram_peri:ram_peri"                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; p_cmd_winc         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; p_app_req          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; p_app_req_ack      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; p_state            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; p_read_fifo_rempty ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; p_app_rd_valid     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; p_app_req_len      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; Port Connectivity Checks: "timer:timer0"             ;
+--------------------+-------+----------+--------------+
; Port               ; Type  ; Severity ; Details      ;
+--------------------+-------+----------+--------------+
; reload_cnt[24..20] ; Input ; Info     ; Stuck at VCC ;
; reload_cnt[16..13] ; Input ; Info     ; Stuck at VCC ;
; reload_cnt[31..27] ; Input ; Info     ; Stuck at GND ;
; reload_cnt[12..9]  ; Input ; Info     ; Stuck at GND ;
; reload_cnt[7..0]   ; Input ; Info     ; Stuck at GND ;
; reload_cnt[26]     ; Input ; Info     ; Stuck at VCC ;
; reload_cnt[25]     ; Input ; Info     ; Stuck at GND ;
; reload_cnt[19]     ; Input ; Info     ; Stuck at GND ;
; reload_cnt[18]     ; Input ; Info     ; Stuck at VCC ;
; reload_cnt[17]     ; Input ; Info     ; Stuck at GND ;
; reload_cnt[8]      ; Input ; Info     ; Stuck at VCC ;
; threshold[23..19]  ; Input ; Info     ; Stuck at VCC ;
; threshold[15..12]  ; Input ; Info     ; Stuck at VCC ;
; threshold[31..26]  ; Input ; Info     ; Stuck at GND ;
; threshold[11..8]   ; Input ; Info     ; Stuck at GND ;
; threshold[6..0]    ; Input ; Info     ; Stuck at GND ;
; threshold[25]      ; Input ; Info     ; Stuck at VCC ;
; threshold[24]      ; Input ; Info     ; Stuck at GND ;
; threshold[18]      ; Input ; Info     ; Stuck at GND ;
; threshold[17]      ; Input ; Info     ; Stuck at VCC ;
; threshold[16]      ; Input ; Info     ; Stuck at GND ;
; threshold[7]       ; Input ; Info     ; Stuck at VCC ;
+--------------------+-------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "led_slave:led_peri"                                                                                                                                                               ;
+--------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                     ; Type  ; Severity ; Details                                                                                                                                                        ;
+--------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; leds_external_signal     ; Input ; Warning  ; Input port expression (6 bits) is smaller than the input port (16 bits) it drives.  Extra input bit(s) "leds_external_signal[15..6]" will be connected to GND. ;
; leds_external_signal[15] ; Input ; Info     ; Stuck at GND                                                                                                                                                   ;
; leds_external_signal[13] ; Input ; Info     ; Stuck at GND                                                                                                                                                   ;
; leds_external_signal[10] ; Input ; Info     ; Stuck at GND                                                                                                                                                   ;
+--------------------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "bus_encode:benc"                                                                           ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; source_last ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------+
; Port Connectivity Checks: "syncFT245:ft245_bus|async_fifo:output_fifo" ;
+---------+--------+----------+------------------------------------------+
; Port    ; Type   ; Severity ; Details                                  ;
+---------+--------+----------+------------------------------------------+
; awfull  ; Output ; Info     ; Explicitly unconnected                   ;
; arempty ; Output ; Info     ; Explicitly unconnected                   ;
+---------+--------+----------+------------------------------------------+


+--------------------------------------------------------------------------+
; Port Connectivity Checks: "syncFT245:ft245_bus|async_fifo:incoming_fifo" ;
+---------+--------+----------+--------------------------------------------+
; Port    ; Type   ; Severity ; Details                                    ;
+---------+--------+----------+--------------------------------------------+
; awfull  ; Output ; Info     ; Explicitly unconnected                     ;
; arempty ; Output ; Info     ; Explicitly unconnected                     ;
+---------+--------+----------+--------------------------------------------+


+------------------------------------------+
; Port Connectivity Checks: "pll:pll_0"    ;
+--------+-------+----------+--------------+
; Port   ; Type  ; Severity ; Details      ;
+--------+-------+----------+--------------+
; areset ; Input ; Info     ; Stuck at GND ;
+--------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 66                          ;
; cycloneiii_ff         ; 1716                        ;
;     CLR               ; 189                         ;
;     CLR SCLR          ; 32                          ;
;     CLR SLD           ; 1                           ;
;     ENA               ; 321                         ;
;     ENA CLR           ; 302                         ;
;     ENA CLR SCLR      ; 32                          ;
;     ENA SCLR          ; 8                           ;
;     ENA SLD           ; 22                          ;
;     plain             ; 809                         ;
; cycloneiii_io_obuf    ; 25                          ;
; cycloneiii_lcell_comb ; 3293                        ;
;     arith             ; 179                         ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 139                         ;
;         3 data inputs ; 38                          ;
;     normal            ; 3114                        ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 19                          ;
;         2 data inputs ; 105                         ;
;         3 data inputs ; 588                         ;
;         4 data inputs ; 2398                        ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 10.10                       ;
; Average LUT depth     ; 5.07                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:09     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 22.1std.1 Build 917 02/14/2023 SC Lite Edition
    Info: Processing started: Sun Jul  2 22:26:10 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off usb_capture -c usb_capture
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 32 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file sdram_ctl.v
    Info (12023): Found entity 1: sdram_ctl File: D:/Projects/usb_capture/fpga/sdram_ctl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/sdr_ctrl/rtl/lib/async_fifo_1.v
    Info (12023): Found entity 1: async_fifo_1 File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/lib/async_fifo_1.v Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/sdram-controller/rtl/sdram_controller.v
    Info (12023): Found entity 1: sdram_controller File: D:/Projects/usb_capture/fpga/3rd_parties/sdram-controller/rtl/sdram_controller.v Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/sdr_ctrl/rtl/lib/sync_fifo.v
    Info (12023): Found entity 1: sync_fifo File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/lib/sync_fifo.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v
    Info (12023): Found entity 1: sdrc_xfr_ctl File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/sdr_ctrl/rtl/core/sdrc_req_gen.v
    Info (12023): Found entity 1: sdrc_req_gen File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_req_gen.v Line: 80
Info (12021): Found 0 design units, including 0 entities, in source file 3rd_parties/sdr_ctrl/rtl/core/sdrc_define.v
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/sdr_ctrl/rtl/core/sdrc_bs_convert.v
    Info (12023): Found entity 1: sdrc_bs_convert File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bs_convert.v Line: 52
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v
    Info (12023): Found entity 1: sdrc_bank_fsm File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v
    Info (12023): Found entity 1: sdrc_bank_ctl File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v
    Info (12023): Found entity 1: sdrc_core File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 77
Info (12021): Found 1 design units, including 1 entities, in source file bus_interleave_3ports.v
    Info (12023): Found entity 1: bus_interleave_3ports File: D:/Projects/usb_capture/fpga/bus_interleave_3ports.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rr_3req.v
    Info (12023): Found entity 1: rr_3req File: D:/Projects/usb_capture/fpga/rr_3req.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file syncft245.v
    Info (12023): Found entity 1: syncFT245 File: D:/Projects/usb_capture/fpga/syncFT245.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_async_fifo.v
    Info (12023): Found entity 1: test_async_fifo File: D:/Projects/usb_capture/fpga/test_async_fifo.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/wptr_full.v
    Info (12023): Found entity 1: wptr_full File: D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/wptr_full.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/sync_w2r.v
    Info (12023): Found entity 1: sync_w2r File: D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/sync_w2r.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/sync_r2w.v
    Info (12023): Found entity 1: sync_r2w File: D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/sync_r2w.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/sync_ptr.v
    Info (12023): Found entity 1: sync_ptr File: D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/sync_ptr.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/rptr_empty.v
    Info (12023): Found entity 1: rptr_empty File: D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/rptr_empty.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/fifomem_dp.v
    Info (12023): Found entity 1: fifomem_dp File: D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/fifomem_dp.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/fifomem.v
    Info (12023): Found entity 1: fifomem File: D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/fifomem.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/async_fifo.v
    Info (12023): Found entity 1: async_fifo File: D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/async_fifo.v Line: 7
Info (12021): Found 1 design units, including 1 entities, in source file 3rd_parties/async_fifo/rtl/async_bidir_fifo.v
    Info (12023): Found entity 1: async_bidir_fifo File: D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/async_bidir_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file de0_nano.v
    Info (12023): Found entity 1: DE0_Nano File: D:/Projects/usb_capture/fpga/DE0_Nano.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: pll File: D:/Projects/usb_capture/fpga/pll.v Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file test_pll.v
    Info (12023): Found entity 1: test_pll File: D:/Projects/usb_capture/fpga/test_pll.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_ft245_sync.v
    Info (12023): Found entity 1: test_ft245_sync File: D:/Projects/usb_capture/fpga/test_ft245_sync.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus_decode.v
    Info (12023): Found entity 1: bus_decode File: D:/Projects/usb_capture/fpga/bus_decode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus_master.v
    Info (12023): Found entity 1: bus_master File: D:/Projects/usb_capture/fpga/bus_master.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bus_encode.v
    Info (12023): Found entity 1: bus_encode File: D:/Projects/usb_capture/fpga/bus_encode.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file top.v
    Info (12023): Found entity 1: top File: D:/Projects/usb_capture/fpga/top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file test_top.v
    Info (12023): Found entity 1: test_top File: D:/Projects/usb_capture/fpga/test_top.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file led_slave.v
    Info (12023): Found entity 1: led_slave File: D:/Projects/usb_capture/fpga/led_slave.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file timer.v
    Info (12023): Found entity 1: timer File: D:/Projects/usb_capture/fpga/timer.v Line: 1
Warning (10229): Verilog HDL Expression warning at test_sdram.v(122): truncated literal to match 3 bits File: D:/Projects/usb_capture/fpga/test_sdram.v Line: 122
Info (12021): Found 1 design units, including 1 entities, in source file test_sdram.v
    Info (12023): Found entity 1: test_sdram File: D:/Projects/usb_capture/fpga/test_sdram.v Line: 1
Warning (10335): Unrecognized synthesis attribute "attribute" at sdram.v(128) File: D:/Projects/usb_capture/fpga/sdram.v Line: 128
Warning (10335): Unrecognized synthesis attribute "IOB" at sdram.v(128) File: D:/Projects/usb_capture/fpga/sdram.v Line: 128
Warning (10335): Unrecognized synthesis attribute "of" at sdram.v(128) File: D:/Projects/usb_capture/fpga/sdram.v Line: 128
Warning (10335): Unrecognized synthesis attribute "command_q" at sdram.v(128) File: D:/Projects/usb_capture/fpga/sdram.v Line: 128
Warning (10335): Unrecognized synthesis attribute "is" at sdram.v(128) File: D:/Projects/usb_capture/fpga/sdram.v Line: 128
Warning (10335): Unrecognized synthesis attribute "attribute" at sdram.v(129) File: D:/Projects/usb_capture/fpga/sdram.v Line: 129
Warning (10335): Unrecognized synthesis attribute "IOB" at sdram.v(129) File: D:/Projects/usb_capture/fpga/sdram.v Line: 129
Warning (10335): Unrecognized synthesis attribute "of" at sdram.v(129) File: D:/Projects/usb_capture/fpga/sdram.v Line: 129
Warning (10335): Unrecognized synthesis attribute "addr_q" at sdram.v(129) File: D:/Projects/usb_capture/fpga/sdram.v Line: 129
Warning (10335): Unrecognized synthesis attribute "is" at sdram.v(129) File: D:/Projects/usb_capture/fpga/sdram.v Line: 129
Warning (10335): Unrecognized synthesis attribute "attribute" at sdram.v(130) File: D:/Projects/usb_capture/fpga/sdram.v Line: 130
Warning (10335): Unrecognized synthesis attribute "IOB" at sdram.v(130) File: D:/Projects/usb_capture/fpga/sdram.v Line: 130
Warning (10335): Unrecognized synthesis attribute "of" at sdram.v(130) File: D:/Projects/usb_capture/fpga/sdram.v Line: 130
Warning (10335): Unrecognized synthesis attribute "dqm_q" at sdram.v(130) File: D:/Projects/usb_capture/fpga/sdram.v Line: 130
Warning (10335): Unrecognized synthesis attribute "is" at sdram.v(130) File: D:/Projects/usb_capture/fpga/sdram.v Line: 130
Warning (10335): Unrecognized synthesis attribute "attribute" at sdram.v(131) File: D:/Projects/usb_capture/fpga/sdram.v Line: 131
Warning (10335): Unrecognized synthesis attribute "IOB" at sdram.v(131) File: D:/Projects/usb_capture/fpga/sdram.v Line: 131
Warning (10335): Unrecognized synthesis attribute "of" at sdram.v(131) File: D:/Projects/usb_capture/fpga/sdram.v Line: 131
Warning (10335): Unrecognized synthesis attribute "cke_q" at sdram.v(131) File: D:/Projects/usb_capture/fpga/sdram.v Line: 131
Warning (10335): Unrecognized synthesis attribute "is" at sdram.v(131) File: D:/Projects/usb_capture/fpga/sdram.v Line: 131
Warning (10335): Unrecognized synthesis attribute "attribute" at sdram.v(132) File: D:/Projects/usb_capture/fpga/sdram.v Line: 132
Warning (10335): Unrecognized synthesis attribute "IOB" at sdram.v(132) File: D:/Projects/usb_capture/fpga/sdram.v Line: 132
Warning (10335): Unrecognized synthesis attribute "of" at sdram.v(132) File: D:/Projects/usb_capture/fpga/sdram.v Line: 132
Warning (10335): Unrecognized synthesis attribute "bank_q" at sdram.v(132) File: D:/Projects/usb_capture/fpga/sdram.v Line: 132
Warning (10335): Unrecognized synthesis attribute "is" at sdram.v(132) File: D:/Projects/usb_capture/fpga/sdram.v Line: 132
Warning (10335): Unrecognized synthesis attribute "attribute" at sdram.v(133) File: D:/Projects/usb_capture/fpga/sdram.v Line: 133
Warning (10335): Unrecognized synthesis attribute "IOB" at sdram.v(133) File: D:/Projects/usb_capture/fpga/sdram.v Line: 133
Warning (10335): Unrecognized synthesis attribute "of" at sdram.v(133) File: D:/Projects/usb_capture/fpga/sdram.v Line: 133
Warning (10335): Unrecognized synthesis attribute "data_q" at sdram.v(133) File: D:/Projects/usb_capture/fpga/sdram.v Line: 133
Warning (10335): Unrecognized synthesis attribute "is" at sdram.v(133) File: D:/Projects/usb_capture/fpga/sdram.v Line: 133
Info (12021): Found 1 design units, including 1 entities, in source file sdram.v
    Info (12023): Found entity 1: sdram File: D:/Projects/usb_capture/fpga/sdram.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file sdram_peri.v
    Info (12023): Found entity 1: sdram_peri File: D:/Projects/usb_capture/fpga/sdram_peri.v Line: 1
Warning (10229): Verilog HDL Expression warning at test_sdram_peri.v(305): truncated literal to match 8 bits File: D:/Projects/usb_capture/fpga/test_sdram_peri.v Line: 305
Info (12021): Found 1 design units, including 1 entities, in source file test_sdram_peri.v
    Info (12023): Found entity 1: test_sdram_peri File: D:/Projects/usb_capture/fpga/test_sdram_peri.v Line: 1
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(278): created implicit net for "r2x_idle" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 278
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(290): created implicit net for "r2b_req" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 290
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(292): created implicit net for "r2b_start" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 292
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(293): created implicit net for "r2b_last" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 293
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(294): created implicit net for "r2b_wrap" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 294
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(299): created implicit net for "r2b_write" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 299
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(300): created implicit net for "b2r_ack" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 300
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(301): created implicit net for "b2r_arb_ok" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 301
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(330): created implicit net for "b2x_idle" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 330
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(331): created implicit net for "b2x_req" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 331
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(332): created implicit net for "b2x_start" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 332
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(333): created implicit net for "b2x_last" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 333
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(334): created implicit net for "b2x_wrap" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 334
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(340): created implicit net for "x2b_ack" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 340
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(343): created implicit net for "b2x_tras_ok" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 343
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(344): created implicit net for "x2b_refresh" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 344
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(346): created implicit net for "x2b_act_ok" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 346
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(347): created implicit net for "x2b_rdok" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 347
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(348): created implicit net for "x2b_wrok" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 348
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(406): created implicit net for "x2a_rdstart" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 406
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(407): created implicit net for "x2a_wrstart" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 407
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(409): created implicit net for "x2a_rdlast" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 409
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(410): created implicit net for "x2a_wrlast" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 410
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(413): created implicit net for "x2a_wrnext" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 413
Warning (10236): Verilog HDL Implicit Net warning at sdrc_core.v(415): created implicit net for "x2a_rdok" File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 415
Warning (10236): Verilog HDL Implicit Net warning at test_sdram.v(65): created implicit net for "rst_n" File: D:/Projects/usb_capture/fpga/test_sdram.v Line: 65
Warning (10037): Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(144): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v Line: 144
Warning (10037): Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(199): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v Line: 199
Warning (10037): Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(200): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v Line: 200
Warning (10037): Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(287): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v Line: 287
Warning (10037): Verilog HDL or VHDL warning at sdrc_xfr_ctl.v(291): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_xfr_ctl.v Line: 291
Warning (10037): Verilog HDL or VHDL warning at sdrc_req_gen.v(167): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_req_gen.v Line: 167
Warning (10037): Verilog HDL or VHDL warning at sdrc_req_gen.v(145): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_req_gen.v Line: 145
Warning (10037): Verilog HDL or VHDL warning at sdrc_req_gen.v(163): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_req_gen.v Line: 163
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_fsm.v(105): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v Line: 105
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_fsm.v(143): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v Line: 143
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_fsm.v(114): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v Line: 114
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_fsm.v(142): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v Line: 142
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_fsm.v(277): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_fsm.v Line: 277
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_ctl.v(110): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v Line: 110
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_ctl.v(147): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v Line: 147
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_ctl.v(120): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v Line: 120
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_ctl.v(139): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v Line: 139
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_ctl.v(232): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v Line: 232
Warning (10037): Verilog HDL or VHDL warning at sdrc_bank_ctl.v(356): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_bank_ctl.v Line: 356
Warning (10037): Verilog HDL or VHDL warning at sdrc_core.v(207): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 207
Warning (10037): Verilog HDL or VHDL warning at sdrc_core.v(213): conditional expression evaluates to a constant File: D:/Projects/usb_capture/fpga/3rd_parties/sdr_ctrl/rtl/core/sdrc_core.v Line: 213
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10034): Output port "LED" at top.v(3) has no driver File: D:/Projects/usb_capture/fpga/top.v Line: 3
Info (12128): Elaborating entity "pll" for hierarchy "pll:pll_0" File: D:/Projects/usb_capture/fpga/top.v Line: 138
Info (12128): Elaborating entity "altpll" for hierarchy "pll:pll_0|altpll:altpll_component" File: D:/Projects/usb_capture/fpga/pll.v Line: 104
Info (12130): Elaborated megafunction instantiation "pll:pll_0|altpll:altpll_component" File: D:/Projects/usb_capture/fpga/pll.v Line: 104
Info (12133): Instantiated megafunction "pll:pll_0|altpll:altpll_component" with the following parameter: File: D:/Projects/usb_capture/fpga/pll.v Line: 104
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "2"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll.v
    Info (12023): Found entity 1: pll_altpll File: D:/Projects/usb_capture/fpga/db/pll_altpll.v Line: 31
Info (12128): Elaborating entity "pll_altpll" for hierarchy "pll:pll_0|altpll:altpll_component|pll_altpll:auto_generated" File: c:/intelfpga_lite/22.1std/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "syncFT245" for hierarchy "syncFT245:ft245_bus" File: D:/Projects/usb_capture/fpga/top.v Line: 159
Warning (10036): Verilog HDL or VHDL warning at syncFT245.v(42): object "next_WR" assigned a value but never read File: D:/Projects/usb_capture/fpga/syncFT245.v Line: 42
Info (12128): Elaborating entity "async_fifo" for hierarchy "syncFT245:ft245_bus|async_fifo:incoming_fifo" File: D:/Projects/usb_capture/fpga/syncFT245.v Line: 91
Info (12128): Elaborating entity "sync_r2w" for hierarchy "syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_r2w:sync_r2w" File: D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/async_fifo.v Line: 40
Info (12128): Elaborating entity "sync_w2r" for hierarchy "syncFT245:ft245_bus|async_fifo:incoming_fifo|sync_w2r:sync_w2r" File: D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/async_fifo.v Line: 51
Info (12128): Elaborating entity "wptr_full" for hierarchy "syncFT245:ft245_bus|async_fifo:incoming_fifo|wptr_full:wptr_full" File: D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/async_fifo.v Line: 65
Info (12128): Elaborating entity "fifomem" for hierarchy "syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem" File: D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/async_fifo.v Line: 80
Info (12128): Elaborating entity "rptr_empty" for hierarchy "syncFT245:ft245_bus|async_fifo:incoming_fifo|rptr_empty:rptr_empty" File: D:/Projects/usb_capture/fpga/3rd_parties/async_fifo/rtl/async_fifo.v Line: 94
Info (12128): Elaborating entity "bus_decode" for hierarchy "bus_decode:bdec" File: D:/Projects/usb_capture/fpga/top.v Line: 172
Info (12128): Elaborating entity "bus_master" for hierarchy "bus_master:bm" File: D:/Projects/usb_capture/fpga/top.v Line: 191
Info (12128): Elaborating entity "bus_encode" for hierarchy "bus_encode:benc" File: D:/Projects/usb_capture/fpga/top.v Line: 205
Info (12128): Elaborating entity "led_slave" for hierarchy "led_slave:led_peri" File: D:/Projects/usb_capture/fpga/top.v Line: 225
Warning (10855): Verilog HDL warning at led_slave.v(40): initial value for variable internal_reg should be constant File: D:/Projects/usb_capture/fpga/led_slave.v Line: 40
Warning (10240): Verilog HDL Always Construct warning at led_slave.v(47): inferring latch(es) for variable "j", which holds its previous value in one or more paths through the always construct File: D:/Projects/usb_capture/fpga/led_slave.v Line: 47
Info (12128): Elaborating entity "timer" for hierarchy "timer:timer0" File: D:/Projects/usb_capture/fpga/top.v Line: 239
Warning (10230): Verilog HDL assignment warning at timer.v(27): truncated value with size 32 to match size of target (1) File: D:/Projects/usb_capture/fpga/timer.v Line: 27
Info (12128): Elaborating entity "sdram_peri" for hierarchy "sdram_peri:ram_peri" File: D:/Projects/usb_capture/fpga/top.v Line: 271
Warning (10036): Verilog HDL or VHDL warning at sdram_peri.v(38): object "app_wr_en_n" assigned a value but never read File: D:/Projects/usb_capture/fpga/sdram_peri.v Line: 38
Warning (10855): Verilog HDL warning at sdram_peri.v(110): initial value for variable data should be constant File: D:/Projects/usb_capture/fpga/sdram_peri.v Line: 110
Warning (10230): Verilog HDL assignment warning at sdram_peri.v(181): truncated value with size 32 to match size of target (16) File: D:/Projects/usb_capture/fpga/sdram_peri.v Line: 181
Warning (10230): Verilog HDL assignment warning at sdram_peri.v(243): truncated value with size 32 to match size of target (16) File: D:/Projects/usb_capture/fpga/sdram_peri.v Line: 243
Warning (10230): Verilog HDL assignment warning at sdram_peri.v(251): truncated value with size 32 to match size of target (8) File: D:/Projects/usb_capture/fpga/sdram_peri.v Line: 251
Warning (10230): Verilog HDL assignment warning at sdram_peri.v(252): truncated value with size 32 to match size of target (16) File: D:/Projects/usb_capture/fpga/sdram_peri.v Line: 252
Warning (10230): Verilog HDL assignment warning at sdram_peri.v(272): truncated value with size 32 to match size of target (8) File: D:/Projects/usb_capture/fpga/sdram_peri.v Line: 272
Warning (10230): Verilog HDL assignment warning at sdram_peri.v(280): truncated value with size 32 to match size of target (8) File: D:/Projects/usb_capture/fpga/sdram_peri.v Line: 280
Warning (10034): Output port "p_app_req_len" at sdram_peri.v(30) has no driver File: D:/Projects/usb_capture/fpga/sdram_peri.v Line: 30
Warning (10034): Output port "p_cmd_winc" at sdram_peri.v(23) has no driver File: D:/Projects/usb_capture/fpga/sdram_peri.v Line: 23
Warning (10034): Output port "p_read_fifo_rempty" at sdram_peri.v(27) has no driver File: D:/Projects/usb_capture/fpga/sdram_peri.v Line: 27
Warning (10034): Output port "p_app_rd_valid" at sdram_peri.v(28) has no driver File: D:/Projects/usb_capture/fpga/sdram_peri.v Line: 28
Info (12128): Elaborating entity "sdram_ctl" for hierarchy "sdram_peri:ram_peri|sdram_ctl:ram" File: D:/Projects/usb_capture/fpga/sdram_peri.v Line: 108
Warning (10230): Verilog HDL assignment warning at sdram_ctl.v(172): truncated value with size 32 to match size of target (8) File: D:/Projects/usb_capture/fpga/sdram_ctl.v Line: 172
Warning (10230): Verilog HDL assignment warning at sdram_ctl.v(263): truncated value with size 32 to match size of target (8) File: D:/Projects/usb_capture/fpga/sdram_ctl.v Line: 263
Warning (10230): Verilog HDL assignment warning at sdram_ctl.v(309): truncated value with size 32 to match size of target (8) File: D:/Projects/usb_capture/fpga/sdram_ctl.v Line: 309
Warning (10230): Verilog HDL assignment warning at sdram_ctl.v(346): truncated value with size 32 to match size of target (8) File: D:/Projects/usb_capture/fpga/sdram_ctl.v Line: 346
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "bm_dat_r[7]" into a selector File: D:/Projects/usb_capture/fpga/bus_master.v Line: 13
    Warning (13048): Converted tri-state node "bm_dat_r[6]" into a selector File: D:/Projects/usb_capture/fpga/bus_master.v Line: 13
    Warning (13048): Converted tri-state node "bm_dat_r[5]" into a selector File: D:/Projects/usb_capture/fpga/bus_master.v Line: 13
    Warning (13048): Converted tri-state node "bm_dat_r[4]" into a selector File: D:/Projects/usb_capture/fpga/bus_master.v Line: 13
    Warning (13048): Converted tri-state node "bm_dat_r[3]" into a selector File: D:/Projects/usb_capture/fpga/bus_master.v Line: 13
    Warning (13048): Converted tri-state node "bm_dat_r[2]" into a selector File: D:/Projects/usb_capture/fpga/bus_master.v Line: 13
    Warning (13048): Converted tri-state node "bm_dat_r[1]" into a selector File: D:/Projects/usb_capture/fpga/bus_master.v Line: 13
    Warning (13048): Converted tri-state node "bm_dat_r[0]" into a selector File: D:/Projects/usb_capture/fpga/bus_master.v Line: 13
Warning (276027): Inferred dual-clock RAM node "syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Warning (276027): Inferred dual-clock RAM node "syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|mem_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
    Info (276029): Inferred altsyncram megafunction from the following design logic: "syncFT245:ft245_bus|async_fifo:output_fifo|fifomem:fifomem|mem_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (12130): Elaborated megafunction instantiation "syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0"
Info (12133): Instantiated megafunction "syncFT245:ft245_bus|async_fifo:incoming_fifo|fifomem:fifomem|altsyncram:mem_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_mmd1.tdf
    Info (12023): Found entity 1: altsyncram_mmd1 File: D:/Projects/usb_capture/fpga/db/altsyncram_mmd1.tdf Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "ftdi_siwua_n" is fed by VCC File: D:/Projects/usb_capture/fpga/top.v Line: 11
Info (13000): Registers with preset signals will power-up high File: D:/Projects/usb_capture/fpga/syncFT245.v Line: 6
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "ftdi_siwua_n~synth" File: D:/Projects/usb_capture/fpga/top.v Line: 11
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: D:/Projects/usb_capture/fpga/top.v Line: 3
    Warning (13410): Pin "LED[1]" is stuck at GND File: D:/Projects/usb_capture/fpga/top.v Line: 3
    Warning (13410): Pin "LED[2]" is stuck at GND File: D:/Projects/usb_capture/fpga/top.v Line: 3
    Warning (13410): Pin "LED[3]" is stuck at GND File: D:/Projects/usb_capture/fpga/top.v Line: 3
    Warning (13410): Pin "LED[4]" is stuck at GND File: D:/Projects/usb_capture/fpga/top.v Line: 3
    Warning (13410): Pin "LED[5]" is stuck at GND File: D:/Projects/usb_capture/fpga/top.v Line: 3
    Warning (13410): Pin "LED[6]" is stuck at GND File: D:/Projects/usb_capture/fpga/top.v Line: 3
    Warning (13410): Pin "LED[7]" is stuck at GND File: D:/Projects/usb_capture/fpga/top.v Line: 3
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: D:/Projects/usb_capture/fpga/top.v Line: 14
    Warning (13410): Pin "DRAM_CKE" is stuck at VCC File: D:/Projects/usb_capture/fpga/top.v Line: 15
Info (286030): Timing-Driven Synthesis is running
Info (17049): 32 registers lost all their fanouts during netlist optimizations.
Info (144001): Generated suppressed messages file D:/Projects/usb_capture/fpga/usb_capture.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 3910 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 37 output pins
    Info (21060): Implemented 25 bidirectional pins
    Info (21061): Implemented 3827 logic cells
    Info (21064): Implemented 16 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 128 warnings
    Info: Peak virtual memory: 4967 megabytes
    Info: Processing ended: Sun Jul  2 22:26:27 2023
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:11


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/Projects/usb_capture/fpga/usb_capture.map.smsg.


