// Seed: 846441799
module module_0 (
    output wire id_0,
    output wand id_1
);
  assign id_1 = (1'b0) == id_3;
  assign module_1.id_8 = 0;
endmodule
module module_1 (
    input wire id_0,
    input tri0 id_1,
    input wor id_2,
    input wor id_3,
    output supply0 id_4
    , id_8,
    output wor id_5,
    output wand id_6
);
  module_0 modCall_1 (
      id_6,
      id_5
  );
  wor id_9 = id_1;
  reg id_10;
  always @(*) begin : LABEL_0
    if (1'h0) begin : LABEL_0
      `define pp_11 0
      $display;
      `pp_11 = id_0;
      if (1)
        if ((1))
          if (id_2) begin : LABEL_0
            if (id_3) begin : LABEL_0
              id_4 = 1;
            end
          end else disable id_12;
        else begin : LABEL_0$display
          ;
        end
      id_10 <= 1'b0;
    end else id_8 <= 1'b0;
  end
endmodule
