#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2465620 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x24657b0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x245d8f0 .functor NOT 1, L_0x2495880, C4<0>, C4<0>, C4<0>;
L_0x2495140 .functor XOR 1, L_0x24954f0, L_0x24955b0, C4<0>, C4<0>;
L_0x2495770 .functor XOR 1, L_0x2495140, L_0x24956a0, C4<0>, C4<0>;
v0x2492a00_0 .net *"_ivl_10", 0 0, L_0x24956a0;  1 drivers
v0x2492b00_0 .net *"_ivl_12", 0 0, L_0x2495770;  1 drivers
v0x2492be0_0 .net *"_ivl_2", 0 0, L_0x2495450;  1 drivers
v0x2492ca0_0 .net *"_ivl_4", 0 0, L_0x24954f0;  1 drivers
v0x2492d80_0 .net *"_ivl_6", 0 0, L_0x24955b0;  1 drivers
v0x2492eb0_0 .net *"_ivl_8", 0 0, L_0x2495140;  1 drivers
v0x2492f90_0 .var "clk", 0 0;
v0x2493030_0 .net "f_dut", 0 0, L_0x2495270;  1 drivers
v0x24930d0_0 .net "f_ref", 0 0, L_0x24941b0;  1 drivers
v0x2493170_0 .var/2u "stats1", 159 0;
v0x2493210_0 .var/2u "strobe", 0 0;
v0x24932b0_0 .net "tb_match", 0 0, L_0x2495880;  1 drivers
v0x2493370_0 .net "tb_mismatch", 0 0, L_0x245d8f0;  1 drivers
v0x2493430_0 .net "wavedrom_enable", 0 0, v0x24910a0_0;  1 drivers
v0x24934d0_0 .net "wavedrom_title", 511 0, v0x2491160_0;  1 drivers
v0x24935a0_0 .net "x1", 0 0, v0x2491220_0;  1 drivers
v0x2493640_0 .net "x2", 0 0, v0x24912c0_0;  1 drivers
v0x24937f0_0 .net "x3", 0 0, v0x24913b0_0;  1 drivers
L_0x2495450 .concat [ 1 0 0 0], L_0x24941b0;
L_0x24954f0 .concat [ 1 0 0 0], L_0x24941b0;
L_0x24955b0 .concat [ 1 0 0 0], L_0x2495270;
L_0x24956a0 .concat [ 1 0 0 0], L_0x24941b0;
L_0x2495880 .cmp/eeq 1, L_0x2495450, L_0x2495770;
S_0x2465940 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x24657b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x2451e70 .functor NOT 1, v0x24913b0_0, C4<0>, C4<0>, C4<0>;
L_0x2466060 .functor AND 1, L_0x2451e70, v0x24912c0_0, C4<1>, C4<1>;
L_0x245d960 .functor NOT 1, v0x2491220_0, C4<0>, C4<0>, C4<0>;
L_0x2493a90 .functor AND 1, L_0x2466060, L_0x245d960, C4<1>, C4<1>;
L_0x2493b60 .functor NOT 1, v0x24913b0_0, C4<0>, C4<0>, C4<0>;
L_0x2493bd0 .functor AND 1, L_0x2493b60, v0x24912c0_0, C4<1>, C4<1>;
L_0x2493c80 .functor AND 1, L_0x2493bd0, v0x2491220_0, C4<1>, C4<1>;
L_0x2493d40 .functor OR 1, L_0x2493a90, L_0x2493c80, C4<0>, C4<0>;
L_0x2493ea0 .functor NOT 1, v0x24912c0_0, C4<0>, C4<0>, C4<0>;
L_0x2493f10 .functor AND 1, v0x24913b0_0, L_0x2493ea0, C4<1>, C4<1>;
L_0x2494030 .functor AND 1, L_0x2493f10, v0x2491220_0, C4<1>, C4<1>;
L_0x24940a0 .functor OR 1, L_0x2493d40, L_0x2494030, C4<0>, C4<0>;
L_0x2494220 .functor AND 1, v0x24913b0_0, v0x24912c0_0, C4<1>, C4<1>;
L_0x2494290 .functor AND 1, L_0x2494220, v0x2491220_0, C4<1>, C4<1>;
L_0x24941b0 .functor OR 1, L_0x24940a0, L_0x2494290, C4<0>, C4<0>;
v0x245db60_0 .net *"_ivl_0", 0 0, L_0x2451e70;  1 drivers
v0x245dc00_0 .net *"_ivl_10", 0 0, L_0x2493bd0;  1 drivers
v0x2451ee0_0 .net *"_ivl_12", 0 0, L_0x2493c80;  1 drivers
v0x248fa00_0 .net *"_ivl_14", 0 0, L_0x2493d40;  1 drivers
v0x248fae0_0 .net *"_ivl_16", 0 0, L_0x2493ea0;  1 drivers
v0x248fc10_0 .net *"_ivl_18", 0 0, L_0x2493f10;  1 drivers
v0x248fcf0_0 .net *"_ivl_2", 0 0, L_0x2466060;  1 drivers
v0x248fdd0_0 .net *"_ivl_20", 0 0, L_0x2494030;  1 drivers
v0x248feb0_0 .net *"_ivl_22", 0 0, L_0x24940a0;  1 drivers
v0x2490020_0 .net *"_ivl_24", 0 0, L_0x2494220;  1 drivers
v0x2490100_0 .net *"_ivl_26", 0 0, L_0x2494290;  1 drivers
v0x24901e0_0 .net *"_ivl_4", 0 0, L_0x245d960;  1 drivers
v0x24902c0_0 .net *"_ivl_6", 0 0, L_0x2493a90;  1 drivers
v0x24903a0_0 .net *"_ivl_8", 0 0, L_0x2493b60;  1 drivers
v0x2490480_0 .net "f", 0 0, L_0x24941b0;  alias, 1 drivers
v0x2490540_0 .net "x1", 0 0, v0x2491220_0;  alias, 1 drivers
v0x2490600_0 .net "x2", 0 0, v0x24912c0_0;  alias, 1 drivers
v0x24906c0_0 .net "x3", 0 0, v0x24913b0_0;  alias, 1 drivers
S_0x2490800 .scope module, "stim1" "stimulus_gen" 3 89, 3 19 0, S_0x24657b0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x3";
    .port_info 2 /OUTPUT 1 "x2";
    .port_info 3 /OUTPUT 1 "x1";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x2490fe0_0 .net "clk", 0 0, v0x2492f90_0;  1 drivers
v0x24910a0_0 .var "wavedrom_enable", 0 0;
v0x2491160_0 .var "wavedrom_title", 511 0;
v0x2491220_0 .var "x1", 0 0;
v0x24912c0_0 .var "x2", 0 0;
v0x24913b0_0 .var "x3", 0 0;
E_0x2460470/0 .event negedge, v0x2490fe0_0;
E_0x2460470/1 .event posedge, v0x2490fe0_0;
E_0x2460470 .event/or E_0x2460470/0, E_0x2460470/1;
E_0x2460230 .event negedge, v0x2490fe0_0;
E_0x244b9f0 .event posedge, v0x2490fe0_0;
S_0x2490ae0 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x2490800;
 .timescale -12 -12;
v0x2490ce0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2490de0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x2490800;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x24914b0 .scope module, "top_module1" "top_module" 3 101, 4 1 0, S_0x24657b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x3";
    .port_info 1 /INPUT 1 "x2";
    .port_info 2 /INPUT 1 "x1";
    .port_info 3 /OUTPUT 1 "f";
L_0x24944c0 .functor NOT 1, v0x24913b0_0, C4<0>, C4<0>, C4<0>;
L_0x2494640 .functor AND 1, L_0x24944c0, v0x24912c0_0, C4<1>, C4<1>;
L_0x2494830 .functor AND 1, L_0x2494640, v0x2491220_0, C4<1>, C4<1>;
L_0x2494a00 .functor NOT 1, v0x24912c0_0, C4<0>, C4<0>, C4<0>;
L_0x2494aa0 .functor AND 1, v0x24913b0_0, L_0x2494a00, C4<1>, C4<1>;
L_0x2494b60 .functor AND 1, L_0x2494aa0, v0x2491220_0, C4<1>, C4<1>;
L_0x2494c60 .functor OR 1, L_0x2494830, L_0x2494b60, C4<0>, C4<0>;
L_0x2494d70 .functor AND 1, v0x24913b0_0, v0x24912c0_0, C4<1>, C4<1>;
L_0x2494e30 .functor NOT 1, v0x2491220_0, C4<0>, C4<0>, C4<0>;
L_0x2494ea0 .functor AND 1, L_0x2494d70, L_0x2494e30, C4<1>, C4<1>;
L_0x2495010 .functor OR 1, L_0x2494c60, L_0x2494ea0, C4<0>, C4<0>;
L_0x24950d0 .functor AND 1, v0x24913b0_0, v0x24912c0_0, C4<1>, C4<1>;
L_0x24951b0 .functor AND 1, L_0x24950d0, v0x2491220_0, C4<1>, C4<1>;
L_0x2495270 .functor OR 1, L_0x2495010, L_0x24951b0, C4<0>, C4<0>;
v0x24916c0_0 .net *"_ivl_0", 0 0, L_0x24944c0;  1 drivers
v0x24917a0_0 .net *"_ivl_10", 0 0, L_0x2494b60;  1 drivers
v0x2491880_0 .net *"_ivl_12", 0 0, L_0x2494c60;  1 drivers
v0x2491970_0 .net *"_ivl_14", 0 0, L_0x2494d70;  1 drivers
v0x2491a50_0 .net *"_ivl_16", 0 0, L_0x2494e30;  1 drivers
v0x2491b80_0 .net *"_ivl_18", 0 0, L_0x2494ea0;  1 drivers
v0x2491c60_0 .net *"_ivl_2", 0 0, L_0x2494640;  1 drivers
v0x2491d40_0 .net *"_ivl_20", 0 0, L_0x2495010;  1 drivers
v0x2491e20_0 .net *"_ivl_22", 0 0, L_0x24950d0;  1 drivers
v0x2491f90_0 .net *"_ivl_24", 0 0, L_0x24951b0;  1 drivers
v0x2492070_0 .net *"_ivl_4", 0 0, L_0x2494830;  1 drivers
v0x2492150_0 .net *"_ivl_6", 0 0, L_0x2494a00;  1 drivers
v0x2492230_0 .net *"_ivl_8", 0 0, L_0x2494aa0;  1 drivers
v0x2492310_0 .net "f", 0 0, L_0x2495270;  alias, 1 drivers
v0x24923d0_0 .net "x1", 0 0, v0x2491220_0;  alias, 1 drivers
v0x2492470_0 .net "x2", 0 0, v0x24912c0_0;  alias, 1 drivers
v0x2492560_0 .net "x3", 0 0, v0x24913b0_0;  alias, 1 drivers
S_0x24927e0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 109, 3 109 0, S_0x24657b0;
 .timescale -12 -12;
E_0x24606c0 .event anyedge, v0x2493210_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2493210_0;
    %nor/r;
    %assign/vec4 v0x2493210_0, 0;
    %wait E_0x24606c0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2490800;
T_3 ;
    %pushi/vec4 7, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2491220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24912c0_0, 0;
    %assign/vec4 v0x24913b0_0, 0;
    %wait E_0x2460230;
    %pushi/vec4 8, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x244b9f0;
    %load/vec4 v0x24913b0_0;
    %load/vec4 v0x24912c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x2491220_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x2491220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24912c0_0, 0;
    %assign/vec4 v0x24913b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2460230;
    %fork TD_tb.stim1.wavedrom_stop, S_0x2490de0;
    %join;
    %pushi/vec4 40, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2460470;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_func 3 46 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x2491220_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x24912c0_0, 0;
    %assign/vec4 v0x24913b0_0, 0;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x24657b0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2492f90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2493210_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x24657b0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x2492f90_0;
    %inv;
    %store/vec4 v0x2492f90_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x24657b0;
T_6 ;
    %vpi_call/w 3 81 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 82 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2490fe0_0, v0x2493370_0, v0x24937f0_0, v0x2493640_0, v0x24935a0_0, v0x24930d0_0, v0x2493030_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x24657b0;
T_7 ;
    %load/vec4 v0x2493170_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x2493170_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2493170_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 118 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 119 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_7.1 ;
    %load/vec4 v0x2493170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2493170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 121 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 122 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2493170_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2493170_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 123 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x24657b0;
T_8 ;
    %wait E_0x2460470;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2493170_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2493170_0, 4, 32;
    %load/vec4 v0x24932b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x2493170_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2493170_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2493170_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2493170_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x24930d0_0;
    %load/vec4 v0x24930d0_0;
    %load/vec4 v0x2493030_0;
    %xor;
    %load/vec4 v0x24930d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x2493170_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2493170_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x2493170_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2493170_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/truthtable1/truthtable1_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/claude-3-haiku-20240307/can1_depth10/human/truthtable1/iter0/response0/top_module.sv";
