Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Jul 30 17:11:45 2025
| Host         : LAPTOP-RAFKQ2CB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.892        0.000                      0                  109        0.043        0.000                      0                  109        4.500        0.000                       0                    49  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.892        0.000                      0                  109        0.043        0.000                      0                  109        4.500        0.000                       0                    49  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.892ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.043ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 rate_limit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.766ns (21.207%)  route 2.846ns (78.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  rate_limit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  rate_limit_reg[2]/Q
                         net (fo=3, routed)           0.851     6.681    uart_inst/rate_limit_reg[2]
    SLICE_X3Y149         LUT6 (Prop_lut6_I1_O)        0.124     6.805 r  uart_inst/rate_limit[0]_i_4/O
                         net (fo=1, routed)           1.032     7.837    uart_inst/rate_limit[0]_i_4_n_0
    SLICE_X4Y150         LUT6 (Prop_lut6_I0_O)        0.124     7.961 r  uart_inst/rate_limit[0]_i_1/O
                         net (fo=24, routed)          0.964     8.924    rate_limit
    SLICE_X2Y152         FDRE                                         r  rate_limit_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.765    15.187    clk_IBUF_BUFG
    SLICE_X2Y152         FDRE                                         r  rate_limit_reg[16]/C
                         clock pessimism              0.188    15.375    
                         clock uncertainty           -0.035    15.340    
    SLICE_X2Y152         FDRE (Setup_fdre_C_R)       -0.524    14.816    rate_limit_reg[16]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 rate_limit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.766ns (21.207%)  route 2.846ns (78.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  rate_limit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  rate_limit_reg[2]/Q
                         net (fo=3, routed)           0.851     6.681    uart_inst/rate_limit_reg[2]
    SLICE_X3Y149         LUT6 (Prop_lut6_I1_O)        0.124     6.805 r  uart_inst/rate_limit[0]_i_4/O
                         net (fo=1, routed)           1.032     7.837    uart_inst/rate_limit[0]_i_4_n_0
    SLICE_X4Y150         LUT6 (Prop_lut6_I0_O)        0.124     7.961 r  uart_inst/rate_limit[0]_i_1/O
                         net (fo=24, routed)          0.964     8.924    rate_limit
    SLICE_X2Y152         FDRE                                         r  rate_limit_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.765    15.187    clk_IBUF_BUFG
    SLICE_X2Y152         FDRE                                         r  rate_limit_reg[17]/C
                         clock pessimism              0.188    15.375    
                         clock uncertainty           -0.035    15.340    
    SLICE_X2Y152         FDRE (Setup_fdre_C_R)       -0.524    14.816    rate_limit_reg[17]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 rate_limit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.766ns (21.207%)  route 2.846ns (78.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  rate_limit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  rate_limit_reg[2]/Q
                         net (fo=3, routed)           0.851     6.681    uart_inst/rate_limit_reg[2]
    SLICE_X3Y149         LUT6 (Prop_lut6_I1_O)        0.124     6.805 r  uart_inst/rate_limit[0]_i_4/O
                         net (fo=1, routed)           1.032     7.837    uart_inst/rate_limit[0]_i_4_n_0
    SLICE_X4Y150         LUT6 (Prop_lut6_I0_O)        0.124     7.961 r  uart_inst/rate_limit[0]_i_1/O
                         net (fo=24, routed)          0.964     8.924    rate_limit
    SLICE_X2Y152         FDRE                                         r  rate_limit_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.765    15.187    clk_IBUF_BUFG
    SLICE_X2Y152         FDRE                                         r  rate_limit_reg[18]/C
                         clock pessimism              0.188    15.375    
                         clock uncertainty           -0.035    15.340    
    SLICE_X2Y152         FDRE (Setup_fdre_C_R)       -0.524    14.816    rate_limit_reg[18]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             5.892ns  (required time - arrival time)
  Source:                 rate_limit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[19]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.612ns  (logic 0.766ns (21.207%)  route 2.846ns (78.793%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  rate_limit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  rate_limit_reg[2]/Q
                         net (fo=3, routed)           0.851     6.681    uart_inst/rate_limit_reg[2]
    SLICE_X3Y149         LUT6 (Prop_lut6_I1_O)        0.124     6.805 r  uart_inst/rate_limit[0]_i_4/O
                         net (fo=1, routed)           1.032     7.837    uart_inst/rate_limit[0]_i_4_n_0
    SLICE_X4Y150         LUT6 (Prop_lut6_I0_O)        0.124     7.961 r  uart_inst/rate_limit[0]_i_1/O
                         net (fo=24, routed)          0.964     8.924    rate_limit
    SLICE_X2Y152         FDSE                                         r  rate_limit_reg[19]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.765    15.187    clk_IBUF_BUFG
    SLICE_X2Y152         FDSE                                         r  rate_limit_reg[19]/C
                         clock pessimism              0.188    15.375    
                         clock uncertainty           -0.035    15.340    
    SLICE_X2Y152         FDSE (Setup_fdse_C_S)       -0.524    14.816    rate_limit_reg[19]
  -------------------------------------------------------------------
                         required time                         14.816    
                         arrival time                          -8.924    
  -------------------------------------------------------------------
                         slack                                  5.892    

Slack (MET) :             6.038ns  (required time - arrival time)
  Source:                 rate_limit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[20]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  rate_limit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  rate_limit_reg[2]/Q
                         net (fo=3, routed)           0.851     6.681    uart_inst/rate_limit_reg[2]
    SLICE_X3Y149         LUT6 (Prop_lut6_I1_O)        0.124     6.805 r  uart_inst/rate_limit[0]_i_4/O
                         net (fo=1, routed)           1.032     7.837    uart_inst/rate_limit[0]_i_4_n_0
    SLICE_X4Y150         LUT6 (Prop_lut6_I0_O)        0.124     7.961 r  uart_inst/rate_limit[0]_i_1/O
                         net (fo=24, routed)          0.816     8.777    rate_limit
    SLICE_X2Y153         FDSE                                         r  rate_limit_reg[20]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.764    15.186    clk_IBUF_BUFG
    SLICE_X2Y153         FDSE                                         r  rate_limit_reg[20]/C
                         clock pessimism              0.188    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X2Y153         FDSE (Setup_fdse_C_S)       -0.524    14.815    rate_limit_reg[20]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.038    

Slack (MET) :             6.038ns  (required time - arrival time)
  Source:                 rate_limit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  rate_limit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  rate_limit_reg[2]/Q
                         net (fo=3, routed)           0.851     6.681    uart_inst/rate_limit_reg[2]
    SLICE_X3Y149         LUT6 (Prop_lut6_I1_O)        0.124     6.805 r  uart_inst/rate_limit[0]_i_4/O
                         net (fo=1, routed)           1.032     7.837    uart_inst/rate_limit[0]_i_4_n_0
    SLICE_X4Y150         LUT6 (Prop_lut6_I0_O)        0.124     7.961 r  uart_inst/rate_limit[0]_i_1/O
                         net (fo=24, routed)          0.816     8.777    rate_limit
    SLICE_X2Y153         FDRE                                         r  rate_limit_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.764    15.186    clk_IBUF_BUFG
    SLICE_X2Y153         FDRE                                         r  rate_limit_reg[21]/C
                         clock pessimism              0.188    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X2Y153         FDRE (Setup_fdre_C_R)       -0.524    14.815    rate_limit_reg[21]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.038    

Slack (MET) :             6.038ns  (required time - arrival time)
  Source:                 rate_limit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  rate_limit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  rate_limit_reg[2]/Q
                         net (fo=3, routed)           0.851     6.681    uart_inst/rate_limit_reg[2]
    SLICE_X3Y149         LUT6 (Prop_lut6_I1_O)        0.124     6.805 r  uart_inst/rate_limit[0]_i_4/O
                         net (fo=1, routed)           1.032     7.837    uart_inst/rate_limit[0]_i_4_n_0
    SLICE_X4Y150         LUT6 (Prop_lut6_I0_O)        0.124     7.961 r  uart_inst/rate_limit[0]_i_1/O
                         net (fo=24, routed)          0.816     8.777    rate_limit
    SLICE_X2Y153         FDRE                                         r  rate_limit_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.764    15.186    clk_IBUF_BUFG
    SLICE_X2Y153         FDRE                                         r  rate_limit_reg[22]/C
                         clock pessimism              0.188    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X2Y153         FDRE (Setup_fdre_C_R)       -0.524    14.815    rate_limit_reg[22]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.038    

Slack (MET) :             6.038ns  (required time - arrival time)
  Source:                 rate_limit_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[23]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.465ns  (logic 0.766ns (22.109%)  route 2.699ns (77.891%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 15.186 - 10.000 ) 
    Source Clock Delay      (SCD):    5.312ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.710     5.312    clk_IBUF_BUFG
    SLICE_X2Y148         FDRE                                         r  rate_limit_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y148         FDRE (Prop_fdre_C_Q)         0.518     5.830 f  rate_limit_reg[2]/Q
                         net (fo=3, routed)           0.851     6.681    uart_inst/rate_limit_reg[2]
    SLICE_X3Y149         LUT6 (Prop_lut6_I1_O)        0.124     6.805 r  uart_inst/rate_limit[0]_i_4/O
                         net (fo=1, routed)           1.032     7.837    uart_inst/rate_limit[0]_i_4_n_0
    SLICE_X4Y150         LUT6 (Prop_lut6_I0_O)        0.124     7.961 r  uart_inst/rate_limit[0]_i_1/O
                         net (fo=24, routed)          0.816     8.777    rate_limit
    SLICE_X2Y153         FDSE                                         r  rate_limit_reg[23]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.764    15.186    clk_IBUF_BUFG
    SLICE_X2Y153         FDSE                                         r  rate_limit_reg[23]/C
                         clock pessimism              0.188    15.374    
                         clock uncertainty           -0.035    15.339    
    SLICE_X2Y153         FDSE (Setup_fdse_C_S)       -0.524    14.815    rate_limit_reg[23]
  -------------------------------------------------------------------
                         required time                         14.815    
                         arrival time                          -8.777    
  -------------------------------------------------------------------
                         slack                                  6.038    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 rate_limit_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.766ns (20.643%)  route 2.945ns (79.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.893     5.496    clk_IBUF_BUFG
    SLICE_X2Y153         FDSE                                         r  rate_limit_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDSE (Prop_fdse_C_Q)         0.518     6.014 r  rate_limit_reg[23]/Q
                         net (fo=3, routed)           1.031     7.045    uart_inst/rate_limit_reg[23]
    SLICE_X4Y152         LUT6 (Prop_lut6_I1_O)        0.124     7.169 r  uart_inst/rate_limit[0]_i_10/O
                         net (fo=1, routed)           0.959     8.129    uart_inst/rate_limit[0]_i_10_n_0
    SLICE_X3Y149         LUT6 (Prop_lut6_I4_O)        0.124     8.253 r  uart_inst/rate_limit[0]_i_2/O
                         net (fo=25, routed)          0.954     9.206    uart_inst_n_2
    SLICE_X2Y152         FDRE                                         r  rate_limit_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.765    15.187    clk_IBUF_BUFG
    SLICE_X2Y152         FDRE                                         r  rate_limit_reg[16]/C
                         clock pessimism              0.284    15.472    
                         clock uncertainty           -0.035    15.436    
    SLICE_X2Y152         FDRE (Setup_fdre_C_CE)      -0.169    15.267    rate_limit_reg[16]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  6.061    

Slack (MET) :             6.061ns  (required time - arrival time)
  Source:                 rate_limit_reg[23]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.711ns  (logic 0.766ns (20.643%)  route 2.945ns (79.357%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.187ns = ( 15.187 - 10.000 ) 
    Source Clock Delay      (SCD):    5.496ns
    Clock Pessimism Removal (CPR):    0.284ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.893     5.496    clk_IBUF_BUFG
    SLICE_X2Y153         FDSE                                         r  rate_limit_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y153         FDSE (Prop_fdse_C_Q)         0.518     6.014 r  rate_limit_reg[23]/Q
                         net (fo=3, routed)           1.031     7.045    uart_inst/rate_limit_reg[23]
    SLICE_X4Y152         LUT6 (Prop_lut6_I1_O)        0.124     7.169 r  uart_inst/rate_limit[0]_i_10/O
                         net (fo=1, routed)           0.959     8.129    uart_inst/rate_limit[0]_i_10_n_0
    SLICE_X3Y149         LUT6 (Prop_lut6_I4_O)        0.124     8.253 r  uart_inst/rate_limit[0]_i_2/O
                         net (fo=25, routed)          0.954     9.206    uart_inst_n_2
    SLICE_X2Y152         FDRE                                         r  rate_limit_reg[17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.765    15.187    clk_IBUF_BUFG
    SLICE_X2Y152         FDRE                                         r  rate_limit_reg[17]/C
                         clock pessimism              0.284    15.472    
                         clock uncertainty           -0.035    15.436    
    SLICE_X2Y152         FDRE (Setup_fdre_C_CE)      -0.169    15.267    rate_limit_reg[17]
  -------------------------------------------------------------------
                         required time                         15.267    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  6.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 rate_limit_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.371ns (69.868%)  route 0.160ns (30.132%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y149         FDSE                                         r  rate_limit_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDSE (Prop_fdse_C_Q)         0.164     1.682 f  rate_limit_reg[7]/Q
                         net (fo=3, routed)           0.159     1.842    rate_limit_reg[7]
    SLICE_X2Y149         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  rate_limit[4]_i_2/O
                         net (fo=1, routed)           0.000     1.887    rate_limit[4]_i_2_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.996 r  rate_limit_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.996    rate_limit_reg[4]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.049 r  rate_limit_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.049    rate_limit_reg[8]_i_1_n_7
    SLICE_X2Y150         FDRE                                         r  rate_limit_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.958     2.123    clk_IBUF_BUFG
    SLICE_X2Y150         FDRE                                         r  rate_limit_reg[8]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.134     2.007    rate_limit_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 rate_limit_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.544ns  (logic 0.384ns (70.588%)  route 0.160ns (29.412%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y149         FDSE                                         r  rate_limit_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDSE (Prop_fdse_C_Q)         0.164     1.682 f  rate_limit_reg[7]/Q
                         net (fo=3, routed)           0.159     1.842    rate_limit_reg[7]
    SLICE_X2Y149         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  rate_limit[4]_i_2/O
                         net (fo=1, routed)           0.000     1.887    rate_limit[4]_i_2_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.996 r  rate_limit_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.996    rate_limit_reg[4]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.062 r  rate_limit_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.062    rate_limit_reg[8]_i_1_n_5
    SLICE_X2Y150         FDSE                                         r  rate_limit_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.958     2.123    clk_IBUF_BUFG
    SLICE_X2Y150         FDSE                                         r  rate_limit_reg[10]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y150         FDSE (Hold_fdse_C_D)         0.134     2.007    rate_limit_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 rate_limit_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[9]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.407ns (71.781%)  route 0.160ns (28.219%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y149         FDSE                                         r  rate_limit_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDSE (Prop_fdse_C_Q)         0.164     1.682 f  rate_limit_reg[7]/Q
                         net (fo=3, routed)           0.159     1.842    rate_limit_reg[7]
    SLICE_X2Y149         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  rate_limit[4]_i_2/O
                         net (fo=1, routed)           0.000     1.887    rate_limit[4]_i_2_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.996 r  rate_limit_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.996    rate_limit_reg[4]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.085 r  rate_limit_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.085    rate_limit_reg[8]_i_1_n_6
    SLICE_X2Y150         FDSE                                         r  rate_limit_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.958     2.123    clk_IBUF_BUFG
    SLICE_X2Y150         FDSE                                         r  rate_limit_reg[9]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y150         FDSE (Hold_fdse_C_D)         0.134     2.007    rate_limit_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.085    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 rate_limit_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.409ns (71.880%)  route 0.160ns (28.120%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y149         FDSE                                         r  rate_limit_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDSE (Prop_fdse_C_Q)         0.164     1.682 f  rate_limit_reg[7]/Q
                         net (fo=3, routed)           0.159     1.842    rate_limit_reg[7]
    SLICE_X2Y149         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  rate_limit[4]_i_2/O
                         net (fo=1, routed)           0.000     1.887    rate_limit[4]_i_2_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.996 r  rate_limit_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.996    rate_limit_reg[4]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.087 r  rate_limit_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.087    rate_limit_reg[8]_i_1_n_4
    SLICE_X2Y150         FDRE                                         r  rate_limit_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.958     2.123    clk_IBUF_BUFG
    SLICE_X2Y150         FDRE                                         r  rate_limit_reg[11]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y150         FDRE (Hold_fdre_C_D)         0.134     2.007    rate_limit_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 rate_limit_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[12]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.411ns (71.978%)  route 0.160ns (28.022%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y149         FDSE                                         r  rate_limit_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDSE (Prop_fdse_C_Q)         0.164     1.682 f  rate_limit_reg[7]/Q
                         net (fo=3, routed)           0.159     1.842    rate_limit_reg[7]
    SLICE_X2Y149         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  rate_limit[4]_i_2/O
                         net (fo=1, routed)           0.000     1.887    rate_limit[4]_i_2_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.996 r  rate_limit_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.996    rate_limit_reg[4]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  rate_limit_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.036    rate_limit_reg[8]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.089 r  rate_limit_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.089    rate_limit_reg[12]_i_1_n_7
    SLICE_X2Y151         FDSE                                         r  rate_limit_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.958     2.123    clk_IBUF_BUFG
    SLICE_X2Y151         FDSE                                         r  rate_limit_reg[12]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y151         FDSE (Hold_fdse_C_D)         0.134     2.007    rate_limit_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 rate_limit_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.424ns (72.602%)  route 0.160ns (27.398%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y149         FDSE                                         r  rate_limit_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDSE (Prop_fdse_C_Q)         0.164     1.682 f  rate_limit_reg[7]/Q
                         net (fo=3, routed)           0.159     1.842    rate_limit_reg[7]
    SLICE_X2Y149         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  rate_limit[4]_i_2/O
                         net (fo=1, routed)           0.000     1.887    rate_limit[4]_i_2_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.996 r  rate_limit_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.996    rate_limit_reg[4]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  rate_limit_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.036    rate_limit_reg[8]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.102 r  rate_limit_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.102    rate_limit_reg[12]_i_1_n_5
    SLICE_X2Y151         FDRE                                         r  rate_limit_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.958     2.123    clk_IBUF_BUFG
    SLICE_X2Y151         FDRE                                         r  rate_limit_reg[14]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y151         FDRE (Hold_fdre_C_D)         0.134     2.007    rate_limit_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.102    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 rate_limit_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.607ns  (logic 0.447ns (73.640%)  route 0.160ns (26.360%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y149         FDSE                                         r  rate_limit_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDSE (Prop_fdse_C_Q)         0.164     1.682 f  rate_limit_reg[7]/Q
                         net (fo=3, routed)           0.159     1.842    rate_limit_reg[7]
    SLICE_X2Y149         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  rate_limit[4]_i_2/O
                         net (fo=1, routed)           0.000     1.887    rate_limit[4]_i_2_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.996 r  rate_limit_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.996    rate_limit_reg[4]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  rate_limit_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.036    rate_limit_reg[8]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.125 r  rate_limit_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.125    rate_limit_reg[12]_i_1_n_6
    SLICE_X2Y151         FDRE                                         r  rate_limit_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.958     2.123    clk_IBUF_BUFG
    SLICE_X2Y151         FDRE                                         r  rate_limit_reg[13]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y151         FDRE (Hold_fdre_C_D)         0.134     2.007    rate_limit_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.125    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 rate_limit_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.609ns  (logic 0.449ns (73.727%)  route 0.160ns (26.273%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y149         FDSE                                         r  rate_limit_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDSE (Prop_fdse_C_Q)         0.164     1.682 f  rate_limit_reg[7]/Q
                         net (fo=3, routed)           0.159     1.842    rate_limit_reg[7]
    SLICE_X2Y149         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  rate_limit[4]_i_2/O
                         net (fo=1, routed)           0.000     1.887    rate_limit[4]_i_2_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.996 r  rate_limit_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.996    rate_limit_reg[4]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  rate_limit_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.036    rate_limit_reg[8]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.127 r  rate_limit_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.127    rate_limit_reg[12]_i_1_n_4
    SLICE_X2Y151         FDSE                                         r  rate_limit_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.958     2.123    clk_IBUF_BUFG
    SLICE_X2Y151         FDSE                                         r  rate_limit_reg[15]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y151         FDSE (Hold_fdse_C_D)         0.134     2.007    rate_limit_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.127    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 rate_limit_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.451ns (73.813%)  route 0.160ns (26.187%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y149         FDSE                                         r  rate_limit_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDSE (Prop_fdse_C_Q)         0.164     1.682 f  rate_limit_reg[7]/Q
                         net (fo=3, routed)           0.159     1.842    rate_limit_reg[7]
    SLICE_X2Y149         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  rate_limit[4]_i_2/O
                         net (fo=1, routed)           0.000     1.887    rate_limit[4]_i_2_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.996 r  rate_limit_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.996    rate_limit_reg[4]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  rate_limit_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.036    rate_limit_reg[8]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.076 r  rate_limit_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.076    rate_limit_reg[12]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.129 r  rate_limit_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.129    rate_limit_reg[16]_i_1_n_7
    SLICE_X2Y152         FDRE                                         r  rate_limit_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.958     2.123    clk_IBUF_BUFG
    SLICE_X2Y152         FDRE                                         r  rate_limit_reg[16]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.134     2.007    rate_limit_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.129    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rate_limit_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rate_limit_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.624ns  (logic 0.464ns (74.358%)  route 0.160ns (25.642%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        0.354ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.123ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.599     1.518    clk_IBUF_BUFG
    SLICE_X2Y149         FDSE                                         r  rate_limit_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y149         FDSE (Prop_fdse_C_Q)         0.164     1.682 f  rate_limit_reg[7]/Q
                         net (fo=3, routed)           0.159     1.842    rate_limit_reg[7]
    SLICE_X2Y149         LUT1 (Prop_lut1_I0_O)        0.045     1.887 r  rate_limit[4]_i_2/O
                         net (fo=1, routed)           0.000     1.887    rate_limit[4]_i_2_n_0
    SLICE_X2Y149         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109     1.996 r  rate_limit_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.996    rate_limit_reg[4]_i_1_n_0
    SLICE_X2Y150         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.036 r  rate_limit_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.036    rate_limit_reg[8]_i_1_n_0
    SLICE_X2Y151         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     2.076 r  rate_limit_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.076    rate_limit_reg[12]_i_1_n_0
    SLICE_X2Y152         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     2.142 r  rate_limit_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.142    rate_limit_reg[16]_i_1_n_5
    SLICE_X2Y152         FDRE                                         r  rate_limit_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.958     2.123    clk_IBUF_BUFG
    SLICE_X2Y152         FDRE                                         r  rate_limit_reg[18]/C
                         clock pessimism             -0.250     1.873    
    SLICE_X2Y152         FDRE (Hold_fdre_C_D)         0.134     2.007    rate_limit_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.007    
                         arrival time                           2.142    
  -------------------------------------------------------------------
                         slack                                  0.136    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y148    rate_limit_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y150    rate_limit_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y150    rate_limit_reg[11]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y151    rate_limit_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y151    rate_limit_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y151    rate_limit_reg[14]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y151    rate_limit_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y152    rate_limit_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y152    rate_limit_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y148    rate_limit_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y148    rate_limit_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y150    rate_limit_reg[10]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y150    rate_limit_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y150    rate_limit_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y150    rate_limit_reg[11]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y151    rate_limit_reg[12]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y151    rate_limit_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y151    rate_limit_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y151    rate_limit_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y148    rate_limit_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y148    rate_limit_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y150    rate_limit_reg[10]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y150    rate_limit_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y150    rate_limit_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y150    rate_limit_reg[11]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y151    rate_limit_reg[12]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y151    rate_limit_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y151    rate_limit_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y151    rate_limit_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.345ns  (logic 4.037ns (63.626%)  route 2.308ns (36.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          1.893     5.496    uart_inst/clk_IBUF_BUFG
    SLICE_X5Y151         FDRE                                         r  uart_inst/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_fdre_C_Q)         0.456     5.952 r  uart_inst/tx_serial_reg/Q
                         net (fo=1, routed)           2.308     8.260    uart_tx_OBUF
    A9                   OBUF (Prop_obuf_I_O)         3.581    11.841 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.841    uart_tx
    A9                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_inst/tx_serial_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.026ns  (logic 1.423ns (70.231%)  route 0.603ns (29.769%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=48, routed)          0.680     1.600    uart_inst/clk_IBUF_BUFG
    SLICE_X5Y151         FDRE                                         r  uart_inst/tx_serial_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y151         FDRE (Prop_fdre_C_Q)         0.141     1.741 r  uart_inst/tx_serial_reg/Q
                         net (fo=1, routed)           0.603     2.344    uart_tx_OBUF
    A9                   OBUF (Prop_obuf_I_O)         1.282     3.625 r  uart_tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.625    uart_tx
    A9                                                                r  uart_tx (OUT)
  -------------------------------------------------------------------    -------------------





