
****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source build_project.tcl
# set_part xc7vx690t-3-ffg1761
INFO: [Coretcl 2-1500] The part has been set to 'xc7vx690t-3-ffg1761' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_verilog -sv  clk_gen.sv
# read_verilog -sv  fn_aes_ghash_multiplication.sv
# read_verilog -sv  fn_aes_encrypt_stage.sv
# read_verilog -sv  fn_aes_key_expansion.sv
# read_verilog -sv  aes_signal_passing.sv
# read_verilog -sv  aes_pipeline_stage1.sv
# read_verilog -sv  aes_pipeline_stage2_pre.sv
# read_verilog -sv  aes_pipeline_stage3_pre.sv
# read_verilog -sv  aes_pipeline_stage4_pre.sv
# read_verilog -sv  aes_pipeline_stage5_pre.sv
# read_verilog -sv  aes_pipeline_stage6_pre.sv
# read_verilog -sv  aes_pipeline_stage7_pre.sv
# read_verilog -sv  aes_pipeline_stage2.sv
# read_verilog -sv  aes_pipeline_stage3.sv
# read_verilog -sv  aes_pipeline_stage4.sv
# read_verilog -sv  aes_pipeline_stage5.sv
# read_verilog -sv  aes_pipeline_stage6.sv
# read_verilog -sv  aes_pipeline_stage7.sv
# read_verilog -sv  aes_pipeline_stage8.sv
# read_verilog -sv  aes_pipeline_stage9.sv
# read_verilog -sv  aes_key_gen.sv
# read_verilog -sv  gcm_aes.sv
# read_verilog -sv  display.sv
# read_verilog -sv  aes.v
# read_xdc constraints_artix_7.xdc
# synth_design -top aes
Command: synth_design -top aes
Starting synth_design
Using part: xc7vx690tffg1761-3
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Synthesis license expires in 3 day(s)
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12789 
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_pipeline_stage5_pre.sv:20]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_pipeline_stage5.sv:20]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:4]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:28]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:52]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:76]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:100]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:124]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:148]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:172]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:196]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes_key_gen.sv:220]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/aes/AES_GCM/aes.v:11]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1163.332 ; gain = 234.113 ; free physical = 57599 ; free virtual = 62855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aes' [/home/yu/aes/AES_GCM/aes.v:4]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [/home/yu/aes/AES_GCM/clk_gen.sv:1]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/home/yu/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/home/yu/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/home/yu/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 25.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/home/yu/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/yu/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/home/yu/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (4#1) [/home/yu/aes/AES_GCM/clk_gen.sv:1]
INFO: [Synth 8-638] synthesizing module 'gcm_aes' [/home/yu/aes/AES_GCM/gcm_aes.sv:9]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:57]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:60]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:65]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:68]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:74]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:75]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:84]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:85]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:94]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:99]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:104]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:105]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:114]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:119]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:124]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:125]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:134]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:139]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:144]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:145]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:154]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:159]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:164]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:165]
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "true" *) [/home/yu/aes/AES_GCM/gcm_aes.sv:178]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage1' [/home/yu/aes/AES_GCM/aes_pipeline_stage1.sv:1]
WARNING: [Synth 8-3848] Net o_key_schedule in module/entity aes_pipeline_stage1 does not have driver. [/home/yu/aes/AES_GCM/aes_pipeline_stage1.sv:35]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage1' (5#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage1.sv:1]
WARNING: [Synth 8-350] instance 'stage1' of module 'aes_pipeline_stage1' requires 16 connections, but only 13 given [/home/yu/aes/AES_GCM/gcm_aes.sv:192]
INFO: [Synth 8-638] synthesizing module 'aes_key_gen1' [/home/yu/aes/AES_GCM/aes_key_gen.sv:1]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_key_gen.sv:5]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_key_schedule_reg' and it is trimmed from '1408' to '128' bits. [/home/yu/aes/AES_GCM/aes_key_gen.sv:16]
INFO: [Synth 8-256] done synthesizing module 'aes_key_gen1' (6#1) [/home/yu/aes/AES_GCM/aes_key_gen.sv:1]
WARNING: [Synth 8-689] width (128) of port connection 'i_key_schedule' does not match port width (1408) of module 'aes_key_gen1' [/home/yu/aes/AES_GCM/gcm_aes.sv:210]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage2_pre' [/home/yu/aes/AES_GCM/aes_pipeline_stage2_pre.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage2_pre' (7#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage2_pre.sv:1]
WARNING: [Synth 8-350] instance 'stage2p' of module 'aes_pipeline_stage2_pre' requires 16 connections, but only 15 given [/home/yu/aes/AES_GCM/gcm_aes.sv:214]
INFO: [Synth 8-638] synthesizing module 'aes_key_gen2' [/home/yu/aes/AES_GCM/aes_key_gen.sv:25]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_key_gen.sv:29]
INFO: [Synth 8-256] done synthesizing module 'aes_key_gen2' (8#1) [/home/yu/aes/AES_GCM/aes_key_gen.sv:25]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage2' [/home/yu/aes/AES_GCM/aes_pipeline_stage2.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage2' (9#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage2.sv:1]
WARNING: [Synth 8-350] instance 'stage2' of module 'aes_pipeline_stage2' requires 18 connections, but only 17 given [/home/yu/aes/AES_GCM/gcm_aes.sv:238]
INFO: [Synth 8-638] synthesizing module 'aes_key_gen3' [/home/yu/aes/AES_GCM/aes_key_gen.sv:49]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_key_gen.sv:53]
INFO: [Synth 8-256] done synthesizing module 'aes_key_gen3' (10#1) [/home/yu/aes/AES_GCM/aes_key_gen.sv:49]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage3_pre' [/home/yu/aes/AES_GCM/aes_pipeline_stage3_pre.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage3_pre' (11#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage3_pre.sv:1]
WARNING: [Synth 8-350] instance 'stage3p' of module 'aes_pipeline_stage3_pre' requires 19 connections, but only 18 given [/home/yu/aes/AES_GCM/gcm_aes.sv:265]
INFO: [Synth 8-638] synthesizing module 'aes_key_gen4' [/home/yu/aes/AES_GCM/aes_key_gen.sv:73]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_key_gen.sv:77]
INFO: [Synth 8-256] done synthesizing module 'aes_key_gen4' (12#1) [/home/yu/aes/AES_GCM/aes_key_gen.sv:73]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage3' [/home/yu/aes/AES_GCM/aes_pipeline_stage3.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage3' (13#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage3.sv:1]
WARNING: [Synth 8-350] instance 'stage3' of module 'aes_pipeline_stage3' requires 19 connections, but only 18 given [/home/yu/aes/AES_GCM/gcm_aes.sv:292]
INFO: [Synth 8-638] synthesizing module 'aes_key_gen5' [/home/yu/aes/AES_GCM/aes_key_gen.sv:97]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_key_gen.sv:101]
INFO: [Synth 8-256] done synthesizing module 'aes_key_gen5' (14#1) [/home/yu/aes/AES_GCM/aes_key_gen.sv:97]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage4_pre' [/home/yu/aes/AES_GCM/aes_pipeline_stage4_pre.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage4_pre' (15#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage4_pre.sv:1]
WARNING: [Synth 8-350] instance 'stage4p' of module 'aes_pipeline_stage4_pre' requires 19 connections, but only 18 given [/home/yu/aes/AES_GCM/gcm_aes.sv:319]
INFO: [Synth 8-638] synthesizing module 'aes_key_gen6' [/home/yu/aes/AES_GCM/aes_key_gen.sv:121]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_key_gen.sv:125]
INFO: [Synth 8-256] done synthesizing module 'aes_key_gen6' (16#1) [/home/yu/aes/AES_GCM/aes_key_gen.sv:121]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage4' [/home/yu/aes/AES_GCM/aes_pipeline_stage4.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage4' (17#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage4.sv:1]
WARNING: [Synth 8-350] instance 'stage4' of module 'aes_pipeline_stage4' requires 19 connections, but only 18 given [/home/yu/aes/AES_GCM/gcm_aes.sv:346]
INFO: [Synth 8-638] synthesizing module 'aes_key_gen7' [/home/yu/aes/AES_GCM/aes_key_gen.sv:145]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_key_gen.sv:149]
INFO: [Synth 8-256] done synthesizing module 'aes_key_gen7' (18#1) [/home/yu/aes/AES_GCM/aes_key_gen.sv:145]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage5_pre' [/home/yu/aes/AES_GCM/aes_pipeline_stage5_pre.sv:1]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_pipeline_stage5_pre.sv:21]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage5_pre' (19#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage5_pre.sv:1]
WARNING: [Synth 8-350] instance 'stage5p' of module 'aes_pipeline_stage5_pre' requires 19 connections, but only 18 given [/home/yu/aes/AES_GCM/gcm_aes.sv:373]
INFO: [Synth 8-638] synthesizing module 'aes_key_gen8' [/home/yu/aes/AES_GCM/aes_key_gen.sv:169]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/aes/AES_GCM/fn_aes_key_expansion.sv:10]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_key_gen.sv:173]
INFO: [Synth 8-256] done synthesizing module 'aes_key_gen8' (20#1) [/home/yu/aes/AES_GCM/aes_key_gen.sv:169]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage5' [/home/yu/aes/AES_GCM/aes_pipeline_stage5.sv:1]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes_pipeline_stage5.sv:21]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage5' (21#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage5.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage6_pre' [/home/yu/aes/AES_GCM/aes_pipeline_stage6_pre.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage6_pre' (22#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage6_pre.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_signal_passing' [/home/yu/aes/AES_GCM/aes_signal_passing.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_signal_passing' (23#1) [/home/yu/aes/AES_GCM/aes_signal_passing.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage6' [/home/yu/aes/AES_GCM/aes_pipeline_stage6.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage6' (24#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage6.sv:1]
WARNING: [Synth 8-350] instance 'stage6' of module 'aes_pipeline_stage6' requires 19 connections, but only 13 given [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage7_pre' [/home/yu/aes/AES_GCM/aes_pipeline_stage7_pre.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage7_pre' (25#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage7_pre.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage7' [/home/yu/aes/AES_GCM/aes_pipeline_stage7.sv:1]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_key_schedule_reg' and it is trimmed from '1408' to '128' bits. [/home/yu/aes/AES_GCM/aes_pipeline_stage7.sv:61]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage7' (26#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage7.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage8' [/home/yu/aes/AES_GCM/aes_pipeline_stage8.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage8' (27#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage8.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage9' [/home/yu/aes/AES_GCM/aes_pipeline_stage9.sv:1]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_phase_reg' and it is trimmed from '3' to '1' bits. [/home/yu/aes/AES_GCM/aes_pipeline_stage9.sv:45]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage9' (28#1) [/home/yu/aes/AES_GCM/aes_pipeline_stage9.sv:1]
INFO: [Synth 8-256] done synthesizing module 'gcm_aes' (29#1) [/home/yu/aes/AES_GCM/gcm_aes.sv:9]
WARNING: [Synth 8-350] instance 'gcm_aes_instance' of module 'gcm_aes' requires 13 connections, but only 12 given [/home/yu/aes/AES_GCM/aes.v:45]
WARNING: [Synth 8-308] ignoring empty port [/home/yu/aes/AES_GCM/aes.v:12]
INFO: [Synth 8-256] done synthesizing module 'aes' (30#1) [/home/yu/aes/AES_GCM/aes.v:4]
WARNING: [Synth 8-3331] design aes_pipeline_stage9 has unconnected port i_phase[0]
WARNING: [Synth 8-3331] design aes_pipeline_stage9 has unconnected port i_phase[1]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[0]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[1]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[2]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[3]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[4]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[5]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[6]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[7]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[8]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[9]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[10]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[11]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[12]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[13]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[14]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[15]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[16]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[17]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[18]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[19]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[20]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[21]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[22]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[23]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[24]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[25]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[26]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[27]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[28]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[29]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[30]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[31]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[32]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[33]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[34]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[35]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[36]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[37]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[38]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[39]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[40]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[41]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[42]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[43]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[44]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[45]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[46]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[47]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[48]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[49]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[50]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[51]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[52]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[53]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[54]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[55]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[56]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[57]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[58]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[59]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[60]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[61]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[62]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[63]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[64]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[65]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[66]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[67]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[68]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[69]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[70]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[71]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[72]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[73]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[74]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[75]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[76]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[77]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[78]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[79]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[80]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[81]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[82]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[83]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[84]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[85]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[86]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[87]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[88]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[89]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[90]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[91]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[92]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[93]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[94]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[95]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[96]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[97]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1926.840 ; gain = 997.621 ; free physical = 56811 ; free virtual = 62087
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[0] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[1] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[2] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[3] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[4] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[5] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[6] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[7] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[8] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[9] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[10] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[11] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[12] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[13] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[14] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[15] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[16] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[17] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[18] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[19] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[20] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[21] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[22] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[23] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[24] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[25] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[26] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[27] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[28] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[29] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[30] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[31] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[32] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[33] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[34] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[35] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[36] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[37] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[38] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[39] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[40] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[41] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[42] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[43] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[44] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[45] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[46] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[47] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[48] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[49] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[50] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[51] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[52] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[53] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[54] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[55] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[56] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[57] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[58] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[59] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[60] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[61] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[62] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[63] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[64] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[65] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[66] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[67] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[68] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[69] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[70] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[71] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[72] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[73] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[74] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[75] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[76] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[77] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[78] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[79] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[80] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[81] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[82] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[83] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[84] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[85] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[86] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[87] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[88] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[89] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[90] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[91] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[92] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[93] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[94] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[95] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[96] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[97] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[98] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
WARNING: [Synth 8-3295] tying undriven pin stage6:i_plain_text[99] to constant 0 [/home/yu/aes/AES_GCM/gcm_aes.sv:455]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1926.840 ; gain = 997.621 ; free physical = 56811 ; free virtual = 62086
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7vx690tffg1761-3
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yu/aes/AES_GCM/constraints_artix_7.xdc]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:3]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:8]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:12]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:14]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:16]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:18]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:20]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:22]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:24]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:26]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:28]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:30]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:32]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:34]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:36]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:38]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:40]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/yu/aes/AES_GCM/constraints_artix_7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yu/aes/AES_GCM/constraints_artix_7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/aes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/aes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2358.395 ; gain = 0.000 ; free physical = 56525 ; free virtual = 61801
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2358.395 ; gain = 1429.176 ; free physical = 56356 ; free virtual = 61632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1761-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2358.395 ; gain = 1429.176 ; free physical = 56356 ; free virtual = 61632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 2358.395 ; gain = 1429.176 ; free physical = 56356 ; free virtual = 61632
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "o_tag_ready" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:44 ; elapsed = 00:01:44 . Memory (MB): peak = 2358.395 ; gain = 1429.176 ; free physical = 55370 ; free virtual = 60646
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |clk_gen__GC0             |           1|         3|
|2     |aes_pipeline_stage8__GB0 |           1|     40270|
|3     |aes_pipeline_stage8__GB1 |           1|     10422|
|4     |aes_pipeline_stage9__GB0 |           1|     40268|
|5     |aes_pipeline_stage9__GB1 |           1|     10036|
|6     |gcm_aes__GCB0            |           1|     28901|
|7     |gcm_aes__GCB1            |           1|     11132|
|8     |gcm_aes__GCB2            |           1|     22427|
|9     |gcm_aes__GCB3            |           1|     22220|
|10    |gcm_aes__GCB4            |           1|     24624|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage2_pre.sv:51]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:40]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage2.sv:58]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:64]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage3_pre.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage3.sv:64]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:88]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage4.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:136]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage4_pre.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:112]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage5.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:184]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage5_pre.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:160]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage7_pre.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage6.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage6_pre.sv:63]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 2     
+---XORs : 
	   2 Input    128 Bit         XORs := 542   
	   3 Input    128 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 30    
	   3 Input     32 Bit         XORs := 10    
	   4 Input      8 Bit         XORs := 432   
+---Registers : 
	             1408 Bit    Registers := 18    
	              128 Bit    Registers := 88    
	               96 Bit    Registers := 3     
	                8 Bit    Registers := 448   
	                3 Bit    Registers := 13    
	                1 Bit    Registers := 18    
+---ROMs : 
	                              ROMs := 448   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 514   
	   3 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage2_pre.sv:51]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:40]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage2.sv:58]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:64]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage3_pre.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage3.sv:64]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:88]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage4.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:136]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage4_pre.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:112]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage5.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:184]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage5_pre.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_key_gen.sv:160]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage7_pre.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage6.sv:63]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/aes/AES_GCM/aes_pipeline_stage6_pre.sv:63]
Hierarchical RTL Component report 
Module aes_pipeline_stage8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 255   
+---Registers : 
	              128 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 257   
	   3 Input      1 Bit        Muxes := 1     
Module aes_pipeline_stage9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 256   
+---Registers : 
	              128 Bit    Registers := 5     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 256   
Module aes_pipeline_stage1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 2     
	   2 Input     64 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	              128 Bit    Registers := 4     
	               96 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
Module aes_key_gen1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   3 Input     32 Bit         XORs := 2     
+---Registers : 
	              128 Bit    Registers := 1     
Module aes_pipeline_stage2_pre 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 3     
	               96 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 16    
Module aes_key_gen2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	             1408 Bit    Registers := 1     
Module aes_pipeline_stage2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 16    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 5     
	               96 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 16    
+---Muxes : 
	   3 Input    128 Bit        Muxes := 1     
Module aes_key_gen3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	             1408 Bit    Registers := 1     
Module aes_pipeline_stage3_pre 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 5     
	   4 Input      8 Bit         XORs := 48    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 16    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 16    
Module aes_pipeline_stage3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   4 Input      8 Bit         XORs := 48    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module aes_key_gen4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	             1408 Bit    Registers := 1     
Module aes_pipeline_stage4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   4 Input      8 Bit         XORs := 48    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module aes_key_gen6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	             1408 Bit    Registers := 1     
Module aes_pipeline_stage4_pre 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   4 Input      8 Bit         XORs := 48    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module aes_key_gen5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 3     
	   3 Input     32 Bit         XORs := 2     
+---Registers : 
	             1408 Bit    Registers := 1     
Module aes_pipeline_stage5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   4 Input      8 Bit         XORs := 48    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module aes_key_gen8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	             1408 Bit    Registers := 1     
Module aes_pipeline_stage5_pre 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   4 Input      8 Bit         XORs := 48    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module aes_key_gen7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 4     
	   3 Input     32 Bit         XORs := 1     
+---Registers : 
	             1408 Bit    Registers := 1     
Module aes_pipeline_stage7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 1     
	   3 Input    128 Bit         XORs := 1     
+---Registers : 
	              128 Bit    Registers := 7     
	                8 Bit    Registers := 32    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 32    
Module aes_pipeline_stage7_pre 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   4 Input      8 Bit         XORs := 32    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 32    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 32    
Module aes_pipeline_stage6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   4 Input      8 Bit         XORs := 32    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module aes_signal_passing 
Detailed RTL Component Info : 
+---Registers : 
	              128 Bit    Registers := 3     
Module aes_pipeline_stage6_pre 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   4 Input      8 Bit         XORs := 48    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'r_key_schedule_reg[1280:1407]' into 'r_key_schedule_reg[1280:1407]' [/home/yu/aes/AES_GCM/aes_key_gen.sv:16]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'keygen0/B[1]__2' (FD) to 'keygen0/r_key_schedule_reg[1378]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[0]' (FD) to 'keygen0/r_key_schedule_reg[1379]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[3]' (FD) to 'keygen0/r_key_schedule_reg[1380]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[2]' (FD) to 'keygen0/r_key_schedule_reg[1381]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[1]' (FD) to 'keygen0/r_key_schedule_reg[1382]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[0]' (FD) to 'keygen0/r_key_schedule_reg[1383]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[1]' (FD) to 'keygen0/r_key_schedule_reg[1402]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[0]__0' (FD) to 'keygen0/r_key_schedule_reg[1403]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[1]__0' (FD) to 'keygen0/r_key_schedule_reg[1394]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[0]__1' (FD) to 'keygen0/r_key_schedule_reg[1395]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[3]__0' (FD) to 'keygen0/r_key_schedule_reg[1396]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[2]__0' (FD) to 'keygen0/r_key_schedule_reg[1397]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[1]__0' (FD) to 'keygen0/r_key_schedule_reg[1398]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[0]__0' (FD) to 'keygen0/r_key_schedule_reg[1399]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[1]__1' (FD) to 'keygen0/r_key_schedule_reg[1386]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[0]__2' (FD) to 'keygen0/r_key_schedule_reg[1387]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[3]__1' (FD) to 'keygen0/r_key_schedule_reg[1388]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[2]__1' (FD) to 'keygen0/r_key_schedule_reg[1389]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[1]__1' (FD) to 'keygen0/r_key_schedule_reg[1390]'
INFO: [Synth 8-3886] merging instance 'keygen0/C[0]__1' (FD) to 'keygen0/r_key_schedule_reg[1391]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[2]' (FD) to 'keygen0/r_key_schedule_reg[1377]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[3]' (FD) to 'keygen0/r_key_schedule_reg[1376]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[2]__0' (FD) to 'keygen0/r_key_schedule_reg[1401]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[3]__0' (FD) to 'keygen0/r_key_schedule_reg[1400]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[2]__1' (FD) to 'keygen0/r_key_schedule_reg[1393]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[3]__1' (FD) to 'keygen0/r_key_schedule_reg[1392]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[2]__2' (FD) to 'keygen0/r_key_schedule_reg[1385]'
INFO: [Synth 8-3886] merging instance 'keygen0/B[3]__2' (FD) to 'keygen0/r_key_schedule_reg[1384]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[98] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[99] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[100] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[101] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[102] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[103] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[106] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[107] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[108] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[109] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[110] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[111] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[114] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[115] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[116] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[117] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[118] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[119] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[122] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[123] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[124] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[125] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (stage3p/\r_j0_reg[126] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (stage3p/\r_j0_reg[127] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1407] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1406] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1405] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1404] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1403] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1402] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1401] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1400] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1399] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1398] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1397] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1396] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1395] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1394] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1393] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1392] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1391] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1390] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1389] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1388] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1387] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1386] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1385] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1382] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1381] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1380] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1379] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1378] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1377] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1376] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1375] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1374] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1373] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1372] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1371] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1370] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1369] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1368] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1367] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1366] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1365] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1364] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1363] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1362] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1361] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1360] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1359] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1358] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1357] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1356] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1355] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1354] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1353] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1352] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1351] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1350] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1349] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1348] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1347] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1346] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1345] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1344] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1343] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1342] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1341] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1340] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1339] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1338] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1337] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1336] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1335] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1334] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1333] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (keygen1/\r_key_schedule_reg[1332] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (r_pt_instance_reg) is unused and will be removed from module aes_pipeline_stage1.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[0]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[1]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[2]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[3]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[4]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[5]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[6]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[7]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[8]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[9]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[10]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[11]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[12]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[13]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[14]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[15]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[16]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[17]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[18]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[19]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[20]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[21]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[22]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[23]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[24]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[25]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[26]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[27]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[28]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[29]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[30]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[31]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[32]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[33]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[34]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[35]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[36]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[37]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[38]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[39]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[40]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[41]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[42]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[43]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[44]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[45]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[46]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[47]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[48]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[49]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[50]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[51]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[52]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[53]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[54]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[55]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[56]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[57]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[58]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[59]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[60]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[61]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[62]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[63]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[64]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[65]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[66]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[67]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[68]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[69]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[70]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[71]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[72]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[73]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[74]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[75]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[76]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[77]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[78]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[79]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[80]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[81]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[82]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[83]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[84]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[85]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[86]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[87]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[88]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[89]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[90]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[91]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[92]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[93]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[94]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[95]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[96]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[97]) is unused and will be removed from module aes_pipeline_stage2_pre.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[98]) is unused and will be removed from module aes_pipeline_stage2_pre.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'B[1]__2' (FD) to 'keygen4/r_key_schedule_reg[738]'
INFO: [Synth 8-3886] merging instance 'B[0]' (FD) to 'keygen4/r_key_schedule_reg[739]'
INFO: [Synth 8-3886] merging instance 'C[3]' (FD) to 'keygen4/r_key_schedule_reg[740]'
INFO: [Synth 8-3886] merging instance 'C[2]' (FD) to 'keygen4/r_key_schedule_reg[741]'
INFO: [Synth 8-3886] merging instance 'C[1]' (FD) to 'keygen4/r_key_schedule_reg[742]'
INFO: [Synth 8-3886] merging instance 'C[0]' (FD) to 'keygen4/r_key_schedule_reg[743]'
INFO: [Synth 8-3886] merging instance 'B[1]' (FD) to 'keygen4/r_key_schedule_reg[762]'
INFO: [Synth 8-3886] merging instance 'B[0]__0' (FD) to 'keygen4/r_key_schedule_reg[763]'
INFO: [Synth 8-3886] merging instance 'C[3]__0' (FD) to 'keygen4/r_key_schedule_reg[764]'
INFO: [Synth 8-3886] merging instance 'C[2]__0' (FD) to 'keygen4/r_key_schedule_reg[765]'
INFO: [Synth 8-3886] merging instance 'C[1]__0' (FD) to 'keygen4/r_key_schedule_reg[766]'
INFO: [Synth 8-3886] merging instance 'C[0]__0' (FD) to 'keygen4/r_key_schedule_reg[767]'
INFO: [Synth 8-3886] merging instance 'B[1]__0' (FD) to 'keygen4/r_key_schedule_reg[754]'
INFO: [Synth 8-3886] merging instance 'B[0]__1' (FD) to 'keygen4/r_key_schedule_reg[755]'
INFO: [Synth 8-3886] merging instance 'C[3]__1' (FD) to 'keygen4/r_key_schedule_reg[756]'
INFO: [Synth 8-3886] merging instance 'C[2]__1' (FD) to 'keygen4/r_key_schedule_reg[757]'
INFO: [Synth 8-3886] merging instance 'C[1]__1' (FD) to 'keygen4/r_key_schedule_reg[758]'
INFO: [Synth 8-3886] merging instance 'C[0]__1' (FD) to 'keygen4/r_key_schedule_reg[759]'
INFO: [Synth 8-3886] merging instance 'B[1]__1' (FD) to 'keygen4/r_key_schedule_reg[746]'
INFO: [Synth 8-3886] merging instance 'B[0]__2' (FD) to 'keygen4/r_key_schedule_reg[747]'
INFO: [Synth 8-3886] merging instance 'C[3]__2' (FD) to 'keygen4/r_key_schedule_reg[748]'
INFO: [Synth 8-3886] merging instance 'C[2]__2' (FD) to 'keygen4/r_key_schedule_reg[749]'
INFO: [Synth 8-3886] merging instance 'C[1]__2' (FD) to 'keygen4/r_key_schedule_reg[750]'
INFO: [Synth 8-3886] merging instance 'C[0]__2' (FD) to 'keygen4/r_key_schedule_reg[751]'
INFO: [Synth 8-3886] merging instance 'B[2]' (FD) to 'keygen4/r_key_schedule_reg[737]'
INFO: [Synth 8-3886] merging instance 'B[3]' (FD) to 'keygen4/r_key_schedule_reg[736]'
INFO: [Synth 8-3886] merging instance 'B[2]__0' (FD) to 'keygen4/r_key_schedule_reg[761]'
INFO: [Synth 8-3886] merging instance 'B[3]__0' (FD) to 'keygen4/r_key_schedule_reg[760]'
INFO: [Synth 8-3886] merging instance 'B[2]__1' (FD) to 'keygen4/r_key_schedule_reg[753]'
INFO: [Synth 8-3886] merging instance 'B[3]__1' (FD) to 'keygen4/r_key_schedule_reg[752]'
INFO: [Synth 8-3886] merging instance 'B[2]__2' (FD) to 'keygen4/r_key_schedule_reg[745]'
INFO: [Synth 8-3886] merging instance 'B[3]__2' (FD) to 'keygen4/r_key_schedule_reg[744]'
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:32 ; elapsed = 00:03:12 . Memory (MB): peak = 2391.379 ; gain = 1462.160 ; free physical = 49681 ; free virtual = 54966
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------------------+-----------------------------+---------------+----------------+
|Module Name             | RTL Object                  | Depth x Width | Implemented As | 
+------------------------+-----------------------------+---------------+----------------+
|aes_key_gen1            | sbox                        | 256x8         | LUT            | 
|aes_key_gen1            | sbox                        | 256x8         | LUT            | 
|aes_key_gen1            | sbox                        | 256x8         | LUT            | 
|aes_key_gen1            | sbox                        | 256x8         | LUT            | 
|aes_key_gen1            | sbox                        | 256x8         | LUT            | 
|aes_key_gen1            | sbox                        | 256x8         | LUT            | 
|aes_key_gen1            | sbox                        | 256x8         | LUT            | 
|aes_key_gen1            | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_key_gen2            | sbox                        | 256x8         | LUT            | 
|aes_key_gen2            | sbox                        | 256x8         | LUT            | 
|aes_key_gen2            | sbox                        | 256x8         | LUT            | 
|aes_key_gen2            | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage2     | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2     | gf_table_2                  | 256x8         | LUT            | 
|aes_key_gen3            | sbox                        | 256x8         | LUT            | 
|aes_key_gen3            | sbox                        | 256x8         | LUT            | 
|aes_key_gen3            | sbox                        | 256x8         | LUT            | 
|aes_key_gen3            | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_key_gen4            | sbox                        | 256x8         | LUT            | 
|aes_key_gen4            | sbox                        | 256x8         | LUT            | 
|aes_key_gen4            | sbox                        | 256x8         | LUT            | 
|aes_key_gen4            | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage3     | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | r_j0_reg_rep_bsel           | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | r_cb_reg_rep_bsel           | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3     | gf_table_2                  | 256x8         | LUT            | 
|aes_key_gen5            | sbox                        | 256x8         | LUT            | 
|aes_key_gen5            | sbox                        | 256x8         | LUT            | 
|aes_key_gen5            | sbox                        | 256x8         | LUT            | 
|aes_key_gen5            | sbox                        | 256x8         | LUT            | 
|aes_key_gen5            | sbox                        | 256x8         | LUT            | 
|aes_key_gen5            | sbox                        | 256x8         | LUT            | 
|aes_key_gen5            | sbox                        | 256x8         | LUT            | 
|aes_key_gen5            | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_key_gen6            | sbox                        | 256x8         | LUT            | 
|aes_key_gen6            | sbox                        | 256x8         | LUT            | 
|aes_key_gen6            | sbox                        | 256x8         | LUT            | 
|aes_key_gen6            | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage4     | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4     | gf_table_2                  | 256x8         | LUT            | 
|aes_key_gen7            | sbox                        | 256x8         | LUT            | 
|aes_key_gen7            | sbox                        | 256x8         | LUT            | 
|aes_key_gen7            | sbox                        | 256x8         | LUT            | 
|aes_key_gen7            | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_key_gen8            | sbox                        | 256x8         | LUT            | 
|aes_key_gen8            | sbox                        | 256x8         | LUT            | 
|aes_key_gen8            | sbox                        | 256x8         | LUT            | 
|aes_key_gen8            | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage5     | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6     | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7_pre | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7     | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7     | SBOX                        | 256x8         | Block RAM      | 
+------------------------+-----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |clk_gen__GC0             |           1|         3|
|2     |aes_pipeline_stage8__GB0 |           1|     27461|
|3     |aes_pipeline_stage8__GB1 |           1|      7162|
|4     |aes_pipeline_stage9__GB0 |           1|     27588|
|5     |aes_pipeline_stage9__GB1 |           1|      6902|
|6     |gcm_aes__GCB0            |           1|     14050|
|7     |gcm_aes__GCB1            |           1|      5432|
|8     |gcm_aes__GCB2            |           1|     10895|
|9     |gcm_aes__GCB3            |           1|     11876|
|10    |gcm_aes__GCB4            |           1|     10928|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:38 ; elapsed = 00:03:18 . Memory (MB): peak = 2520.668 ; gain = 1591.449 ; free physical = 49555 ; free virtual = 54840
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[127]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[126]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[126]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[125]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[125]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[124]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[124]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[123]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[123]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[122]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[122]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[121]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[121]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[119]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[120]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[56]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[119]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[118]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[118]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[117]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[117]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[116]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[116]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[115]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[115]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[114]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[114]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[113]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[113]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[112]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[112]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[111]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[111]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[110]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[110]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[109]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[109]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[108]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[108]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[107]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[107]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[106]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[106]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[105]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[105]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[104]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[104]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[103]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[103]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[102]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[102]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[101]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[101]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[100]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[100]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[99]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[99]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[98]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[98]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[97]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[97]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[96]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[96]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[95]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[95]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[94]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[94]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[93]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[93]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[92]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[92]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[91]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[91]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[90]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[90]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[89]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[89]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[88]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_5/stage1/r_instance_size_reg[88]' (FD) to 'gcm_aes_instancei_5/stage1/r_instance_size_reg[87]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:00 ; elapsed = 00:04:41 . Memory (MB): peak = 3614.410 ; gain = 2685.191 ; free physical = 48464 ; free virtual = 53752
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |clk_gen__GC0             |           1|         3|
|2     |aes_pipeline_stage9__GB1 |           1|      6902|
|3     |gcm_aes__GCB2            |           1|      9103|
|4     |gcm_aes__GCB3            |           1|      9444|
|5     |gcm_aes__GCB4            |           1|     10416|
|6     |aes_GT0                  |           1|     61865|
|7     |aes_GT0__1               |           1|     17997|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/r_encrypted_j0_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/r_encrypted_j0_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/r_encrypted_j0_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/r_encrypted_j0_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/r_encrypted_cb_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/r_encrypted_cb_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4p/sel__19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:10 ; elapsed = 00:05:00 . Memory (MB): peak = 3626.336 ; gain = 2697.117 ; free physical = 48457 ; free virtual = 53752
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |gcm_aes__GCB4 |           1|      4272|
|2     |aes_GT0       |           1|     16620|
|3     |aes_GT0__1    |           1|      9730|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:14 ; elapsed = 00:05:04 . Memory (MB): peak = 3626.336 ; gain = 2697.117 ; free physical = 48457 ; free virtual = 53752
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:14 ; elapsed = 00:05:04 . Memory (MB): peak = 3626.336 ; gain = 2697.117 ; free physical = 48457 ; free virtual = 53752
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:18 ; elapsed = 00:05:07 . Memory (MB): peak = 3626.336 ; gain = 2697.117 ; free physical = 48458 ; free virtual = 53753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:18 ; elapsed = 00:05:07 . Memory (MB): peak = 3626.336 ; gain = 2697.117 ; free physical = 48458 ; free virtual = 53753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:19 ; elapsed = 00:05:09 . Memory (MB): peak = 3626.336 ; gain = 2697.117 ; free physical = 48458 ; free virtual = 53753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:19 ; elapsed = 00:05:09 . Memory (MB): peak = 3626.336 ; gain = 2697.117 ; free physical = 48458 ; free virtual = 53753
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|aes         | gcm_aes_instance/stage6/r_key_schedule_reg[1280] | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|aes         | gcm_aes_instance/stage8/r_phase_reg[0]           | 11     | 3     | NO           | NO                 | YES               | 3      | 0       | 
|aes         | gcm_aes_instance/stage8/r_new_instance_reg       | 13     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|aes         | gcm_aes_instance/stage8/r_h_reg[0]               | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | 
|aes         | gcm_aes_instance/stage3p/r_key_schedule_reg[0]   | 3      | 128   | NO           | NO                 | YES               | 128    | 0       | 
+------------+--------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    98|
|3     |LUT1       |   159|
|4     |LUT2       |   714|
|5     |LUT3       |   983|
|6     |LUT4       |  7730|
|7     |LUT5       |  4493|
|8     |LUT6       | 13065|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |  1153|
|11    |MUXF8      |   400|
|12    |RAMB18E1   |    96|
|13    |RAMB18E1_1 |   127|
|14    |SRL16E     |   388|
|15    |FDRE       | 10146|
|16    |IBUF       |   482|
|17    |OBUF       |   258|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+------------------------+------+
|      |Instance           |Module                  |Cells |
+------+-------------------+------------------------+------+
|1     |top                |                        | 40295|
|2     |  clk_gen_instance |clk_gen                 |     4|
|3     |  gcm_aes_instance |gcm_aes                 | 39552|
|4     |    stage2         |aes_pipeline_stage2     |   637|
|5     |    keygen0        |aes_key_gen1            |   673|
|6     |    keygen1        |aes_key_gen2            |   512|
|7     |    keygen2        |aes_key_gen3            |   800|
|8     |    keygen3        |aes_key_gen4            |   736|
|9     |    keygen4        |aes_key_gen5            |   704|
|10    |    keygen5        |aes_key_gen6            |   640|
|11    |    keygen6        |aes_key_gen7            |   672|
|12    |    keygen7        |aes_key_gen8            |   736|
|13    |    pass6          |aes_signal_passing      |   256|
|14    |    stage1         |aes_pipeline_stage1     |  1079|
|15    |    stage2p        |aes_pipeline_stage2_pre |   541|
|16    |    stage3         |aes_pipeline_stage3     |  1063|
|17    |    stage3p        |aes_pipeline_stage3_pre |  3385|
|18    |    stage4         |aes_pipeline_stage4     |   936|
|19    |    stage4p        |aes_pipeline_stage4_pre |   936|
|20    |    stage5         |aes_pipeline_stage5     |  1320|
|21    |    stage5p        |aes_pipeline_stage5_pre |   936|
|22    |    stage6         |aes_pipeline_stage6     |   888|
|23    |    stage6p        |aes_pipeline_stage6_pre |  1320|
|24    |    stage7         |aes_pipeline_stage7     |   788|
|25    |    stage7p        |aes_pipeline_stage7_pre |   880|
|26    |    stage8         |aes_pipeline_stage8     |  9464|
|27    |    stage9         |aes_pipeline_stage9     |  9001|
+------+-------------------+------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:19 ; elapsed = 00:05:09 . Memory (MB): peak = 3626.336 ; gain = 2697.117 ; free physical = 48458 ; free virtual = 53753
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1442 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:56 ; elapsed = 00:04:50 . Memory (MB): peak = 3626.336 ; gain = 2111.668 ; free physical = 54057 ; free virtual = 59352
Synthesis Optimization Complete : Time (s): cpu = 00:04:20 ; elapsed = 00:05:12 . Memory (MB): peak = 3626.336 ; gain = 2697.117 ; free physical = 54075 ; free virtual = 59352
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 804 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yu/aes/AES_GCM/constraints_artix_7.xdc]
CRITICAL WARNING: [Vivado 12-1815] Setting property 'IOSTANDARD' is not allowed for GT terminals. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:3]
CRITICAL WARNING: [Common 17-69] Command failed: 'U18' is not a valid site or package pin name. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:7]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:8]
CRITICAL WARNING: [Common 17-69] Command failed: 'V17' is not a valid site or package pin name. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:11]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:12]
CRITICAL WARNING: [Common 17-69] Command failed: 'V16' is not a valid site or package pin name. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:13]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:14]
CRITICAL WARNING: [Common 17-69] Command failed: 'W16' is not a valid site or package pin name. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:15]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:16]
CRITICAL WARNING: [Common 17-69] Command failed: 'W17' is not a valid site or package pin name. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:17]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:18]
CRITICAL WARNING: [Common 17-69] Command failed: 'W15' is not a valid site or package pin name. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:19]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:20]
CRITICAL WARNING: [Common 17-69] Command failed: 'V15' is not a valid site or package pin name. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:21]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:22]
CRITICAL WARNING: [Common 17-69] Command failed: 'W14' is not a valid site or package pin name. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:23]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:24]
CRITICAL WARNING: [Common 17-69] Command failed: 'W13' is not a valid site or package pin name. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:25]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:26]
CRITICAL WARNING: [Common 17-69] Command failed: 'V2' is not a valid site or package pin name. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:27]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:28]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (OPAD_X1Y50) is not valid for the shape with the following elements: 
	sw_IBUF[9]_inst
	sw[9]
 [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:29]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:30]
CRITICAL WARNING: [Common 17-69] Command failed: 'T2' is not a valid site or package pin name. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:31]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:32]
CRITICAL WARNING: [Common 17-69] Command failed: 'R3' is not a valid site or package pin name. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:33]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:34]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (OPAD_X1Y47) is not valid for the shape with the following elements: 
	sw_IBUF[12]_inst
	sw[12]
 [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:35]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:36]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (OPAD_X1Y48) is not valid for the shape with the following elements: 
	sw_IBUF[13]_inst
	sw[13]
 [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:37]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:38]
CRITICAL WARNING: [Common 17-69] Command failed: 'T1' is not a valid site or package pin name. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:39]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:40]
CRITICAL WARNING: [Vivado 12-1411] Cannot set LOC property of ports, Site location (OPAD_X1Y53) is not valid for the shape with the following elements: 
	sw_IBUF[15]_inst
	sw[15]
 [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:41]
CRITICAL WARNING: [Vivado 12-4470] I/O Standard 'LVCMOS33' is not supported on 'xc7vx690tffg1761-3' part. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:42]
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[0]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:46]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:46]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[1]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[2]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[3]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[4]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[5]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'seg[6]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'dp'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[0]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[1]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[2]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'an[3]'. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/yu/aes/AES_GCM/constraints_artix_7.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/yu/aes/AES_GCM/constraints_artix_7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
518 Infos, 387 Warnings, 101 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:24 ; elapsed = 00:05:16 . Memory (MB): peak = 3670.438 ; gain = 2647.715 ; free physical = 54076 ; free virtual = 59353
# exec mkdir -p -- ./reports
# report_timing -setup  -file ./reports/synth_aes_setup_report.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 3741.496 ; gain = 71.059 ; free physical = 54073 ; free virtual = 59350
# report_timing -hold   -file ./reports/synth_aes_hold_report.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min -sort_by slack.
# report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization    -file ./reports/synth_utilization_report.txt
report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.32 . Memory (MB): peak = 3741.496 ; gain = 0.000 ; free physical = 54071 ; free virtual = 59349
# report_utilization -hierarchical  -file ./reports/synth_utilization_report_submodule.txt
report_utilization: Time (s): cpu = 00:00:00.42 ; elapsed = 00:00:00.50 . Memory (MB): peak = 3741.496 ; gain = 0.000 ; free physical = 54070 ; free virtual = 59347
# write_schematic -format pdf -orientation portrait /home/yu/projects/AES_GCM/schematic_1.pdf
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-86] Your Implementation license expires in 3 day(s)
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
CRITICAL WARNING: [DRC 23-20] Rule violation (AVAL-46) v7v8_mmcm_fvco_rule1 - The current computed target frequency, FVCO, is out of range for cell clk_gen_instance/mmcm_adv_inst. The computed FVCO is 2500.000 MHz. The valid FVCO range for speed grade -3 is 600MHz to 1600MHz. The cell attribute values used to compute FVCO are CLKFBOUT_MULT_F = 25.000, CLKIN1_PERIOD = 10.00000, and DIVCLK_DIVIDE = 1 (FVCO = 1000 * CLKFBOUT_MULT_F/(CLKIN1_PERIOD * DIVCLK_DIVIDE)).
This violation may be corrected by:
  1. The timer uses timing constraints for clock period or clock frequency that affect CLKIN1 to set cell attribute CLKIN1_PERIOD, over-riding any previous value. This may already be in place and, if so this violation will be resolved once Timing is run.  Otherwise, consider modifying timing constraints to adjust the CLKIN1_PERIOD and bring FVCO into the allowed range.
  2. In the absence of timing constraints that affect CLKIN1, consider modifying the cell CLKIN1_PERIOD to bring FVCO into the allowed range.
  3. If CLKIN1_PERIOD is satisfactory, modify the CLKFBOUT_MULT_F or DIVCLK_DIVIDE cell attributes to bring FVCO into the allowed range.
  4. The MMCM configuration may be dynamically modified by use of DRP which is recognized by an ACTIVE signal on DCLK pin.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Critical Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 3805.527 ; gain = 0.000 ; free physical = 54072 ; free virtual = 59349
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3805.527 ; gain = 0.000 ; free physical = 54071 ; free virtual = 59349

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
ERROR: [Place 30-575] Sub-optimal placement for a clock-capable IO pin and MMCM pair. If this sub optimal condition is acceptable for this design, you may use the CLOCK_DEDICATED_ROUTE constraint in the .xdc file to demote this message to a WARNING. However, the use of this override is highly discouraged. These examples can be used directly in the .xdc file to override this clock rule.
	< set_property CLOCK_DEDICATED_ROUTE FALSE [get_nets clk_gen_instance/w_clk_in_clk_wiz_gen] >

	clk_gen_instance/clkin1_ibufg (IBUF.O) is locked to IPAD_X2Y186
	clk_gen_instance/mmcm_adv_inst (MMCME2_ADV.CLKIN1) is provisionally placed by clockplacer on MMCME2_ADV_X1Y5

	The above error could possibly be related to other connected instances. Following is a list of 
	all the related clock rules and their respective instances.

	Clock Rule: rule_mmcm_bufg
	Status: FAIL 
	Rule Description: An MMCM driving a BUFG must be placed on the same half side (top/bottom) of the device
	clk_gen_instance/mmcm_adv_inst (MMCME2_ADV.CLKFBOUT) is provisionally placed by clockplacer on MMCME2_ADV_X1Y5
	clk_gen_instance/clkf_buf (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y1
	ERROR: The above is also an illegal clock rule
	Workaround: < set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets clk_gen_instance/w_clkfbout_clk_wiz_gen] >

	Clock Rule: rule_mmcm_bufg
	Status: FAIL 
	Rule Description: An MMCM driving a BUFG must be placed on the same half side (top/bottom) of the device
	clk_gen_instance/mmcm_adv_inst (MMCME2_ADV.CLKOUT0) is provisionally placed by clockplacer on MMCME2_ADV_X1Y5
	clk_gen_instance/clkout1_buf (BUFG.I) is provisionally placed by clockplacer on BUFGCTRL_X0Y0
	ERROR: The above is also an illegal clock rule
	Workaround: < set_property CLOCK_DEDICATED_ROUTE BACKBONE [get_nets clk_gen_instance/w_clk_out_clk_wiz_gen] >

Resolution: A dedicated routing path between the two can be used if: (a) The clock-capable IO (CCIO) is placed on a CCIO capable site (b) The MMCM is placed in the same clock region as the CCIO pin. If the IOB is driving multiple MMCMs, all MMCMs must be placed in the same clock region, one clock region above or one clock region below the IOB. Both the above conditions must be met at the same time, else it may lead to longer and less predictable clock insertion delays.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1393a322b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3805.527 ; gain = 0.000 ; free physical = 54066 ; free virtual = 59343
Phase 1 Placer Initialization | Checksum: 1393a322b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3805.527 ; gain = 0.000 ; free physical = 54066 ; free virtual = 59343
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer failed'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 1393a322b

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3805.527 ; gain = 0.000 ; free physical = 54066 ; free virtual = 59343
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 0 Warnings, 1 Critical Warnings and 3 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Wed Feb 13 11:06:14 2019...
