Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id 42E9C98CCCC
	for <lists+qemu-devel@lfdr.de>; Wed,  2 Oct 2024 07:59:15 +0200 (CEST)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1svsHf-0006vt-2X; Wed, 02 Oct 2024 01:52:23 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1svsHT-0006kc-Uj
 for qemu-devel@nongnu.org; Wed, 02 Oct 2024 01:52:13 -0400
Received: from mail-pg1-x531.google.com ([2607:f8b0:4864:20::531])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_128_GCM_SHA256:128)
 (Exim 4.90_1) (envelope-from <alistair23@gmail.com>)
 id 1svsHS-0004uz-7h
 for qemu-devel@nongnu.org; Wed, 02 Oct 2024 01:52:11 -0400
Received: by mail-pg1-x531.google.com with SMTP id
 41be03b00d2f7-7cd8803fe0aso4393243a12.0
 for <qemu-devel@nongnu.org>; Tue, 01 Oct 2024 22:52:09 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=gmail.com; s=20230601; t=1727848328; x=1728453128; darn=nongnu.org;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:from:to:cc:subject:date
 :message-id:reply-to;
 bh=kgqCHxJXMFXWHGQcMs0o68Y+mbWSjMWs+NlrEmPHTuE=;
 b=C0ujlf6de4xq8GWTGoKumgnDvYxBQ9deNUrbporo17Cy/9SSFJbVeIwZW0zuliuhS8
 NFRV1aGxRBbgnwrGndP5bbqSl43r2tHrL8DMIxDlZJBfwZI6rIz9NY6CUhA7LoDHrFqt
 skobVRMGPy6/JG6aLoVnb+0kHa+U1NAbzNOzO/ymPqWNaP6ySlmn3cjfeGa1dbLiSHaq
 3YtirrnesiI8nPl6TDpmLtcUTwlBDxKumRIFfiui/RHCNZ/IRJri/uyYpZn0SxK4G+T0
 BLUjQQynSbyCrLy+0s+vfR/8YL6S+sGEhjd/Pg/IIWNEGFdy5HXApiUwPcW7jPw4kGze
 L3jg==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1727848328; x=1728453128;
 h=content-transfer-encoding:mime-version:references:in-reply-to
 :message-id:date:subject:cc:to:from:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=kgqCHxJXMFXWHGQcMs0o68Y+mbWSjMWs+NlrEmPHTuE=;
 b=gqoqXPfCqPqO3iM162N6tbWClH0KMXO3NP6H4AuwISPEgojUBxWSaF2zEE58MqA+AT
 rbSffYR1NzyMhxtNNWmzLAxmwXqRvnUtKcpSnwVQp8oCQ7a8+cJcklyM6aM/h9GZqDnj
 WndsnHux47xnqR5RXC3xPMSn0MZuRBIlT9ytEpwIdXX6M6tUgK4ppd6ppwNNcqrkX/gi
 y0NR9fJiYLz3ccn1RhmmS0rcv9EsqPgjz5cgLvcX0H9EffmUCp+AEchEAuvUuTWYoHct
 gBlMhncKgItk/dllwx57yA91V/eB36pxnCWVGfoRi0kgIpfICyALvt9kXfTd7YdfRpCL
 6yoQ==
X-Gm-Message-State: AOJu0Yx1JXkHu16iw/OgJVqBkrwM+V/XNMfakDr9IYV2Jn0dLcxmUJcw
 THrGkY9zUYmfQp9N+NXdNfE8QuwjxAmN4VeidMcopta2kUCUm41qm5+Xs58x
X-Google-Smtp-Source: AGHT+IGDyAtgyBnxkCJ9UXav9O//AD3wbAl6j0RmR2CT/MypJ36AfjP7uXEiVoPo33WUtYZTY06wxA==
X-Received: by 2002:a05:6a20:c990:b0:1d3:1d42:3f57 with SMTP id
 adf61e73a8af0-1d5e2d5394fmr3003469637.50.1727848328564; 
 Tue, 01 Oct 2024 22:52:08 -0700 (PDT)
Received: from toolbox.alistair23.me
 (2403-580b-97e8-0-82ce-f179-8a79-69f4.ip6.aussiebb.net.
 [2403:580b:97e8:0:82ce:f179:8a79:69f4])
 by smtp.gmail.com with ESMTPSA id
 d9443c01a7336-20b37e60c76sm78324235ad.269.2024.10.01.22.52.05
 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256);
 Tue, 01 Oct 2024 22:52:08 -0700 (PDT)
From: Alistair Francis <alistair23@gmail.com>
X-Google-Original-From: Alistair Francis <alistair.francis@wdc.com>
To: qemu-devel@nongnu.org
Cc: alistair23@gmail.com, Mark Corbin <mark@dibsco.co.uk>,
 Ajeet Singh <itachis@FreeBSD.org>, Kyle Evans <kevans@FreeBSD.org>,
 Richard Henderson <richard.henderson@linaro.org>,
 Alistair Francis <alistair.francis@wdc.com>
Subject: [PULL v3 23/35] bsd-user: Add RISC-V ELF definitions and hardware
 capability detection
Date: Wed,  2 Oct 2024 15:50:36 +1000
Message-ID: <20241002055048.556083-24-alistair.francis@wdc.com>
X-Mailer: git-send-email 2.46.2
In-Reply-To: <20241002055048.556083-1-alistair.francis@wdc.com>
References: <20241002055048.556083-1-alistair.francis@wdc.com>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Received-SPF: pass client-ip=2607:f8b0:4864:20::531;
 envelope-from=alistair23@gmail.com; helo=mail-pg1-x531.google.com
X-Spam_score_int: -17
X-Spam_score: -1.8
X-Spam_bar: -
X-Spam_report: (-1.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 FREEMAIL_ENVFROM_END_DIGIT=0.25, FREEMAIL_FROM=0.001,
 RCVD_IN_DNSWL_NONE=-0.0001, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

From: Mark Corbin <mark@dibsco.co.uk>

Introduced RISC-V specific ELF definitions and hardware capability
detection.
Additionally, a function to retrieve hardware capabilities
('get_elf_hwcap') is implemented, which returns the common bits set in
each CPU's ISA strings.

Signed-off-by: Mark Corbin <mark@dibsco.co.uk>
Signed-off-by: Ajeet Singh <itachis@FreeBSD.org>
Co-authored-by: Kyle Evans <kevans@FreeBSD.org>
Reviewed-by: Richard Henderson <richard.henderson@linaro.org>
Message-ID: <20240916155119.14610-6-itachis@FreeBSD.org>
Signed-off-by: Alistair Francis <alistair.francis@wdc.com>
---
 bsd-user/riscv/target_arch_elf.h | 42 ++++++++++++++++++++++++++++++++
 1 file changed, 42 insertions(+)
 create mode 100644 bsd-user/riscv/target_arch_elf.h

diff --git a/bsd-user/riscv/target_arch_elf.h b/bsd-user/riscv/target_arch_elf.h
new file mode 100644
index 0000000000..4eb915e61e
--- /dev/null
+++ b/bsd-user/riscv/target_arch_elf.h
@@ -0,0 +1,42 @@
+/*
+ *  RISC-V ELF definitions
+ *
+ *  Copyright (c) 2019 Mark Corbin
+ *
+ *  This program is free software; you can redistribute it and/or modify
+ *  it under the terms of the GNU General Public License as published by
+ *  the Free Software Foundation; either version 2 of the License, or
+ *  (at your option) any later version.
+ *
+ *  This program is distributed in the hope that it will be useful,
+ *  but WITHOUT ANY WARRANTY; without even the implied warranty of
+ *  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
+ *  GNU General Public License for more details.
+ *
+ *  You should have received a copy of the GNU General Public License
+ *  along with this program; if not, see <http://www.gnu.org/licenses/>.
+ */
+
+#ifndef TARGET_ARCH_ELF_H
+#define TARGET_ARCH_ELF_H
+
+#define elf_check_arch(x) ((x) == EM_RISCV)
+#define ELF_START_MMAP 0x80000000
+#define ELF_ET_DYN_LOAD_ADDR    0x100000
+#define ELF_CLASS   ELFCLASS64
+
+#define ELF_DATA    ELFDATA2LSB
+#define ELF_ARCH    EM_RISCV
+
+#define ELF_HWCAP get_elf_hwcap()
+static uint32_t get_elf_hwcap(void)
+{
+    RISCVCPU *cpu = RISCV_CPU(thread_cpu);
+
+    return cpu->env.misa_ext_mask;
+}
+
+#define USE_ELF_CORE_DUMP
+#define ELF_EXEC_PAGESIZE        4096
+
+#endif /* TARGET_ARCH_ELF_H */
-- 
2.46.2


