;redcode
;assert 1
	SPL 0, <-52
	MOV -1, <-26
	SUB -12, @10
	CMP @667, 108
	MOV -11, <-20
	MOV -11, <-20
	DJN -1, @-20
	DJN 0, <2
	SPL 0, <-52
	SUB @0, -102
	SUB <0, @2
	ADD -390, 60
	JMP <121, 106
	SUB <0, @2
	MOV -0, 920
	ADD #130, 19
	SUB <0, @2
	CMP @667, 104
	ADD -1, <-26
	CMP @667, 104
	MOV -1, <-20
	CMP @-0, 100
	MOV -1, <-20
	MOV -1, <-20
	SPL <667, 104
	SUB @121, 106
	MOV -1, <-20
	SLT 270, 950
	ADD 210, 60
	SLT 270, 950
	SLT 270, 950
	JMN 0, <-102
	JMN <130, 19
	ADD 210, 60
	ADD 210, 60
	MOV -1, <-20
	JMN <121, 106
	ADD 470, 30
	ADD 470, 30
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-26
	MOV -1, <-26
	SLT -390, 60
	SPL 0, <-52
	MOV -1, <-26
	SUB -12, @10
	CMP @667, 108
	SPL 0, <-52
	MOV -11, <-20
	DJN -1, @-20
	DJN 0, <2
	SPL 0, <-52
	SUB @0, -102
	ADD -390, 60
	ADD -390, 60
	SUB #-0, @2
