name: ASYNC_SYSCON
description: LPC5411x Asynchronous system configuration (ASYNC_SYSCON)
groupName: ASYNC_SYSCON
source: LPC54S018/LPC54S018.xml v1.0 (MCUX_2.16.100)
registers:
  - name: ASYNCPRESETCTRL
    description: Async peripheral reset control
    addressOffset: 0
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 24576
    fields:
      - name: CTIMER3
        description: Standard counter/timer CTIMER3 reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: CTIMER4
        description: Standard counter/timer CTIMER4 reset control. 0 = Clear reset to this function. 1 = Assert reset to this function.
        bitOffset: 14
        bitWidth: 1
        access: read-write
  - name: ASYNCPRESETCTRLSET
    description: Set bits in ASYNCPRESETCTRL
    addressOffset: 4
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 0
    fields:
      - name: ARST_SET
        description: Writing ones to this register sets the corresponding bit or bits in the ASYNCPRESETCTRL register, if they are implemented. Bits that do not correspond to defined bits in ASYNCPRESETCTRL are reserved and only zeroes should be written to them.
        bitOffset: 0
        bitWidth: 32
        access: write-only
  - name: ASYNCPRESETCTRLCLR
    description: Clear bits in ASYNCPRESETCTRL
    addressOffset: 8
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 0
    fields:
      - name: ARST_CLR
        description: Writing ones to this register clears the corresponding bit or bits in the ASYNCPRESETCTRL register, if they are implemented. Bits that do not correspond to defined bits in ASYNCPRESETCTRL are reserved and only zeroes should be written to them.
        bitOffset: 0
        bitWidth: 32
        access: write-only
  - name: ASYNCAPBCLKCTRL
    description: Async peripheral clock control
    addressOffset: 16
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 24576
    fields:
      - name: CTIMER3
        description: Controls the clock for CTIMER3. 0 = Disable; 1 = Enable.
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: CTIMER4
        description: Controls the clock for CTIMER4. 0 = Disable; 1 = Enable.
        bitOffset: 14
        bitWidth: 1
        access: read-write
  - name: ASYNCAPBCLKCTRLSET
    description: Set bits in ASYNCAPBCLKCTRL
    addressOffset: 20
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 0
    fields:
      - name: ACLK_SET
        description: Writing ones to this register sets the corresponding bit or bits in the ASYNCAPBCLKCTRL register, if they are implemented. Bits that do not correspond to defined bits in ASYNCPRESETCTRL are reserved and only zeroes should be written to them.
        bitOffset: 0
        bitWidth: 32
        access: write-only
  - name: ASYNCAPBCLKCTRLCLR
    description: Clear bits in ASYNCAPBCLKCTRL
    addressOffset: 24
    size: 32
    access: write-only
    resetValue: 0
    resetMask: 0
    fields:
      - name: ACLK_CLR
        description: Writing ones to this register clears the corresponding bit or bits in the ASYNCAPBCLKCTRL register, if they are implemented. Bits that do not correspond to defined bits in ASYNCAPBCLKCTRL are reserved and only zeroes should be written to them.
        bitOffset: 0
        bitWidth: 32
        access: write-only
  - name: ASYNCAPBCLKSELA
    description: Async APB clock source select A
    addressOffset: 32
    size: 32
    access: read-write
    resetValue: 0
    resetMask: 3
    fields:
      - name: SEL
        description: Clock source for asynchronous clock source selector A
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: MAIN_CLOCK
            description: Main clock (main_clk)
            value: 0
          - name: FRO_12_MHZ
            description: FRO 12 MHz (fro_12m)
            value: 1
          - name: AUDIO_PLL_CLOCK
            description: Audio PLL clock.(AUDPLL_BYPASS)
            value: 2
          - name: FC6_FCLK
            description: fc6 fclk (fc6_fclk)
            value: 3
addressBlocks:
  - offset: 0
    size: 36
    usage: registers
