Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2015.1.0 (lin64) Build 0 Wed Jan 28 11:59:42 PST 2015
| Date              : Wed Jan 28 19:31:21 2015
| Host              : xsjrdevl17 running 64-bit Red Hat Enterprise Linux Client release 5.9 (Tikanga)
| Design            : memset
| Device            : 7k70t-fbg676
| Speed File        : -2  PRODUCTION 1.12 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.598ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.208ns (15.083%)  route 1.171ns (84.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.589     4.864    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.907    return_val[31]_i_1/O
    SLICE_X1Y98          net (fo=32, estimated)       0.582     5.489    return_val[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y98          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y98          FDRE (Setup_fdre_C_CE)      -0.148     4.891    return_val_reg[0]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 -0.598    

Slack (VIOLATED) :        -0.598ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.208ns (15.083%)  route 1.171ns (84.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.589     4.864    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.907    return_val[31]_i_1/O
    SLICE_X1Y98          net (fo=32, estimated)       0.582     5.489    return_val[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y98          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y98          FDRE (Setup_fdre_C_CE)      -0.148     4.891    return_val_reg[10]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 -0.598    

Slack (VIOLATED) :        -0.598ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.208ns (15.083%)  route 1.171ns (84.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.589     4.864    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.907    return_val[31]_i_1/O
    SLICE_X1Y98          net (fo=32, estimated)       0.582     5.489    return_val[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y98          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y98          FDRE (Setup_fdre_C_CE)      -0.148     4.891    return_val_reg[11]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 -0.598    

Slack (VIOLATED) :        -0.598ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.208ns (15.083%)  route 1.171ns (84.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.589     4.864    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.907    return_val[31]_i_1/O
    SLICE_X1Y98          net (fo=32, estimated)       0.582     5.489    return_val[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y98          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y98          FDRE (Setup_fdre_C_CE)      -0.148     4.891    return_val_reg[12]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 -0.598    

Slack (VIOLATED) :        -0.598ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.208ns (15.083%)  route 1.171ns (84.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.589     4.864    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.907    return_val[31]_i_1/O
    SLICE_X1Y98          net (fo=32, estimated)       0.582     5.489    return_val[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y98          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y98          FDRE (Setup_fdre_C_CE)      -0.148     4.891    return_val_reg[13]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 -0.598    

Slack (VIOLATED) :        -0.598ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.208ns (15.083%)  route 1.171ns (84.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.589     4.864    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.907    return_val[31]_i_1/O
    SLICE_X1Y98          net (fo=32, estimated)       0.582     5.489    return_val[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y98          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y98          FDRE (Setup_fdre_C_CE)      -0.148     4.891    return_val_reg[14]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 -0.598    

Slack (VIOLATED) :        -0.598ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.208ns (15.083%)  route 1.171ns (84.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.589     4.864    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.907    return_val[31]_i_1/O
    SLICE_X1Y98          net (fo=32, estimated)       0.582     5.489    return_val[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y98          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y98          FDRE (Setup_fdre_C_CE)      -0.148     4.891    return_val_reg[15]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 -0.598    

Slack (VIOLATED) :        -0.598ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.208ns (15.083%)  route 1.171ns (84.917%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.589     4.864    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.907    return_val[31]_i_1/O
    SLICE_X1Y98          net (fo=32, estimated)       0.582     5.489    return_val[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y98          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y98          FDRE (Setup_fdre_C_CE)      -0.148     4.891    return_val_reg[16]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.489    
  -------------------------------------------------------------------
                         slack                                 -0.598    

Slack (VIOLATED) :        -0.548ns  (required time - arrival time)
  Source:                 tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            exitcond_reg/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.491ns  (logic 0.651ns (43.662%)  route 0.840ns (56.338%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.136ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X2Y96          net (fo=73, estimated)       1.375     4.136    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          FDRE (Prop_fdre_C_Q)         0.152     4.288    tmp_reg[5]/Q
    SLICE_X2Y97          net (fo=1, estimated)        0.514     4.802    tmp[5]
    SLICE_X2Y97          LUT3 (Prop_lut3_I1_O)        0.043     4.845    exitcond_i_15/O
    SLICE_X2Y97          net (fo=1, routed)           0.007     4.852    exitcond_i_15_n_1
    SLICE_X2Y97          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.249     5.101    exitcond_reg_i_8/CO[3]
    SLICE_X2Y98          net (fo=1, estimated)        0.000     5.101    exitcond_reg_i_8_n_1
    SLICE_X2Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     5.155    exitcond_reg_i_4/CO[3]
    SLICE_X2Y99          net (fo=1, estimated)        0.000     5.155    exitcond_reg_i_4_n_1
    SLICE_X2Y99          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.110     5.265    exitcond_reg_i_2/CO[2]
    SLICE_X3Y99          net (fo=1, estimated)        0.267     5.532    exitcond_reg_i_2_n_2
    SLICE_X3Y99          LUT6 (Prop_lut6_I0_O)        0.043     5.575    exitcond_i_1/O
    SLICE_X3Y99          net (fo=1, routed)           0.052     5.627    exitcond_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X3Y99          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.040     5.079    exitcond_reg
  -------------------------------------------------------------------
                         required time                          5.079    
                         arrival time                          -5.627    
  -------------------------------------------------------------------
                         slack                                 -0.548    

Slack (VIOLATED) :        -0.497ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[27]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.208ns (16.275%)  route 1.070ns (83.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.589     4.864    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.907    return_val[31]_i_1/O
    SLICE_X1Y95          net (fo=32, estimated)       0.481     5.388    return_val[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y95          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y95          FDRE (Setup_fdre_C_CE)      -0.148     4.891    return_val_reg[27]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                 -0.497    

Slack (VIOLATED) :        -0.497ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.208ns (16.275%)  route 1.070ns (83.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.589     4.864    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.907    return_val[31]_i_1/O
    SLICE_X1Y95          net (fo=32, estimated)       0.481     5.388    return_val[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y95          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y95          FDRE (Setup_fdre_C_CE)      -0.148     4.891    return_val_reg[28]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                 -0.497    

Slack (VIOLATED) :        -0.497ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.208ns (16.275%)  route 1.070ns (83.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.589     4.864    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.907    return_val[31]_i_1/O
    SLICE_X1Y95          net (fo=32, estimated)       0.481     5.388    return_val[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y95          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y95          FDRE (Setup_fdre_C_CE)      -0.148     4.891    return_val_reg[29]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                 -0.497    

Slack (VIOLATED) :        -0.497ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.278ns  (logic 0.208ns (16.275%)  route 1.070ns (83.725%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.589     4.864    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.907    return_val[31]_i_1/O
    SLICE_X1Y95          net (fo=32, estimated)       0.481     5.388    return_val[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y95          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y95          FDRE (Setup_fdre_C_CE)      -0.148     4.891    return_val_reg[9]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.388    
  -------------------------------------------------------------------
                         slack                                 -0.497    

Slack (VIOLATED) :        -0.464ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.208ns (16.707%)  route 1.037ns (83.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.591     4.866    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.909    tmp[31]_i_1/O
    SLICE_X0Y96          net (fo=32, estimated)       0.446     5.355    tmp[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X0Y96          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X0Y96          FDRE (Setup_fdre_C_CE)      -0.148     4.891    tmp_reg[20]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                 -0.464    

Slack (VIOLATED) :        -0.464ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.208ns (16.707%)  route 1.037ns (83.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.591     4.866    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.909    tmp[31]_i_1/O
    SLICE_X0Y96          net (fo=32, estimated)       0.446     5.355    tmp[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X0Y96          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X0Y96          FDRE (Setup_fdre_C_CE)      -0.148     4.891    tmp_reg[22]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                 -0.464    

Slack (VIOLATED) :        -0.464ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.208ns (16.707%)  route 1.037ns (83.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.591     4.866    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.909    tmp[31]_i_1/O
    SLICE_X0Y96          net (fo=32, estimated)       0.446     5.355    tmp[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X0Y96          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X0Y96          FDRE (Setup_fdre_C_CE)      -0.148     4.891    tmp_reg[23]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                 -0.464    

Slack (VIOLATED) :        -0.464ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.208ns (16.707%)  route 1.037ns (83.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.591     4.866    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.909    tmp[31]_i_1/O
    SLICE_X0Y96          net (fo=32, estimated)       0.446     5.355    tmp[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X0Y96          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X0Y96          FDRE (Setup_fdre_C_CE)      -0.148     4.891    tmp_reg[25]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                 -0.464    

Slack (VIOLATED) :        -0.464ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.208ns (16.707%)  route 1.037ns (83.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.591     4.866    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.909    tmp[31]_i_1/O
    SLICE_X1Y96          net (fo=32, estimated)       0.446     5.355    tmp[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y96          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y96          FDRE (Setup_fdre_C_CE)      -0.148     4.891    tmp_reg[26]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                 -0.464    

Slack (VIOLATED) :        -0.464ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.208ns (16.707%)  route 1.037ns (83.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.591     4.866    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.909    tmp[31]_i_1/O
    SLICE_X1Y96          net (fo=32, estimated)       0.446     5.355    tmp[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y96          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y96          FDRE (Setup_fdre_C_CE)      -0.148     4.891    tmp_reg[2]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                 -0.464    

Slack (VIOLATED) :        -0.464ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.208ns (16.707%)  route 1.037ns (83.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.591     4.866    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.909    tmp[31]_i_1/O
    SLICE_X1Y96          net (fo=32, estimated)       0.446     5.355    tmp[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y96          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y96          FDRE (Setup_fdre_C_CE)      -0.148     4.891    tmp_reg[4]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                 -0.464    

Slack (VIOLATED) :        -0.464ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.208ns (16.707%)  route 1.037ns (83.293%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.591     4.866    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.909    tmp[31]_i_1/O
    SLICE_X1Y96          net (fo=32, estimated)       0.446     5.355    tmp[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y96          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y96          FDRE (Setup_fdre_C_CE)      -0.148     4.891    tmp_reg[7]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.355    
  -------------------------------------------------------------------
                         slack                                 -0.464    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.208ns (16.774%)  route 1.032ns (83.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.591     4.866    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.909    tmp[31]_i_1/O
    SLICE_X3Y98          net (fo=32, estimated)       0.441     5.350    tmp[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X3Y98          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X3Y98          FDRE (Setup_fdre_C_CE)      -0.148     4.891    tmp_reg[14]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 -0.459    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.208ns (16.774%)  route 1.032ns (83.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.591     4.866    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.909    tmp[31]_i_1/O
    SLICE_X3Y98          net (fo=32, estimated)       0.441     5.350    tmp[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X3Y98          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X3Y98          FDRE (Setup_fdre_C_CE)      -0.148     4.891    tmp_reg[15]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 -0.459    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[17]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.208ns (16.774%)  route 1.032ns (83.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.591     4.866    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.909    tmp[31]_i_1/O
    SLICE_X3Y98          net (fo=32, estimated)       0.441     5.350    tmp[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X3Y98          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X3Y98          FDRE (Setup_fdre_C_CE)      -0.148     4.891    tmp_reg[17]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 -0.459    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.208ns (16.774%)  route 1.032ns (83.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.591     4.866    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.909    tmp[31]_i_1/O
    SLICE_X3Y98          net (fo=32, estimated)       0.441     5.350    tmp[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X3Y98          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X3Y98          FDRE (Setup_fdre_C_CE)      -0.148     4.891    tmp_reg[18]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 -0.459    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            tmp_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.208ns (16.774%)  route 1.032ns (83.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.591     4.866    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.909    tmp[31]_i_1/O
    SLICE_X3Y98          net (fo=32, estimated)       0.441     5.350    tmp[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X3Y98          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X3Y98          FDRE (Setup_fdre_C_CE)      -0.148     4.891    tmp_reg[21]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 -0.459    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.208ns (16.774%)  route 1.032ns (83.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.589     4.864    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.907    return_val[31]_i_1/O
    SLICE_X1Y99          net (fo=32, estimated)       0.443     5.350    return_val[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y99          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.148     4.891    return_val_reg[5]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 -0.459    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.208ns (16.774%)  route 1.032ns (83.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.589     4.864    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.907    return_val[31]_i_1/O
    SLICE_X1Y99          net (fo=32, estimated)       0.443     5.350    return_val[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y99          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.148     4.891    return_val_reg[6]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 -0.459    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.208ns (16.774%)  route 1.032ns (83.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.589     4.864    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.907    return_val[31]_i_1/O
    SLICE_X1Y99          net (fo=32, estimated)       0.443     5.350    return_val[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y99          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.148     4.891    return_val_reg[7]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 -0.459    

Slack (VIOLATED) :        -0.459ns  (required time - arrival time)
  Source:                 FSM_sequential_cur_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Destination:            return_val_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@0.500ns period=1.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.000ns  (clk rise@1.000ns - clk rise@0.000ns)
  Data Path Delay:        1.240ns  (logic 0.208ns (16.774%)  route 1.032ns (83.226%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.786ns = ( 4.786 - 1.000 ) 
    Source Clock Delay      (SCD):    4.110ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000    
    P23                                               0.000     0.000    clk
    P23                  net (fo=0)                   0.000     0.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.767     0.767    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.901     2.668    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.761    clk_IBUF_BUFG_inst/O
    SLICE_X0Y97          net (fo=73, estimated)       1.349     4.110    clk_IBUF_BUFG
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.165     4.275    FSM_sequential_cur_state_reg[1]/Q
    SLICE_X1Y97          net (fo=11, estimated)       0.589     4.864    cur_state[1]
    SLICE_X1Y97          LUT5 (Prop_lut5_I0_O)        0.043     4.907    return_val[31]_i_1/O
    SLICE_X1Y99          net (fo=32, estimated)       0.443     5.350    return_val[31]_i_1_n_1
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        1.000     1.000    
    P23                                               0.000     1.000    clk
    P23                  net (fo=0)                   0.000     1.000    clk
    P23                  IBUF (Prop_ibuf_I_O)         0.692     1.692    clk_IBUF_inst/O
    BUFGCTRL_X0Y0        net (fo=1, estimated)        1.806     3.498    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     3.581    clk_IBUF_BUFG_inst/O
    SLICE_X1Y99          net (fo=73, estimated)       1.205     4.786    clk_IBUF_BUFG
                         clock pessimism              0.288     5.074    
                         clock uncertainty           -0.035     5.039    
    SLICE_X1Y99          FDRE (Setup_fdre_C_CE)      -0.148     4.891    return_val_reg[8]
  -------------------------------------------------------------------
                         required time                          4.891    
                         arrival time                          -5.350    
  -------------------------------------------------------------------
                         slack                                 -0.459    




