{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 27, "design__inferred_latch__count": 0, "design__instance__count": 3037, "design__instance__area": 23927.9, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 17, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.004114816896617413, "power__switching__total": 0.004969882778823376, "power__leakage__total": 2.7990740392169755e-08, "power__total": 0.009084727615118027, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.2720926616587465, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2748841509996615, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.32098818955815234, "timing__setup__ws__corner:nom_tt_025C_1v80": 16.13459989059862, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.320988, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 16.1346, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 19, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 17, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.282340242510463, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2858768580554288, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8898628752401274, "timing__setup__ws__corner:nom_ss_100C_1v60": 5.770035279558051, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.889863, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 5.770035, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 17, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.26722758096051835, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.26965300200428566, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.10597856225892201, "timing__setup__ws__corner:nom_ff_n40C_1v95": 20.018501201094814, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.112996, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 20.018501, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 19, "design__max_fanout_violation__count": 17, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.26500388744603065, "clock__skew__worst_setup": 0.26698410904433223, "timing__hold__ws": 0.09997403188271958, "timing__setup__ws": 5.555964734430759, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.111297, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 5.555965, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 240.69 251.41", "design__core__bbox": "5.52 10.88 235.06 239.36", "design__io": 262, "design__die__area": 60511.9, "design__core__area": 52445.3, "design__instance__count__stdcell": 3768, "design__instance__area__stdcell": 24842.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.473685, "design__instance__utilization__stdcell": 0.473685, "design__rows": 84, "design__rows:unithd": 84, "design__sites": 41916, "design__sites:unithd": 41916, "design__instance__count__class:buffer": 190, "design__instance__area__class:buffer": 927.139, "design__instance__count__class:inverter": 233, "design__instance__area__class:inverter": 874.589, "design__instance__count__class:sequential_cell": 179, "design__instance__area__class:sequential_cell": 4508.07, "design__instance__count__class:multi_input_combinational_cell": 1784, "design__instance__area__class:multi_input_combinational_cell": 13371.6, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 260, "design__io__hpwl": 20476397, "design__instance__count__class:timing_repair_buffer": 618, "design__instance__area__class:timing_repair_buffer": 3813.66, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 74813.1, "design__violations": 0, "design__instance__count__class:clock_buffer": 20, "design__instance__area__class:clock_buffer": 286.525, "design__instance__count__class:clock_inverter": 12, "design__instance__area__class:clock_inverter": 143.888, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 147, "antenna__violating__nets": 3, "antenna__violating__pins": 3, "route__antenna_violation__count": 3, "antenna_diodes_count": 1, "design__instance__count__class:antenna_cell": 1, "design__instance__area__class:antenna_cell": 2.5024, "route__net": 3216, "route__net__special": 2, "route__drc_errors__iter:0": 1002, "route__wirelength__iter:0": 78738, "route__drc_errors__iter:1": 604, "route__wirelength__iter:1": 77903, "route__drc_errors__iter:2": 565, "route__wirelength__iter:2": 77863, "route__drc_errors__iter:3": 88, "route__wirelength__iter:3": 77860, "route__drc_errors__iter:4": 12, "route__wirelength__iter:4": 77854, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 77854, "route__drc_errors": 0, "route__wirelength": 77854, "route__vias": 18970, "route__vias__singlecut": 18970, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 798.38, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 17, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2696715982404741, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.2718643997984279, "timing__hold__ws__corner:min_tt_025C_1v80": 0.319026758485074, "timing__setup__ws__corner:min_tt_025C_1v80": 16.24396130250925, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.319027, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 16.243961, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 13, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 17, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2788123977276399, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.281719183732923, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8869876195696353, "timing__setup__ws__corner:min_ss_100C_1v60": 5.96084620757241, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.886988, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 5.960846, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 17, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.26500388744603065, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.26698410904433223, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10751022598701328, "timing__setup__ws__corner:min_ff_n40C_1v95": 20.090162990736633, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.111297, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 20.090162, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 17, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.27573630270631305, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.2794055899064737, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3196921706737022, "timing__setup__ws__corner:max_tt_025C_1v80": 16.013987034149018, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.32392, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 16.013987, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 19, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 17, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.28640954307770927, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.29099298794220047, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8948052552186312, "timing__setup__ws__corner:max_ss_100C_1v60": 5.555964734430759, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.894805, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 5.555965, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 15, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 17, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2703151390348986, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.2739128168479457, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.09997403188271958, "timing__setup__ws__corner:max_ff_n40C_1v95": 19.942515758783614, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.114631, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 19.942516, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.79892, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79967, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.00108467, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0013617, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 0.000319972, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.0013617, "design_powergrid__voltage__worst": 0.0013617, "design_powergrid__voltage__worst__net:VPWR": 1.79892, "design_powergrid__drop__worst": 0.0013617, "design_powergrid__drop__worst__net:VPWR": 0.00108467, "design_powergrid__voltage__worst__net:VGND": 0.0013617, "design_powergrid__drop__worst__net:VGND": 0.0013617, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000329, "ir__drop__worst": 0.00108, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}