module shift_reg(
	input [3:0] data_in,
	input btn,
	input clk,
	output reg [3:0] data_out);
	
	reg flag = 0;
	
	always@(posedge clk) begin
	
	end
endmodule 