
*** Running vivado
    with args -log CPU.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CPU.tcl



****** Vivado v2022.2.2 (64-bit)
  **** SW Build 3788238 on Tue Feb 21 20:00:34 MST 2023
  **** IP Build 3783773 on Tue Feb 21 23:41:56 MST 2023
    ** Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.

source CPU.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 412.777 ; gain = 90.742
Command: read_checkpoint -auto_incremental -incremental D:/Workspaces/Verilog/Pipelined/Pipelined.srcs/utils_1/imports/synth_1/CPU.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from D:/Workspaces/Verilog/Pipelined/Pipelined.srcs/utils_1/imports/synth_1/CPU.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top CPU -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 8572
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [D:/Programs/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
WARNING: [Synth 8-11065] parameter 'AND' becomes localparam in 'ALU' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/ALU.v:13]
WARNING: [Synth 8-11065] parameter 'EXOR' becomes localparam in 'ALU' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/ALU.v:14]
WARNING: [Synth 8-11065] parameter 'SubtractionAB' becomes localparam in 'ALU' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/ALU.v:15]
WARNING: [Synth 8-11065] parameter 'SubtractionBA' becomes localparam in 'ALU' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/ALU.v:16]
WARNING: [Synth 8-11065] parameter 'Addition' becomes localparam in 'ALU' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/ALU.v:17]
WARNING: [Synth 8-11065] parameter 'Addition_Carry' becomes localparam in 'ALU' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/ALU.v:18]
WARNING: [Synth 8-11065] parameter 'SubtractionAB_Carry' becomes localparam in 'ALU' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/ALU.v:19]
WARNING: [Synth 8-11065] parameter 'SubtractionBA_Carry' becomes localparam in 'ALU' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/ALU.v:20]
WARNING: [Synth 8-11065] parameter 'ORR' becomes localparam in 'ALU' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/ALU.v:21]
WARNING: [Synth 8-11065] parameter 'Move' becomes localparam in 'ALU' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/ALU.v:22]
WARNING: [Synth 8-11065] parameter 'Bit_Clear' becomes localparam in 'ALU' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/ALU.v:23]
WARNING: [Synth 8-11065] parameter 'Move_Not' becomes localparam in 'ALU' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/ALU.v:24]
WARNING: [Synth 8-11065] parameter 'CMD_ADD' becomes localparam in 'Controller' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/Controller.v:52]
WARNING: [Synth 8-11065] parameter 'CMD_SUB' becomes localparam in 'Controller' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/Controller.v:53]
WARNING: [Synth 8-11065] parameter 'CMD_AND' becomes localparam in 'Controller' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/Controller.v:54]
WARNING: [Synth 8-11065] parameter 'CMD_ORR' becomes localparam in 'Controller' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/Controller.v:55]
WARNING: [Synth 8-11065] parameter 'CMD_MOV' becomes localparam in 'Controller' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/Controller.v:56]
WARNING: [Synth 8-11065] parameter 'CMD_CMP' becomes localparam in 'Controller' with formal parameter declaration list [D:/Workspaces/Verilog/Pipelined/Controller.v:57]
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 852.434 ; gain = 408.008
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CPU' [D:/Workspaces/Verilog/Pipelined/CPU.v:1]
INFO: [Synth 8-6157] synthesizing module 'Controller' [D:/Workspaces/Verilog/Pipelined/Controller.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (0#1) [D:/Workspaces/Verilog/Pipelined/Controller.v:1]
INFO: [Synth 8-6157] synthesizing module 'Datapath' [D:/Workspaces/Verilog/Pipelined/Datapath.v:20]
INFO: [Synth 8-6157] synthesizing module 'Constant0' [D:/Workspaces/Verilog/Pipelined/Constant.v:17]
INFO: [Synth 8-6155] done synthesizing module 'Constant0' (0#1) [D:/Workspaces/Verilog/Pipelined/Constant.v:17]
INFO: [Synth 8-6157] synthesizing module 'IMem' [D:/Workspaces/Verilog/Pipelined/Instruction_memory.v:1]
	Parameter BYTE_SIZE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_data.txt' is read successfully [D:/Workspaces/Verilog/Pipelined/Instruction_memory.v:13]
INFO: [Synth 8-6155] done synthesizing module 'IMem' (0#1) [D:/Workspaces/Verilog/Pipelined/Instruction_memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'Adder' [D:/Workspaces/Verilog/Pipelined/Adder.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Adder' (0#1) [D:/Workspaces/Verilog/Pipelined/Adder.v:1]
INFO: [Synth 8-6157] synthesizing module 'Constant4' [D:/Workspaces/Verilog/Pipelined/Constant.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Constant4' (0#1) [D:/Workspaces/Verilog/Pipelined/Constant.v:9]
INFO: [Synth 8-6157] synthesizing module 'DP_WB' [D:/Workspaces/Verilog/Pipelined/Pipeline.v:83]
INFO: [Synth 8-6155] done synthesizing module 'DP_WB' (0#1) [D:/Workspaces/Verilog/Pipelined/Pipeline.v:83]
INFO: [Synth 8-6157] synthesizing module 'Extender' [D:/Workspaces/Verilog/Pipelined/Extender.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Extender' (0#1) [D:/Workspaces/Verilog/Pipelined/Extender.v:1]
WARNING: [Synth 8-7071] port 'select' of module 'Extender' is unconnected for instance 'b2v_inst14' [D:/Workspaces/Verilog/Pipelined/Datapath.v:131]
WARNING: [Synth 8-7023] instance 'b2v_inst14' of module 'Extender' has 3 connections declared, but only 2 given [D:/Workspaces/Verilog/Pipelined/Datapath.v:131]
INFO: [Synth 8-6157] synthesizing module 'Mux_2to1' [D:/Workspaces/Verilog/Pipelined/Mux_2to1.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_2to1' (0#1) [D:/Workspaces/Verilog/Pipelined/Mux_2to1.v:1]
INFO: [Synth 8-6157] synthesizing module 'ALU' [D:/Workspaces/Verilog/Pipelined/ALU.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ALU' (0#1) [D:/Workspaces/Verilog/Pipelined/ALU.v:1]
INFO: [Synth 8-6157] synthesizing module 'DMem' [D:/Workspaces/Verilog/Pipelined/Memory.v:1]
	Parameter BYTE_SIZE bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3876] $readmem data file 'mem_data.txt' is read successfully [D:/Workspaces/Verilog/Pipelined/Memory.v:15]
INFO: [Synth 8-6155] done synthesizing module 'DMem' (0#1) [D:/Workspaces/Verilog/Pipelined/Memory.v:1]
INFO: [Synth 8-6157] synthesizing module 'DP_IF' [D:/Workspaces/Verilog/Pipelined/Pipeline.v:1]
INFO: [Synth 8-6155] done synthesizing module 'DP_IF' (0#1) [D:/Workspaces/Verilog/Pipelined/Pipeline.v:1]
INFO: [Synth 8-6157] synthesizing module 'Constant15' [D:/Workspaces/Verilog/Pipelined/Constant.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Constant15' (0#1) [D:/Workspaces/Verilog/Pipelined/Constant.v:1]
INFO: [Synth 8-6157] synthesizing module 'DP_ID' [D:/Workspaces/Verilog/Pipelined/Pipeline.v:20]
INFO: [Synth 8-6155] done synthesizing module 'DP_ID' (0#1) [D:/Workspaces/Verilog/Pipelined/Pipeline.v:20]
INFO: [Synth 8-6157] synthesizing module 'DP_EX' [D:/Workspaces/Verilog/Pipelined/Pipeline.v:44]
INFO: [Synth 8-6155] done synthesizing module 'DP_EX' (0#1) [D:/Workspaces/Verilog/Pipelined/Pipeline.v:44]
INFO: [Synth 8-6157] synthesizing module 'DP_MEM' [D:/Workspaces/Verilog/Pipelined/Pipeline.v:65]
INFO: [Synth 8-6155] done synthesizing module 'DP_MEM' (0#1) [D:/Workspaces/Verilog/Pipelined/Pipeline.v:65]
INFO: [Synth 8-6157] synthesizing module 'Mux_2to1__parameterized0' [D:/Workspaces/Verilog/Pipelined/Mux_2to1.v:1]
	Parameter WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Mux_2to1__parameterized0' (0#1) [D:/Workspaces/Verilog/Pipelined/Mux_2to1.v:1]
INFO: [Synth 8-6157] synthesizing module 'Register_file' [D:/Workspaces/Verilog/Pipelined/Register_file.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'Register_sync_rw' [D:/Workspaces/Verilog/Pipelined/Register_sync_rw.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'Register_sync_rw' (0#1) [D:/Workspaces/Verilog/Pipelined/Register_sync_rw.v:1]
INFO: [Synth 8-6157] synthesizing module 'Decoder_4to16' [D:/Workspaces/Verilog/Pipelined/Decoder_4to16.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Decoder_4to16' (0#1) [D:/Workspaces/Verilog/Pipelined/Decoder_4to16.v:1]
WARNING: [Synth 8-689] width (15) of port connection 'OUT' does not match port width (16) of module 'Decoder_4to16' [D:/Workspaces/Verilog/Pipelined/Register_file.v:19]
INFO: [Synth 8-6157] synthesizing module 'Mux_16to1' [D:/Workspaces/Verilog/Pipelined/Mux_16to1.v:1]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [D:/Workspaces/Verilog/Pipelined/Mux_16to1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Mux_16to1' (0#1) [D:/Workspaces/Verilog/Pipelined/Mux_16to1.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Register_file' (0#1) [D:/Workspaces/Verilog/Pipelined/Register_file.v:1]
INFO: [Synth 8-6155] done synthesizing module 'Datapath' (0#1) [D:/Workspaces/Verilog/Pipelined/Datapath.v:20]
INFO: [Synth 8-6155] done synthesizing module 'CPU' (0#1) [D:/Workspaces/Verilog/Pipelined/CPU.v:1]
WARNING: [Synth 8-3848] Net CondE in module/entity Controller does not have driver. [D:/Workspaces/Verilog/Pipelined/Controller.v:37]
WARNING: [Synth 8-4767] Trying to implement RAM 'mem_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "mem_reg" dissolved into registers
WARNING: [Synth 8-7129] Port reset in module DP_MEM is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module DP_EX is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module DP_ID is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module DP_WB is either unconnected or has no load
WARNING: [Synth 8-7129] Port CondE in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rd[3] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rd[2] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rd[1] in module Controller is either unconnected or has no load
WARNING: [Synth 8-7129] Port Rd[0] in module Controller is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 1911.059 ; gain = 1466.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1911.059 ; gain = 1466.633
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 1911.059 ; gain = 1466.633
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:08:27 ; elapsed = 00:08:31 . Memory (MB): peak = 2296.492 ; gain = 1852.066
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   33 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 1     
	   3 Input   32 Bit       Adders := 2     
	   4 Input   32 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 3     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 23    
	               24 Bit    Registers := 1     
	                8 Bit    Registers := 4096  
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 22    
+---Muxes : 
	   2 Input   32 Bit        Muxes := 3     
	   2 Input   24 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 2296  
	   2 Input    8 Bit        Muxes := 4092  
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    2 Bit        Muxes := 247   
	   4 Input    1 Bit        Muxes := 1029  
	   2 Input    1 Bit        Muxes := 4096  
	   5 Input    1 Bit        Muxes := 3040  
	  13 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:10:39 ; elapsed = 00:11:13 . Memory (MB): peak = 2326.289 ; gain = 1881.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|IMem        | mem        | 4096x1        | LUT            | 
|IMem        | mem        | 4096x1        | LUT            | 
|IMem        | mem        | 4096x1        | LUT            | 
|IMem        | mem        | 4096x1        | LUT            | 
|IMem        | p_0_out    | 4096x1        | LUT            | 
|IMem        | p_0_out    | 4096x1        | LUT            | 
|IMem        | p_0_out    | 4096x1        | LUT            | 
|IMem        | p_0_out    | 4096x1        | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:10:43 ; elapsed = 00:11:17 . Memory (MB): peak = 2326.289 ; gain = 1881.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:10:43 ; elapsed = 00:11:17 . Memory (MB): peak = 2326.289 ; gain = 1881.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:10:48 ; elapsed = 00:11:23 . Memory (MB): peak = 2326.289 ; gain = 1881.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:10:48 ; elapsed = 00:11:23 . Memory (MB): peak = 2326.289 ; gain = 1881.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:10:48 ; elapsed = 00:11:23 . Memory (MB): peak = 2326.289 ; gain = 1881.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:10:48 ; elapsed = 00:11:23 . Memory (MB): peak = 2326.289 ; gain = 1881.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:10:48 ; elapsed = 00:11:23 . Memory (MB): peak = 2326.289 ; gain = 1881.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:10:48 ; elapsed = 00:11:23 . Memory (MB): peak = 2326.289 ; gain = 1881.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     8|
|3     |LUT1   |     1|
|4     |FDCE   |    30|
|5     |IBUF   |     2|
|6     |OBUF   |    32|
+------+-------+------+

Report Instance Areas: 
+------+---------------+---------+------+
|      |Instance       |Module   |Cells |
+------+---------------+---------+------+
|1     |top            |         |    74|
|2     |  datapath     |Datapath |    39|
|3     |    b2v_inst10 |Adder    |     8|
|4     |    b2v_inst2  |DP_IF    |    31|
+------+---------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:10:48 ; elapsed = 00:11:23 . Memory (MB): peak = 2326.289 ; gain = 1881.863
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 34 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:10:48 ; elapsed = 00:11:23 . Memory (MB): peak = 2326.289 ; gain = 1881.863
Synthesis Optimization Complete : Time (s): cpu = 00:10:48 ; elapsed = 00:11:23 . Memory (MB): peak = 2326.289 ; gain = 1881.863
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2326.289 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2326.289 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: d70f1faf
INFO: [Common 17-83] Releasing license: Synthesis
64 Infos, 34 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:10:51 ; elapsed = 00:11:27 . Memory (MB): peak = 2326.289 ; gain = 1889.648
INFO: [Common 17-1381] The checkpoint 'D:/Workspaces/Verilog/Pipelined/Pipelined.runs/synth_1/CPU.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CPU_utilization_synth.rpt -pb CPU_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jun  2 18:03:38 2023...
