
4- LED_Blanking-LL.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000b58  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000d30  08000d30  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000d30  08000d30  00002004  2**0
                  CONTENTS, READONLY
  4 .ARM          00000000  08000d30  08000d30  00002004  2**0
                  CONTENTS, READONLY
  5 .preinit_array 00000000  08000d30  08000d30  00002004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000d30  08000d30  00001d30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08000d34  08000d34  00001d34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000004  20000000  08000d38  00002000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000004  08000d3c  00002004  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000020  08000d3c  00002020  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00002004  2**0
                  CONTENTS, READONLY
 12 .debug_info   00002e44  00000000  00000000  00002034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000913  00000000  00000000  00004e78  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000320  00000000  00000000  00005790  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000242  00000000  00000000  00005ab0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001d984  00000000  00000000  00005cf2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002a4e  00000000  00000000  00023676  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ad81b  00000000  00000000  000260c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000d38df  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000b90  00000000  00000000  000d3924  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 000000b5  00000000  00000000  000d44b4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000004 	.word	0x20000004
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08000d18 	.word	0x08000d18

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000008 	.word	0x20000008
 8000214:	08000d18 	.word	0x08000d18

08000218 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000218:	b480      	push	{r7}
 800021a:	b085      	sub	sp, #20
 800021c:	af00      	add	r7, sp, #0
 800021e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000220:	687b      	ldr	r3, [r7, #4]
 8000222:	f003 0307 	and.w	r3, r3, #7
 8000226:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000228:	4b0c      	ldr	r3, [pc, #48]	@ (800025c <__NVIC_SetPriorityGrouping+0x44>)
 800022a:	68db      	ldr	r3, [r3, #12]
 800022c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800022e:	68ba      	ldr	r2, [r7, #8]
 8000230:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000234:	4013      	ands	r3, r2
 8000236:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000238:	68fb      	ldr	r3, [r7, #12]
 800023a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800023c:	68bb      	ldr	r3, [r7, #8]
 800023e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000240:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000244:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000248:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800024a:	4a04      	ldr	r2, [pc, #16]	@ (800025c <__NVIC_SetPriorityGrouping+0x44>)
 800024c:	68bb      	ldr	r3, [r7, #8]
 800024e:	60d3      	str	r3, [r2, #12]
}
 8000250:	bf00      	nop
 8000252:	3714      	adds	r7, #20
 8000254:	46bd      	mov	sp, r7
 8000256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800025a:	4770      	bx	lr
 800025c:	e000ed00 	.word	0xe000ed00

08000260 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000260:	b480      	push	{r7}
 8000262:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000264:	4b04      	ldr	r3, [pc, #16]	@ (8000278 <__NVIC_GetPriorityGrouping+0x18>)
 8000266:	68db      	ldr	r3, [r3, #12]
 8000268:	0a1b      	lsrs	r3, r3, #8
 800026a:	f003 0307 	and.w	r3, r3, #7
}
 800026e:	4618      	mov	r0, r3
 8000270:	46bd      	mov	sp, r7
 8000272:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000276:	4770      	bx	lr
 8000278:	e000ed00 	.word	0xe000ed00

0800027c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800027c:	b480      	push	{r7}
 800027e:	b083      	sub	sp, #12
 8000280:	af00      	add	r7, sp, #0
 8000282:	4603      	mov	r3, r0
 8000284:	6039      	str	r1, [r7, #0]
 8000286:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000288:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800028c:	2b00      	cmp	r3, #0
 800028e:	db0a      	blt.n	80002a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000290:	683b      	ldr	r3, [r7, #0]
 8000292:	b2da      	uxtb	r2, r3
 8000294:	490c      	ldr	r1, [pc, #48]	@ (80002c8 <__NVIC_SetPriority+0x4c>)
 8000296:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800029a:	0112      	lsls	r2, r2, #4
 800029c:	b2d2      	uxtb	r2, r2
 800029e:	440b      	add	r3, r1
 80002a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80002a4:	e00a      	b.n	80002bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80002a6:	683b      	ldr	r3, [r7, #0]
 80002a8:	b2da      	uxtb	r2, r3
 80002aa:	4908      	ldr	r1, [pc, #32]	@ (80002cc <__NVIC_SetPriority+0x50>)
 80002ac:	79fb      	ldrb	r3, [r7, #7]
 80002ae:	f003 030f 	and.w	r3, r3, #15
 80002b2:	3b04      	subs	r3, #4
 80002b4:	0112      	lsls	r2, r2, #4
 80002b6:	b2d2      	uxtb	r2, r2
 80002b8:	440b      	add	r3, r1
 80002ba:	761a      	strb	r2, [r3, #24]
}
 80002bc:	bf00      	nop
 80002be:	370c      	adds	r7, #12
 80002c0:	46bd      	mov	sp, r7
 80002c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002c6:	4770      	bx	lr
 80002c8:	e000e100 	.word	0xe000e100
 80002cc:	e000ed00 	.word	0xe000ed00

080002d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80002d0:	b480      	push	{r7}
 80002d2:	b089      	sub	sp, #36	@ 0x24
 80002d4:	af00      	add	r7, sp, #0
 80002d6:	60f8      	str	r0, [r7, #12]
 80002d8:	60b9      	str	r1, [r7, #8]
 80002da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80002dc:	68fb      	ldr	r3, [r7, #12]
 80002de:	f003 0307 	and.w	r3, r3, #7
 80002e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80002e4:	69fb      	ldr	r3, [r7, #28]
 80002e6:	f1c3 0307 	rsb	r3, r3, #7
 80002ea:	2b04      	cmp	r3, #4
 80002ec:	bf28      	it	cs
 80002ee:	2304      	movcs	r3, #4
 80002f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80002f2:	69fb      	ldr	r3, [r7, #28]
 80002f4:	3304      	adds	r3, #4
 80002f6:	2b06      	cmp	r3, #6
 80002f8:	d902      	bls.n	8000300 <NVIC_EncodePriority+0x30>
 80002fa:	69fb      	ldr	r3, [r7, #28]
 80002fc:	3b03      	subs	r3, #3
 80002fe:	e000      	b.n	8000302 <NVIC_EncodePriority+0x32>
 8000300:	2300      	movs	r3, #0
 8000302:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000304:	f04f 32ff 	mov.w	r2, #4294967295
 8000308:	69bb      	ldr	r3, [r7, #24]
 800030a:	fa02 f303 	lsl.w	r3, r2, r3
 800030e:	43da      	mvns	r2, r3
 8000310:	68bb      	ldr	r3, [r7, #8]
 8000312:	401a      	ands	r2, r3
 8000314:	697b      	ldr	r3, [r7, #20]
 8000316:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000318:	f04f 31ff 	mov.w	r1, #4294967295
 800031c:	697b      	ldr	r3, [r7, #20]
 800031e:	fa01 f303 	lsl.w	r3, r1, r3
 8000322:	43d9      	mvns	r1, r3
 8000324:	687b      	ldr	r3, [r7, #4]
 8000326:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000328:	4313      	orrs	r3, r2
         );
}
 800032a:	4618      	mov	r0, r3
 800032c:	3724      	adds	r7, #36	@ 0x24
 800032e:	46bd      	mov	sp, r7
 8000330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000334:	4770      	bx	lr
	...

08000338 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8000338:	b480      	push	{r7}
 800033a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 800033c:	4b05      	ldr	r3, [pc, #20]	@ (8000354 <LL_RCC_HSI_Enable+0x1c>)
 800033e:	681b      	ldr	r3, [r3, #0]
 8000340:	4a04      	ldr	r2, [pc, #16]	@ (8000354 <LL_RCC_HSI_Enable+0x1c>)
 8000342:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000346:	6013      	str	r3, [r2, #0]
}
 8000348:	bf00      	nop
 800034a:	46bd      	mov	sp, r7
 800034c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000350:	4770      	bx	lr
 8000352:	bf00      	nop
 8000354:	40021000 	.word	0x40021000

08000358 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8000358:	b480      	push	{r7}
 800035a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800035c:	4b07      	ldr	r3, [pc, #28]	@ (800037c <LL_RCC_HSI_IsReady+0x24>)
 800035e:	681b      	ldr	r3, [r3, #0]
 8000360:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8000364:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8000368:	d101      	bne.n	800036e <LL_RCC_HSI_IsReady+0x16>
 800036a:	2301      	movs	r3, #1
 800036c:	e000      	b.n	8000370 <LL_RCC_HSI_IsReady+0x18>
 800036e:	2300      	movs	r3, #0
}
 8000370:	4618      	mov	r0, r3
 8000372:	46bd      	mov	sp, r7
 8000374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000378:	4770      	bx	lr
 800037a:	bf00      	nop
 800037c:	40021000 	.word	0x40021000

08000380 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8000380:	b480      	push	{r7}
 8000382:	b083      	sub	sp, #12
 8000384:	af00      	add	r7, sp, #0
 8000386:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8000388:	4b07      	ldr	r3, [pc, #28]	@ (80003a8 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800038a:	685b      	ldr	r3, [r3, #4]
 800038c:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8000390:	687b      	ldr	r3, [r7, #4]
 8000392:	061b      	lsls	r3, r3, #24
 8000394:	4904      	ldr	r1, [pc, #16]	@ (80003a8 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8000396:	4313      	orrs	r3, r2
 8000398:	604b      	str	r3, [r1, #4]
}
 800039a:	bf00      	nop
 800039c:	370c      	adds	r7, #12
 800039e:	46bd      	mov	sp, r7
 80003a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003a4:	4770      	bx	lr
 80003a6:	bf00      	nop
 80003a8:	40021000 	.word	0x40021000

080003ac <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80003ac:	b480      	push	{r7}
 80003ae:	b083      	sub	sp, #12
 80003b0:	af00      	add	r7, sp, #0
 80003b2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80003b4:	4b06      	ldr	r3, [pc, #24]	@ (80003d0 <LL_RCC_SetSysClkSource+0x24>)
 80003b6:	689b      	ldr	r3, [r3, #8]
 80003b8:	f023 0203 	bic.w	r2, r3, #3
 80003bc:	4904      	ldr	r1, [pc, #16]	@ (80003d0 <LL_RCC_SetSysClkSource+0x24>)
 80003be:	687b      	ldr	r3, [r7, #4]
 80003c0:	4313      	orrs	r3, r2
 80003c2:	608b      	str	r3, [r1, #8]
}
 80003c4:	bf00      	nop
 80003c6:	370c      	adds	r7, #12
 80003c8:	46bd      	mov	sp, r7
 80003ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003ce:	4770      	bx	lr
 80003d0:	40021000 	.word	0x40021000

080003d4 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80003d4:	b480      	push	{r7}
 80003d6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80003d8:	4b04      	ldr	r3, [pc, #16]	@ (80003ec <LL_RCC_GetSysClkSource+0x18>)
 80003da:	689b      	ldr	r3, [r3, #8]
 80003dc:	f003 030c 	and.w	r3, r3, #12
}
 80003e0:	4618      	mov	r0, r3
 80003e2:	46bd      	mov	sp, r7
 80003e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003e8:	4770      	bx	lr
 80003ea:	bf00      	nop
 80003ec:	40021000 	.word	0x40021000

080003f0 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 80003f0:	b480      	push	{r7}
 80003f2:	b083      	sub	sp, #12
 80003f4:	af00      	add	r7, sp, #0
 80003f6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 80003f8:	4b06      	ldr	r3, [pc, #24]	@ (8000414 <LL_RCC_SetAHBPrescaler+0x24>)
 80003fa:	689b      	ldr	r3, [r3, #8]
 80003fc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8000400:	4904      	ldr	r1, [pc, #16]	@ (8000414 <LL_RCC_SetAHBPrescaler+0x24>)
 8000402:	687b      	ldr	r3, [r7, #4]
 8000404:	4313      	orrs	r3, r2
 8000406:	608b      	str	r3, [r1, #8]
}
 8000408:	bf00      	nop
 800040a:	370c      	adds	r7, #12
 800040c:	46bd      	mov	sp, r7
 800040e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000412:	4770      	bx	lr
 8000414:	40021000 	.word	0x40021000

08000418 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 8000418:	b480      	push	{r7}
 800041a:	b083      	sub	sp, #12
 800041c:	af00      	add	r7, sp, #0
 800041e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8000420:	4b06      	ldr	r3, [pc, #24]	@ (800043c <LL_RCC_SetAPB1Prescaler+0x24>)
 8000422:	689b      	ldr	r3, [r3, #8]
 8000424:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8000428:	4904      	ldr	r1, [pc, #16]	@ (800043c <LL_RCC_SetAPB1Prescaler+0x24>)
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	4313      	orrs	r3, r2
 800042e:	608b      	str	r3, [r1, #8]
}
 8000430:	bf00      	nop
 8000432:	370c      	adds	r7, #12
 8000434:	46bd      	mov	sp, r7
 8000436:	f85d 7b04 	ldr.w	r7, [sp], #4
 800043a:	4770      	bx	lr
 800043c:	40021000 	.word	0x40021000

08000440 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8000440:	b480      	push	{r7}
 8000442:	b083      	sub	sp, #12
 8000444:	af00      	add	r7, sp, #0
 8000446:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8000448:	4b06      	ldr	r3, [pc, #24]	@ (8000464 <LL_RCC_SetAPB2Prescaler+0x24>)
 800044a:	689b      	ldr	r3, [r3, #8]
 800044c:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8000450:	4904      	ldr	r1, [pc, #16]	@ (8000464 <LL_RCC_SetAPB2Prescaler+0x24>)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	4313      	orrs	r3, r2
 8000456:	608b      	str	r3, [r1, #8]
}
 8000458:	bf00      	nop
 800045a:	370c      	adds	r7, #12
 800045c:	46bd      	mov	sp, r7
 800045e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000462:	4770      	bx	lr
 8000464:	40021000 	.word	0x40021000

08000468 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8000468:	b480      	push	{r7}
 800046a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 800046c:	4b05      	ldr	r3, [pc, #20]	@ (8000484 <LL_RCC_PLL_Enable+0x1c>)
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	4a04      	ldr	r2, [pc, #16]	@ (8000484 <LL_RCC_PLL_Enable+0x1c>)
 8000472:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000476:	6013      	str	r3, [r2, #0]
}
 8000478:	bf00      	nop
 800047a:	46bd      	mov	sp, r7
 800047c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000480:	4770      	bx	lr
 8000482:	bf00      	nop
 8000484:	40021000 	.word	0x40021000

08000488 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8000488:	b480      	push	{r7}
 800048a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800048c:	4b07      	ldr	r3, [pc, #28]	@ (80004ac <LL_RCC_PLL_IsReady+0x24>)
 800048e:	681b      	ldr	r3, [r3, #0]
 8000490:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8000494:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8000498:	d101      	bne.n	800049e <LL_RCC_PLL_IsReady+0x16>
 800049a:	2301      	movs	r3, #1
 800049c:	e000      	b.n	80004a0 <LL_RCC_PLL_IsReady+0x18>
 800049e:	2300      	movs	r3, #0
}
 80004a0:	4618      	mov	r0, r3
 80004a2:	46bd      	mov	sp, r7
 80004a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop
 80004ac:	40021000 	.word	0x40021000

080004b0 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b085      	sub	sp, #20
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	60f8      	str	r0, [r7, #12]
 80004b8:	60b9      	str	r1, [r7, #8]
 80004ba:	607a      	str	r2, [r7, #4]
 80004bc:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 80004be:	4b0a      	ldr	r3, [pc, #40]	@ (80004e8 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80004c0:	68da      	ldr	r2, [r3, #12]
 80004c2:	4b0a      	ldr	r3, [pc, #40]	@ (80004ec <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 80004c4:	4013      	ands	r3, r2
 80004c6:	68f9      	ldr	r1, [r7, #12]
 80004c8:	68ba      	ldr	r2, [r7, #8]
 80004ca:	4311      	orrs	r1, r2
 80004cc:	687a      	ldr	r2, [r7, #4]
 80004ce:	0212      	lsls	r2, r2, #8
 80004d0:	4311      	orrs	r1, r2
 80004d2:	683a      	ldr	r2, [r7, #0]
 80004d4:	430a      	orrs	r2, r1
 80004d6:	4904      	ldr	r1, [pc, #16]	@ (80004e8 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 80004d8:	4313      	orrs	r3, r2
 80004da:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 80004dc:	bf00      	nop
 80004de:	3714      	adds	r7, #20
 80004e0:	46bd      	mov	sp, r7
 80004e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004e6:	4770      	bx	lr
 80004e8:	40021000 	.word	0x40021000
 80004ec:	f9ff800c 	.word	0xf9ff800c

080004f0 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 80004f0:	b480      	push	{r7}
 80004f2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 80004f4:	4b05      	ldr	r3, [pc, #20]	@ (800050c <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80004f6:	68db      	ldr	r3, [r3, #12]
 80004f8:	4a04      	ldr	r2, [pc, #16]	@ (800050c <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 80004fa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80004fe:	60d3      	str	r3, [r2, #12]
}
 8000500:	bf00      	nop
 8000502:	46bd      	mov	sp, r7
 8000504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000508:	4770      	bx	lr
 800050a:	bf00      	nop
 800050c:	40021000 	.word	0x40021000

08000510 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000510:	b480      	push	{r7}
 8000512:	b085      	sub	sp, #20
 8000514:	af00      	add	r7, sp, #0
 8000516:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000518:	4b08      	ldr	r3, [pc, #32]	@ (800053c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800051a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800051c:	4907      	ldr	r1, [pc, #28]	@ (800053c <LL_AHB2_GRP1_EnableClock+0x2c>)
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	4313      	orrs	r3, r2
 8000522:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000524:	4b05      	ldr	r3, [pc, #20]	@ (800053c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8000526:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000528:	687b      	ldr	r3, [r7, #4]
 800052a:	4013      	ands	r3, r2
 800052c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800052e:	68fb      	ldr	r3, [r7, #12]
}
 8000530:	bf00      	nop
 8000532:	3714      	adds	r7, #20
 8000534:	46bd      	mov	sp, r7
 8000536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053a:	4770      	bx	lr
 800053c:	40021000 	.word	0x40021000

08000540 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000540:	b480      	push	{r7}
 8000542:	b085      	sub	sp, #20
 8000544:	af00      	add	r7, sp, #0
 8000546:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000548:	4b08      	ldr	r3, [pc, #32]	@ (800056c <LL_APB1_GRP1_EnableClock+0x2c>)
 800054a:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800054c:	4907      	ldr	r1, [pc, #28]	@ (800056c <LL_APB1_GRP1_EnableClock+0x2c>)
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	4313      	orrs	r3, r2
 8000552:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000554:	4b05      	ldr	r3, [pc, #20]	@ (800056c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000556:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8000558:	687b      	ldr	r3, [r7, #4]
 800055a:	4013      	ands	r3, r2
 800055c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800055e:	68fb      	ldr	r3, [r7, #12]
}
 8000560:	bf00      	nop
 8000562:	3714      	adds	r7, #20
 8000564:	46bd      	mov	sp, r7
 8000566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800056a:	4770      	bx	lr
 800056c:	40021000 	.word	0x40021000

08000570 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000570:	b480      	push	{r7}
 8000572:	b085      	sub	sp, #20
 8000574:	af00      	add	r7, sp, #0
 8000576:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000578:	4b08      	ldr	r3, [pc, #32]	@ (800059c <LL_APB2_GRP1_EnableClock+0x2c>)
 800057a:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800057c:	4907      	ldr	r1, [pc, #28]	@ (800059c <LL_APB2_GRP1_EnableClock+0x2c>)
 800057e:	687b      	ldr	r3, [r7, #4]
 8000580:	4313      	orrs	r3, r2
 8000582:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000584:	4b05      	ldr	r3, [pc, #20]	@ (800059c <LL_APB2_GRP1_EnableClock+0x2c>)
 8000586:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8000588:	687b      	ldr	r3, [r7, #4]
 800058a:	4013      	ands	r3, r2
 800058c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800058e:	68fb      	ldr	r3, [r7, #12]
}
 8000590:	bf00      	nop
 8000592:	3714      	adds	r7, #20
 8000594:	46bd      	mov	sp, r7
 8000596:	f85d 7b04 	ldr.w	r7, [sp], #4
 800059a:	4770      	bx	lr
 800059c:	40021000 	.word	0x40021000

080005a0 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80005a0:	b480      	push	{r7}
 80005a2:	b083      	sub	sp, #12
 80005a4:	af00      	add	r7, sp, #0
 80005a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80005a8:	4b06      	ldr	r3, [pc, #24]	@ (80005c4 <LL_FLASH_SetLatency+0x24>)
 80005aa:	681b      	ldr	r3, [r3, #0]
 80005ac:	f023 020f 	bic.w	r2, r3, #15
 80005b0:	4904      	ldr	r1, [pc, #16]	@ (80005c4 <LL_FLASH_SetLatency+0x24>)
 80005b2:	687b      	ldr	r3, [r7, #4]
 80005b4:	4313      	orrs	r3, r2
 80005b6:	600b      	str	r3, [r1, #0]
}
 80005b8:	bf00      	nop
 80005ba:	370c      	adds	r7, #12
 80005bc:	46bd      	mov	sp, r7
 80005be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005c2:	4770      	bx	lr
 80005c4:	40022000 	.word	0x40022000

080005c8 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80005c8:	b480      	push	{r7}
 80005ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80005cc:	4b04      	ldr	r3, [pc, #16]	@ (80005e0 <LL_FLASH_GetLatency+0x18>)
 80005ce:	681b      	ldr	r3, [r3, #0]
 80005d0:	f003 030f 	and.w	r3, r3, #15
}
 80005d4:	4618      	mov	r0, r3
 80005d6:	46bd      	mov	sp, r7
 80005d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop
 80005e0:	40022000 	.word	0x40022000

080005e4 <LL_PWR_EnableRange1BoostMode>:
  * @brief  Enable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
{
 80005e4:	b480      	push	{r7}
 80005e6:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80005e8:	4b06      	ldr	r3, [pc, #24]	@ (8000604 <LL_PWR_EnableRange1BoostMode+0x20>)
 80005ea:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80005ee:	4a05      	ldr	r2, [pc, #20]	@ (8000604 <LL_PWR_EnableRange1BoostMode+0x20>)
 80005f0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80005f4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
}
 80005f8:	bf00      	nop
 80005fa:	46bd      	mov	sp, r7
 80005fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop
 8000604:	40007000 	.word	0x40007000

08000608 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8000608:	b480      	push	{r7}
 800060a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800060c:	4b05      	ldr	r3, [pc, #20]	@ (8000624 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800060e:	689b      	ldr	r3, [r3, #8]
 8000610:	4a04      	ldr	r2, [pc, #16]	@ (8000624 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8000612:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000616:	6093      	str	r3, [r2, #8]
}
 8000618:	bf00      	nop
 800061a:	46bd      	mov	sp, r7
 800061c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000620:	4770      	bx	lr
 8000622:	bf00      	nop
 8000624:	40007000 	.word	0x40007000

08000628 <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000628:	b480      	push	{r7}
 800062a:	b083      	sub	sp, #12
 800062c:	af00      	add	r7, sp, #0
 800062e:	6078      	str	r0, [r7, #4]
 8000630:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000632:	687b      	ldr	r3, [r7, #4]
 8000634:	683a      	ldr	r2, [r7, #0]
 8000636:	619a      	str	r2, [r3, #24]
}
 8000638:	bf00      	nop
 800063a:	370c      	adds	r7, #12
 800063c:	46bd      	mov	sp, r7
 800063e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000642:	4770      	bx	lr

08000644 <LL_GPIO_TogglePin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8000644:	b480      	push	{r7}
 8000646:	b085      	sub	sp, #20
 8000648:	af00      	add	r7, sp, #0
 800064a:	6078      	str	r0, [r7, #4]
 800064c:	6039      	str	r1, [r7, #0]
  uint32_t odr = READ_REG(GPIOx->ODR);
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	695b      	ldr	r3, [r3, #20]
 8000652:	60fb      	str	r3, [r7, #12]
  WRITE_REG(GPIOx->BSRR, ((odr & PinMask) << 16u) | (~odr & PinMask));
 8000654:	68fa      	ldr	r2, [r7, #12]
 8000656:	683b      	ldr	r3, [r7, #0]
 8000658:	4013      	ands	r3, r2
 800065a:	041a      	lsls	r2, r3, #16
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	43d9      	mvns	r1, r3
 8000660:	683b      	ldr	r3, [r7, #0]
 8000662:	400b      	ands	r3, r1
 8000664:	431a      	orrs	r2, r3
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	619a      	str	r2, [r3, #24]
}
 800066a:	bf00      	nop
 800066c:	3714      	adds	r7, #20
 800066e:	46bd      	mov	sp, r7
 8000670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000674:	4770      	bx	lr
	...

08000678 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000678:	b580      	push	{r7, lr}
 800067a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 800067c:	2001      	movs	r0, #1
 800067e:	f7ff ff77 	bl	8000570 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8000682:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
 8000686:	f7ff ff5b 	bl	8000540 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800068a:	2003      	movs	r0, #3
 800068c:	f7ff fdc4 	bl	8000218 <__NVIC_SetPriorityGrouping>

  /* SysTick_IRQn interrupt configuration */
  NVIC_SetPriority(SysTick_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),15, 0));
 8000690:	f7ff fde6 	bl	8000260 <__NVIC_GetPriorityGrouping>
 8000694:	4603      	mov	r3, r0
 8000696:	2200      	movs	r2, #0
 8000698:	210f      	movs	r1, #15
 800069a:	4618      	mov	r0, r3
 800069c:	f7ff fe18 	bl	80002d0 <NVIC_EncodePriority>
 80006a0:	4603      	mov	r3, r0
 80006a2:	4619      	mov	r1, r3
 80006a4:	f04f 30ff 	mov.w	r0, #4294967295
 80006a8:	f7ff fde8 	bl	800027c <__NVIC_SetPriority>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  LL_PWR_DisableUCPDDeadBattery();
 80006ac:	f7ff ffac 	bl	8000608 <LL_PWR_DisableUCPDDeadBattery>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006b0:	f000 f80e 	bl	80006d0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006b4:	f000 f860 	bl	8000778 <MX_GPIO_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  LL_GPIO_TogglePin(GPIOF, LL_GPIO_PIN_2);  //On and OFF LED
 80006b8:	2104      	movs	r1, #4
 80006ba:	4804      	ldr	r0, [pc, #16]	@ (80006cc <main+0x54>)
 80006bc:	f7ff ffc2 	bl	8000644 <LL_GPIO_TogglePin>
	  LL_mDelay(500); //500ms
 80006c0:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 80006c4:	f000 facc 	bl	8000c60 <LL_mDelay>
	  LL_GPIO_TogglePin(GPIOF, LL_GPIO_PIN_2);  //On and OFF LED
 80006c8:	bf00      	nop
 80006ca:	e7f5      	b.n	80006b8 <main+0x40>
 80006cc:	48001400 	.word	0x48001400

080006d0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006d0:	b580      	push	{r7, lr}
 80006d2:	b082      	sub	sp, #8
 80006d4:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 80006d6:	2004      	movs	r0, #4
 80006d8:	f7ff ff62 	bl	80005a0 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4)
 80006dc:	bf00      	nop
 80006de:	f7ff ff73 	bl	80005c8 <LL_FLASH_GetLatency>
 80006e2:	4603      	mov	r3, r0
 80006e4:	2b04      	cmp	r3, #4
 80006e6:	d1fa      	bne.n	80006de <SystemClock_Config+0xe>
  {
  }
  LL_PWR_EnableRange1BoostMode();
 80006e8:	f7ff ff7c 	bl	80005e4 <LL_PWR_EnableRange1BoostMode>
  LL_RCC_HSI_Enable();
 80006ec:	f7ff fe24 	bl	8000338 <LL_RCC_HSI_Enable>
   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80006f0:	bf00      	nop
 80006f2:	f7ff fe31 	bl	8000358 <LL_RCC_HSI_IsReady>
 80006f6:	4603      	mov	r3, r0
 80006f8:	2b01      	cmp	r3, #1
 80006fa:	d1fa      	bne.n	80006f2 <SystemClock_Config+0x22>
  {
  }

  LL_RCC_HSI_SetCalibTrimming(64);
 80006fc:	2040      	movs	r0, #64	@ 0x40
 80006fe:	f7ff fe3f 	bl	8000380 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 85, LL_RCC_PLLR_DIV_2);
 8000702:	2300      	movs	r3, #0
 8000704:	2255      	movs	r2, #85	@ 0x55
 8000706:	2130      	movs	r1, #48	@ 0x30
 8000708:	2002      	movs	r0, #2
 800070a:	f7ff fed1 	bl	80004b0 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 800070e:	f7ff feef 	bl	80004f0 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 8000712:	f7ff fea9 	bl	8000468 <LL_RCC_PLL_Enable>
   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 8000716:	bf00      	nop
 8000718:	f7ff feb6 	bl	8000488 <LL_RCC_PLL_IsReady>
 800071c:	4603      	mov	r3, r0
 800071e:	2b01      	cmp	r3, #1
 8000720:	d1fa      	bne.n	8000718 <SystemClock_Config+0x48>
  {
  }

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8000722:	2003      	movs	r0, #3
 8000724:	f7ff fe42 	bl	80003ac <LL_RCC_SetSysClkSource>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 8000728:	2080      	movs	r0, #128	@ 0x80
 800072a:	f7ff fe61 	bl	80003f0 <LL_RCC_SetAHBPrescaler>
   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800072e:	bf00      	nop
 8000730:	f7ff fe50 	bl	80003d4 <LL_RCC_GetSysClkSource>
 8000734:	4603      	mov	r3, r0
 8000736:	2b0c      	cmp	r3, #12
 8000738:	d1fa      	bne.n	8000730 <SystemClock_Config+0x60>
  {
  }

  /* Insure 1us transition state at intermediate medium speed clock*/
  for (__IO uint32_t i = (170 >> 1); i !=0; i--);
 800073a:	2355      	movs	r3, #85	@ 0x55
 800073c:	607b      	str	r3, [r7, #4]
 800073e:	e002      	b.n	8000746 <SystemClock_Config+0x76>
 8000740:	687b      	ldr	r3, [r7, #4]
 8000742:	3b01      	subs	r3, #1
 8000744:	607b      	str	r3, [r7, #4]
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	2b00      	cmp	r3, #0
 800074a:	d1f9      	bne.n	8000740 <SystemClock_Config+0x70>

  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 800074c:	2000      	movs	r0, #0
 800074e:	f7ff fe4f 	bl	80003f0 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 8000752:	2000      	movs	r0, #0
 8000754:	f7ff fe60 	bl	8000418 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8000758:	2000      	movs	r0, #0
 800075a:	f7ff fe71 	bl	8000440 <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(170000000);
 800075e:	4805      	ldr	r0, [pc, #20]	@ (8000774 <SystemClock_Config+0xa4>)
 8000760:	f000 fa70 	bl	8000c44 <LL_Init1msTick>

  LL_SetSystemCoreClock(170000000);
 8000764:	4803      	ldr	r0, [pc, #12]	@ (8000774 <SystemClock_Config+0xa4>)
 8000766:	f000 faa3 	bl	8000cb0 <LL_SetSystemCoreClock>
}
 800076a:	bf00      	nop
 800076c:	3708      	adds	r7, #8
 800076e:	46bd      	mov	sp, r7
 8000770:	bd80      	pop	{r7, pc}
 8000772:	bf00      	nop
 8000774:	0a21fe80 	.word	0x0a21fe80

08000778 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000778:	b580      	push	{r7, lr}
 800077a:	b086      	sub	sp, #24
 800077c:	af00      	add	r7, sp, #0
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800077e:	463b      	mov	r3, r7
 8000780:	2200      	movs	r2, #0
 8000782:	601a      	str	r2, [r3, #0]
 8000784:	605a      	str	r2, [r3, #4]
 8000786:	609a      	str	r2, [r3, #8]
 8000788:	60da      	str	r2, [r3, #12]
 800078a:	611a      	str	r2, [r3, #16]
 800078c:	615a      	str	r2, [r3, #20]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 800078e:	2020      	movs	r0, #32
 8000790:	f7ff febe 	bl	8000510 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_SetOutputPin(LED3_GPIO_Port, LED3_Pin);
 8000794:	2104      	movs	r1, #4
 8000796:	480b      	ldr	r0, [pc, #44]	@ (80007c4 <MX_GPIO_Init+0x4c>)
 8000798:	f7ff ff46 	bl	8000628 <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = LED3_Pin;
 800079c:	2304      	movs	r3, #4
 800079e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80007a0:	2301      	movs	r3, #1
 80007a2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_MEDIUM;
 80007a4:	2301      	movs	r3, #1
 80007a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80007a8:	2300      	movs	r3, #0
 80007aa:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80007ac:	2300      	movs	r3, #0
 80007ae:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 80007b0:	463b      	mov	r3, r7
 80007b2:	4619      	mov	r1, r3
 80007b4:	4803      	ldr	r0, [pc, #12]	@ (80007c4 <MX_GPIO_Init+0x4c>)
 80007b6:	f000 f9bd 	bl	8000b34 <LL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 80007ba:	bf00      	nop
 80007bc:	3718      	adds	r7, #24
 80007be:	46bd      	mov	sp, r7
 80007c0:	bd80      	pop	{r7, pc}
 80007c2:	bf00      	nop
 80007c4:	48001400 	.word	0x48001400

080007c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80007c8:	b480      	push	{r7}
 80007ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80007cc:	bf00      	nop
 80007ce:	e7fd      	b.n	80007cc <NMI_Handler+0x4>

080007d0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80007d0:	b480      	push	{r7}
 80007d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80007d4:	bf00      	nop
 80007d6:	e7fd      	b.n	80007d4 <HardFault_Handler+0x4>

080007d8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80007d8:	b480      	push	{r7}
 80007da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80007dc:	bf00      	nop
 80007de:	e7fd      	b.n	80007dc <MemManage_Handler+0x4>

080007e0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80007e0:	b480      	push	{r7}
 80007e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80007e4:	bf00      	nop
 80007e6:	e7fd      	b.n	80007e4 <BusFault_Handler+0x4>

080007e8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80007e8:	b480      	push	{r7}
 80007ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80007ec:	bf00      	nop
 80007ee:	e7fd      	b.n	80007ec <UsageFault_Handler+0x4>

080007f0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80007f0:	b480      	push	{r7}
 80007f2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80007f4:	bf00      	nop
 80007f6:	46bd      	mov	sp, r7
 80007f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fc:	4770      	bx	lr

080007fe <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80007fe:	b480      	push	{r7}
 8000800:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000802:	bf00      	nop
 8000804:	46bd      	mov	sp, r7
 8000806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800080a:	4770      	bx	lr

0800080c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800080c:	b480      	push	{r7}
 800080e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000810:	bf00      	nop
 8000812:	46bd      	mov	sp, r7
 8000814:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000818:	4770      	bx	lr

0800081a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800081a:	b480      	push	{r7}
 800081c:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800081e:	bf00      	nop
 8000820:	46bd      	mov	sp, r7
 8000822:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000826:	4770      	bx	lr

08000828 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 800082c:	4b06      	ldr	r3, [pc, #24]	@ (8000848 <SystemInit+0x20>)
 800082e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000832:	4a05      	ldr	r2, [pc, #20]	@ (8000848 <SystemInit+0x20>)
 8000834:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000838:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800083c:	bf00      	nop
 800083e:	46bd      	mov	sp, r7
 8000840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000844:	4770      	bx	lr
 8000846:	bf00      	nop
 8000848:	e000ed00 	.word	0xe000ed00

0800084c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800084c:	480d      	ldr	r0, [pc, #52]	@ (8000884 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800084e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000850:	f7ff ffea 	bl	8000828 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000854:	480c      	ldr	r0, [pc, #48]	@ (8000888 <LoopForever+0x6>)
  ldr r1, =_edata
 8000856:	490d      	ldr	r1, [pc, #52]	@ (800088c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000858:	4a0d      	ldr	r2, [pc, #52]	@ (8000890 <LoopForever+0xe>)
  movs r3, #0
 800085a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800085c:	e002      	b.n	8000864 <LoopCopyDataInit>

0800085e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800085e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000860:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000862:	3304      	adds	r3, #4

08000864 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000864:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000866:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000868:	d3f9      	bcc.n	800085e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800086a:	4a0a      	ldr	r2, [pc, #40]	@ (8000894 <LoopForever+0x12>)
  ldr r4, =_ebss
 800086c:	4c0a      	ldr	r4, [pc, #40]	@ (8000898 <LoopForever+0x16>)
  movs r3, #0
 800086e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000870:	e001      	b.n	8000876 <LoopFillZerobss>

08000872 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000872:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000874:	3204      	adds	r2, #4

08000876 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000876:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000878:	d3fb      	bcc.n	8000872 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800087a:	f000 fa29 	bl	8000cd0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800087e:	f7ff fefb 	bl	8000678 <main>

08000882 <LoopForever>:

LoopForever:
    b LoopForever
 8000882:	e7fe      	b.n	8000882 <LoopForever>
  ldr   r0, =_estack
 8000884:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000888:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800088c:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 8000890:	08000d38 	.word	0x08000d38
  ldr r2, =_sbss
 8000894:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000898:	20000020 	.word	0x20000020

0800089c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800089c:	e7fe      	b.n	800089c <ADC1_2_IRQHandler>

0800089e <LL_GPIO_SetPinMode>:
{
 800089e:	b480      	push	{r7}
 80008a0:	b08b      	sub	sp, #44	@ 0x2c
 80008a2:	af00      	add	r7, sp, #0
 80008a4:	60f8      	str	r0, [r7, #12]
 80008a6:	60b9      	str	r1, [r7, #8]
 80008a8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80008aa:	68fb      	ldr	r3, [r7, #12]
 80008ac:	681a      	ldr	r2, [r3, #0]
 80008ae:	68bb      	ldr	r3, [r7, #8]
 80008b0:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008b2:	697b      	ldr	r3, [r7, #20]
 80008b4:	fa93 f3a3 	rbit	r3, r3
 80008b8:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80008ba:	693b      	ldr	r3, [r7, #16]
 80008bc:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80008be:	69bb      	ldr	r3, [r7, #24]
 80008c0:	2b00      	cmp	r3, #0
 80008c2:	d101      	bne.n	80008c8 <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 80008c4:	2320      	movs	r3, #32
 80008c6:	e003      	b.n	80008d0 <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 80008c8:	69bb      	ldr	r3, [r7, #24]
 80008ca:	fab3 f383 	clz	r3, r3
 80008ce:	b2db      	uxtb	r3, r3
 80008d0:	005b      	lsls	r3, r3, #1
 80008d2:	2103      	movs	r1, #3
 80008d4:	fa01 f303 	lsl.w	r3, r1, r3
 80008d8:	43db      	mvns	r3, r3
 80008da:	401a      	ands	r2, r3
 80008dc:	68bb      	ldr	r3, [r7, #8]
 80008de:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008e0:	6a3b      	ldr	r3, [r7, #32]
 80008e2:	fa93 f3a3 	rbit	r3, r3
 80008e6:	61fb      	str	r3, [r7, #28]
  return result;
 80008e8:	69fb      	ldr	r3, [r7, #28]
 80008ea:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80008ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008ee:	2b00      	cmp	r3, #0
 80008f0:	d101      	bne.n	80008f6 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 80008f2:	2320      	movs	r3, #32
 80008f4:	e003      	b.n	80008fe <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 80008f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008f8:	fab3 f383 	clz	r3, r3
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	005b      	lsls	r3, r3, #1
 8000900:	6879      	ldr	r1, [r7, #4]
 8000902:	fa01 f303 	lsl.w	r3, r1, r3
 8000906:	431a      	orrs	r2, r3
 8000908:	68fb      	ldr	r3, [r7, #12]
 800090a:	601a      	str	r2, [r3, #0]
}
 800090c:	bf00      	nop
 800090e:	372c      	adds	r7, #44	@ 0x2c
 8000910:	46bd      	mov	sp, r7
 8000912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000916:	4770      	bx	lr

08000918 <LL_GPIO_SetPinOutputType>:
{
 8000918:	b480      	push	{r7}
 800091a:	b085      	sub	sp, #20
 800091c:	af00      	add	r7, sp, #0
 800091e:	60f8      	str	r0, [r7, #12]
 8000920:	60b9      	str	r1, [r7, #8]
 8000922:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8000924:	68fb      	ldr	r3, [r7, #12]
 8000926:	685a      	ldr	r2, [r3, #4]
 8000928:	68bb      	ldr	r3, [r7, #8]
 800092a:	43db      	mvns	r3, r3
 800092c:	401a      	ands	r2, r3
 800092e:	68bb      	ldr	r3, [r7, #8]
 8000930:	6879      	ldr	r1, [r7, #4]
 8000932:	fb01 f303 	mul.w	r3, r1, r3
 8000936:	431a      	orrs	r2, r3
 8000938:	68fb      	ldr	r3, [r7, #12]
 800093a:	605a      	str	r2, [r3, #4]
}
 800093c:	bf00      	nop
 800093e:	3714      	adds	r7, #20
 8000940:	46bd      	mov	sp, r7
 8000942:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000946:	4770      	bx	lr

08000948 <LL_GPIO_SetPinSpeed>:
{
 8000948:	b480      	push	{r7}
 800094a:	b08b      	sub	sp, #44	@ 0x2c
 800094c:	af00      	add	r7, sp, #0
 800094e:	60f8      	str	r0, [r7, #12]
 8000950:	60b9      	str	r1, [r7, #8]
 8000952:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 8000954:	68fb      	ldr	r3, [r7, #12]
 8000956:	689a      	ldr	r2, [r3, #8]
 8000958:	68bb      	ldr	r3, [r7, #8]
 800095a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800095c:	697b      	ldr	r3, [r7, #20]
 800095e:	fa93 f3a3 	rbit	r3, r3
 8000962:	613b      	str	r3, [r7, #16]
  return result;
 8000964:	693b      	ldr	r3, [r7, #16]
 8000966:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000968:	69bb      	ldr	r3, [r7, #24]
 800096a:	2b00      	cmp	r3, #0
 800096c:	d101      	bne.n	8000972 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 800096e:	2320      	movs	r3, #32
 8000970:	e003      	b.n	800097a <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 8000972:	69bb      	ldr	r3, [r7, #24]
 8000974:	fab3 f383 	clz	r3, r3
 8000978:	b2db      	uxtb	r3, r3
 800097a:	005b      	lsls	r3, r3, #1
 800097c:	2103      	movs	r1, #3
 800097e:	fa01 f303 	lsl.w	r3, r1, r3
 8000982:	43db      	mvns	r3, r3
 8000984:	401a      	ands	r2, r3
 8000986:	68bb      	ldr	r3, [r7, #8]
 8000988:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800098a:	6a3b      	ldr	r3, [r7, #32]
 800098c:	fa93 f3a3 	rbit	r3, r3
 8000990:	61fb      	str	r3, [r7, #28]
  return result;
 8000992:	69fb      	ldr	r3, [r7, #28]
 8000994:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000996:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000998:	2b00      	cmp	r3, #0
 800099a:	d101      	bne.n	80009a0 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800099c:	2320      	movs	r3, #32
 800099e:	e003      	b.n	80009a8 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80009a0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80009a2:	fab3 f383 	clz	r3, r3
 80009a6:	b2db      	uxtb	r3, r3
 80009a8:	005b      	lsls	r3, r3, #1
 80009aa:	6879      	ldr	r1, [r7, #4]
 80009ac:	fa01 f303 	lsl.w	r3, r1, r3
 80009b0:	431a      	orrs	r2, r3
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	609a      	str	r2, [r3, #8]
}
 80009b6:	bf00      	nop
 80009b8:	372c      	adds	r7, #44	@ 0x2c
 80009ba:	46bd      	mov	sp, r7
 80009bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c0:	4770      	bx	lr

080009c2 <LL_GPIO_SetPinPull>:
{
 80009c2:	b480      	push	{r7}
 80009c4:	b08b      	sub	sp, #44	@ 0x2c
 80009c6:	af00      	add	r7, sp, #0
 80009c8:	60f8      	str	r0, [r7, #12]
 80009ca:	60b9      	str	r1, [r7, #8]
 80009cc:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80009ce:	68fb      	ldr	r3, [r7, #12]
 80009d0:	68da      	ldr	r2, [r3, #12]
 80009d2:	68bb      	ldr	r3, [r7, #8]
 80009d4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80009d6:	697b      	ldr	r3, [r7, #20]
 80009d8:	fa93 f3a3 	rbit	r3, r3
 80009dc:	613b      	str	r3, [r7, #16]
  return result;
 80009de:	693b      	ldr	r3, [r7, #16]
 80009e0:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80009e2:	69bb      	ldr	r3, [r7, #24]
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d101      	bne.n	80009ec <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 80009e8:	2320      	movs	r3, #32
 80009ea:	e003      	b.n	80009f4 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 80009ec:	69bb      	ldr	r3, [r7, #24]
 80009ee:	fab3 f383 	clz	r3, r3
 80009f2:	b2db      	uxtb	r3, r3
 80009f4:	005b      	lsls	r3, r3, #1
 80009f6:	2103      	movs	r1, #3
 80009f8:	fa01 f303 	lsl.w	r3, r1, r3
 80009fc:	43db      	mvns	r3, r3
 80009fe:	401a      	ands	r2, r3
 8000a00:	68bb      	ldr	r3, [r7, #8]
 8000a02:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a04:	6a3b      	ldr	r3, [r7, #32]
 8000a06:	fa93 f3a3 	rbit	r3, r3
 8000a0a:	61fb      	str	r3, [r7, #28]
  return result;
 8000a0c:	69fb      	ldr	r3, [r7, #28]
 8000a0e:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000a10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a12:	2b00      	cmp	r3, #0
 8000a14:	d101      	bne.n	8000a1a <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8000a16:	2320      	movs	r3, #32
 8000a18:	e003      	b.n	8000a22 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8000a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a1c:	fab3 f383 	clz	r3, r3
 8000a20:	b2db      	uxtb	r3, r3
 8000a22:	005b      	lsls	r3, r3, #1
 8000a24:	6879      	ldr	r1, [r7, #4]
 8000a26:	fa01 f303 	lsl.w	r3, r1, r3
 8000a2a:	431a      	orrs	r2, r3
 8000a2c:	68fb      	ldr	r3, [r7, #12]
 8000a2e:	60da      	str	r2, [r3, #12]
}
 8000a30:	bf00      	nop
 8000a32:	372c      	adds	r7, #44	@ 0x2c
 8000a34:	46bd      	mov	sp, r7
 8000a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a3a:	4770      	bx	lr

08000a3c <LL_GPIO_SetAFPin_0_7>:
{
 8000a3c:	b480      	push	{r7}
 8000a3e:	b08b      	sub	sp, #44	@ 0x2c
 8000a40:	af00      	add	r7, sp, #0
 8000a42:	60f8      	str	r0, [r7, #12]
 8000a44:	60b9      	str	r1, [r7, #8]
 8000a46:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8000a48:	68fb      	ldr	r3, [r7, #12]
 8000a4a:	6a1a      	ldr	r2, [r3, #32]
 8000a4c:	68bb      	ldr	r3, [r7, #8]
 8000a4e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	fa93 f3a3 	rbit	r3, r3
 8000a56:	613b      	str	r3, [r7, #16]
  return result;
 8000a58:	693b      	ldr	r3, [r7, #16]
 8000a5a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000a5c:	69bb      	ldr	r3, [r7, #24]
 8000a5e:	2b00      	cmp	r3, #0
 8000a60:	d101      	bne.n	8000a66 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8000a62:	2320      	movs	r3, #32
 8000a64:	e003      	b.n	8000a6e <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 8000a66:	69bb      	ldr	r3, [r7, #24]
 8000a68:	fab3 f383 	clz	r3, r3
 8000a6c:	b2db      	uxtb	r3, r3
 8000a6e:	009b      	lsls	r3, r3, #2
 8000a70:	210f      	movs	r1, #15
 8000a72:	fa01 f303 	lsl.w	r3, r1, r3
 8000a76:	43db      	mvns	r3, r3
 8000a78:	401a      	ands	r2, r3
 8000a7a:	68bb      	ldr	r3, [r7, #8]
 8000a7c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000a7e:	6a3b      	ldr	r3, [r7, #32]
 8000a80:	fa93 f3a3 	rbit	r3, r3
 8000a84:	61fb      	str	r3, [r7, #28]
  return result;
 8000a86:	69fb      	ldr	r3, [r7, #28]
 8000a88:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a8c:	2b00      	cmp	r3, #0
 8000a8e:	d101      	bne.n	8000a94 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 8000a90:	2320      	movs	r3, #32
 8000a92:	e003      	b.n	8000a9c <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8000a94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000a96:	fab3 f383 	clz	r3, r3
 8000a9a:	b2db      	uxtb	r3, r3
 8000a9c:	009b      	lsls	r3, r3, #2
 8000a9e:	6879      	ldr	r1, [r7, #4]
 8000aa0:	fa01 f303 	lsl.w	r3, r1, r3
 8000aa4:	431a      	orrs	r2, r3
 8000aa6:	68fb      	ldr	r3, [r7, #12]
 8000aa8:	621a      	str	r2, [r3, #32]
}
 8000aaa:	bf00      	nop
 8000aac:	372c      	adds	r7, #44	@ 0x2c
 8000aae:	46bd      	mov	sp, r7
 8000ab0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab4:	4770      	bx	lr

08000ab6 <LL_GPIO_SetAFPin_8_15>:
{
 8000ab6:	b480      	push	{r7}
 8000ab8:	b08b      	sub	sp, #44	@ 0x2c
 8000aba:	af00      	add	r7, sp, #0
 8000abc:	60f8      	str	r0, [r7, #12]
 8000abe:	60b9      	str	r1, [r7, #8]
 8000ac0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8000ac2:	68fb      	ldr	r3, [r7, #12]
 8000ac4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8000ac6:	68bb      	ldr	r3, [r7, #8]
 8000ac8:	0a1b      	lsrs	r3, r3, #8
 8000aca:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	fa93 f3a3 	rbit	r3, r3
 8000ad2:	613b      	str	r3, [r7, #16]
  return result;
 8000ad4:	693b      	ldr	r3, [r7, #16]
 8000ad6:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8000ad8:	69bb      	ldr	r3, [r7, #24]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d101      	bne.n	8000ae2 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8000ade:	2320      	movs	r3, #32
 8000ae0:	e003      	b.n	8000aea <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8000ae2:	69bb      	ldr	r3, [r7, #24]
 8000ae4:	fab3 f383 	clz	r3, r3
 8000ae8:	b2db      	uxtb	r3, r3
 8000aea:	009b      	lsls	r3, r3, #2
 8000aec:	210f      	movs	r1, #15
 8000aee:	fa01 f303 	lsl.w	r3, r1, r3
 8000af2:	43db      	mvns	r3, r3
 8000af4:	401a      	ands	r2, r3
 8000af6:	68bb      	ldr	r3, [r7, #8]
 8000af8:	0a1b      	lsrs	r3, r3, #8
 8000afa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000afc:	6a3b      	ldr	r3, [r7, #32]
 8000afe:	fa93 f3a3 	rbit	r3, r3
 8000b02:	61fb      	str	r3, [r7, #28]
  return result;
 8000b04:	69fb      	ldr	r3, [r7, #28]
 8000b06:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 8000b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b0a:	2b00      	cmp	r3, #0
 8000b0c:	d101      	bne.n	8000b12 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8000b0e:	2320      	movs	r3, #32
 8000b10:	e003      	b.n	8000b1a <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8000b12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000b14:	fab3 f383 	clz	r3, r3
 8000b18:	b2db      	uxtb	r3, r3
 8000b1a:	009b      	lsls	r3, r3, #2
 8000b1c:	6879      	ldr	r1, [r7, #4]
 8000b1e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b22:	431a      	orrs	r2, r3
 8000b24:	68fb      	ldr	r3, [r7, #12]
 8000b26:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000b28:	bf00      	nop
 8000b2a:	372c      	adds	r7, #44	@ 0x2c
 8000b2c:	46bd      	mov	sp, r7
 8000b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b32:	4770      	bx	lr

08000b34 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b088      	sub	sp, #32
 8000b38:	af00      	add	r7, sp, #0
 8000b3a:	6078      	str	r0, [r7, #4]
 8000b3c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8000b3e:	683b      	ldr	r3, [r7, #0]
 8000b40:	681b      	ldr	r3, [r3, #0]
 8000b42:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000b44:	693b      	ldr	r3, [r7, #16]
 8000b46:	fa93 f3a3 	rbit	r3, r3
 8000b4a:	60fb      	str	r3, [r7, #12]
  return result;
 8000b4c:	68fb      	ldr	r3, [r7, #12]
 8000b4e:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8000b50:	697b      	ldr	r3, [r7, #20]
 8000b52:	2b00      	cmp	r3, #0
 8000b54:	d101      	bne.n	8000b5a <LL_GPIO_Init+0x26>
    return 32U;
 8000b56:	2320      	movs	r3, #32
 8000b58:	e003      	b.n	8000b62 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8000b5a:	697b      	ldr	r3, [r7, #20]
 8000b5c:	fab3 f383 	clz	r3, r3
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000b64:	e048      	b.n	8000bf8 <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 8000b66:	683b      	ldr	r3, [r7, #0]
 8000b68:	681a      	ldr	r2, [r3, #0]
 8000b6a:	2101      	movs	r1, #1
 8000b6c:	69fb      	ldr	r3, [r7, #28]
 8000b6e:	fa01 f303 	lsl.w	r3, r1, r3
 8000b72:	4013      	ands	r3, r2
 8000b74:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 8000b76:	69bb      	ldr	r3, [r7, #24]
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d03a      	beq.n	8000bf2 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 8000b7c:	683b      	ldr	r3, [r7, #0]
 8000b7e:	685b      	ldr	r3, [r3, #4]
 8000b80:	2b01      	cmp	r3, #1
 8000b82:	d003      	beq.n	8000b8c <LL_GPIO_Init+0x58>
 8000b84:	683b      	ldr	r3, [r7, #0]
 8000b86:	685b      	ldr	r3, [r3, #4]
 8000b88:	2b02      	cmp	r3, #2
 8000b8a:	d10e      	bne.n	8000baa <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8000b8c:	683b      	ldr	r3, [r7, #0]
 8000b8e:	689b      	ldr	r3, [r3, #8]
 8000b90:	461a      	mov	r2, r3
 8000b92:	69b9      	ldr	r1, [r7, #24]
 8000b94:	6878      	ldr	r0, [r7, #4]
 8000b96:	f7ff fed7 	bl	8000948 <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 8000b9a:	683b      	ldr	r3, [r7, #0]
 8000b9c:	6819      	ldr	r1, [r3, #0]
 8000b9e:	683b      	ldr	r3, [r7, #0]
 8000ba0:	68db      	ldr	r3, [r3, #12]
 8000ba2:	461a      	mov	r2, r3
 8000ba4:	6878      	ldr	r0, [r7, #4]
 8000ba6:	f7ff feb7 	bl	8000918 <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8000baa:	683b      	ldr	r3, [r7, #0]
 8000bac:	691b      	ldr	r3, [r3, #16]
 8000bae:	461a      	mov	r2, r3
 8000bb0:	69b9      	ldr	r1, [r7, #24]
 8000bb2:	6878      	ldr	r0, [r7, #4]
 8000bb4:	f7ff ff05 	bl	80009c2 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8000bb8:	683b      	ldr	r3, [r7, #0]
 8000bba:	685b      	ldr	r3, [r3, #4]
 8000bbc:	2b02      	cmp	r3, #2
 8000bbe:	d111      	bne.n	8000be4 <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 8000bc0:	69bb      	ldr	r3, [r7, #24]
 8000bc2:	2bff      	cmp	r3, #255	@ 0xff
 8000bc4:	d807      	bhi.n	8000bd6 <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000bc6:	683b      	ldr	r3, [r7, #0]
 8000bc8:	695b      	ldr	r3, [r3, #20]
 8000bca:	461a      	mov	r2, r3
 8000bcc:	69b9      	ldr	r1, [r7, #24]
 8000bce:	6878      	ldr	r0, [r7, #4]
 8000bd0:	f7ff ff34 	bl	8000a3c <LL_GPIO_SetAFPin_0_7>
 8000bd4:	e006      	b.n	8000be4 <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8000bd6:	683b      	ldr	r3, [r7, #0]
 8000bd8:	695b      	ldr	r3, [r3, #20]
 8000bda:	461a      	mov	r2, r3
 8000bdc:	69b9      	ldr	r1, [r7, #24]
 8000bde:	6878      	ldr	r0, [r7, #4]
 8000be0:	f7ff ff69 	bl	8000ab6 <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8000be4:	683b      	ldr	r3, [r7, #0]
 8000be6:	685b      	ldr	r3, [r3, #4]
 8000be8:	461a      	mov	r2, r3
 8000bea:	69b9      	ldr	r1, [r7, #24]
 8000bec:	6878      	ldr	r0, [r7, #4]
 8000bee:	f7ff fe56 	bl	800089e <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8000bf2:	69fb      	ldr	r3, [r7, #28]
 8000bf4:	3301      	adds	r3, #1
 8000bf6:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8000bf8:	683b      	ldr	r3, [r7, #0]
 8000bfa:	681a      	ldr	r2, [r3, #0]
 8000bfc:	69fb      	ldr	r3, [r7, #28]
 8000bfe:	fa22 f303 	lsr.w	r3, r2, r3
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d1af      	bne.n	8000b66 <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 8000c06:	2300      	movs	r3, #0
}
 8000c08:	4618      	mov	r0, r3
 8000c0a:	3720      	adds	r7, #32
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	bd80      	pop	{r7, pc}

08000c10 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Frequency of Ticks (Hz)
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8000c10:	b480      	push	{r7}
 8000c12:	b083      	sub	sp, #12
 8000c14:	af00      	add	r7, sp, #0
 8000c16:	6078      	str	r0, [r7, #4]
 8000c18:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8000c1a:	687a      	ldr	r2, [r7, #4]
 8000c1c:	683b      	ldr	r3, [r7, #0]
 8000c1e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000c22:	4a07      	ldr	r2, [pc, #28]	@ (8000c40 <LL_InitTick+0x30>)
 8000c24:	3b01      	subs	r3, #1
 8000c26:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8000c28:	4b05      	ldr	r3, [pc, #20]	@ (8000c40 <LL_InitTick+0x30>)
 8000c2a:	2200      	movs	r2, #0
 8000c2c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c2e:	4b04      	ldr	r3, [pc, #16]	@ (8000c40 <LL_InitTick+0x30>)
 8000c30:	2205      	movs	r2, #5
 8000c32:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8000c34:	bf00      	nop
 8000c36:	370c      	adds	r7, #12
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c3e:	4770      	bx	lr
 8000c40:	e000e010 	.word	0xe000e010

08000c44 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	b082      	sub	sp, #8
 8000c48:	af00      	add	r7, sp, #0
 8000c4a:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8000c4c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000c50:	6878      	ldr	r0, [r7, #4]
 8000c52:	f7ff ffdd 	bl	8000c10 <LL_InitTick>
}
 8000c56:	bf00      	nop
 8000c58:	3708      	adds	r7, #8
 8000c5a:	46bd      	mov	sp, r7
 8000c5c:	bd80      	pop	{r7, pc}
	...

08000c60 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8000c60:	b480      	push	{r7}
 8000c62:	b085      	sub	sp, #20
 8000c64:	af00      	add	r7, sp, #0
 8000c66:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8000c68:	4b10      	ldr	r3, [pc, #64]	@ (8000cac <LL_mDelay+0x4c>)
 8000c6a:	681b      	ldr	r3, [r3, #0]
 8000c6c:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8000c6e:	68bb      	ldr	r3, [r7, #8]
  tmpDelay = Delay;
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 8000c74:	68fb      	ldr	r3, [r7, #12]
 8000c76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000c7a:	d00c      	beq.n	8000c96 <LL_mDelay+0x36>
  {
    tmpDelay++;
 8000c7c:	68fb      	ldr	r3, [r7, #12]
 8000c7e:	3301      	adds	r3, #1
 8000c80:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 8000c82:	e008      	b.n	8000c96 <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8000c84:	4b09      	ldr	r3, [pc, #36]	@ (8000cac <LL_mDelay+0x4c>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d002      	beq.n	8000c96 <LL_mDelay+0x36>
    {
      tmpDelay--;
 8000c90:	68fb      	ldr	r3, [r7, #12]
 8000c92:	3b01      	subs	r3, #1
 8000c94:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 8000c96:	68fb      	ldr	r3, [r7, #12]
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d1f3      	bne.n	8000c84 <LL_mDelay+0x24>
    }
  }
}
 8000c9c:	bf00      	nop
 8000c9e:	bf00      	nop
 8000ca0:	3714      	adds	r7, #20
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ca8:	4770      	bx	lr
 8000caa:	bf00      	nop
 8000cac:	e000e010 	.word	0xe000e010

08000cb0 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	b083      	sub	sp, #12
 8000cb4:	af00      	add	r7, sp, #0
 8000cb6:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8000cb8:	4a04      	ldr	r2, [pc, #16]	@ (8000ccc <LL_SetSystemCoreClock+0x1c>)
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	6013      	str	r3, [r2, #0]
}
 8000cbe:	bf00      	nop
 8000cc0:	370c      	adds	r7, #12
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cc8:	4770      	bx	lr
 8000cca:	bf00      	nop
 8000ccc:	20000000 	.word	0x20000000

08000cd0 <__libc_init_array>:
 8000cd0:	b570      	push	{r4, r5, r6, lr}
 8000cd2:	4d0d      	ldr	r5, [pc, #52]	@ (8000d08 <__libc_init_array+0x38>)
 8000cd4:	4c0d      	ldr	r4, [pc, #52]	@ (8000d0c <__libc_init_array+0x3c>)
 8000cd6:	1b64      	subs	r4, r4, r5
 8000cd8:	10a4      	asrs	r4, r4, #2
 8000cda:	2600      	movs	r6, #0
 8000cdc:	42a6      	cmp	r6, r4
 8000cde:	d109      	bne.n	8000cf4 <__libc_init_array+0x24>
 8000ce0:	4d0b      	ldr	r5, [pc, #44]	@ (8000d10 <__libc_init_array+0x40>)
 8000ce2:	4c0c      	ldr	r4, [pc, #48]	@ (8000d14 <__libc_init_array+0x44>)
 8000ce4:	f000 f818 	bl	8000d18 <_init>
 8000ce8:	1b64      	subs	r4, r4, r5
 8000cea:	10a4      	asrs	r4, r4, #2
 8000cec:	2600      	movs	r6, #0
 8000cee:	42a6      	cmp	r6, r4
 8000cf0:	d105      	bne.n	8000cfe <__libc_init_array+0x2e>
 8000cf2:	bd70      	pop	{r4, r5, r6, pc}
 8000cf4:	f855 3b04 	ldr.w	r3, [r5], #4
 8000cf8:	4798      	blx	r3
 8000cfa:	3601      	adds	r6, #1
 8000cfc:	e7ee      	b.n	8000cdc <__libc_init_array+0xc>
 8000cfe:	f855 3b04 	ldr.w	r3, [r5], #4
 8000d02:	4798      	blx	r3
 8000d04:	3601      	adds	r6, #1
 8000d06:	e7f2      	b.n	8000cee <__libc_init_array+0x1e>
 8000d08:	08000d30 	.word	0x08000d30
 8000d0c:	08000d30 	.word	0x08000d30
 8000d10:	08000d30 	.word	0x08000d30
 8000d14:	08000d34 	.word	0x08000d34

08000d18 <_init>:
 8000d18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d1a:	bf00      	nop
 8000d1c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d1e:	bc08      	pop	{r3}
 8000d20:	469e      	mov	lr, r3
 8000d22:	4770      	bx	lr

08000d24 <_fini>:
 8000d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000d26:	bf00      	nop
 8000d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000d2a:	bc08      	pop	{r3}
 8000d2c:	469e      	mov	lr, r3
 8000d2e:	4770      	bx	lr
