

================================================================
== Vivado HLS Report for 'MixColumn_AddRoundKe'
================================================================
* Date:           Fri Apr  6 15:28:27 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        trito
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvf1517-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      3.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   30|   30|   30|   30|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   16|   16|         4|          -|          -|     4|    no    |
        |- Loop 2  |   12|   12|         3|          -|          -|     4|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|     144|    1382|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        2|      -|       0|       0|    -|
|Multiplexer      |        -|      -|       -|     219|    -|
|Register         |        -|      -|     244|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        2|      0|     388|    1601|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    | Memory|        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |ret_U  |MixColumn_AddRoundEe  |        2|  0|   0|    32|   32|     1|         1024|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total  |                      |        2|  0|   0|    32|   32|     1|         1024|
    +-------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+----+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF | LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+----+----+------------+------------+
    |j_2_fu_811_p2            |     +    |      0|  14|   9|           3|           1|
    |j_3_fu_303_p2            |     +    |      0|  14|   9|           3|           1|
    |tmp_14_fu_337_p2         |     +    |      0|  23|  12|           6|           6|
    |tmp_34_fu_351_p2         |     +    |      0|  29|  14|           7|           8|
    |tmp_35_fu_399_p2         |     +    |      0|  32|  15|           8|           9|
    |tmp_36_fu_410_p2         |     +    |      0|  32|  15|           9|           9|
    |exitcond1_fu_297_p2      |   icmp   |      0|   0|   2|           3|           4|
    |exitcond_fu_805_p2       |   icmp   |      0|   0|   2|           3|           4|
    |tmp_16_fu_429_p2         |   icmp   |      0|   0|  16|          32|           9|
    |tmp_19_fu_568_p2         |   icmp   |      0|   0|  16|          32|           9|
    |tmp_1_fu_481_p2          |   icmp   |      0|   0|  16|          32|           9|
    |tmp_22_fu_619_p2         |   icmp   |      0|   0|  16|          32|           9|
    |tmp_25_fu_669_p2         |   icmp   |      0|   0|  16|          32|           9|
    |tmp_28_fu_719_p2         |   icmp   |      0|   0|  16|          32|           9|
    |tmp_30_fu_762_p2         |   icmp   |      0|   0|  16|          32|           9|
    |tmp_7_fu_370_p2          |   icmp   |      0|   0|  16|          32|           9|
    |tmp_10_fu_376_p2         |    or    |      0|   0|   4|           4|           2|
    |tmp_11_fu_386_p2         |    or    |      0|   0|   4|           4|           2|
    |tmp_12_fu_845_p2         |    or    |      0|   0|   4|           4|           2|
    |tmp_13_fu_855_p2         |    or    |      0|   0|   4|           4|           2|
    |tmp_4_fu_834_p2          |    or    |      0|   0|   4|           4|           1|
    |tmp_9_fu_326_p2          |    or    |      0|   0|   4|           4|           1|
    |ret_load_1_fu_446_p3     |  select  |      0|   0|  32|           1|          32|
    |storemerge1_v_fu_774_p3  |  select  |      0|   0|  32|           1|          32|
    |storemerge8_v_fu_580_p3  |  select  |      0|   0|  32|           1|          32|
    |storemerge9_v_fu_681_p3  |  select  |      0|   0|  32|           1|          32|
    |storemerge_v_fu_493_p3   |  select  |      0|   0|  32|           1|          32|
    |tmp_23_tmp_s_fu_531_p3   |  select  |      0|   0|  32|           1|          32|
    |tmp_33_tmp_s_fu_631_p3   |  select  |      0|   0|  32|           1|          32|
    |tmp_43_tmp_s_fu_731_p3   |  select  |      0|   0|  32|           1|          32|
    |tmp10_fu_782_p2          |    xor   |      0|   0|  32|          32|          32|
    |tmp11_fu_793_p2          |    xor   |      0|   0|  32|          32|          32|
    |tmp12_fu_787_p2          |    xor   |      0|   0|  32|          32|          32|
    |tmp1_fu_501_p2           |    xor   |      0|   0|  32|          32|          32|
    |tmp2_fu_513_p2           |    xor   |      0|   0|  32|          32|          32|
    |tmp3_fu_507_p2           |    xor   |      0|   0|  32|          32|          32|
    |tmp4_fu_588_p2           |    xor   |      0|   0|  32|          32|          32|
    |tmp5_fu_599_p2           |    xor   |      0|   0|  32|          32|          32|
    |tmp6_fu_593_p2           |    xor   |      0|   0|  32|          32|          32|
    |tmp7_fu_689_p2           |    xor   |      0|   0|  32|          32|          32|
    |tmp8_fu_699_p2           |    xor   |      0|   0|  32|          32|          32|
    |tmp9_fu_693_p2           |    xor   |      0|   0|  32|          32|          32|
    |tmp_15_fu_518_p2         |    xor   |      0|   0|  32|          32|          32|
    |tmp_17_fu_525_p2         |    xor   |      0|   0|  32|          32|           9|
    |tmp_20_fu_574_p2         |    xor   |      0|   0|  32|          32|           9|
    |tmp_21_fu_604_p2         |    xor   |      0|   0|  32|          32|          32|
    |tmp_23_fu_625_p2         |    xor   |      0|   0|  32|          32|           9|
    |tmp_26_fu_675_p2         |    xor   |      0|   0|  32|          32|           9|
    |tmp_27_fu_705_p2         |    xor   |      0|   0|  32|          32|          32|
    |tmp_29_fu_725_p2         |    xor   |      0|   0|  32|          32|           9|
    |tmp_31_fu_768_p2         |    xor   |      0|   0|  32|          32|           9|
    |tmp_32_fu_799_p2         |    xor   |      0|   0|  32|          32|          32|
    |tmp_3_fu_487_p2          |    xor   |      0|   0|  32|          32|           9|
    |tmp_8_fu_440_p2          |    xor   |      0|   0|  32|          32|           9|
    |x_1_fu_458_p2            |    xor   |      0|   0|  32|          32|          32|
    |x_3_fu_544_p2            |    xor   |      0|   0|  32|          32|          32|
    |x_5_fu_645_p2            |    xor   |      0|   0|  32|          32|          32|
    |x_7_fu_739_p2            |    xor   |      0|   0|  32|          32|          32|
    +-------------------------+----------+-------+----+----+------------+------------+
    |Total                    |          |      0| 144|1382|        1226|        1092|
    +-------------------------+----------+-------+----+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  49|          9|    1|          9|
    |j_1_reg_254       |   9|          2|    3|          6|
    |j_reg_243         |   9|          2|    3|          6|
    |ret_address0      |  25|          5|    5|         25|
    |ret_address1      |  25|          5|    5|         25|
    |ret_d0            |  13|          3|   32|         96|
    |ret_d1            |  13|          3|   32|         96|
    |statemt_address0  |  25|          5|    5|         25|
    |statemt_address1  |  25|          5|    5|         25|
    |worda_address0    |  13|          3|    9|         27|
    |worda_address1    |  13|          3|    9|         27|
    +------------------+----+-----------+-----+-----------+
    |Total             | 219|         45|  109|        367|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |   8|   0|    8|          0|
    |j_1_reg_254           |   3|   0|    3|          0|
    |j_2_reg_998           |   3|   0|    3|          0|
    |j_3_reg_873           |   3|   0|    3|          0|
    |j_reg_243             |   3|   0|    3|          0|
    |tmp_12_cast_reg_1029  |   2|   0|   32|         30|
    |tmp_13_cast_reg_1039  |   2|   0|   32|         30|
    |tmp_14_cast_reg_940   |   2|   0|   32|         30|
    |tmp_14_reg_904        |   6|   0|    6|          0|
    |tmp_15_cast_reg_950   |   2|   0|   32|         30|
    |tmp_16_reg_975        |   1|   0|    1|          0|
    |tmp_27_reg_985        |  32|   0|   32|          0|
    |tmp_2_cast_reg_1009   |   2|   0|   32|         30|
    |tmp_2_reg_1003        |   2|   0|    4|          2|
    |tmp_32_reg_990        |  32|   0|   32|          0|
    |tmp_4_cast_reg_1019   |   2|   0|   32|         30|
    |tmp_5_cast_reg_884    |   2|   0|   32|         30|
    |tmp_5_reg_878         |   2|   0|    4|          2|
    |tmp_7_reg_927         |   1|   0|    1|          0|
    |tmp_9_cast_reg_894    |   2|   0|   32|         30|
    |tmp_reg_865           |   4|   0|    6|          2|
    |worda_load_1_reg_980  |  32|   0|   32|          0|
    |worda_load_reg_970    |  32|   0|   32|          0|
    |x_6_reg_919           |  32|   0|   32|          0|
    |x_reg_932             |  32|   0|   32|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 244|   0|  490|        246|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+------------------+-----+-----+------------+----------------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | MixColumn_AddRoundKe | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | MixColumn_AddRoundKe | return value |
|ap_start          |  in |    1| ap_ctrl_hs | MixColumn_AddRoundKe | return value |
|ap_done           | out |    1| ap_ctrl_hs | MixColumn_AddRoundKe | return value |
|ap_idle           | out |    1| ap_ctrl_hs | MixColumn_AddRoundKe | return value |
|ap_ready          | out |    1| ap_ctrl_hs | MixColumn_AddRoundKe | return value |
|statemt_address0  | out |    5|  ap_memory |        statemt       |     array    |
|statemt_ce0       | out |    1|  ap_memory |        statemt       |     array    |
|statemt_we0       | out |    1|  ap_memory |        statemt       |     array    |
|statemt_d0        | out |   32|  ap_memory |        statemt       |     array    |
|statemt_q0        |  in |   32|  ap_memory |        statemt       |     array    |
|statemt_address1  | out |    5|  ap_memory |        statemt       |     array    |
|statemt_ce1       | out |    1|  ap_memory |        statemt       |     array    |
|statemt_we1       | out |    1|  ap_memory |        statemt       |     array    |
|statemt_d1        | out |   32|  ap_memory |        statemt       |     array    |
|statemt_q1        |  in |   32|  ap_memory |        statemt       |     array    |
|n                 |  in |    4|   ap_none  |           n          |    scalar    |
|worda_address0    | out |    9|  ap_memory |         worda        |     array    |
|worda_ce0         | out |    1|  ap_memory |         worda        |     array    |
|worda_q0          |  in |   32|  ap_memory |         worda        |     array    |
|worda_address1    | out |    9|  ap_memory |         worda        |     array    |
|worda_ce1         | out |    1|  ap_memory |         worda        |     array    |
|worda_q1          |  in |   32|  ap_memory |         worda        |     array    |
+------------------+-----+-----+------------+----------------------+--------------+

