// Seed: 336346390
module module_0 (
    input tri1 id_0,
    input wand id_1,
    output tri0 id_2,
    output supply1 id_3
);
  assign id_3 = ~1;
  assign module_1.type_20 = 0;
  if ("") wire id_5;
  else begin : LABEL_0
    assign id_2 = 1'b0;
  end
  wire id_6, id_7;
endmodule
module module_1 (
    input wor id_0,
    input tri1 id_1,
    input tri id_2,
    input tri id_3,
    input supply1 id_4,
    output supply0 id_5
    , id_14,
    input supply1 id_6,
    output logic id_7,
    input wand id_8,
    input supply1 id_9,
    input wand id_10
    , id_15,
    input wire id_11,
    input wand id_12
);
  always id_7 <= 1'b0;
  module_0 modCall_1 (
      id_8,
      id_11,
      id_5,
      id_5
  );
endmodule
