// Seed: 1580307506
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input wor id_2,
    input supply0 id_3,
    input wand id_4,
    input tri0 id_5,
    output wor id_6,
    output wor id_7,
    input tri0 id_8,
    input wor id_9,
    input uwire id_10,
    input uwire id_11,
    output wire id_12,
    input uwire id_13,
    input tri0 id_14,
    output tri1 id_15
);
  wire id_17;
  assign module_1.id_3 = 0;
endmodule
module module_0 #(
    parameter id_8 = 32'd31
) (
    input tri id_0
    , id_20,
    input tri id_1,
    output tri0 id_2,
    input supply1 id_3,
    input wor id_4,
    input tri id_5,
    input supply1 id_6,
    output supply0 id_7,
    input uwire _id_8,
    output tri id_9,
    input tri1 id_10,
    output uwire id_11,
    output tri1 id_12,
    output tri1 id_13,
    output wor id_14,
    output wire id_15,
    input supply1 id_16,
    output uwire id_17,
    output tri0 id_18
);
  wire id_21;
  ;
  module_0 modCall_1 (
      id_4,
      id_1,
      id_5,
      id_3,
      id_5,
      id_5,
      id_13,
      id_9,
      id_16,
      id_16,
      id_5,
      id_4,
      id_17,
      id_5,
      id_16,
      id_7
  );
  logic [1 : id_8  ^  1] id_22;
  ;
  logic id_23;
  ;
  wire  id_24;
  logic id_25;
  ;
  wire module_1;
endmodule
