

================================================================
== Vitis HLS Report for 'Radix2wECC_Pipeline_17'
================================================================
* Date:           Thu Dec 26 18:43:25 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        HardwareAcceleratedECC-PointMultiplication
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        9|        9|  90.000 ns|  90.000 ns|    9|    9|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        7|        7|         3|          1|          1|     6|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     23|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      41|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      41|     68|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |empty_128_fu_99_p2         |         +|   0|  0|  11|           3|           1|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |exitcond30722_fu_93_p2     |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  23|           8|           7|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2              |   9|          2|    1|          2|
    |ap_sig_allocacmp_loop_index137_load  |   9|          2|    3|          6|
    |gmem_blk_n_W                         |   9|          2|    1|          2|
    |loop_index137_fu_50                  |   9|          2|    3|          6|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                |  45|         10|    9|         18|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |buff2_load_reg_146                |  32|   0|   32|          0|
    |exitcond30722_reg_132             |   1|   0|    1|          0|
    |loop_index137_fu_50               |   3|   0|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |  41|   0|   41|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+---------------------+-----+-----+------------+------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_17|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_17|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_17|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_17|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_17|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  Radix2wECC_Pipeline_17|  return value|
|m_axi_gmem_AWVALID   |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWREADY   |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWADDR    |  out|   64|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWID      |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWLEN     |  out|   32|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWSIZE    |  out|    3|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWBURST   |  out|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWLOCK    |  out|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWCACHE   |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWPROT    |  out|    3|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWQOS     |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWREGION  |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_AWUSER    |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WVALID    |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WREADY    |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WDATA     |  out|   32|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WSTRB     |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WLAST     |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WID       |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_WUSER     |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARVALID   |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARREADY   |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARADDR    |  out|   64|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARID      |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARLEN     |  out|   32|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARSIZE    |  out|    3|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARBURST   |  out|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARLOCK    |  out|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARCACHE   |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARPROT    |  out|    3|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARQOS     |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARREGION  |  out|    4|       m_axi|                    gmem|       pointer|
|m_axi_gmem_ARUSER    |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RVALID    |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RREADY    |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RDATA     |   in|   32|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RLAST     |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RID       |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RFIFONUM  |   in|    9|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RUSER     |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_RRESP     |   in|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BVALID    |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BREADY    |  out|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BRESP     |   in|    2|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BID       |   in|    1|       m_axi|                    gmem|       pointer|
|m_axi_gmem_BUSER     |   in|    1|       m_axi|                    gmem|       pointer|
|sext_ln28            |   in|   62|     ap_none|               sext_ln28|        scalar|
|buff2_address0       |  out|    3|   ap_memory|                   buff2|         array|
|buff2_ce0            |  out|    1|   ap_memory|                   buff2|         array|
|buff2_q0             |   in|   32|   ap_memory|                   buff2|         array|
+---------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%loop_index137 = alloca i32 1"   --->   Operation 6 'alloca' 'loop_index137' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sext_ln28_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln28"   --->   Operation 7 'read' 'sext_ln28_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln28_cast = sext i62 %sext_ln28_read"   --->   Operation 8 'sext' 'sext_ln28_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 6, void @empty_1, void @empty_2, void @empty_0, i32 16, i32 16, i32 16, i32 16, void @empty_0, void @empty_0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 0, i3 %loop_index137"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop136"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%loop_index137_load = load i3 %loop_index137"   --->   Operation 12 'load' 'loop_index137_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.13ns)   --->   "%exitcond30722 = icmp_eq  i3 %loop_index137_load, i3 6"   --->   Operation 13 'icmp' 'exitcond30722' <Predicate = true> <Delay = 1.13> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.65ns)   --->   "%empty_128 = add i3 %loop_index137_load, i3 1"   --->   Operation 14 'add' 'empty_128' <Predicate = true> <Delay = 1.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %exitcond30722, void %load-store-loop136.split, void %memcpy-split135.exitStub"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%loop_index137_cast = zext i3 %loop_index137_load"   --->   Operation 16 'zext' 'loop_index137_cast' <Predicate = (!exitcond30722)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buff2_addr = getelementptr i32 %buff2, i64 0, i64 %loop_index137_cast"   --->   Operation 17 'getelementptr' 'buff2_addr' <Predicate = (!exitcond30722)> <Delay = 0.00>
ST_1 : Operation 18 [2/2] (2.32ns)   --->   "%buff2_load = load i3 %buff2_addr"   --->   Operation 18 'load' 'buff2_load' <Predicate = (!exitcond30722)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i3 %empty_128, i3 %loop_index137"   --->   Operation 19 'store' 'store_ln0' <Predicate = (!exitcond30722)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln28_cast" [module.cpp:28]   --->   Operation 21 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 22 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 6, i64 6, i64 6"   --->   Operation 23 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/2] (2.32ns)   --->   "%buff2_load = load i3 %buff2_addr"   --->   Operation 24 'load' 'buff2_load' <Predicate = (!exitcond30722)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 6> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 27 'ret' 'ret_ln0' <Predicate = (exitcond30722)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 7.30>
ST_3 : Operation 25 [1/1] (7.30ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.m_axi.p1i32, i64 %gmem_addr, i32 %buff2_load, i4 15" [module.cpp:28]   --->   Operation 25 'write' 'write_ln28' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln0 = br void %load-store-loop136"   --->   Operation 26 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln28]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ buff2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
loop_index137      (alloca           ) [ 0100]
sext_ln28_read     (read             ) [ 0000]
sext_ln28_cast     (sext             ) [ 0110]
specinterface_ln0  (specinterface    ) [ 0000]
store_ln0          (store            ) [ 0000]
br_ln0             (br               ) [ 0000]
loop_index137_load (load             ) [ 0000]
exitcond30722      (icmp             ) [ 0110]
empty_128          (add              ) [ 0000]
br_ln0             (br               ) [ 0000]
loop_index137_cast (zext             ) [ 0000]
buff2_addr         (getelementptr    ) [ 0110]
store_ln0          (store            ) [ 0000]
specbitsmap_ln0    (specbitsmap      ) [ 0000]
gmem_addr          (getelementptr    ) [ 0101]
specpipeline_ln0   (specpipeline     ) [ 0000]
empty              (speclooptripcount) [ 0000]
buff2_load         (load             ) [ 0101]
write_ln28         (write            ) [ 0000]
br_ln0             (br               ) [ 0000]
ret_ln0            (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln28">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln28"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="buff2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buff2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i62"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="loop_index137_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="loop_index137/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln28_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="62" slack="0"/>
<pin id="56" dir="0" index="1" bw="62" slack="0"/>
<pin id="57" dir="1" index="2" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln28_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="write_ln28_write_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="0" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="1"/>
<pin id="63" dir="0" index="2" bw="32" slack="1"/>
<pin id="64" dir="0" index="3" bw="1" slack="0"/>
<pin id="65" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="buff2_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="3" slack="0"/>
<pin id="72" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buff2_addr/1 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="3" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buff2_load/1 "/>
</bind>
</comp>

<comp id="81" class="1004" name="sext_ln28_cast_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="62" slack="0"/>
<pin id="83" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln28_cast/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="store_ln0_store_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="0"/>
<pin id="87" dir="0" index="1" bw="3" slack="0"/>
<pin id="88" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="loop_index137_load_load_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="3" slack="0"/>
<pin id="92" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="loop_index137_load/1 "/>
</bind>
</comp>

<comp id="93" class="1004" name="exitcond30722_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="3" slack="0"/>
<pin id="95" dir="0" index="1" bw="3" slack="0"/>
<pin id="96" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond30722/1 "/>
</bind>
</comp>

<comp id="99" class="1004" name="empty_128_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="3" slack="0"/>
<pin id="101" dir="0" index="1" bw="1" slack="0"/>
<pin id="102" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_128/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="loop_index137_cast_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="3" slack="0"/>
<pin id="107" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loop_index137_cast/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="store_ln0_store_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="3" slack="0"/>
<pin id="112" dir="0" index="1" bw="3" slack="0"/>
<pin id="113" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="gmem_addr_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="64" slack="0"/>
<pin id="117" dir="0" index="1" bw="64" slack="1"/>
<pin id="118" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/2 "/>
</bind>
</comp>

<comp id="120" class="1005" name="loop_index137_reg_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="3" slack="0"/>
<pin id="122" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="loop_index137 "/>
</bind>
</comp>

<comp id="127" class="1005" name="sext_ln28_cast_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="64" slack="1"/>
<pin id="129" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln28_cast "/>
</bind>
</comp>

<comp id="132" class="1005" name="exitcond30722_reg_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="1"/>
<pin id="134" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond30722 "/>
</bind>
</comp>

<comp id="136" class="1005" name="buff2_addr_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="3" slack="1"/>
<pin id="138" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="buff2_addr "/>
</bind>
</comp>

<comp id="141" class="1005" name="gmem_addr_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="1"/>
<pin id="143" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="146" class="1005" name="buff2_load_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="1"/>
<pin id="148" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buff2_load "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="66"><net_src comp="46" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="48" pin="0"/><net_sink comp="60" pin=3"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="32" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="54" pin="2"/><net_sink comp="81" pin=0"/></net>

<net id="89"><net_src comp="26" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="97"><net_src comp="90" pin="1"/><net_sink comp="93" pin=0"/></net>

<net id="98"><net_src comp="28" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="103"><net_src comp="90" pin="1"/><net_sink comp="99" pin=0"/></net>

<net id="104"><net_src comp="30" pin="0"/><net_sink comp="99" pin=1"/></net>

<net id="108"><net_src comp="90" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="109"><net_src comp="105" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="114"><net_src comp="99" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="0" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="123"><net_src comp="50" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="124"><net_src comp="120" pin="1"/><net_sink comp="85" pin=1"/></net>

<net id="125"><net_src comp="120" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="126"><net_src comp="120" pin="1"/><net_sink comp="110" pin=1"/></net>

<net id="130"><net_src comp="81" pin="1"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="135"><net_src comp="93" pin="2"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="68" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="144"><net_src comp="115" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="60" pin=1"/></net>

<net id="149"><net_src comp="75" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="60" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem | {3 }
 - Input state : 
	Port: Radix2wECC_Pipeline_17 : gmem | {}
	Port: Radix2wECC_Pipeline_17 : sext_ln28 | {1 }
	Port: Radix2wECC_Pipeline_17 : buff2 | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		loop_index137_load : 1
		exitcond30722 : 2
		empty_128 : 2
		br_ln0 : 3
		loop_index137_cast : 2
		buff2_addr : 3
		buff2_load : 4
		store_ln0 : 3
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|    add   |      empty_128_fu_99      |    0    |    11   |
|----------|---------------------------|---------|---------|
|   icmp   |    exitcond30722_fu_93    |    0    |    8    |
|----------|---------------------------|---------|---------|
|   read   | sext_ln28_read_read_fu_54 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   write  |   write_ln28_write_fu_60  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   sext   |    sext_ln28_cast_fu_81   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   | loop_index137_cast_fu_105 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |    19   |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|  buff2_addr_reg_136  |    3   |
|  buff2_load_reg_146  |   32   |
| exitcond30722_reg_132|    1   |
|   gmem_addr_reg_141  |   32   |
| loop_index137_reg_120|    3   |
|sext_ln28_cast_reg_127|   64   |
+----------------------+--------+
|         Total        |   135  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |   3  |    6   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |    6   ||  1.588  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   19   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   135  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   135  |   28   |
+-----------+--------+--------+--------+
