.comment from next-pnr
.device 1k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000010010000010000
001100000000000000
000000000001100000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000011000100010
000000001000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000011000010010
000000001000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 6 0
000011111000000010
000100010000000000
000000000000000000
000000000000000001
000000000000000110
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000110010
000000000000010000
000000000000000000
000011110000000001
000000000000000010
000000000000000000

.io_tile 7 0
000000000000000010
000000000000001000
000000000000000000
000000000000000001
000000000000110110
000000000000111000
001100000000000000
000000000000000000
000000000000000000
000101010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000011000000000
000000001000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000010000000000010
000101010000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000001000000
000000000000000000
000000000000000001
000001110000000001
000000001000000000

.io_tile 10 0
000000111000000000
000100001000000000
100000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 11 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000011110001
000000000001110000
001000000000000000
000000000000000000
000000000000000000
000100000000000000
010000000000000000
000000000000000000
000010000000000000
000010010000000001
000001010000000000
000000001000000000

.io_tile 12 0
000000000000000000
000100000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000001
001000000000000000
000000000000000000
000000000000000010
000000000000000000
100000000000000000
100000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 0 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 1
100000000100000000000000000000001100001100000100000001
000000000000000000000000000000011011001100000000000000
101000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
110000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000010000001010000000110100000000
000000000000000000000011110000011100000000110000000100
000000000000000001000110000000011011110000000000000000
000000000000000000000000000000011000110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
100000000000000000000000001111001010101001110100000000
000010000000000000000000000001001110101000100000000000
111000000000001000000000000011001110101000000000000000
000000000000000111000000000000110000101000000000000010
010000000000000000000111100000000000000000000000000000
110000000000001111000000000000000000000000000000000000
000000000000000000000000000111000000100000010000000000
000000000000000000000000000000101111100000010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000001000001110101000000000000000
000000000000000000000000001111010000010100000000000000
000000100000100101000111110000000000000000000000000000
000000000000001001100011010000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011000000000000000000000000000000

.logic_tile 6 1
000000000100000000000000000111100000000000000100000000
000000000000000000000000000000100000000001000010000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100101000000
000000000000000000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.logic_tile 7 1
000000000000001000000000001111100000001111000000000000
000000000000000101000000001011001101110000110000000000
101000000000001000000000000000001110000100000100000000
000000000000000111000000000000000000000000000000000000
000000000000001000000010100000000000011001100000000000
000000000000000001000100000001001111100110010000000000
000000000000001001100010100000000000000000000000000000
000000000000000101000110000000000000000000000000000000
000000000000000000000000001011111111100000000000000000
000000000000000000000010111101111010000000000000000000
000001000000001000000010111011101011000101000000000000
000010100000000011000110101101111010100000100000000000
000000000000000011100010100111001010001100000000000000
000000000000000111100100001011001111110000000000000000
000000000000001000000000010001111100101000000000000000
000000000000001011000010000000000000101000000000000000

.logic_tile 8 1
000000000000000101000000000111000000010110100100000000
000000000000000000100000000000000000010110100000000000
111000000000001000000000000011011001100010000000000000
100000000000001101000000000001001100000100010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000101000000000000000000000000000000000000
000001000000001111100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000010100011000000001100110000000000
000000000000000001000100000000001111110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 10 1
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001001001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 1
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
100000000000000000000000000011011010010100000100000000
000000000000000000000000000000100000010100000000000000
101000000000000000000110000011100000000000000100000000
000000000000000000000000001011100000101001010000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000010000011011000010100000100000000
000000000000000000000000000000110000010100000010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000000000111001100000001010100000000
000000000000000001000000000000010000000001010000000000
110000000000000000000000000101100000000000000100000000
000000000000000000000000001011000000101001010000000000

.ramt_tile 3 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 2
100000000000000000000000000011000000000000000100100000
000000000000000000000000000000100000000001000000000000
101000000000000000000000000000001100000100000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000000000000000000000110100011100000000000000100000100
000000000000001101000000000000100000000001000000000000
000000000000000000000110101000000000000000000100000100
000000000000000000000000001111000000000010000000000000
000000000000001000000000001000000000000000000100000100
000000000000000111000000000111000000000010000000000000
000000000000000101100000010000000000000000100100000000
000000000000000000000010100000001010000000000000000000

.logic_tile 5 2
100000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
101000000000000000000000010111100000000000000100000000
000010100000000000000010001011000000101001010000000100
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000101100000000000000100000000
000000000000000000000000001011100000101001010000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000010000100100000000
000000000000000000100000001011001001100000010000000000
000000000000000000000000000011101100000001010100000000
000000000000000000000000000000010000000001010000000000
110000000000000001100000000001100000000000000100000000
000010000000000000000000001011100000101001010000000000

.logic_tile 6 2
000000000000000000000000000011000000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000001100000000000000000000000001000000000
000000000000000000000000000000001100000000000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000010010011101000001100111000000000
000000000000000000000010000000000000110011000000000000
000000000000000101100110100000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001110110011000000000000
000000000000001000000111000111101000001100110000000000
000000000000000101000000000000000000110011000000000000
000000000000000101000000011111011011000011000000000000
000000000000000101000010100001111011110000000000000000

.logic_tile 7 2
000000000000100000000000001000000000000000000100000000
000000000000000000000010101011000000000010000010100000
101000000000100000000000000011000000000000000100100000
000000000000000000000000000000100000000001000000000001
010000000000000000000010000000001110000100000100000000
110000000000000000000111110000000000000000000000000000
000001000000001101100000000000000000000000000100000000
000010000000000101000000000011000000000010000000100100
000000000100000101000010100000011110000100000100000100
000000000100000000000010100000000000000000000000000000
000010100000000000000010000000001110111101010000000001
000000000000000000000110101101010000111110100010100000
000001000000001000000010000000001100000100000100000100
000000000000000101000000000000010000000000000000100000
110000000000100000000000001101101001001010000000000000
000000000001010101000000000101011101010000010000000000

.logic_tile 8 2
000000000000000101000010110101001000010101010000000000
000000000000000000100111110000110000010101010000000000
101000000000001001100010100000000000011001100000000000
000000000000001111000100000001001011100110010000000000
000000000000001101000010000111100001101111010100000000
000000000000000001000110111111001101001111000000000001
000000000000001101000110001001001110000000110000000000
000000000000000001100010111001111110000000000000000000
000000000000000011100110001101101101001100000000000000
000000000000001101000000000101111111110000000000000000
000000000000000000000010111101011100100010000000000000
000000000000000101000010001011101100001000100000000000
000000000000000000000010000101111001011111110000000000
000000000000000001000000000101001011111111110000000000
110000000000001000000111001011011000110011000000000000
000000000000001001000110011111001010000000000000000000

.logic_tile 9 2
000000000000000101100000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
101000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001100000000000010101000000000000000000100000000
000000000000000000000100000001000000000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000101000000001000000001011001100000000000
000000000000000000100000000111001100100110010000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
110000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000

.ramt_tile 10 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 2
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000001000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 3
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 3
100000000000000000000000000000001100000001010100000000
000000000000000000000000001101010000000010100000000001
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000001100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000001010000100100000000
000000000000000000000000001011001111100000010000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000101100000010110100000000000
110000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 2 3
100000000000000101000000000000000000000000000100000000
000000000000000101000000000001000000000010000000000000
101000000000000000000010110000000001000000100100000000
000000000000000000000010100000001001000000000000000000
010000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000000000000

.ramb_tile 3 3
010000000000001101100110010111000000000000
001000001010000101000110111001000000000000
101000000000001000000000001111100000000000
000000000000001111000000000101000000100000
010000000000000000000111100011100000000000
111000000000000011000111000111100000000001
000000000000000111000110001111000000000000
001000000000001111100111111101100000010000
000000000000000000000000010001000000010000
001000000000000000000011011011000000000000
000000000000000000000110100101100000000000
001000000000000000000000001101100000010000
000000000100001001000110101001000000010000
001010000000000101000000000101100000000000
010000000000100101100000000001000000000000
011000000000010000000000000101000000010000

.logic_tile 4 3
100000000100000000000000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000011000000000000000000100000000
000000000000100111000011011101000000000010000000000000
000000000100000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000100001000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000

.logic_tile 5 3
100000000000000111100000010000000000000000000000000000
000000000010001101000011100000000000000000000000000000
111000000000001001000000010001011011101000010100100000
000000000000000111100011110011101101011101100000000000
110000000000000000000010010011101010100100010100100000
110000000000000011000111110111101000110100110000000000
000000000000001111100000001111111100111001110100100000
000000000000001101100000001011001111101000000000000000
000000000000000101000000000001111101101001110100000001
000000000000001101100010111011011101010100010000000000
000000000000001000000111011101011001101101010100000000
000000000000000011000011111111111101011000100000100000
000001001010000111100111001111111011101101010100000000
000010000000000000000111110001001111100100010000000000
000000000000000101000111000011011110101001110100000000
000000000000001101100010111101011000101000100000000000

.logic_tile 6 3
000000000000000000000110100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
001000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000011001110000000000100000
000000000000000000000010010000011111110000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010100000001011000000000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000100
000000100000000000000000001001000000000010000000000100
000010000000000000000000001101100000101001010000000000
000000000000000000000000001111100000000000000010000000
000000000000000000000111100000000000000000000000000000
000000100000000000000100000000000000000000000000000000

.logic_tile 7 3
000000000000001000000000000011000000111111110000000000
000000000000001111000000000101000000000000000000000000
101000000000000000000000000101000000010110100101000000
000000000000000000000000000000000000010110100000000100
110000000000001001100000000000001010000100000100000000
110000001110000001000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000101100000001000000000000000000100100000
000000000000000000000000001111000000000010000001000000
000000000000100000000000000000011110000100000100100000
000010000001000000000000000000000000000000000000000100
000010101000000000000011101111100000000000000100000000
000000000000000000000000000111100000111111110000000000
110000000000000101100110110001000000000000000100000000
000000000000000000000010100000000000000001000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001010000000000000001000
000000000000000000000000000000001010001100111000000000
000000000000000000000000000000001101110011000000000000
000000000000000101100000000000001000001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000001101100000000000001001001100111000000000
000000000000000101000000000000001111110011000000000000
000000100000000000000110000000001001001100111000000000
000000000000000000000100000000001100110011000000000000
000000000000001000000000000101101000001100111000000000
000000000000001001000000000000000000110011000000000000
000000000000001001100000000111001000001100111000000000
000000000000001001100000000000000000110011000000000000
000000000000000000000000010000001001001100110000000000
000000000000000000000010010000001010110011000000000000

.logic_tile 9 3
000000000000000000000010101000000000000000000101000000
000000000000000000000000001001000000000010000000000000
001000000000001000000000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000001000000000110100000001010000100000100000000
000000000000000101000000000000000000000000000000000000
000000000000000000000110110000000000000000000100000000
000000000000000000000010101001000000000010000000000000
000010100000000000000000001000000000011001100000000000
000010001110000000000000000001001011100110010001000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001101100000000000000000000000
000000000000000000000000001101100000111111110000000000

.ramb_tile 10 3
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000001000000000000000000000000000000000000
001010100000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010100000000000000000000000000000000000

.logic_tile 11 3
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 3
000000000000001000
000100000001000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000
000100000000000000
000000000001000000
000000000000000000
000000000000000000
000010000010100010
000000110001110000
000000000000000000
000000000000010001
000000000000000001
000000000000000000

.io_tile 0 4
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 4
110000000000000000000000010101100000000000000100000000
001000000000000000000011101001100000010110100000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000101100000010000100100000000
001000000000000000000000000000101111010000100000000000
000000000000000000000000000000011111001100000100000000
001000000000000000000011100000001011001100000000000000
000000000000001000000000010000000000000000000000000000
001000000000000001000010000000000000000000000000000000
000000000000000000000000001011000000000000000100000000
001000000000000000000000001101000000101001010000000000
000000000000000000000110000101100000000000000100000000
001000000000000000000000001011100000010110100010000000
110000000000000001100000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 4
110000000000000000000010100000000000000000100100000000
001000000000000000000110110000001001000000000000000001
101000000000000101100000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
010000000000001000000110110000001000000100000100000000
001000000000000101000010100000010000000000000000000001
000000000000000000000000000000000000000000000100000000
001000000000000000000000001101000000000010000000000001
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000000001000000000010000000000000
000000000000001000000000000000001110000100000100000000
001000000000001001000000000000000000000000000000000000
000000000000000000000000000000001010000100000100000000
001000000000000000000000000000010000000000000000000000

.ramt_tile 3 4
000000000000000001000010001111000000000000
000000000000000001100100001001100000010000
001000000001010000000000001011100000000000
000000000000101001000010011101000000000000
010000000000000000000111100111000000000000
110000000000000001000100000001000000000000
000000000000000111100000010011100000000000
000000000000000000000011100001100000000000
000000000000000000000000000101000000000000
000000000000000000000010101011000000000000
000000000000001000000010111111100000000000
000000000000001001000010011011100000000000
000000000000000000000000001111100000000000
000000000000000001000010000001000000100000
010000000000000001100110000111100000000000
110000000000000001100100001001000000000000

.logic_tile 4 4
110000000000000101000010101001001000100001010000000000
001010000000011111100100001101011000110101010000000000
101000000000001000000111000111011010111001010000000000
000000000000000101000000000001101001100110000000000000
010000000000100101100110111001001000111001010000000000
001000001000000000000010101111011011010001010000000000
000000000000000101100110100000001100000100000100000000
001000000000000000000000000000010000000000000000000000
000000000000000000000111000001001001111001010000000000
001000001110000000000010000111011000010001010000000000
000000000000000000000000000011101010111001010000000000
001000000000000000000010001011101001011001000000000000
000000000000000011100111001001001011100000010000000000
001001000000000000100100001011111110111110100000000000
000000000000000011100111001000000000000000000100000100
001000000000000000000000001001000000000010000000000000

.logic_tile 5 4
010000000000000000000000001011001010101001000000000000
001000000000000000000000000011001111111001100000000000
101000000000000000000111100000000000000000000110000000
000000000000000000000000001011000000000010000000000010
000000000000001000000000000001101110111001010000000000
001000000010001111000000000111101111100110000000000010
000000000000000001000000000000000000000000100100000000
001000000000000000100000000000001111000000000000000000
000000000000001101000110010111111100000011110000000000
001010000000000011100011011011010000111100000000000000
000000000000001000000111000101100000000000000100000000
001000000000000111000000000000000000000001000000000010
000000000000001101000010110000000000000000100100000000
001000000000001111100111000000001100000000000000000000
000000000100000000000000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000

.logic_tile 6 4
010000000000000000000111100000000000000000000100000000
001000000000000000000100000111000000000010000000000011
101010000000000000000000010000011100000100000100000000
000001100000000000000010000000010000000000000000000000
000000000000000000000000000101100000000000000110000000
001000000000000000000000000000100000000001000000000010
000001000000000000000000010000000000000000000000000000
001000100000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001010000000000000000010010000000000000000000000000000
000000000000000001100000000001000000000000000100000000
001000000000000000000000000000100000000001000000000000
000000000000000000000000000001100000000000000100000001
001000000000000000000000000000100000000001000000000000

.logic_tile 7 4
010000000000000000000000000000011010000100000100000000
001000000000000000000000000000010000000000000000000000
001000000000000000000000000000011010000100000100000000
000000000000000101000000000000010000000000000000000000
000000000000000000000000000000001010000100000100000000
001000000000000000000010100000010000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000000100000000
001000000000000000000000000000000000000001000000000000

.logic_tile 8 4
110000000000000001100110000000000001000000001000000000
001000001110000000000010110000001001000000000000001000
101000000000010101000000010000011000001100111100000000
000000000000100000100010000000011000110011000000000000
010000000000000000000110010000001000001100111100000000
011000000000000000000110010000001101110011000000000000
000000000010000000000000000000001000001100110100000000
001000000000000000000000000000001001110011000000000000
000000000000000001100000010000000000000000100000000000
001000000000000000100010000000001011000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001101000000000010000000000000
000000000000000000000000001000000000010110100100000000
001000000000000000000000001001000000101001010000000000
110000000000000000000000000000000001011001100000000000
001010100000000000000000000011001000100110010000100000

.logic_tile 9 4
110000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110010100000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
001000000000001101000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000001101100000000000000100000000
001000000000000000000000001101000000101001010010000100
110000000000100000000000000000000000000000000000000000
001000000001010000000000000000000000000000000000000000

.ramt_tile 10 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 4
010000000000000000000010100111100000000000001000000000
001000000000000000000100000000100000000000000000001000
000000000000000000000010100011011101001100111000000000
000000000000001101000100000000011001110011000000000000
000000000000000000000000000001001000110011000000000000
001000000000000000000000000011100000001100110000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000000000001011000000000000000000000000000000000000
000000000000100000000000010000000000000000000000000000
001000000000010000000010000000000000000000000000000000
000000000000000000000000001000000000010110100000000000
001000000000000000000000000001000000101001010000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.logic_tile 12 4
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 4
110000000101000010
000000000100000000
010000000100000000
000000000100000001
000000000100110010
000000000100010000
001100000101000000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001010000000000
000000001000000000
000000000000000000
000000000000000000

.io_tile 0 5
000000000100000010
000100000100000000
000000000100000000
000000000100000001
000000000100000010
000000000100000000
001100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 5
110000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
101000000000000000000000010101011000000001010100000000
000000000000000000000011110000010000000001010000000000
110000000000000011100000001000000001010000100100000000
001000000000000000100000001001001010100000010000000000
000000000000000001100000001000011000000001010100000000
001000000000000000000000001011010000000010100000000000
000000000000000000000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000
000000000000000000000110000000011001000000110100000000
001000000000000000000000000000011111000000110000000000
000000000000000000000000000000001001001100000100000000
001000000000000000000000000000011001001100000000000000
110000000000000000000000010011011000000001010100000000
001000000000000000000010010000010000000001010000000000

.ramb_tile 3 5
010000000000000111100110010001000000000000
001000000000000000000111111101100000000001
101000000000001001000000010011100000100000
000000000000000111100011010101100000000000
010100000000001000000011101011000000000000
011000000000000111000111111101000000010000
000000000000000111000111000011100000000000
001000000000000000100100000001000000010000
000000000000000001100000001011100000000010
001000000000001101100000000101000000000000
000000000000000001100110010011000000000010
001000000000001101100110011101000000000000
000000000001000101000000001011100000001000
001000000010100000100000001001100000000000
010000000000000000000000001111000000000010
011000000000000000000000000001000000000000

.logic_tile 4 5
110000000000000000000110110000001011011010010000000000
001000000000000000000111111001001010100101100000000000
111000000000000000000000000101000000100110010100000000
000000000000000000000000000000001101100110011000000010
110000000000000001100011000111100000000000000000000000
111000000000001101000111110000000000000001000000000000
000000000000000101000000000000000000001111000100000000
001000000000000000100000000000001101001111001000000010
000000000000000000000110000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000010101011100010000000000000000
001000000000000000000011101101111001000000010000000010
000000000000000000000011100001001011111101000010000000
001000000000000000000100001101111101111100000000000000
110000000000000000000000000000000001000000100000000000
001000000000000101000010100000001111000000000000000000

.logic_tile 5 5
010000000000001000000110001011101111100000000000000000
001000000000000001000000001001001111000000000000000000
001000000000000000000000011000011101000001000010000000
000000000000000101000010001011001111000010000000000000
000000000000001101100110101111011110111000110100000000
001000001110000101000000001101101000110001111010000000
000000000000000101000010101000011110100101100000000000
001000000000001101100100000101001101011010010000000000
000000000000000001000110100011100000000000000100000000
001000000000001101000000000000100000000001000000000000
000000000000001001100110010101101101000000110000000000
001000000000000001000010100011001111110000000000000000
000000000000001000000000001101001001000001000000000000
001000000000000101000010100001011101000000000000000000
110000000000101101000110100101001011001000000100000000
001000000000010101100010000000101111001000000000000000

.logic_tile 6 5
010000000000000001100011110001001010000111010000000000
001000000000000000100010011111111110101110000000000000
001000001000000000000000001000000000011001100000000000
000000000000000000000000001111001101100110010000000000
000010100001010001100000010000000000000000000000000000
001001000000100000000011000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
001010100000000000000011010000001000000000000000000000
000000000110000101100110100000000000000000000100000000
001000000000000000000000001001000000000010000000000000
000000000110001000000000001000000000000000000100000000
001000000000000101000000001101000000000010000001000000
000000000000000101100010101111111110111100000000000000
001001000000000000000100000011010000000011110000000000
000000000000000000000000000111001010101010000000000000
001000000000001101000010110011101011100010100000000000

.logic_tile 7 5
010000000000000000000000000011100000111111110000100000
001000000000000000000000000011100000000000000001100100
001100000000100001100000000101100000000000000100000000
000000000000000000100000000000100000000001000000000000
000000000000000000000000000001100000000000000110000000
001000000000000101000000000000000000000001000000000000
000000000000101000000010100000000000000000100100000000
001010000000001001000000000000001010000000000000000000
000000000000000000000000000101100000000000000100000000
001000000000000101000000000000000000000001000000000000
000000000000000000000010100000000000000000000000000000
001000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 8 5
010000000000100000000000000000000000000000000000000000
001000000000001101000000000000000000000000000000000000
101000000000100000000000001000000000000000000100100000
000000000001000000000000001111000000000010000000000000
000000000000000000000110000101001100101001010000000000
001000000000000000000011110001110000111101010000000000
000000000000000000000000000000001100000100000100000000
001000000000000000000000000000000000000000000000000000
000000001000000000000110100000000000000000000000000000
001000000000001101000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
001000000000001101000000000000100000000001000000000010
000000000000000000000000001000000000000000000100000000
001000000000000000000000000011000000000010000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000010000000000000000000000000000000

.logic_tile 9 5
110000000001011001000000000001001100101000010000000000
001010100000100111000010110001001100101101010000000000
101000000000000000000111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001000000110000000000000000000000000000000
001000000000000001000000000000000000000000000000000000
000000000000000000000110001001000000000000000000000000
001000000000000000000000001011000000101001010000000000
000001000000000001100000000111011101111000010100000100
001010100000001101100000000011111011100001110000000000
000000000000000011100010101111001100111000010100000000
001000000000000000000100001011101010100001110000100100
000000000000000000000110010001101110101111110010000000
001000000000001101000110011001101011101001010000000000
110000000000000000000000011001001101110001110000000000
001000000000000000000010011111001100110000100000000000

.ramb_tile 10 5
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000110000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 5
110000000000000101000110010001011110100000000000000001
001000000000000000000011010000101010100000000001000000
101000000000000000000000000001111000000101000100000000
000000000000000111000011100111101000000001000000000000
010000000000000001100000000000000000000000000000000000
011000000000000000000010100000000000000000000000000000
000000000000000000000000000001111000000100000100000000
001000000000000000000000001101101110000001010000000000
000000000000000000000000001111011111001001100100000000
001000000000000000000000000001001001000010010000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
001000001110000001000000000000000000000000000000000000
110000000000001000000000000000001010000011110000000000
001000000000000001000000000000000000000011110000000000

.logic_tile 12 5
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 5
000000000100000000
000000000101000000
000000000100000000
000000000100011000
000000000100000000
000000000100000000
000000000100100000
000000000100000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 6
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 6
100000000000000000000000000111000000010000100100000000
000000000000000000000000000000001110010000100000000000
101000000000001000000000000001100000000000000100000000
000000000000000001000000000111000000101001010000000000
110000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000000010000100100000000
000000000000000000000000000000001010010000100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001100000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
100000000000001101100000000000011010000100000100000000
000000000000000101000000000000000000000000000000000000
101000000000000101000010100000000000000000000100000000
000000000000000000000010100001000000000010000000000000
010000000000000101000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000

.ramt_tile 3 6
000000000000001011100000010001100000000001
000000000000001111100010101111100000000000
001000000000001000000111010101000000000000
000000000000001111000111101101100000000001
110000000000000000000111000111100000000000
010000000000000000000111110011100000000001
000000000000000011100110111101100000000000
000000000000001111100010100011100000000001
000000000000001000000000010101100000000000
000000000000000101000011000001100000000001
000000000000100101110000001101100000000000
000000000000010000000000000101000000000001
000000000000000000000110101001000000000010
000000000000000000000000001001000000000000
010000000000001000000000001001000000000010
010000000000000101000010000111100000000000

.logic_tile 4 6
000000000000000000000000010000000000000000000100100000
000000000000000000000011111011000000000010000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100100100000
000000000000000000000000001011000000101001010000000010
000000000000000000000110001000000000000000000110000001
000000000000000000000010101111000000000010000000100000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000100000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000101000110100011000000000000000100100000
000000000000000000100000000000100000000001000000000000
001000000000000000000010100000011001001100110100100000
000000000000001101000110110000011001001100110000000000
110000000000000000000000001000000001011001100100000000
010000000000000000000000000101001000100110010000000010
000000000000010101000000000000011000000100000110000000
000000000000100000100000000000010000000000000001000000
000000000000000000000010101000000000000000000100000000
000000000000000000000010100001000000000010000001000000
000000000000000000000000000000000000000000100110000001
000000000000000000000000000000001000000000000000100000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000101000000000010000000000000
110000000000000000000000000000000000100110010000000000
000000000000000000000000001001001000011001100010000000

.logic_tile 6 6
000000000000000001100010110111100000000000000110000001
000000000000000000100011010000100000000001000000100001
001000000000000000000000001111111100000000110000000000
000000000000000000000000000101001110110000000000000000
010000000000000001100010100111101101100000000000000000
010000000000000000000100000101001111000000000000000000
000000000000001101000111000000001110001100110000000000
000000000000001001000000000000001111001100110000000000
000010100000000101100010101011101000110011000000000000
000001000000000000000100000101011011000000000000000000
000000000000000001100010100000000000011001100000000000
000000000000001101000110111111001101100110010000000000
000000000000001101000000001000000001011001100000000000
000000001010100011100010111011001110100110010000000000
000000000000001101000110000011111011000010010000000000
000000101110000001100010010001111101011000000000000000

.logic_tile 7 6
000000000001010000000110111000000000000000000100000000
000000000000000000000010001011000000000010000000000000
001000000000000101100000010101011000100010000000000000
000000000000000000000010101001111011001000100000000000
010000000000000000000010100101111100111101010000000000
010000000000000000000010100000010000111101010010000000
000000000000101000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000000110000000000010010000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000000000000100000000001000000100000
110000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000100000

.logic_tile 8 6
100000000000000000000000011111001011000000000110000000
000010000000000000000011110001001111000000010000000000
101000000000000000000000011001101101111001110010000000
000000000000000111000010000101101101111011110000000000
010000000000001000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000000000111000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000001111001011000000100000000000
000000000000000001000000001111001000000000000000000000
110000000000000000000110000011000000000000000100000000
000000000000000000000000000000000000000001000010000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000011100110100000000000000000000000000000
000001000000000000100000000000000000000000000000000000
000000000000001111100000000001100000000000000000000000
000000000000000101100000001111100000101001010000000000
000000000000000000000000001101011100000111000000000000
000000000000000000000000000001001010000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 10 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000010100000010000000000000000000000000000

.logic_tile 11 6
100000001010000111100111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
101000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000111000011100001000000010000100100000001
110000000000000101100000001101101010000000000000000000
000000000000000000000000000111101010111011110000000000
000000000000000000000000001001001010101001010000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000001010000000000
000000000000000000000000000001000000000010100000000100
000010100001010000000110000000000000000000000000000000
000001000001110000000000000000000000000000000000000000
110000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 6
000000000000000010
001100000000100000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001010000000000000
000001010000100000
010010000000000000
000001010000000000
000000000000100010
000000000000010000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 7
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 7
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000001000000000000000000100000001
000000000000000000000010110011000000000010000010000001
001000000000000101000000000000000000000000000000000000
000000000000001111100000000000000000000000000000000000
010000000010001111100000000000011110000100000000000000
010000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001101010111111110000000000
000010000000000000000000000101000000010101010000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000010100000000000000000001000000000
000000000000000000000000000000001111000000000000001000
000000000000000101000000000000001111001100111000000000
000000000000000101000010100000011000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000001001000000000000001000110011000000000000
000000000000000001100000000001101000001100111000000000
000000000000000000100000000000100000110011000000000000
000000000000000000000110000001001000001100111000000000
000000000000000000000100000000100000110011000000000000
000000000000001000000000001000001000001100110000000000
000000000000001001000000000111000000110011000000000000

.logic_tile 6 7
000000000000001000000110100001111110111111110000000001
000000000000001101000000000011010000111101010000000000
001000000000001111000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000100000000000000111010000001010000100000000000000
110001000000000000000010010000010000000000000000000000
000000000000000001000000000001100000000000000000000000
000000000000000000000000001001000000111111110000000000
000000000000000000000000000000000000000000100100000100
000000000000001111000000000000001000000000000000000000
000000000001000000000011100000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000011000000000000000000100000010
110000000000000000000010101011000000000010001000000000

.logic_tile 7 7
000000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
001010100000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000011000000000000000000000000000000000000000
110000000000000101000000000000000000000000000000000000
000000000000000011100110010000000000000000000000000000
000000000000000000100111100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001011011000000100000000010
000000000000000000000000001001011011000000000000000000
000000000000000000000111100101000000000000000100000001
000000000000000000000100000000000000000001000001100100
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000001000000000000000000001011111110101001010000000001
000000000000000101000010111101100000010111110000000001
001000000000000001100010101001101001000000000000000000
000000000000001101000000001011011110000010000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000001000111001000011011000001000000000000
000000000000001111000100001011011110000010000000000001
000000000000000000000010000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000110001001011011010110000000000000
000000000000000000000000001001001010000000000000000000
000000100000000000000000001001101010101011110010000000
000010000000000000000000001111010000010110100000000000
000000000000001000000010100000000000000000000100000000
000000000000000001000100001011000000000010000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000001000110000000000000000000000000000000000000000000
001000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000001000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010100000000000000000000000000000000000000000
010000000000000001000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramb_tile 10 7
000000000000000000000000000000000000000000
000001011000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000001000000

.io_tile 13 7
010010000000001010
000110110001000000
010001011000000000
110000000000000001
000000000000000010
000000000000010000
001000000000000000
000000000001000000
000000000000000000
010000000000000001
000000000000000010
010000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 8
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000001100
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000010000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000111100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
001000000000001000000111100000000000000000000000000000
000000000000001111000100000000000000000000000000000000
110000000000000000000010001001101000000000110000000000
010000000000000000000000000101111000001011000000000100
000000000000000001100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000011100000010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000000000000000001101011110110100110000000
000000000000000000000000000011011010010000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000010110100000000110
000000000000000000000000000011000000101001010000000010

.logic_tile 5 8
000000000000000000000000000000000001000000001000000000
000000000000000000000010110000001010000000000000001000
001000000000000101100110000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
110000001100000000000000000111001000000001011100000000
010001000000000000000010111001100000010100000000000000
000000000000000001100000000111001000010000010100000000
000000000000000000000000000000101011010000010000000000
000000000000001000000000010011101010111101010000000000
000000000000001001000010010000010000111101010000000000
000000000000000011100000000101100000010110100100000000
000000000000000000100000000000000000010110100000000000
000000000000000000000110010001100000111001110000000000
000000000000000000000010000000001100111001110000000000
110000000000000011100000001101100000000000000100000000
110000000000000000100000001001001011110000110000000000

.logic_tile 6 8
000001000000000101000000001001001010111101010010000000
000000000000000000100000000011000000101001010000000000
001000000000000000000000010000000001001111000000000000
000000000000000000000010010000001101001111000000000001
110000000000000111100000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
000010000000000111100000010000000000000000000000000000
000001000000001101000011100000000000000000000000000000
000000000001010000000000001000001110000100000000000100
000000000000100000000010011001011010001000000010000000
000000000000000000000010100000000001000000100100000000
000000000000001001000100000000001111000000000010000000
000000000000000000000000011101111011100001010000000010
000000000000000000000011101111011001110111110000000000
010000000000000000000110010000011100000011000000000000
110000000000000000000011010000001010000011000000000000

.logic_tile 7 8
000010100000000101000110000111101010101000010000000000
000000000000001101100000001101011101001000000000000000
001000000000000101000000000111101010011111000000000001
000000000000001101100000000000101101011111000000000100
110000000000001001100010101111101011010110000000000000
110000000000000001100110110111101111010110100000000000
000000000000001111100111101001101100010110100000000000
000010100000001111000100000001010000010101010000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000001011011010010100000000000000
000010000000000000000000000111111000100000010000000000
000000000000000000000111000111101001001110000000000000
000000000000000000000100000001011111001000000000000000
010010001110001001100110111000000000000000000100000101
110010000000000101000010000101000000000010001010000110

.logic_tile 8 8
000000000000000001100000010111100000000000001000000000
000000000000000101100011100000000000000000000000001000
001000000000001000000000000101100000000000001000000000
000000000000000111000000000000101100000000000000000000
010000000000000000000110010111001000001100110100000000
010000000000000000000011000111100000110011001000000000
000000000000000000000110000000000000000110000000000000
000000000000000000000000000001001011001001000000000010
000000000000000111000000000111100000010110100100000000
000000000000000000000000000000000000010110100000000000
000010100000000000000000000001000000111001110000000000
000000000000000000000000000000001000111001110010100000
000000000000000111000000010000000000010110100000000000
000000000000000000000010001101000000101001010010000000
010000000000001000000000000111011011001100110100000000
010000000000000001000000000000011110110011001000000000

.logic_tile 9 8
000000001010000000000000010000000001000000001000000000
000000000000000000000011100000001101000000000000001000
001000000000000000000000000111000000000000001000000000
000010000000000000000000000000100000000000000000000000
010000000000000000000000010101001000001100110100000000
010000000000000000000010000000100000110011000000000000
000001000000000111100000000111011100001100110100000000
000010100000000000000000000000110000110011000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000010000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000001110000000000110000000000001001111000100000000
000000000000000000000000000000001101001111000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramt_tile 10 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 8
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000000000000000000
000000000000100000
000000000000000000
100100000000000000
000000000000000000
000000000000000000
000010000000000000
000000110000000001
000000000000000000
000000000000000000

.io_tile 0 9
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000100
001000000000001000000000010000000000000000000000000000
000000000000001111000010010000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000101000000001101111000010110010000000000
000000000000000111000000000101001100101110010000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000001111000010100000011110010100000100000000
000000000000000101000010100111010000101000000000000000
001000000000000000000010100111000001001001000100000000
000000000000000000000000000000001111001001000000000001
110000000000001011100000001001011000011111110000000000
010000000000000001100000000101111001111111110000000001
000000000000000101000111101000001110101000000100000000
000000000000000000000100001111000000010100000000000000
000000000000100000000000001001011100000000000000000101
000000000001010000000010011101001010100000000000100000
000000000000000001100000000000000000000000000000000000
000000001100000000100010110000000000000000000000000000
000000000000000001000000010101001110000000010000000000
000000000000000000000010100000011000000000010000000011
110000000001000101100000000000011100000100000000000000
110000000000100000000010000000010000000000000000000000

.logic_tile 6 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000001000000001001001000010000000
000000000000000000000000000111001010000110000000100100
110000000000001111000000010111111010101011110100000000
110000000000000101000010000000100000101011110000000101
000000000000000111100110000000000000000000000000000000
000000000000000001100111100000000000000000000000000000
000000000000000000000000001000011110000001010000000000
000000000000000000000000001011010000000010100000000000
000000000000000000000000001000001010000010100000000000
000000000000000000000010101101000000000001010000000010
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000010101100000000000000000000100
110000000000000001000010010101101011010000100000000000

.logic_tile 7 9
000000000010000111000000011011100000101001010000000000
000000000000000000000010011011101001100110010000000000
001000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
110000000000000111000111100000000000000000100100000000
110000000000000000100000000000001011000000000000000000
000000000000000000000000000011000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000111000000000000000100000000
000000000000001101000000000000100000000001000000000000
000000000000000101000110010000000001000000100100000000
000000000000000000100010000000001111000000000000000000
000000000000000000000111100000011100000100000100000000
000000000000010000000110110000000000000000000000000000
110000000000000101100000000000000000000000100100000000
110010000000000000000010110000001000000000000000000000

.logic_tile 8 9
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000001001000000000010000000000000
000000000000000000000011100001011110110100010100000001
000000000000000000000000000000111101110100010000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000

.logic_tile 9 9
000000000000000011100000010111100000000000000100000001
000000000000000000100011110000100000000001000000000000
001000000000000000000000001000011010110000100010000000
000000000000000000000010100011011000110000010000000000
010000000000000000000010100000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000011100111100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000000001101010000011110000000000
000000000000000000000000001101110000111111110000000000
000000000000000000000000001101000000100000010000000000
000000000000000000000000001001101011000000000000000000
010000000000000000000000010000000000000000000000000000
110000000000000000000010000000000000000000000000000000

.ramb_tile 10 9
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 9
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010110
000000000000111100
001100000000000000
000011010000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000001010000000000
000000000000000000
000000000000000000

.io_tile 0 10
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
010000000000000000000100000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001001111000000000000
000000000000000000000000000000001010001111000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000001000000000000000000000000001011000000000000000010
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000001111100010111101001000000100000000000000
000000000000000111100010010111011010000000000000000000
001000000000000001100000000111101010000000100000000000
000000000000000000000000001001001010000000000010000000
110000000000000101000010101001101100111001010100000000
010000001000000101000100000101001011110000000000000000
000000000000000001000000000000001100111100010100000000
000000000000000000000000000001001100111100100000000000
000000000000101001100000000000001100111001010100000000
000000000000000001000010010011001110110110100000000000
000000000000001000000000000111101010000100000000000000
000000000000000101000000000101001001000000000000000000
000000000000000011100000000000001100111000110100000000
000000000000000000000000000001001100110100110000000000
110000000000010001000000000000001000000100000000000000
010000000000100000000000000000010000000000000000000000

.logic_tile 6 10
000000000000000000000010100000000000000000000110000000
000000000000000000000100001101000000000010000000000000
001010000000001000000000010101101100000110100000000001
000000000000000101000010100011001101000011000001000100
110000000000000000000110110000000001000000100100000000
110000001000000111000010100000001000000000000000000000
000000000000000111000000000011100000000000000000000000
000000001100000000000000000101100000010110100000000001
000000000000001001100110001011001100111001010010000000
000000000000001001100100000101011100111110110000000000
000000000000010000000000010000000000000000100100000000
000000000100100000000010100000001001000000000000000000
000000000001000000000110000000001010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000100000

.logic_tile 7 10
000000000000000000000000000000000000000010000001000001
000000000000000000000000000000000000000000000010000100
001000000001010001100000001000000000000000000100000000
000000000000100000000000000101000000000010000000000000
000000000000000001100000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
000000000000000000000000000001100000000000000001000000
000000000000000000000000000101000000010110100010000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000110000000
000000000000000000000000000000000000000001000001100110
000000100000001000000000000000000000000000000000000000
000001000000000001000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000111100000000000000100000000
000000000000000000000000000000000000000001000001000001
001000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
010000000000000000000110100101011010101000000000000000
110000000000000000000110000000110000101000000000000000
000000101101000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000110000000
000000000000000000000000000111000000000010000000000000
000000000000000101000000000000011000000100000110000000
000000000000000101000000000000010000000000000001000000

.logic_tile 9 10
000000000000000000000000010011100000000000000100000000
000000000000000000000011000000000000000001000000000000
001000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
010000000000000001100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000010101000000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000000000000000110000000000001000000100100000000
000000000000000000000000000000001111000000000000000000
000000000000001001100000010011100000000000000100000000
000000000010000001000011000000000000000001000000000000
000000000001010000000000001000000000000000000100000000
000000000000100000000000001011000000000010000000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000001011000000000010000000000000

.ramt_tile 10 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000

.logic_tile 11 10
000010000000000000000000000000000000000000000000000000
000001100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 10
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 0 11
000000000000000000
000100000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
001100000000000000
000000000000000010
001000000000100000
000100000000010100
000000000000001100
000000000000001100
000000111000000000
000000000000000000
000000000000000000
000000000000010000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 11
000000000000001000000000000000000000000000000000000000
000000000000001111000000000000000000000000000000000000
001000000000000000000000000001011011010110110000000000
000000000000000000000000000101011010010110100010000000
110000000000001000000000000000000001000000100100000000
010000000000001011000000000000001101000000000000000001
000000000000000000000110000000000000000000000000000000
000000000001011001000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000011100000001111011100010111110100000000
000000000000001001100000000101001100110111110000000000
000000000000000011100000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.logic_tile 6 11
000000000000000000000111010101100000101001010000100000
000000000000000000000110001001100000000000000000000000
001010000000001000000000000000000000000000000000000000
000001000000001011000000000000000000000000000000000000
110000000000000000000000001011001001010000000000000000
110000000000000000000000001011111000000000000000000000
000000000000000000000000001011001101111110110100000000
000000000000000101000010110011101010111101010000000000
000000000000001000000010010000000000000000000000000000
000000000000001001000010100000000000000000000000000000
000000000000000001100000011111101110000110100000000000
000011000000000000000011011111001110001111110000000000
000000000000000001100111100000000000000000000000000000
000000000000000111100100000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000100010110000000000000000000000000000

.logic_tile 7 11
000000000000000000000000001111111000101000000000000000
000000000000000000000010010001100000000000000000000001
001000000000000011100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
010000000001000000000000000000000001000000100100000000
010000000000100000000000000000001110000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010111000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000001000000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
010000000000000001100110000000000000000000000000000000
010000000000000000100100000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
000000000000000000000000000000000000000000100110000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101000000000000000100000000
000010000000000000000000000000100000000001000000000000

.logic_tile 9 11
000000000000000000000011100000000000000000000000000000
000000000000000101000000000000000000000000000000000000
001000000000000101000000000101100000000000000100000000
000000000000000000000000000000100000000001000000100000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000100100000000
000000000000000000000010010000001000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000010

.ramb_tile 10 11
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010001000000000000000000000000000
000000000000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 11
000010000000000010
000111010000000000
000000000000000000
010000000000000001
000000000000000010
000000000000010000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000100010
010011010000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 12
000000000100000000
000100000100000000
000000000100000000
010000000100000001
000000000100000000
000000000100000000
001100000100000000
000000000100000000
001000000000000000
000100000000000000
000000000000001100
000000000000001100
000001110000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 3 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 12
010000000000000000000000010000000000000000000000000000
001000000000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000110100000000000000000000000000000
011000000000000000000100000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
001000000000000000000000000000010000000000000010000001
000000000000000000000000000000000000000000000000000000
001000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000100100000000
001000000000000000000000000000001011000000000010000001
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 5 12
010000100000000000000000000000000000000000000000000000
001000001000000000000011100000000000000000000000000000
001000000000000000000000000000000001000000100100000000
000000000000000000000000000000001100000000000000000000
010000000000101000000000000000000001000000100000000000
011000000001000111000000000000001110000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000000000101000000000010000000000000
000000000000000000000000000111100000000000000100000000
001000000000000000000000000000000000000001000000000000
000000000000000101100000000000011100001100000000000100
001000000000000101000000000000001111001100000010000000
000000000000000000000000000000000000000000000000000000
001000000010000000000010100000000000000000000000000000
000000000000001001100000000000000000000000000000000000
001000000000000101000000000000000000000000000000000000

.logic_tile 6 12
010000000000000000000110100101000000000000000100000000
001000000000000000000010000000100000000001000000000000
001000000000001000000010100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
010000000000000101100111000000011111101000010010000000
011000000000000000000111111101011011010100100000100000
000000000000001111100110000000000000000000000000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000000000000000111000000000010000000000000
000000100000000000000000000000011010000100000100000000
001001000000000000000000000000000000000000000001000000
000000000000000000000000000001011010000010100000000000
001000000000000000000000000101100000000000000000000000
000000000001000011100000010001101011000000000000000100
001000000000100000100010001001001001000001000010000000

.logic_tile 7 12
010000000000000000000000001000000000000000000101000000
001000000000000000000000001101000000000010000001000000
001000000000000101000110100000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000010000000000000000000000000000
011000000000000000000010100000000000000000000000000000
000000000000000001100110010000000000000000000000000000
001000000000000000100110101111000000000010000000000000
000000000000000000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000
000000100000100000000000001000011111000111000000000000
001000000000000000000000001101011001001011000001000000
000000000000000000000000011000000000000000000100000000
001000000000000000000011100101000000000010000000000100
000100000000000000000010101000000000100000010000000000
001000000000000000000100000001001011010000100010000000

.logic_tile 8 12
010000000000000000000010100000000000000000000000000000
001000000000000000000100000000000000000000000000000000
001000100000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000000000000001111011001101011110100000000
111000000000000000000000001111101100111011110001000000
000000000000000101100000010000000000000000000000000000
001000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000000000000001000000000000101111110101000000000000000
001000000000001011000000000000000000101000000001000100
000000000000000001000011110101101000111110110100000000
001000000000000000100111011011111110111101010000000100
010000000001000101000010000000000000000000000000000000
111000000000000000100000000000000000000000000000000000

.logic_tile 9 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000010000010
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramt_tile 10 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 12
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 12
000000000100000010
000000000100000000
000000000100000000
010000000100000001
000000000100100010
000000000100010000
000001111100000000
000000000100000000
000001010000000000
000000000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 13
000000000100000000
000100000100000000
000000000100000000
000000000100000001
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 2 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.ramb_tile 3 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 4 13
010000000000000000000000010101100000000000000100000000
001000000000000000000010010000100000000001000000000010
001000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
010000000000000000000010100000000000000000000000000000
011000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
001000000000000000000011100011000000000010000000000000
000000000000000101100000001000000000000000000100000000
001000000000000000000000001001000000000010000010000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000101000000000000000100000000
001000000000000000000000000000100000000001000000000010

.logic_tile 5 13
010000000000001000000000000000000000000000000000000000
001000000000001001000000000000000000000000000000000000
001000000000000000000110000000001110000100000100000001
000000001110000000000100000000000000000000000000000000
010000000000000000000111000000011000001100000010100000
111000000000000000000100000000011111001100000010000000
000000000000001000000000001000000000000000000110000000
001000000000001001000011101101000000000010000000000100
000000000000000000000000000000000000000000100100000001
001000000000000000000000000000001000000000000010000001
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000100000001000110100000000001000000100100000000
001000000000000000000000000000001110000000000010000100
000000000000000001000000001000000000000000000100000001
001000000000000000000000000101000000000010000000100010

.logic_tile 6 13
010000000000000000000000001101000000100000010000000000
001000000100000000000011101111101011101001010010000000
001000000000000011100000010101011011000011100010000000
000000000000000000100010010000111011000011100000000000
010000000000000011100110000101100001011111100000100001
011000000000000101000010101101101111111111110010000000
000000000000000000000010100000000000000000000100000000
001000000000000000000010100101000000000010000010000000
000000000000000101100000010111111000010100000000000000
001000000000000000000011000000000000010100000000000000
000010100000000101100000000000000000000000000000000000
001001000000000000000000000000000000000000000000000000
000001000000000000000000000011101100000111010000000000
001000100000000000000000000101001101101011010000100000
000000000000000000000110000001100000000000000100000000
001000000000000001000000000000100000000001000000100000

.logic_tile 7 13
010000000000000000000000010000000000000000000000000000
001000000000000000000011000000000000000000000000000000
001000000000000000000110100101011101010000000000000001
000000000000000000000000000000111001010000000000000100
010000000000000000000110111101101011011110100000000000
011000000000000000000010100011011011011101000000000000
000000000000001000000110000000001100000100000100100000
001000000000000111000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
001000000000000101000000001111000000000010000000100000
000000000000001000000110010011101011110111110000000000
001000000000000101000110010000111001110111110000000100
000000000000000000000000000111100000000000000100000000
001000000000000000000000000000000000000001000000100000
000000000000000000000010101000001010101000000000000000
001000000000000101000000001011010000010100000000000001

.logic_tile 8 13
010000001000100101100000000000000000000000000000000000
001000000000010000000000000000000000000000000000000000
001000000000000000000110100000000000000000100100000000
000000000000000111000000000000001011000000000000000000
110010100000000111000000000000000000000000000000000000
111001000000001001100011110000000000000000000000000000
000000000000000000000000000000011000110000000000000000
001000000010000000000000000000001000110000000000000000
000000000000000000000000000000000000000000100100000000
001000000001000000000000000000001010000000000000000000
000000100000000111100000001011101110001011100000000000
001000000000001111100010011001001010101011010000000000
000000000000000001100110001111111111010111110000000000
001000000000000000000100001011101111101111010000000000
000000000000000000000111100000000001000000100100000000
001000000000000001000111110000001100000000000000000000

.logic_tile 9 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
001000000000000111100000010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
010000000000000000000010000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
001000000000000000100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001110000000000000000000000000000000000000000000
110000000000000001100000000011111001010111110100000000
111000000000000000100000000011111000110111110000000000

.ramb_tile 10 13
010000000000000000000000000000000000000000
001000010000000000000000000000000000000000
000000001100000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
001001000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001010000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000
000000000000000000000000000000000000000000
001000000000000000000000000000000000000000

.logic_tile 11 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.logic_tile 12 13
010000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000

.io_tile 13 13
000000000100000000
000100000100000000
000000000100000000
000000000100000000
000000000100000000
000000000100000000
000100000100000000
000000000100000000
000000000000000000
000100000000000000
000000000000110010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000011110000000000

.io_tile 0 14
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100110100000000000000000000000000000
110000000000000000100100000000000000000000000000000000
000000000000000000000110000101000000000000000100000000
000000000000000000000111110000000000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000111100000000000000100000000
000000000000000000000000000000000000000001000000000001

.logic_tile 5 14
000000000000000000000110000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
001000000000001001100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
110000000000001000000110111001011111011111110000100000
110000000000000011000010010101111111001011110000000000
000000000000001101100000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000000000000100000000110001001100000010110100100000000
000000000001010000000100001011000000111111110000100000
000000000000001000000000010001011000000111010000000000
000000000000001011000010101101101010010111100000000000
000000000000000000000010000101100000100000010001000010
000000000000000000000100000000001001100000010000000000
110000000000000000000010100001001010010110110000000001
010000000000000000000010001011111011010001110000000000

.logic_tile 6 14
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
001000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000011100000000000000000000000000000
110000000000101001000000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000001000100000000000000000000000000000000
000001000000100000000000000000000000000000000000000000
000000100001010101000000000000000000000000000000000000
000010100000000000000000001001000001110000110000000000
000000000000000000000000000001001111111001110001100000
000000000000000000000000000101011001011110100000000000
000000000000000000000000000011001011011101000000000000
000000000000000000000000000000000001000000100110000100
000000000000000000000010000000001010000000000000000000

.logic_tile 7 14
000000000000100000000111100000000000000000000000000000
000000000001010000000100000000000000000000000000000000
001000000000000111100110101000000000000000000100000000
000000000000000000100000001001000000000010000000000100
110000000000000000000000001000000001100000010000000000
010000000000000000000000001101001100010000100000000000
000000000000000000000010100000001110000100000000000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000010001100000000000000100000100
000000000000000000000010000000000000000001000000000000
000000000000001000000000000000000000000000000000000000
000000001000001001000000000000000000000000000000000000
000000000000000000000110000001000000000000000100000000
000000000000000000000100000000100000000001000000000010
000000000000000000000000000000001110000100000000000000
000000000000000000000000000000010000000000000000000000

.logic_tile 8 14
000001000000000000000000001000011000101000000100000000
000010100000000000000000001101010000010100000000000000
001000000000000000000110000000000001000000100000000000
000000000000000000000100000000001100000000000000000000
010000000000000000000111000011101101001011100000000000
110000000000000000000000000111001100101011010000000000
000000000000000011100010000111011110101000000000000000
000000000000000001000000000000000000101000000000000001
000001000000100101000010110000000001100000010100000000
000000000001010000100110101011001011010000100000000000
000000000000000001100000001000001110101000000000000000
000000000000001101100000000101000000010100000000100000
000010000000000001100011100011101100001011100000000000
000000000000000000100110011111011110101011010000000000
010000000000000111000000000000011010110000000100000000
110000000000000000000000000000011111110000000000000000

.logic_tile 9 14
000000000000001011100000010000000000000000000000000000
000000000110010111000010100000000000000000000000000000
001000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000101100111100111001100010111110100000000
010000001010000000000100001111111000111011110000000000
000000000000000111100000001101001010001011100000000000
000000000000000000100000000001011000101011010000000000
000000000000000000000010111011101110011111110100000000
000000000001000000000111001111111001011111101001000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000010000000000000000110000000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000110000000000000000000000000000000
110000000000000000000100000000000000000000000000000000

.ramt_tile 10 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 14
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001101111000000000
000011010000000000
000000000000000000
000100000000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 15
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 3 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 15
000000000000100000000000000000000000000000100100000000
000000000001010000000000000000001010000000000010000000
001000000000001000000000001000000000000000000110000000
000000000000000011000000001101000000000010000000000000
110000000000000001000000010000000000000000000000000000
110000000000000000000011000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000010000000
000000000000000000000011000000001010000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 15
000000001100000000000000000011000001101001010000000000
000000000000000000000000001011101001111001110010000000
001000000000000000000000000101100000000000000100100000
000000000000000000000011100000100000000001000000000000
110000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000010000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000010100111100000000000000000000000
000000000000000000000000000000100000000001000000000000

.logic_tile 7 15
000000000000000101100110000101000000000000000100000000
000000000000000000000000000000100000000001000010000000
001000000000001000000000000001100000000000000100000000
000000000000000111000000000000000000000001000000000000
110000000000000101100011110000000000000000000000000000
010000000000000000000011110000000000000000000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000010000000000000010000000
000000000000000000000000000111000000000000000000000000
000000000000000000000011100000100000000001000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001111000000000010000010000001
000000000000000001100000000001001001000110100010000010
000000000000000000000010110111011110010110100000100000
110000000000000001100000000101001110000010100000000000
000000000000000000000010000000000000000010100010000000

.logic_tile 8 15
000001001000000111000000000001101011110000110000000000
000000101110000000100000001101001011010000010000000000
001000000000000101100000000000011110000100000100000000
000000000000000000000011100000010000000000000000000000
110000000000001000000110100000011110000100000100000000
010000000000000101000000000000010000000000000000000000
000000000000000000000110100111011101011111110000000000
000000000000001101000000000001111100001011110000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000010010000001001000000000000000000
000000000000001101100110000011100000000000000100000000
000000000000000011000110000000000000000001000000000000
000000000000000111000110000000000000000000000100000000
000000000000000000100100000111000000000010000000000000
000000000000000111100111111111111101011111110000000000
000000000000000000000011001011011010000111110000000000

.logic_tile 9 15
000000000000001101100110011001011111000101010100100000
000000000000000101000011010101111101000110100010000000
001000000000001111100000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000010001111110110001110100000000
010000001110000000000010100000011000110001110010000000
000000000000000101100000000011000000010110100000000000
000000000000000000000000000111100000000000000000000000
000000000000000000000000010111101010010100000100000001
000000000000000000000011100001110000101001010000000000
000000000000000000000000001011111000111101010100000000
000000000000000000000011111111101001111000100010000000
000000000000000000000000001001011110011001010100000100
000000001110001111000000001011011101100101010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000

.ramb_tile 10 15
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 15
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
001101111000000000
000000001000010000
000001111000000000
000100001000000000
000000000000010010
000000000000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 0 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.logic_tile 1 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 3 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 4 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000

.logic_tile 5 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 6 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
001000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000011010000100000100000000
110000000000000000000000000000000000000000000001000000
000000000000001000000000000000000000000000000000000000
000000000000000011000011100000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000011010000100000100000000
000000000000000000000000000000010000000000000000100000
110000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 7 16
000000000000000000000010110001101011111100110110100000
000000000000000000000011011101001011011100100000000000
001000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000110000000000010100000000000000000000000000000
110000000000000111000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001011010001101010100000000
000000000000000000000000000000111001001101010001000000

.logic_tile 8 16
000001000000000000000000010000000000000000000000000000
000000100000000000000011110000000000000000000000000000
001000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000001110000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000101111101011001010100000000
000000000000000000000000001111101111101001100000000000
000000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000

.logic_tile 9 16
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
001000000000000000000111000001001011111110110100000000
000000000000000000000100001111101001111001110000100000
010000000000000111100010000000000000000000000000000000
110000000000000000100000000000000000000000000000000000
000000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000011110000000000000000000000000000
010000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000

.ramt_tile 10 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 11 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.io_tile 13 16
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 1 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000010
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 2 17
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000010000000100010
000011110000110000
000000000000000000
000000000000000001
000000000000000010
000000000000000000

.io_tile 3 17
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
001110000000000000
000011110000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 17
000000000000000000
000000000000011000
000000000000000000
000000000000000000
000000000000000100
000000000000001100
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000010000000000000
000011110000000000
000000000000000000
000000000000000000

.io_tile 7 17
000000000000000000
000000000000000001
000000000000000000
000000000000000001
000000000000001100
000000000000001100
001100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000110000000000

.io_tile 8 17
000000000000000000
010000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
000000000000000000
000000000000000000
100000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 9 17
100000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000
001000000000000000
000000000000000000
000000000000000000
010100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 10 17
000000000000000010
000000000001000000
000000000000000000
000000000000000001
000000000000100010
000000000000010000
000000000000000000
000000000000000000
100001110000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000001
000000000000000000
000000000000000000

.io_tile 11 17
000000000000000010
000000000000000000
000000000000000000
000000000000000001
000010000000010010
000011110000010000
001100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 17
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000100000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 3 3
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 3 5
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 1 w_clock_sys
.sym 2 lvds_rx_09_inst.o_fifo_data_SB_DFFNE_Q_E_$glb_ce
.sym 3 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 4 $io_pmod[0]$iobuf_i
.sym 5 w_soft_reset_$glb_sr
.sym 6 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 7 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 8 i_glob_clock$SB_IO_IN_$glb_clk
.sym 177 lvds_rx_09_inst.r_data[17]
.sym 180 lvds_rx_09_inst.r_data[15]
.sym 183 lvds_rx_09_inst.r_data[13]
.sym 291 lvds_rx_09_inst.r_data[18]
.sym 293 lvds_rx_09_inst.r_data[24]
.sym 294 lvds_rx_09_inst.r_data[22]
.sym 296 lvds_rx_09_inst.r_data[20]
.sym 297 lvds_rx_09_inst.r_data[26]
.sym 316 rx_09_fifo.wr_addr[7]
.sym 318 rx_09_fifo.wr_addr[5]
.sym 338 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 438 lvds_rx_09_inst.r_data[26]
.sym 519 lvds_rx_09_inst.r_data[25]
.sym 520 lvds_rx_09_inst.r_data[23]
.sym 523 lvds_rx_09_inst.r_data[21]
.sym 530 i_smi_a1$SB_IO_IN
.sym 679 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 830 smi_ctrl_ins.soe_and_reset
.sym 847 smi_ctrl_ins.soe_and_reset
.sym 903 smi_ctrl_ins.soe_and_reset
.sym 940 lvds_clock
.sym 944 lvds_clock
.sym 970 lvds_clock
.sym 1173 $io_pmod[2]$iobuf_i
.sym 1174 $io_pmod[1]$iobuf_i
.sym 1183 $PACKER_VCC_NET
.sym 1184 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 1199 $PACKER_VCC_NET
.sym 1210 $io_pmod[2]$iobuf_i
.sym 1222 $io_pmod[1]$iobuf_i
.sym 1277 $PACKER_VCC_NET
.sym 1287 lvds_clock
.sym 1297 $PACKER_VCC_NET
.sym 1313 $PACKER_VCC_NET
.sym 1362 $PACKER_VCC_NET
.sym 2063 lvds_rx_09_inst.r_data[7]
.sym 2064 lvds_rx_09_inst.r_data[11]
.sym 2067 lvds_rx_09_inst.r_data[6]
.sym 2069 lvds_rx_09_inst.r_data[9]
.sym 2070 lvds_rx_09_inst.r_data[4]
.sym 2145 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 2234 w_rx_09_fifo_data[7]
.sym 2235 w_rx_09_fifo_data[4]
.sym 2238 w_rx_09_fifo_data[9]
.sym 2239 w_rx_09_fifo_data[15]
.sym 2240 w_rx_09_fifo_data[11]
.sym 2241 w_rx_09_fifo_data[13]
.sym 2246 lvds_rx_09_inst.r_data[2]
.sym 2257 lvds_rx_09_inst.r_data[5]
.sym 2266 lvds_rx_09_inst.r_data[17]
.sym 2296 lvds_rx_09_inst.r_data[11]
.sym 2298 lvds_rx_09_inst.r_data[15]
.sym 2306 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 2317 lvds_rx_09_inst.r_data[13]
.sym 2320 lvds_rx_09_inst.r_data[15]
.sym 2323 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 2338 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 2340 lvds_rx_09_inst.r_data[13]
.sym 2356 lvds_rx_09_inst.r_data[11]
.sym 2357 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 2366 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 2367 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 2368 w_soft_reset_$glb_sr
.sym 2369 w_rx_09_fifo_data[30]
.sym 2370 w_rx_09_fifo_data[18]
.sym 2371 w_rx_09_fifo_data[29]
.sym 2372 w_rx_09_fifo_data[24]
.sym 2374 w_rx_09_fifo_data[20]
.sym 2375 w_rx_09_fifo_data[17]
.sym 2376 w_rx_09_fifo_data[22]
.sym 2377 w_rx_09_fifo_pulled_data[6]
.sym 2385 w_rx_09_fifo_pulled_data[5]
.sym 2389 w_rx_09_fifo_pulled_data[7]
.sym 2424 lvds_rx_09_inst.r_data[16]
.sym 2436 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 2438 lvds_rx_09_inst.r_data[18]
.sym 2440 lvds_rx_09_inst.r_data[24]
.sym 2449 lvds_rx_09_inst.r_data[22]
.sym 2451 lvds_rx_09_inst.r_data[20]
.sym 2455 lvds_rx_09_inst.r_data[16]
.sym 2456 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 2468 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 2469 lvds_rx_09_inst.r_data[22]
.sym 2475 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 2476 lvds_rx_09_inst.r_data[20]
.sym 2485 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 2486 lvds_rx_09_inst.r_data[18]
.sym 2491 lvds_rx_09_inst.r_data[24]
.sym 2492 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 2501 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 2502 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 2503 w_soft_reset_$glb_sr
.sym 2505 lvds_rx_09_inst.r_data[19]
.sym 2506 lvds_rx_09_inst.r_data[30]
.sym 2507 lvds_rx_09_inst.r_data[29]
.sym 2509 lvds_rx_09_inst.r_data[28]
.sym 2510 lvds_rx_09_inst.r_data[31]
.sym 2511 lvds_rx_09_inst.r_data[27]
.sym 2518 lvds_rx_09_inst.r_data[16]
.sym 2639 w_rx_09_fifo_data[21]
.sym 2640 w_rx_09_fifo_data[23]
.sym 2641 w_rx_09_fifo_data[31]
.sym 2643 w_rx_09_fifo_data[19]
.sym 2644 w_rx_09_fifo_data[25]
.sym 2645 w_rx_09_fifo_data[28]
.sym 2646 w_rx_09_fifo_data[27]
.sym 2653 w_rx_09_fifo_pulled_data[17]
.sym 2654 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 2656 i_smi_a2$SB_IO_IN
.sym 2686 i_smi_a2$SB_IO_IN
.sym 2696 lvds_rx_09_inst.r_data[21]
.sym 2701 lvds_rx_09_inst.r_data[19]
.sym 2716 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 2717 lvds_rx_09_inst.r_data[23]
.sym 2726 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 2727 lvds_rx_09_inst.r_data[23]
.sym 2731 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 2732 lvds_rx_09_inst.r_data[21]
.sym 2750 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 2751 lvds_rx_09_inst.r_data[19]
.sym 2771 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 2772 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 2773 w_soft_reset_$glb_sr
.sym 2920 i_smi_a2$SB_IO_IN
.sym 4138 i_smi_a2$SB_IO_IN
.sym 4404 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 4407 i_smi_a3$SB_IO_IN
.sym 4449 lvds_rx_09_inst.r_data[4]
.sym 4454 lvds_rx_09_inst.r_data[5]
.sym 4455 lvds_rx_09_inst.r_data[2]
.sym 4461 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 4464 lvds_rx_09_inst.r_data[9]
.sym 4466 lvds_rx_09_inst.r_data[7]
.sym 4476 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 4478 lvds_rx_09_inst.r_data[5]
.sym 4481 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 4482 lvds_rx_09_inst.r_data[9]
.sym 4500 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 4502 lvds_rx_09_inst.r_data[4]
.sym 4512 lvds_rx_09_inst.r_data[7]
.sym 4514 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 4517 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 4518 lvds_rx_09_inst.r_data[2]
.sym 4521 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 4522 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 4523 w_soft_reset_$glb_sr
.sym 4524 w_rx_09_fifo_pulled_data[0]
.sym 4525 w_rx_09_fifo_pulled_data[1]
.sym 4526 w_rx_09_fifo_pulled_data[2]
.sym 4527 w_rx_09_fifo_pulled_data[3]
.sym 4528 w_rx_09_fifo_pulled_data[4]
.sym 4529 w_rx_09_fifo_pulled_data[5]
.sym 4530 w_rx_09_fifo_pulled_data[6]
.sym 4531 w_rx_09_fifo_pulled_data[7]
.sym 4546 lvds_rx_09_inst.r_data[6]
.sym 4558 i_smi_a3$SB_IO_IN
.sym 4559 rx_09_fifo.wr_addr[4]
.sym 4565 lvds_rx_09_inst.r_data[7]
.sym 4566 lvds_rx_09_inst.r_data[11]
.sym 4571 lvds_rx_09_inst.r_data[13]
.sym 4572 lvds_rx_09_inst.r_data[4]
.sym 4576 lvds_rx_09_inst.r_data[15]
.sym 4579 lvds_rx_09_inst.r_data[9]
.sym 4598 lvds_rx_09_inst.r_data[7]
.sym 4606 lvds_rx_09_inst.r_data[4]
.sym 4623 lvds_rx_09_inst.r_data[9]
.sym 4629 lvds_rx_09_inst.r_data[15]
.sym 4635 lvds_rx_09_inst.r_data[11]
.sym 4641 lvds_rx_09_inst.r_data[13]
.sym 4644 lvds_rx_09_inst.o_fifo_data_SB_DFFNE_Q_E_$glb_ce
.sym 4645 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 4647 w_rx_09_fifo_pulled_data[8]
.sym 4648 w_rx_09_fifo_pulled_data[9]
.sym 4649 w_rx_09_fifo_pulled_data[10]
.sym 4650 w_rx_09_fifo_pulled_data[11]
.sym 4651 w_rx_09_fifo_pulled_data[12]
.sym 4652 w_rx_09_fifo_pulled_data[13]
.sym 4653 w_rx_09_fifo_pulled_data[14]
.sym 4654 w_rx_09_fifo_pulled_data[15]
.sym 4656 rx_09_fifo.wr_addr[0]
.sym 4662 w_rx_09_fifo_pulled_data[3]
.sym 4667 io_pmod[3]$SB_IO_IN
.sym 4670 io_pmod[3]$SB_IO_IN
.sym 4673 rx_09_fifo.wr_addr[6]
.sym 4674 rx_09_fifo.wr_addr[2]
.sym 4679 w_rx_09_fifo_data[30]
.sym 4681 w_rx_09_fifo_data[25]
.sym 4690 lvds_rx_09_inst.r_data[30]
.sym 4691 lvds_rx_09_inst.r_data[29]
.sym 4693 lvds_rx_09_inst.r_data[20]
.sym 4696 lvds_rx_09_inst.r_data[18]
.sym 4698 lvds_rx_09_inst.r_data[24]
.sym 4699 lvds_rx_09_inst.r_data[22]
.sym 4712 lvds_rx_09_inst.r_data[17]
.sym 4723 lvds_rx_09_inst.r_data[30]
.sym 4729 lvds_rx_09_inst.r_data[18]
.sym 4736 lvds_rx_09_inst.r_data[29]
.sym 4739 lvds_rx_09_inst.r_data[24]
.sym 4751 lvds_rx_09_inst.r_data[20]
.sym 4760 lvds_rx_09_inst.r_data[17]
.sym 4766 lvds_rx_09_inst.r_data[22]
.sym 4767 lvds_rx_09_inst.o_fifo_data_SB_DFFNE_Q_E_$glb_ce
.sym 4768 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 4770 w_rx_09_fifo_pulled_data[16]
.sym 4771 w_rx_09_fifo_pulled_data[17]
.sym 4772 w_rx_09_fifo_pulled_data[18]
.sym 4773 w_rx_09_fifo_pulled_data[19]
.sym 4774 w_rx_09_fifo_pulled_data[20]
.sym 4775 w_rx_09_fifo_pulled_data[21]
.sym 4776 w_rx_09_fifo_pulled_data[22]
.sym 4777 w_rx_09_fifo_pulled_data[23]
.sym 4782 io_pmod[4]$SB_IO_IN
.sym 4783 w_rx_09_fifo_pulled_data[14]
.sym 4787 rx_09_fifo.rd_addr[1]
.sym 4789 w_rx_09_fifo_pulled_data[8]
.sym 4790 io_pmod[4]$SB_IO_IN
.sym 4795 w_rx_09_fifo_data[29]
.sym 4797 w_rx_09_fifo_data[24]
.sym 4799 w_rx_09_fifo_pulled_data[22]
.sym 4805 i_smi_a3$SB_IO_IN
.sym 4814 lvds_rx_09_inst.r_data[29]
.sym 4817 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 4820 lvds_rx_09_inst.r_data[17]
.sym 4824 lvds_rx_09_inst.r_data[28]
.sym 4827 lvds_rx_09_inst.r_data[25]
.sym 4834 lvds_rx_09_inst.r_data[27]
.sym 4841 lvds_rx_09_inst.r_data[26]
.sym 4851 lvds_rx_09_inst.r_data[17]
.sym 4853 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 4856 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 4858 lvds_rx_09_inst.r_data[28]
.sym 4862 lvds_rx_09_inst.r_data[27]
.sym 4865 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 4876 lvds_rx_09_inst.r_data[26]
.sym 4877 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 4882 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 4883 lvds_rx_09_inst.r_data[29]
.sym 4887 lvds_rx_09_inst.r_data[25]
.sym 4889 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 4890 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 4891 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 4892 w_soft_reset_$glb_sr
.sym 4893 w_rx_09_fifo_pulled_data[24]
.sym 4894 w_rx_09_fifo_pulled_data[25]
.sym 4895 w_rx_09_fifo_pulled_data[26]
.sym 4896 w_rx_09_fifo_pulled_data[27]
.sym 4897 w_rx_09_fifo_pulled_data[28]
.sym 4898 w_rx_09_fifo_pulled_data[29]
.sym 4899 w_rx_09_fifo_pulled_data[30]
.sym 4900 w_rx_09_fifo_pulled_data[31]
.sym 4906 io_pmod[3]$SB_IO_IN
.sym 4908 w_rx_09_fifo_pulled_data[19]
.sym 4910 i_smi_a2_SB_LUT4_I0_O
.sym 4911 i_smi_a2_SB_LUT4_I0_O
.sym 4914 io_pmod[3]$SB_IO_IN
.sym 4916 w_rx_09_fifo_pulled_data[18]
.sym 4920 io_pmod[4]$SB_IO_IN
.sym 4934 lvds_rx_09_inst.r_data[25]
.sym 4935 lvds_rx_09_inst.r_data[23]
.sym 4939 lvds_rx_09_inst.r_data[28]
.sym 4940 lvds_rx_09_inst.r_data[31]
.sym 4941 lvds_rx_09_inst.r_data[27]
.sym 4943 lvds_rx_09_inst.r_data[19]
.sym 4946 lvds_rx_09_inst.r_data[21]
.sym 4970 lvds_rx_09_inst.r_data[21]
.sym 4973 lvds_rx_09_inst.r_data[23]
.sym 4979 lvds_rx_09_inst.r_data[31]
.sym 4993 lvds_rx_09_inst.r_data[19]
.sym 4998 lvds_rx_09_inst.r_data[25]
.sym 5004 lvds_rx_09_inst.r_data[28]
.sym 5009 lvds_rx_09_inst.r_data[27]
.sym 5013 lvds_rx_09_inst.o_fifo_data_SB_DFFNE_Q_E_$glb_ce
.sym 5014 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 5028 rx_09_fifo.rd_addr[7]
.sym 5033 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 5035 rx_09_fifo.rd_addr[4]
.sym 5039 io_pmod[4]$SB_IO_IN
.sym 5049 i_smi_a3$SB_IO_IN
.sym 5278 spi_if_ins.state_if[1]
.sym 5651 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 6246 i_smi_a3$SB_IO_IN
.sym 6255 o_shdn_tx_lna$SB_IO_OUT
.sym 6284 o_shdn_tx_lna$SB_IO_OUT
.sym 6294 o_shdn_tx_lna$SB_IO_OUT
.sym 6310 o_shdn_tx_lna$SB_IO_OUT
.sym 6346 lvds_rx_09_inst.r_data[5]
.sym 6349 lvds_rx_09_inst.r_data[3]
.sym 6350 io_smi_data[6]$SB_IO_OUT
.sym 6378 i_smi_a3$SB_IO_IN
.sym 6422 w_rx_09_fifo_data[12]
.sym 6423 w_rx_09_fifo_pulled_data[0]
.sym 6425 w_rx_09_fifo_data[6]
.sym 6426 w_rx_09_fifo_data[10]
.sym 6427 w_rx_09_fifo_data[8]
.sym 6428 w_rx_09_fifo_data[14]
.sym 6429 w_rx_09_fifo_data[5]
.sym 6467 i_smi_a3$SB_IO_IN
.sym 6472 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 6481 w_rx_09_fifo_data[12]
.sym 6498 w_rx_09_fifo_pulled_data[2]
.sym 6507 w_rx_09_fifo_data[12]
.sym 6508 lvds_rx_09_inst.r_data[3]
.sym 6512 rx_09_fifo.wr_addr[2]
.sym 6513 lvds_rx_09_inst.r_data[26]
.sym 6515 lvds_rx_09_inst.r_data[2]
.sym 6560 w_rx_09_fifo_data[0]
.sym 6563 w_rx_09_fifo_data[3]
.sym 6565 w_rx_09_fifo_data[1]
.sym 6567 w_rx_09_fifo_data[2]
.sym 6605 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 6606 rx_09_fifo.wr_addr[2]
.sym 6607 rx_09_fifo.wr_addr[6]
.sym 6614 w_rx_09_fifo_pulled_data[16]
.sym 6618 w_rx_09_fifo_data[10]
.sym 6620 w_rx_09_fifo_data[8]
.sym 6622 w_rx_09_fifo_data[14]
.sym 6630 w_rx_09_fifo_data[7]
.sym 6631 w_rx_09_fifo_data[4]
.sym 6632 rx_09_fifo.wr_addr[0]
.sym 6633 w_rx_09_fifo_data[6]
.sym 6634 io_pmod[3]$SB_IO_IN
.sym 6638 rx_09_fifo.wr_addr[7]
.sym 6640 rx_09_fifo.wr_addr[5]
.sym 6641 io_pmod[3]$SB_IO_IN
.sym 6642 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 6643 rx_09_fifo.wr_addr[6]
.sym 6644 rx_09_fifo.wr_addr[3]
.sym 6645 w_rx_09_fifo_data[5]
.sym 6648 rx_09_fifo.wr_addr[4]
.sym 6653 w_rx_09_fifo_data[2]
.sym 6654 w_rx_09_fifo_data[0]
.sym 6655 rx_09_fifo.wr_addr[2]
.sym 6657 w_rx_09_fifo_data[3]
.sym 6659 w_rx_09_fifo_data[1]
.sym 6662 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 6663 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 6664 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 6665 w_rx_09_fifo_data[16]
.sym 6666 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 6667 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 6668 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 6669 w_rx_09_fifo_data[26]
.sym 6678 rx_09_fifo.wr_addr[0]
.sym 6679 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 6681 rx_09_fifo.wr_addr[2]
.sym 6682 rx_09_fifo.wr_addr[3]
.sym 6683 rx_09_fifo.wr_addr[4]
.sym 6684 rx_09_fifo.wr_addr[5]
.sym 6685 rx_09_fifo.wr_addr[6]
.sym 6686 rx_09_fifo.wr_addr[7]
.sym 6689 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 6690 io_pmod[3]$SB_IO_IN
.sym 6691 w_rx_09_fifo_data[0]
.sym 6692 w_rx_09_fifo_data[1]
.sym 6693 w_rx_09_fifo_data[2]
.sym 6694 w_rx_09_fifo_data[3]
.sym 6695 w_rx_09_fifo_data[4]
.sym 6696 w_rx_09_fifo_data[5]
.sym 6697 w_rx_09_fifo_data[6]
.sym 6698 w_rx_09_fifo_data[7]
.sym 6699 io_pmod[3]$SB_IO_IN
.sym 6700 w_rx_09_fifo_pulled_data[4]
.sym 6706 i_smi_a3$SB_IO_IN
.sym 6708 w_rx_09_fifo_pulled_data[1]
.sym 6710 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 6711 rx_09_fifo.wr_addr[6]
.sym 6712 rx_09_fifo.wr_addr[3]
.sym 6714 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 6715 w_rx_09_fifo_pulled_data[22]
.sym 6717 rx_09_fifo.rd_addr[2]
.sym 6718 w_rx_09_fifo_pulled_data[25]
.sym 6720 w_rx_09_fifo_pulled_data[26]
.sym 6721 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6722 w_rx_09_fifo_pulled_data[27]
.sym 6723 rx_09_fifo.rd_addr[0]
.sym 6724 w_rx_09_fifo_pulled_data[28]
.sym 6725 rx_09_fifo.rd_addr[7]
.sym 6726 w_rx_09_fifo_pulled_data[29]
.sym 6727 rx_09_fifo.rd_addr[3]
.sym 6732 rx_09_fifo.rd_addr[2]
.sym 6733 rx_09_fifo.rd_addr[3]
.sym 6735 rx_09_fifo.rd_addr[7]
.sym 6736 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6738 rx_09_fifo.rd_addr[0]
.sym 6740 w_rx_09_fifo_data[12]
.sym 6743 io_pmod[4]$SB_IO_IN
.sym 6745 io_pmod[4]$SB_IO_IN
.sym 6746 rx_09_fifo.rd_addr[1]
.sym 6750 rx_09_fifo.rd_addr[4]
.sym 6752 w_rx_09_fifo_data[9]
.sym 6754 w_rx_09_fifo_data[11]
.sym 6755 rx_09_fifo.rd_addr[5]
.sym 6756 w_rx_09_fifo_data[10]
.sym 6758 w_rx_09_fifo_data[8]
.sym 6760 w_rx_09_fifo_data[14]
.sym 6761 w_rx_09_fifo_data[15]
.sym 6763 w_rx_09_fifo_data[13]
.sym 6764 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 6765 smi_ctrl_ins.int_cnt_09[4]
.sym 6766 rx_09_fifo.rd_addr[4]
.sym 6767 smi_ctrl_ins.int_cnt_09[3]
.sym 6769 i_smi_a1_SB_LUT4_I1_O
.sym 6770 i_smi_a2_SB_LUT4_I0_O
.sym 6771 rx_09_fifo.rd_addr[5]
.sym 6780 rx_09_fifo.rd_addr[0]
.sym 6781 rx_09_fifo.rd_addr[1]
.sym 6783 rx_09_fifo.rd_addr[2]
.sym 6784 rx_09_fifo.rd_addr[3]
.sym 6785 rx_09_fifo.rd_addr[4]
.sym 6786 rx_09_fifo.rd_addr[5]
.sym 6787 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6788 rx_09_fifo.rd_addr[7]
.sym 6791 w_clock_sys
.sym 6792 io_pmod[4]$SB_IO_IN
.sym 6793 io_pmod[4]$SB_IO_IN
.sym 6794 w_rx_09_fifo_data[10]
.sym 6795 w_rx_09_fifo_data[11]
.sym 6796 w_rx_09_fifo_data[12]
.sym 6797 w_rx_09_fifo_data[13]
.sym 6798 w_rx_09_fifo_data[14]
.sym 6799 w_rx_09_fifo_data[15]
.sym 6800 w_rx_09_fifo_data[8]
.sym 6801 w_rx_09_fifo_data[9]
.sym 6816 io_pmod[4]$SB_IO_IN
.sym 6818 w_rx_09_fifo_pulled_data[20]
.sym 6820 w_rx_09_fifo_pulled_data[21]
.sym 6822 rx_09_fifo.wr_addr[7]
.sym 6824 w_rx_09_fifo_pulled_data[23]
.sym 6828 w_rx_09_fifo_data[26]
.sym 6835 rx_09_fifo.wr_addr[3]
.sym 6836 io_pmod[3]$SB_IO_IN
.sym 6837 w_rx_09_fifo_data[16]
.sym 6838 io_pmod[3]$SB_IO_IN
.sym 6839 rx_09_fifo.wr_addr[7]
.sym 6840 rx_09_fifo.wr_addr[6]
.sym 6842 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 6844 rx_09_fifo.wr_addr[5]
.sym 6845 rx_09_fifo.wr_addr[0]
.sym 6847 rx_09_fifo.wr_addr[4]
.sym 6849 rx_09_fifo.wr_addr[2]
.sym 6850 w_rx_09_fifo_data[21]
.sym 6851 w_rx_09_fifo_data[18]
.sym 6854 w_rx_09_fifo_data[19]
.sym 6855 w_rx_09_fifo_data[20]
.sym 6856 w_rx_09_fifo_data[17]
.sym 6857 w_rx_09_fifo_data[22]
.sym 6859 w_rx_09_fifo_data[23]
.sym 6866 rx_09_fifo.rd_addr[2]
.sym 6869 rx_09_fifo.rd_addr[0]
.sym 6870 rx_09_fifo.rd_addr[7]
.sym 6871 rx_09_fifo.rd_addr[3]
.sym 6882 rx_09_fifo.wr_addr[0]
.sym 6883 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 6885 rx_09_fifo.wr_addr[2]
.sym 6886 rx_09_fifo.wr_addr[3]
.sym 6887 rx_09_fifo.wr_addr[4]
.sym 6888 rx_09_fifo.wr_addr[5]
.sym 6889 rx_09_fifo.wr_addr[6]
.sym 6890 rx_09_fifo.wr_addr[7]
.sym 6893 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 6894 io_pmod[3]$SB_IO_IN
.sym 6895 w_rx_09_fifo_data[16]
.sym 6896 w_rx_09_fifo_data[17]
.sym 6897 w_rx_09_fifo_data[18]
.sym 6898 w_rx_09_fifo_data[19]
.sym 6899 w_rx_09_fifo_data[20]
.sym 6900 w_rx_09_fifo_data[21]
.sym 6901 w_rx_09_fifo_data[22]
.sym 6902 w_rx_09_fifo_data[23]
.sym 6903 io_pmod[3]$SB_IO_IN
.sym 6904 i_smi_a3$SB_IO_IN
.sym 6907 i_smi_a3$SB_IO_IN
.sym 6912 rx_09_fifo.wr_addr[5]
.sym 6913 rx_09_fifo.wr_addr[0]
.sym 6915 rx_09_fifo.wr_addr[4]
.sym 6917 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 6918 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 6919 rx_09_fifo.wr_addr[3]
.sym 6924 w_rx_09_fifo_pulled_data[30]
.sym 6926 w_rx_09_fifo_pulled_data[31]
.sym 6928 w_rx_09_fifo_pulled_data[24]
.sym 6936 rx_09_fifo.rd_addr[4]
.sym 6937 w_rx_09_fifo_data[30]
.sym 6938 w_rx_09_fifo_data[31]
.sym 6940 io_pmod[4]$SB_IO_IN
.sym 6942 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6943 w_rx_09_fifo_data[24]
.sym 6946 rx_09_fifo.rd_addr[1]
.sym 6947 w_rx_09_fifo_data[25]
.sym 6948 rx_09_fifo.rd_addr[5]
.sym 6949 w_rx_09_fifo_data[29]
.sym 6950 w_rx_09_fifo_data[28]
.sym 6951 w_rx_09_fifo_data[27]
.sym 6952 rx_09_fifo.rd_addr[2]
.sym 6954 io_pmod[4]$SB_IO_IN
.sym 6957 rx_09_fifo.rd_addr[3]
.sym 6963 rx_09_fifo.rd_addr[0]
.sym 6964 rx_09_fifo.rd_addr[7]
.sym 6966 w_rx_09_fifo_data[26]
.sym 6968 spi_if_ins.state_if[0]
.sym 6970 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 6972 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 6984 rx_09_fifo.rd_addr[0]
.sym 6985 rx_09_fifo.rd_addr[1]
.sym 6987 rx_09_fifo.rd_addr[2]
.sym 6988 rx_09_fifo.rd_addr[3]
.sym 6989 rx_09_fifo.rd_addr[4]
.sym 6990 rx_09_fifo.rd_addr[5]
.sym 6991 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 6992 rx_09_fifo.rd_addr[7]
.sym 6995 w_clock_sys
.sym 6996 io_pmod[4]$SB_IO_IN
.sym 6997 io_pmod[4]$SB_IO_IN
.sym 6998 w_rx_09_fifo_data[26]
.sym 6999 w_rx_09_fifo_data[27]
.sym 7000 w_rx_09_fifo_data[28]
.sym 7001 w_rx_09_fifo_data[29]
.sym 7002 w_rx_09_fifo_data[30]
.sym 7003 w_rx_09_fifo_data[31]
.sym 7004 w_rx_09_fifo_data[24]
.sym 7005 w_rx_09_fifo_data[25]
.sym 7014 rx_09_fifo.rd_addr[1]
.sym 7016 rx_09_fifo.rd_addr[5]
.sym 7017 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 7019 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 7072 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 7075 spi_if_ins.state_if[1]
.sym 7077 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 7132 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 7172 w_load
.sym 7175 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 7216 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 7219 smi_ctrl_ins.soe_and_reset
.sym 7222 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 7225 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 7226 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 7232 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 7235 w_load
.sym 7236 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 7278 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 7280 sys_ctrl_ins.reset_cmd
.sym 7327 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 7377 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 7378 io_ctrl_ins.pmod_dir_state[2]
.sym 7414 $PACKER_VCC_NET
.sym 7481 w_rx_data[4]
.sym 7484 w_rx_data[3]
.sym 7527 w_cs[0]
.sym 7528 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 7542 w_rx_data[1]
.sym 7580 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 7583 io_ctrl_ins.pmod_dir_state[6]
.sym 7584 io_ctrl_ins.pmod_dir_state[3]
.sym 7587 io_ctrl_ins.pmod_dir_state[4]
.sym 7618 spi_if_ins.w_rx_data[3]
.sym 7623 w_rx_data[3]
.sym 7631 spi_if_ins.w_rx_data[4]
.sym 7632 $PACKER_VCC_NET
.sym 7685 io_ctrl_ins.o_pmod[6]
.sym 7686 io_ctrl_ins.o_pmod[2]
.sym 7687 io_ctrl_ins.o_pmod[1]
.sym 7689 io_ctrl_ins.o_pmod[3]
.sym 7822 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 7835 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 8027 o_led0$SB_IO_OUT
.sym 8093 io_smi_data[6]$SB_IO_OUT
.sym 8106 io_smi_data[6]$SB_IO_OUT
.sym 8118 io_smi_data[0]$SB_IO_OUT
.sym 8119 io_smi_data[5]$SB_IO_OUT
.sym 8121 io_smi_data[2]$SB_IO_OUT
.sym 8123 io_smi_data[1]$SB_IO_OUT
.sym 8164 w_smi_data_output[6]
.sym 8171 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 8174 i_smi_a3$SB_IO_IN
.sym 8177 lvds_rx_09_inst.r_data[1]
.sym 8179 lvds_rx_09_inst.r_data[3]
.sym 8195 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 8196 lvds_rx_09_inst.r_data[3]
.sym 8213 lvds_rx_09_inst.r_data[1]
.sym 8214 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 8219 w_smi_data_output[6]
.sym 8220 i_smi_a3$SB_IO_IN
.sym 8239 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 8240 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 8241 w_soft_reset_$glb_sr
.sym 8247 lvds_rx_09_inst.r_data[16]
.sym 8249 lvds_rx_09_inst.r_data[12]
.sym 8251 lvds_rx_09_inst.r_data[14]
.sym 8252 lvds_rx_09_inst.r_data[8]
.sym 8253 lvds_rx_09_inst.r_data[10]
.sym 8259 w_rx_09_fifo_pulled_data[16]
.sym 8279 lvds_rx_09_inst.r_data[5]
.sym 8288 lvds_rx_09_inst.r_data[1]
.sym 8289 w_smi_data_output[5]
.sym 8291 w_smi_data_output[6]
.sym 8294 w_smi_data_output[1]
.sym 8298 w_smi_data_output[2]
.sym 8306 lvds_rx_09_inst.r_data[0]
.sym 8312 lvds_rx_09_inst.r_data[16]
.sym 8317 lvds_rx_09_inst.r_data[1]
.sym 8331 lvds_rx_09_inst.r_data[5]
.sym 8339 w_rx_09_fifo_pulled_data[0]
.sym 8342 lvds_rx_09_inst.r_data[12]
.sym 8346 lvds_rx_09_inst.r_data[10]
.sym 8347 lvds_rx_09_inst.r_data[6]
.sym 8352 lvds_rx_09_inst.r_data[14]
.sym 8353 lvds_rx_09_inst.r_data[8]
.sym 8357 lvds_rx_09_inst.r_data[12]
.sym 8365 w_rx_09_fifo_pulled_data[0]
.sym 8376 lvds_rx_09_inst.r_data[6]
.sym 8381 lvds_rx_09_inst.r_data[10]
.sym 8386 lvds_rx_09_inst.r_data[8]
.sym 8392 lvds_rx_09_inst.r_data[14]
.sym 8400 lvds_rx_09_inst.r_data[5]
.sym 8402 lvds_rx_09_inst.o_fifo_data_SB_DFFNE_Q_E_$glb_ce
.sym 8403 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 8406 w_smi_data_output[5]
.sym 8407 w_smi_data_output[6]
.sym 8408 w_smi_data_output[1]
.sym 8409 w_smi_data_output[3]
.sym 8410 w_smi_data_output[2]
.sym 8411 w_smi_data_output[4]
.sym 8412 w_smi_data_output[7]
.sym 8431 smi_ctrl_ins.int_cnt_09[4]
.sym 8434 w_rx_09_fifo_pulled_data[17]
.sym 8435 smi_ctrl_ins.int_cnt_09[3]
.sym 8439 i_smi_a1_SB_LUT4_I1_O
.sym 8455 lvds_rx_09_inst.r_data[1]
.sym 8458 lvds_rx_09_inst.r_data[2]
.sym 8460 lvds_rx_09_inst.r_data[3]
.sym 8471 lvds_rx_09_inst.r_data[0]
.sym 8481 lvds_rx_09_inst.r_data[0]
.sym 8497 lvds_rx_09_inst.r_data[3]
.sym 8510 lvds_rx_09_inst.r_data[1]
.sym 8521 lvds_rx_09_inst.r_data[2]
.sym 8525 lvds_rx_09_inst.o_fifo_data_SB_DFFNE_Q_E_$glb_ce
.sym 8526 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 8528 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 8529 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 8530 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 8531 rx_09_fifo.rd_addr_gray_wr[6]
.sym 8532 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 8533 rx_09_fifo.rd_addr_gray_wr[4]
.sym 8534 rx_09_fifo.rd_addr_gray_wr[3]
.sym 8538 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 8541 w_rx_09_fifo_pulled_data[20]
.sym 8543 w_rx_09_fifo_pulled_data[2]
.sym 8547 rx_09_fifo.wr_addr[7]
.sym 8549 w_rx_09_fifo_pulled_data[23]
.sym 8550 w_rx_09_fifo_pulled_data[21]
.sym 8553 rx_09_fifo.rd_addr_gray[3]
.sym 8555 rx_09_fifo.rd_addr_gray[6]
.sym 8558 rx_09_fifo.rd_addr[0]
.sym 8563 rx_09_fifo.rd_addr[1]
.sym 8569 w_rx_09_fifo_pulled_data[31]
.sym 8570 smi_ctrl_ins.int_cnt_09[4]
.sym 8572 smi_ctrl_ins.int_cnt_09[3]
.sym 8573 w_rx_09_fifo_pulled_data[12]
.sym 8576 lvds_rx_09_inst.r_data[26]
.sym 8578 w_rx_09_fifo_pulled_data[9]
.sym 8579 w_rx_09_fifo_pulled_data[10]
.sym 8580 w_rx_09_fifo_pulled_data[11]
.sym 8582 w_rx_09_fifo_pulled_data[13]
.sym 8584 w_rx_09_fifo_pulled_data[15]
.sym 8587 lvds_rx_09_inst.r_data[16]
.sym 8588 w_rx_09_fifo_pulled_data[25]
.sym 8591 smi_ctrl_ins.int_cnt_09[4]
.sym 8594 w_rx_09_fifo_pulled_data[28]
.sym 8596 w_rx_09_fifo_pulled_data[29]
.sym 8598 w_rx_09_fifo_pulled_data[26]
.sym 8600 w_rx_09_fifo_pulled_data[27]
.sym 8602 w_rx_09_fifo_pulled_data[15]
.sym 8603 smi_ctrl_ins.int_cnt_09[4]
.sym 8604 w_rx_09_fifo_pulled_data[31]
.sym 8605 smi_ctrl_ins.int_cnt_09[3]
.sym 8608 smi_ctrl_ins.int_cnt_09[4]
.sym 8609 w_rx_09_fifo_pulled_data[29]
.sym 8610 smi_ctrl_ins.int_cnt_09[3]
.sym 8611 w_rx_09_fifo_pulled_data[13]
.sym 8614 w_rx_09_fifo_pulled_data[27]
.sym 8615 smi_ctrl_ins.int_cnt_09[4]
.sym 8616 w_rx_09_fifo_pulled_data[11]
.sym 8617 smi_ctrl_ins.int_cnt_09[3]
.sym 8623 lvds_rx_09_inst.r_data[16]
.sym 8626 w_rx_09_fifo_pulled_data[28]
.sym 8627 smi_ctrl_ins.int_cnt_09[4]
.sym 8628 w_rx_09_fifo_pulled_data[12]
.sym 8629 smi_ctrl_ins.int_cnt_09[3]
.sym 8632 w_rx_09_fifo_pulled_data[25]
.sym 8633 smi_ctrl_ins.int_cnt_09[4]
.sym 8634 smi_ctrl_ins.int_cnt_09[3]
.sym 8635 w_rx_09_fifo_pulled_data[9]
.sym 8638 smi_ctrl_ins.int_cnt_09[4]
.sym 8639 smi_ctrl_ins.int_cnt_09[3]
.sym 8640 w_rx_09_fifo_pulled_data[26]
.sym 8641 w_rx_09_fifo_pulled_data[10]
.sym 8644 lvds_rx_09_inst.r_data[26]
.sym 8648 lvds_rx_09_inst.o_fifo_data_SB_DFFNE_Q_E_$glb_ce
.sym 8649 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 8651 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 8652 $io_pmod[4]$iobuf_i
.sym 8653 $io_pmod[5]$iobuf_i
.sym 8654 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8655 smi_ctrl_ins.r_fifo_09_pull_1
.sym 8656 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 8657 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 8658 smi_ctrl_ins.r_fifo_09_pull
.sym 8663 w_rx_09_fifo_pulled_data[31]
.sym 8667 w_rx_09_fifo_pulled_data[24]
.sym 8669 rx_09_fifo.wr_addr[2]
.sym 8670 w_rx_09_fifo_pulled_data[30]
.sym 8672 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 8674 lvds_rx_09_inst.r_data[2]
.sym 8694 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 8695 i_smi_a3$SB_IO_IN
.sym 8700 rx_09_fifo.rd_addr[2]
.sym 8701 smi_ctrl_ins.int_cnt_09[4]
.sym 8702 w_soft_reset
.sym 8703 i_smi_a1$SB_IO_IN
.sym 8705 rx_09_fifo.rd_addr[3]
.sym 8711 smi_ctrl_ins.int_cnt_09[3]
.sym 8714 i_smi_a2$SB_IO_IN
.sym 8719 i_smi_a2_SB_LUT4_I0_O
.sym 8720 rx_09_fifo.rd_addr[4]
.sym 8722 rx_09_fifo.rd_addr[5]
.sym 8725 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 8727 rx_09_fifo.rd_addr[3]
.sym 8728 rx_09_fifo.rd_addr[2]
.sym 8732 smi_ctrl_ins.int_cnt_09[4]
.sym 8733 smi_ctrl_ins.int_cnt_09[3]
.sym 8738 rx_09_fifo.rd_addr[4]
.sym 8745 smi_ctrl_ins.int_cnt_09[3]
.sym 8755 w_soft_reset
.sym 8756 i_smi_a1$SB_IO_IN
.sym 8757 i_smi_a3$SB_IO_IN
.sym 8758 i_smi_a2$SB_IO_IN
.sym 8761 i_smi_a1$SB_IO_IN
.sym 8762 i_smi_a3$SB_IO_IN
.sym 8763 i_smi_a2$SB_IO_IN
.sym 8764 w_soft_reset
.sym 8769 rx_09_fifo.rd_addr[5]
.sym 8771 i_smi_a2_SB_LUT4_I0_O
.sym 8772 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 8773 w_soft_reset_$glb_sr
.sym 8774 rx_09_fifo.rd_addr_gray[3]
.sym 8775 rx_09_fifo.rd_addr_gray[6]
.sym 8776 rx_09_fifo.rd_addr_gray[4]
.sym 8777 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 8778 rx_09_fifo.rd_addr[4]
.sym 8779 rx_09_fifo.rd_addr[1]
.sym 8780 rx_09_fifo.rd_addr[5]
.sym 8781 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 8790 w_soft_reset
.sym 8795 $io_pmod[4]$iobuf_i
.sym 8798 rx_09_fifo.rd_addr[7]
.sym 8800 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 8803 spi_if_ins.state_if[0]
.sym 8817 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8833 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 8834 rx_09_fifo.rd_addr[0]
.sym 8842 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8846 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8848 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 8866 rx_09_fifo.rd_addr[0]
.sym 8872 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8879 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8894 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 8895 w_clock_sys
.sym 8896 w_soft_reset_$glb_sr
.sym 8898 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 8899 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 8900 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 8901 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 8902 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 8903 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 8904 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 8912 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 8914 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 8924 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 8929 spi_if_ins.state_if[0]
.sym 8930 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 8940 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 8942 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 8943 spi_if_ins.state_if[1]
.sym 8946 spi_if_ins.state_if[0]
.sym 8947 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 8958 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 8966 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 8971 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 8986 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 8995 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 8996 spi_if_ins.state_if[1]
.sym 8998 spi_if_ins.state_if[0]
.sym 9017 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9018 w_clock_sys
.sym 9019 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9022 sys_ctrl_ins.reset_count[2]
.sym 9023 sys_ctrl_ins.reset_count[3]
.sym 9024 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 9025 sys_ctrl_ins.reset_count[0]
.sym 9026 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9027 sys_ctrl_ins.reset_count[1]
.sym 9032 spi_if_ins.state_if[0]
.sym 9038 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9040 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9043 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 9048 w_cs[0]
.sym 9049 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9061 spi_if_ins.state_if[0]
.sym 9064 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 9065 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 9068 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9072 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 9073 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 9074 spi_if_ins.state_if[1]
.sym 9078 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9079 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9106 spi_if_ins.state_if[1]
.sym 9107 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9108 spi_if_ins.state_if[0]
.sym 9109 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 9124 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9125 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 9126 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 9127 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 9136 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9140 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 9141 w_clock_sys
.sym 9143 w_cs[1]
.sym 9144 w_cs[2]
.sym 9145 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 9146 w_cs[3]
.sym 9147 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9149 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 9150 sys_ctrl_ins.reset_cmd
.sym 9157 spi_if_ins.state_if[1]
.sym 9168 sys_ctrl_ins.reset_cmd
.sym 9178 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 9188 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 9190 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9196 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9197 spi_if_ins.state_if[1]
.sym 9201 spi_if_ins.state_if[0]
.sym 9211 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 9213 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9219 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 9235 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9236 spi_if_ins.state_if[1]
.sym 9237 spi_if_ins.state_if[0]
.sym 9238 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 9263 spi_if_ins.o_load_cmd_SB_DFFESR_Q_E
.sym 9264 w_clock_sys
.sym 9265 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 9266 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 9267 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 9268 r_tx_data[1]
.sym 9269 r_tx_data[7]
.sym 9270 r_tx_data[5]
.sym 9271 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 9272 r_tx_data[2]
.sym 9273 w_fetch
.sym 9280 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 9286 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 9290 w_tx_data_io[5]
.sym 9291 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 9294 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9301 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9309 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9311 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9318 $PACKER_VCC_NET
.sym 9320 w_cs[0]
.sym 9366 w_cs[0]
.sym 9378 $PACKER_VCC_NET
.sym 9386 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9387 w_clock_sys
.sym 9388 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_R
.sym 9392 w_tx_data_io[1]
.sym 9401 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 9403 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 9407 w_tx_data_io[7]
.sym 9412 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 9413 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 9418 i_button_SB_LUT4_I3_O[1]
.sym 9419 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 9423 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9430 w_cs[0]
.sym 9438 w_load
.sym 9442 i_button_SB_LUT4_I3_O[1]
.sym 9445 w_fetch
.sym 9448 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 9452 w_rx_data[2]
.sym 9469 w_load
.sym 9470 w_cs[0]
.sym 9471 i_button_SB_LUT4_I3_O[1]
.sym 9472 w_fetch
.sym 9477 w_rx_data[2]
.sym 9509 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 9510 w_clock_sys
.sym 9513 w_ioc[4]
.sym 9514 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 9515 w_ioc[3]
.sym 9516 w_ioc[2]
.sym 9517 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 9528 sys_ctrl_ins.reset_cmd_SB_DFFESR_Q_E
.sym 9535 $PACKER_VCC_NET
.sym 9537 io_ctrl_ins.pmod_dir_state[2]
.sym 9538 w_rx_data[2]
.sym 9539 io_ctrl_ins.pmod_dir_state[4]
.sym 9541 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 9545 w_tx_data_io[2]
.sym 9546 spi_if_ins.w_rx_data[5]
.sym 9555 spi_if_ins.w_rx_data[4]
.sym 9564 spi_if_ins.w_rx_data[3]
.sym 9571 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9607 spi_if_ins.w_rx_data[4]
.sym 9624 spi_if_ins.w_rx_data[3]
.sym 9632 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 9633 w_clock_sys
.sym 9636 w_rx_data[6]
.sym 9637 i_button_SB_LUT4_I3_O[1]
.sym 9638 w_rx_data[5]
.sym 9639 w_rx_data[0]
.sym 9641 w_rx_data[7]
.sym 9642 w_rx_data[2]
.sym 9655 w_rx_data[4]
.sym 9656 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 9662 w_rx_data[4]
.sym 9664 w_rx_data[7]
.sym 9665 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 9668 w_rx_data[3]
.sym 9678 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 9682 w_rx_data[3]
.sym 9687 w_rx_data[4]
.sym 9690 w_rx_data[1]
.sym 9693 w_rx_data[6]
.sym 9710 w_rx_data[1]
.sym 9727 w_rx_data[6]
.sym 9733 w_rx_data[3]
.sym 9752 w_rx_data[4]
.sym 9755 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 9756 w_clock_sys
.sym 9760 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 9762 w_tx_data_io[2]
.sym 9763 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 9764 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 9765 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[3]
.sym 9771 w_rx_data[7]
.sym 9773 w_rx_data[5]
.sym 9780 io_ctrl_ins.pmod_dir_state[3]
.sym 9781 i_button_SB_LUT4_I3_O[1]
.sym 9784 w_rx_data[5]
.sym 9808 w_rx_data[6]
.sym 9810 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 9813 w_rx_data[1]
.sym 9814 w_rx_data[2]
.sym 9828 w_rx_data[3]
.sym 9851 w_rx_data[6]
.sym 9858 w_rx_data[2]
.sym 9864 w_rx_data[1]
.sym 9875 w_rx_data[3]
.sym 9878 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 9879 w_clock_sys
.sym 9881 io_ctrl_ins.o_pmod[0]
.sym 9882 io_ctrl_ins.o_pmod[5]
.sym 9886 i_button_SB_LUT4_I3_O[0]
.sym 9887 io_ctrl_ins.o_pmod[4]
.sym 9901 w_rx_data[1]
.sym 9905 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 9916 io_ctrl_ins.o_pmod[3]
.sym 10017 io_ctrl_ins.o_pmod[4]
.sym 10025 io_ctrl_ins.o_pmod[5]
.sym 10138 o_shdn_rx_lna$SB_IO_OUT
.sym 10169 o_shdn_rx_lna$SB_IO_OUT
.sym 10172 o_shdn_rx_lna$SB_IO_OUT
.sym 10187 o_shdn_rx_lna$SB_IO_OUT
.sym 10201 io_smi_data[2]$SB_IO_OUT
.sym 10204 io_smi_data[1]$SB_IO_OUT
.sym 10215 io_smi_data[1]$SB_IO_OUT
.sym 10221 io_smi_data[2]$SB_IO_OUT
.sym 10226 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 10230 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 10272 w_rx_09_fifo_pulled_data[16]
.sym 10276 smi_ctrl_ins.int_cnt_09[3]
.sym 10279 i_smi_a1_SB_LUT4_I1_O
.sym 10286 w_smi_data_output[5]
.sym 10292 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 10293 w_rx_09_fifo_pulled_data[0]
.sym 10294 w_smi_data_output[2]
.sym 10295 i_smi_a3$SB_IO_IN
.sym 10298 w_smi_data_output[1]
.sym 10301 w_rx_09_fifo_pulled_data[16]
.sym 10302 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 10303 w_rx_09_fifo_pulled_data[0]
.sym 10304 smi_ctrl_ins.int_cnt_09[3]
.sym 10308 w_smi_data_output[5]
.sym 10310 i_smi_a3$SB_IO_IN
.sym 10320 i_smi_a3$SB_IO_IN
.sym 10321 w_smi_data_output[2]
.sym 10331 w_smi_data_output[1]
.sym 10334 i_smi_a3$SB_IO_IN
.sym 10347 i_smi_a1_SB_LUT4_I1_O
.sym 10348 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 10356 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 10357 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 10358 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 10359 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 10360 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[6]
.sym 10361 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 10366 smi_ctrl_ins.int_cnt_09[3]
.sym 10369 i_smi_a1_SB_LUT4_I1_O
.sym 10372 lvds_rx_09_inst.r_data[1]
.sym 10399 io_smi_data[7]$SB_IO_OUT
.sym 10401 io_smi_data[5]$SB_IO_OUT
.sym 10405 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 10410 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 10413 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 10419 rx_09_fifo.rd_addr_gray_wr[4]
.sym 10434 lvds_rx_09_inst.r_data[12]
.sym 10437 lvds_rx_09_inst.r_data[8]
.sym 10446 lvds_rx_09_inst.r_data[10]
.sym 10450 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 10452 lvds_rx_09_inst.r_data[6]
.sym 10460 lvds_rx_09_inst.r_data[14]
.sym 10470 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 10471 lvds_rx_09_inst.r_data[14]
.sym 10482 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 10483 lvds_rx_09_inst.r_data[10]
.sym 10494 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 10496 lvds_rx_09_inst.r_data[12]
.sym 10501 lvds_rx_09_inst.r_data[6]
.sym 10503 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 10506 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 10507 lvds_rx_09_inst.r_data[8]
.sym 10510 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 10511 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 10512 w_soft_reset_$glb_sr
.sym 10515 io_smi_data[7]$SB_IO_OUT
.sym 10516 rx_09_fifo.wr_addr_gray_rd[2]
.sym 10518 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 10519 io_smi_data[4]$SB_IO_OUT
.sym 10531 lvds_rx_09_inst.r_data[2]
.sym 10537 w_smi_data_output[3]
.sym 10539 w_rx_09_fifo_pulled_data[18]
.sym 10540 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 10541 w_rx_09_fifo_pulled_data[19]
.sym 10545 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 10554 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 10555 w_rx_09_fifo_pulled_data[7]
.sym 10556 w_rx_09_fifo_pulled_data[5]
.sym 10558 w_rx_09_fifo_pulled_data[20]
.sym 10559 w_rx_09_fifo_pulled_data[19]
.sym 10560 w_rx_09_fifo_pulled_data[2]
.sym 10562 w_rx_09_fifo_pulled_data[6]
.sym 10564 w_rx_09_fifo_pulled_data[23]
.sym 10565 w_rx_09_fifo_pulled_data[18]
.sym 10566 w_rx_09_fifo_pulled_data[4]
.sym 10567 w_rx_09_fifo_pulled_data[21]
.sym 10570 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 10571 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 10572 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 10574 w_rx_09_fifo_pulled_data[17]
.sym 10576 w_rx_09_fifo_pulled_data[3]
.sym 10577 smi_ctrl_ins.int_cnt_09[3]
.sym 10579 w_rx_09_fifo_pulled_data[22]
.sym 10580 w_rx_09_fifo_pulled_data[1]
.sym 10581 i_smi_a1_SB_LUT4_I1_O
.sym 10582 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 10583 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 10584 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 10585 smi_ctrl_ins.int_cnt_09[3]
.sym 10593 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 10594 w_rx_09_fifo_pulled_data[5]
.sym 10595 smi_ctrl_ins.int_cnt_09[3]
.sym 10596 w_rx_09_fifo_pulled_data[21]
.sym 10599 w_rx_09_fifo_pulled_data[22]
.sym 10600 smi_ctrl_ins.int_cnt_09[3]
.sym 10601 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 10602 w_rx_09_fifo_pulled_data[6]
.sym 10605 smi_ctrl_ins.int_cnt_09[3]
.sym 10606 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 10607 w_rx_09_fifo_pulled_data[1]
.sym 10608 w_rx_09_fifo_pulled_data[17]
.sym 10611 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 10612 w_rx_09_fifo_pulled_data[19]
.sym 10613 w_rx_09_fifo_pulled_data[3]
.sym 10614 smi_ctrl_ins.int_cnt_09[3]
.sym 10617 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 10618 w_rx_09_fifo_pulled_data[18]
.sym 10619 smi_ctrl_ins.int_cnt_09[3]
.sym 10620 w_rx_09_fifo_pulled_data[2]
.sym 10623 w_rx_09_fifo_pulled_data[20]
.sym 10624 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 10625 smi_ctrl_ins.int_cnt_09[3]
.sym 10626 w_rx_09_fifo_pulled_data[4]
.sym 10629 w_rx_09_fifo_pulled_data[23]
.sym 10630 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 10631 w_rx_09_fifo_pulled_data[7]
.sym 10632 smi_ctrl_ins.int_cnt_09[3]
.sym 10633 i_smi_a1_SB_LUT4_I1_O
.sym 10634 smi_ctrl_ins.soe_and_reset_$glb_clk
.sym 10636 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 10637 rx_09_fifo.rd_addr_gray_wr[2]
.sym 10638 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[0]
.sym 10642 rx_09_fifo.rd_addr_gray_wr[7]
.sym 10643 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 10644 rx_09_fifo.wr_addr_gray_rd[6]
.sym 10649 io_smi_data[4]$SB_IO_OUT
.sym 10650 w_rx_09_fifo_pulled_data[5]
.sym 10658 lvds_rx_09_inst.r_data[1]
.sym 10659 w_rx_09_fifo_pulled_data[7]
.sym 10662 rx_09_fifo.wr_addr_gray_rd[2]
.sym 10664 rx_09_fifo.rd_addr_gray[4]
.sym 10666 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 10667 rx_09_fifo.rd_addr[7]
.sym 10670 io_pmod[5]$SB_IO_IN
.sym 10671 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 10684 w_rx_09_fifo_pulled_data[24]
.sym 10685 w_rx_09_fifo_pulled_data[30]
.sym 10690 rx_09_fifo.rd_addr_gray[4]
.sym 10693 rx_09_fifo.rd_addr_gray[3]
.sym 10694 smi_ctrl_ins.int_cnt_09[4]
.sym 10695 rx_09_fifo.rd_addr[1]
.sym 10696 rx_09_fifo.rd_addr_gray_wr[6]
.sym 10697 w_rx_09_fifo_pulled_data[14]
.sym 10700 rx_09_fifo.rd_addr[0]
.sym 10701 w_rx_09_fifo_pulled_data[8]
.sym 10702 smi_ctrl_ins.int_cnt_09[4]
.sym 10703 rx_09_fifo.rd_addr_gray[6]
.sym 10704 smi_ctrl_ins.int_cnt_09[3]
.sym 10705 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10710 w_rx_09_fifo_pulled_data[14]
.sym 10711 smi_ctrl_ins.int_cnt_09[4]
.sym 10712 smi_ctrl_ins.int_cnt_09[3]
.sym 10713 w_rx_09_fifo_pulled_data[30]
.sym 10716 rx_09_fifo.rd_addr_gray_wr[6]
.sym 10722 smi_ctrl_ins.int_cnt_09[4]
.sym 10723 w_rx_09_fifo_pulled_data[24]
.sym 10724 smi_ctrl_ins.int_cnt_09[3]
.sym 10725 w_rx_09_fifo_pulled_data[8]
.sym 10730 rx_09_fifo.rd_addr_gray[6]
.sym 10734 rx_09_fifo.rd_addr[1]
.sym 10735 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10737 rx_09_fifo.rd_addr[0]
.sym 10741 rx_09_fifo.rd_addr_gray[4]
.sym 10748 rx_09_fifo.rd_addr_gray[3]
.sym 10757 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 10759 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10760 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 10762 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 10763 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10764 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 10765 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10766 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10774 lvds_rx_09_inst.r_data[0]
.sym 10779 rx_09_fifo.rd_addr[7]
.sym 10782 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[0]
.sym 10785 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 10787 w_cs[0]
.sym 10791 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 10800 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10803 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10804 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10806 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10808 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10809 smi_ctrl_ins.int_cnt_09[4]
.sym 10811 smi_ctrl_ins.int_cnt_09[3]
.sym 10812 rx_09_fifo.rd_addr[4]
.sym 10813 rx_09_fifo.rd_addr[1]
.sym 10815 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10816 rx_09_fifo.rd_addr[2]
.sym 10817 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 10819 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 10820 smi_ctrl_ins.r_fifo_09_pull_1
.sym 10821 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10822 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10823 smi_ctrl_ins.r_fifo_09_pull
.sym 10824 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10826 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10828 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10829 rx_09_fifo.rd_addr[3]
.sym 10830 io_pmod[5]$SB_IO_IN
.sym 10831 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10833 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10834 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10835 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10836 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10839 smi_ctrl_ins.r_fifo_09_pull
.sym 10841 io_pmod[5]$SB_IO_IN
.sym 10842 smi_ctrl_ins.r_fifo_09_pull_1
.sym 10845 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 10846 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10847 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 10848 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 10851 rx_09_fifo.rd_addr[4]
.sym 10853 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 10854 rx_09_fifo.rd_addr[3]
.sym 10858 smi_ctrl_ins.r_fifo_09_pull
.sym 10863 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 10864 rx_09_fifo.rd_addr[1]
.sym 10865 io_pmod[5]$SB_IO_IN
.sym 10866 rx_09_fifo.rd_addr[2]
.sym 10869 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 10870 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 10871 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 10872 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 10876 smi_ctrl_ins.int_cnt_09[3]
.sym 10877 io_pmod[5]$SB_IO_IN
.sym 10878 smi_ctrl_ins.int_cnt_09[4]
.sym 10880 w_clock_sys
.sym 10881 w_soft_reset_$glb_sr
.sym 10882 w_cs[0]
.sym 10883 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[0]
.sym 10884 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 10885 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 10886 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[3]
.sym 10887 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 10888 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 10889 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[1]
.sym 10900 $io_pmod[5]$iobuf_i
.sym 10904 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 10907 io_pmod[4]$SB_IO_IN
.sym 10908 rx_09_fifo.rd_addr[1]
.sym 10915 spi_if_ins.state_if[1]
.sym 10924 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10926 rx_09_fifo.rd_addr[0]
.sym 10927 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10929 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10930 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10936 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10941 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 10942 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 10957 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 10964 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 10965 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10968 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10970 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10977 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 10980 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 10988 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 10992 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 10998 rx_09_fifo.rd_addr[0]
.sym 11000 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 11002 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 11003 w_clock_sys
.sym 11004 w_soft_reset_$glb_sr
.sym 11005 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 11007 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 11008 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 11009 w_tx_data_smi[1]
.sym 11012 w_tx_data_smi[0]
.sym 11024 w_cs[0]
.sym 11049 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 11050 rx_09_fifo.rd_addr[4]
.sym 11051 rx_09_fifo.rd_addr[1]
.sym 11052 rx_09_fifo.rd_addr[5]
.sym 11062 rx_09_fifo.rd_addr[2]
.sym 11067 rx_09_fifo.rd_addr[3]
.sym 11073 rx_09_fifo.rd_addr[0]
.sym 11074 rx_09_fifo.rd_addr[7]
.sym 11078 $nextpnr_ICESTORM_LC_3$O
.sym 11081 rx_09_fifo.rd_addr[0]
.sym 11084 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11087 rx_09_fifo.rd_addr[1]
.sym 11088 rx_09_fifo.rd_addr[0]
.sym 11090 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11093 rx_09_fifo.rd_addr[2]
.sym 11094 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 11096 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11099 rx_09_fifo.rd_addr[3]
.sym 11100 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 11102 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11105 rx_09_fifo.rd_addr[4]
.sym 11106 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 11108 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11110 rx_09_fifo.rd_addr[5]
.sym 11112 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 11114 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11116 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 11118 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 11121 rx_09_fifo.rd_addr[7]
.sym 11124 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 11128 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11129 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 11132 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11133 spi_if_ins.spi.r_tx_byte[2]
.sym 11134 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 11135 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[2]
.sym 11153 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 11156 w_tx_data_smi[1]
.sym 11157 spi_if_ins.w_rx_data[6]
.sym 11158 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11162 spi_if_ins.w_rx_data[5]
.sym 11163 io_pmod[5]$SB_IO_IN
.sym 11171 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11174 spi_if_ins.state_if[1]
.sym 11176 sys_ctrl_ins.reset_count[1]
.sym 11179 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11182 sys_ctrl_ins.reset_count[0]
.sym 11185 spi_if_ins.state_if[0]
.sym 11187 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 11190 sys_ctrl_ins.reset_cmd
.sym 11195 sys_ctrl_ins.reset_count[2]
.sym 11196 sys_ctrl_ins.reset_count[3]
.sym 11198 sys_ctrl_ins.reset_cmd
.sym 11201 $nextpnr_ICESTORM_LC_7$O
.sym 11204 sys_ctrl_ins.reset_count[0]
.sym 11207 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11210 sys_ctrl_ins.reset_count[1]
.sym 11213 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11214 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11215 sys_ctrl_ins.reset_count[2]
.sym 11217 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 11221 sys_ctrl_ins.reset_count[3]
.sym 11222 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11223 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 11227 sys_ctrl_ins.reset_cmd
.sym 11229 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11233 sys_ctrl_ins.reset_count[0]
.sym 11239 spi_if_ins.state_if[1]
.sym 11240 spi_if_ins.state_if[0]
.sym 11244 sys_ctrl_ins.reset_count[1]
.sym 11245 sys_ctrl_ins.reset_count[0]
.sym 11246 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11248 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 11249 w_clock_sys
.sym 11250 sys_ctrl_ins.reset_cmd
.sym 11252 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11253 w_fetch
.sym 11255 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 11256 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11258 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 11262 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 11263 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 11268 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 11269 spi_if_ins.state_if[0]
.sym 11270 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 11275 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11276 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11277 spi_if_ins.r_tx_byte[2]
.sym 11279 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 11284 w_cs[0]
.sym 11285 w_cs[2]
.sym 11286 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11292 w_load
.sym 11293 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11294 sys_ctrl_ins.reset_count[2]
.sym 11295 sys_ctrl_ins.reset_count[3]
.sym 11299 sys_ctrl_ins.reset_count[1]
.sym 11300 w_cs[1]
.sym 11301 spi_if_ins.state_if[0]
.sym 11305 sys_ctrl_ins.reset_count[0]
.sym 11307 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 11310 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11313 spi_if_ins.state_if[1]
.sym 11314 sys_ctrl_ins.reset_cmd
.sym 11317 spi_if_ins.w_rx_data[6]
.sym 11318 w_fetch
.sym 11321 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11322 spi_if_ins.w_rx_data[5]
.sym 11325 spi_if_ins.w_rx_data[6]
.sym 11328 spi_if_ins.w_rx_data[5]
.sym 11332 spi_if_ins.w_rx_data[6]
.sym 11333 spi_if_ins.w_rx_data[5]
.sym 11337 sys_ctrl_ins.reset_count[0]
.sym 11338 sys_ctrl_ins.reset_count[3]
.sym 11339 sys_ctrl_ins.reset_count[2]
.sym 11340 sys_ctrl_ins.reset_count[1]
.sym 11343 spi_if_ins.w_rx_data[5]
.sym 11346 spi_if_ins.w_rx_data[6]
.sym 11349 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 11350 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11351 spi_if_ins.state_if[0]
.sym 11352 spi_if_ins.state_if[1]
.sym 11362 w_cs[1]
.sym 11363 w_load
.sym 11364 w_fetch
.sym 11370 sys_ctrl_ins.reset_cmd
.sym 11371 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11372 w_clock_sys
.sym 11373 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 11374 spi_if_ins.r_tx_byte[7]
.sym 11375 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11376 spi_if_ins.r_tx_byte[5]
.sym 11377 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 11378 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11379 spi_if_ins.r_tx_byte[0]
.sym 11380 spi_if_ins.r_tx_byte[1]
.sym 11381 spi_if_ins.r_tx_byte[2]
.sym 11395 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11396 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 11398 w_fetch
.sym 11399 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 11400 w_soft_reset
.sym 11407 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 11408 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 11409 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11415 w_tx_data_io[2]
.sym 11416 w_tx_data_io[7]
.sym 11417 w_fetch
.sym 11418 w_cs[3]
.sym 11420 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 11423 w_cs[1]
.sym 11424 w_cs[2]
.sym 11426 w_tx_data_io[1]
.sym 11428 w_tx_data_smi[1]
.sym 11431 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 11432 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 11433 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11435 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11440 w_tx_data_io[5]
.sym 11444 w_cs[0]
.sym 11448 w_cs[0]
.sym 11449 w_cs[1]
.sym 11450 w_cs[2]
.sym 11451 w_cs[3]
.sym 11454 w_cs[3]
.sym 11455 w_cs[0]
.sym 11456 w_cs[1]
.sym 11457 w_cs[2]
.sym 11460 w_tx_data_smi[1]
.sym 11461 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 11462 w_tx_data_io[1]
.sym 11463 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 11466 w_tx_data_io[7]
.sym 11468 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 11469 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 11472 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 11474 w_tx_data_io[5]
.sym 11475 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 11478 w_cs[1]
.sym 11479 w_cs[0]
.sym 11480 w_cs[3]
.sym 11481 w_cs[2]
.sym 11484 w_tx_data_io[2]
.sym 11486 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 11487 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 11493 w_fetch
.sym 11494 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 11495 w_clock_sys
.sym 11496 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 11497 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 11499 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[1]
.sym 11500 r_tx_data[0]
.sym 11502 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 11512 spi_if_ins.w_rx_data[5]
.sym 11513 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 11515 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 11516 spi_if_ins.r_tx_byte[7]
.sym 11519 w_tx_data_io[2]
.sym 11521 o_led1$SB_IO_OUT
.sym 11526 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11529 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 11550 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11551 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 11555 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 11556 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 11558 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 11563 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 11589 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11590 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 11591 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 11592 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 11617 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 11618 w_clock_sys
.sym 11619 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 11620 spi_if_ins.w_rx_data[0]
.sym 11622 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 11624 spi_if_ins.w_rx_data[2]
.sym 11625 spi_if_ins.w_rx_data[4]
.sym 11626 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 11627 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 11644 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 11645 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 11646 w_ioc[1]
.sym 11647 w_rx_data[2]
.sym 11648 w_tx_data_io[0]
.sym 11649 spi_if_ins.w_rx_data[6]
.sym 11650 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11651 w_rx_data[6]
.sym 11653 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 11655 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 11663 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11669 spi_if_ins.w_rx_data[3]
.sym 11681 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 11682 spi_if_ins.w_rx_data[4]
.sym 11687 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11689 spi_if_ins.w_rx_data[2]
.sym 11690 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 11702 spi_if_ins.w_rx_data[4]
.sym 11708 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 11712 spi_if_ins.w_rx_data[3]
.sym 11719 spi_if_ins.w_rx_data[2]
.sym 11726 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11727 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 11740 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 11741 w_clock_sys
.sym 11743 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11744 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11745 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11746 w_ioc[0]
.sym 11747 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 11749 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 11750 w_ioc[1]
.sym 11755 spi_if_ins.spi.r_rx_byte[4]
.sym 11756 w_tx_data_io[5]
.sym 11757 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 11760 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 11762 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11764 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 11765 spi_if_ins.w_rx_data[3]
.sym 11766 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 11767 w_rx_data[0]
.sym 11768 spi_if_ins.spi.r_rx_byte[2]
.sym 11770 io_ctrl_ins.debug_mode[1]
.sym 11773 w_rx_data[2]
.sym 11774 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11777 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 11784 spi_if_ins.w_rx_data[0]
.sym 11791 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 11795 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11796 spi_if_ins.w_rx_data[2]
.sym 11798 spi_if_ins.w_rx_data[5]
.sym 11809 spi_if_ins.w_rx_data[6]
.sym 11811 w_ioc[0]
.sym 11813 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 11826 spi_if_ins.w_rx_data[6]
.sym 11831 w_ioc[0]
.sym 11832 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 11835 spi_if_ins.w_rx_data[5]
.sym 11843 spi_if_ins.w_rx_data[0]
.sym 11855 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 11859 spi_if_ins.w_rx_data[2]
.sym 11863 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 11864 w_clock_sys
.sym 11871 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 11872 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 11873 w_rx_data[1]
.sym 11880 io_ctrl_ins.o_pmod[3]
.sym 11884 i_button_SB_LUT4_I3_O[1]
.sym 11887 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11888 w_rx_data[0]
.sym 11895 w_rx_data[0]
.sym 11896 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[3]
.sym 11897 w_soft_reset
.sym 11900 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 11909 i_button_SB_LUT4_I3_O[1]
.sym 11910 w_ioc[0]
.sym 11911 io_ctrl_ins.o_pmod[2]
.sym 11912 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 11915 io_ctrl_ins.pmod_dir_state[2]
.sym 11917 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11918 io_ctrl_ins.o_pmod[6]
.sym 11919 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 11920 io_ctrl_ins.o_pmod[1]
.sym 11926 io_ctrl_ins.pmod_dir_state[6]
.sym 11927 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11929 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 11934 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11937 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 11938 o_shdn_rx_lna$SB_IO_OUT
.sym 11952 io_ctrl_ins.o_pmod[1]
.sym 11953 w_ioc[0]
.sym 11954 o_shdn_rx_lna$SB_IO_OUT
.sym 11955 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 11964 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 11965 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 11970 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11971 i_button_SB_LUT4_I3_O[1]
.sym 11972 io_ctrl_ins.pmod_dir_state[2]
.sym 11973 io_ctrl_ins.o_pmod[2]
.sym 11977 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 11978 i_button_SB_LUT4_I3_O[1]
.sym 11982 io_ctrl_ins.pmod_dir_state[6]
.sym 11983 i_button_SB_LUT4_I3_O[1]
.sym 11984 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 11985 io_ctrl_ins.o_pmod[6]
.sym 11986 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 11987 w_clock_sys
.sym 11988 io_ctrl_ins.o_data_out_SB_DFFESR_Q_R
.sym 11989 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 11990 io_ctrl_ins.debug_mode[1]
.sym 11996 o_shdn_rx_lna$SB_IO_OUT
.sym 12011 io_ctrl_ins.pmod_dir_state[4]
.sym 12013 o_led1$SB_IO_OUT
.sym 12020 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 12023 w_rx_data[1]
.sym 12034 w_rx_data[7]
.sym 12039 w_rx_data[0]
.sym 12040 w_rx_data[4]
.sym 12044 w_rx_data[5]
.sym 12057 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 12065 w_rx_data[0]
.sym 12069 w_rx_data[5]
.sym 12096 w_rx_data[7]
.sym 12102 w_rx_data[4]
.sym 12109 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 12110 w_clock_sys
.sym 12114 o_led0$SB_IO_OUT
.sym 12118 o_led1$SB_IO_OUT
.sym 12124 io_ctrl_ins.o_pmod[0]
.sym 12126 i_button_SB_LUT4_I3_O[0]
.sym 12128 w_rx_data[3]
.sym 12130 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 12143 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 12262 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 12309 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 12310 io_smi_data[0]$SB_IO_OUT
.sym 12313 io_smi_data[7]$SB_IO_OUT
.sym 12319 io_smi_data[0]$SB_IO_OUT
.sym 12320 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 12331 io_smi_data[7]$SB_IO_OUT
.sym 12335 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[3]
.sym 12336 rx_09_fifo.rd_addr_gray_wr[1]
.sym 12337 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 12339 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 12340 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 12341 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 12342 io_smi_data[3]$SB_IO_OUT
.sym 12402 rx_09_fifo.rd_addr_gray_wr[1]
.sym 12407 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12411 rx_09_fifo.rd_addr_gray_wr[4]
.sym 12436 rx_09_fifo.rd_addr_gray_wr[1]
.sym 12457 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 12463 rx_09_fifo.wr_addr[6]
.sym 12464 rx_09_fifo.wr_addr[2]
.sym 12465 rx_09_fifo.wr_addr_gray[2]
.sym 12466 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 12467 rx_09_fifo.wr_addr[4]
.sym 12468 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12469 rx_09_fifo.wr_addr[3]
.sym 12470 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 12471 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 12475 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 12476 w_smi_data_output[3]
.sym 12480 io_smi_data[5]$SB_IO_OUT
.sym 12494 rx_09_fifo.wr_addr[2]
.sym 12497 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12503 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12505 rx_09_fifo.wr_addr[3]
.sym 12508 i_smi_a3$SB_IO_IN
.sym 12509 rx_09_fifo.wr_addr[6]
.sym 12514 rx_09_fifo.rd_addr_gray[1]
.sym 12516 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 12517 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 12522 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[0]
.sym 12545 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 12554 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[6]
.sym 12555 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12557 rx_09_fifo.wr_addr[2]
.sym 12559 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 12560 rx_09_fifo.wr_addr[4]
.sym 12564 rx_09_fifo.wr_addr[6]
.sym 12567 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12568 rx_09_fifo.wr_addr[7]
.sym 12569 rx_09_fifo.wr_addr[5]
.sym 12570 rx_09_fifo.wr_addr[3]
.sym 12572 $nextpnr_ICESTORM_LC_0$O
.sym 12574 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 12578 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 12581 rx_09_fifo.wr_addr[2]
.sym 12584 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 12586 rx_09_fifo.wr_addr[3]
.sym 12588 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 12590 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 12592 rx_09_fifo.wr_addr[4]
.sym 12594 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 12596 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 12599 rx_09_fifo.wr_addr[5]
.sym 12600 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 12602 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 12605 rx_09_fifo.wr_addr[6]
.sym 12606 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 12610 rx_09_fifo.wr_addr[7]
.sym 12612 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 12615 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 12616 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 12617 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[6]
.sym 12618 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12622 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 12623 rx_09_fifo.wr_addr[0]
.sym 12624 rx_09_fifo.wr_addr_gray[0]
.sym 12626 rx_09_fifo.wr_addr[7]
.sym 12627 rx_09_fifo.wr_addr[5]
.sym 12628 rx_09_fifo.wr_addr_gray[5]
.sym 12629 rx_09_fifo.wr_addr_gray[3]
.sym 12632 w_tx_data_smi[0]
.sym 12633 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 12647 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 12648 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 12649 rx_09_fifo.wr_addr[5]
.sym 12650 rx_09_fifo.wr_addr[4]
.sym 12654 rx_09_fifo.wr_addr[3]
.sym 12657 rx_09_fifo.wr_addr[0]
.sym 12666 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12670 w_smi_data_output[7]
.sym 12673 rx_09_fifo.wr_addr_gray[2]
.sym 12677 w_smi_data_output[4]
.sym 12694 i_smi_a3$SB_IO_IN
.sym 12710 i_smi_a3$SB_IO_IN
.sym 12711 w_smi_data_output[7]
.sym 12716 rx_09_fifo.wr_addr_gray[2]
.sym 12726 rx_09_fifo.wr_addr_gray_rd[6]
.sym 12732 i_smi_a3$SB_IO_IN
.sym 12733 w_smi_data_output[4]
.sym 12743 w_clock_sys
.sym 12745 rx_09_fifo.wr_addr_gray_rd[5]
.sym 12746 rx_09_fifo.wr_addr_gray_rd[3]
.sym 12747 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12752 rx_09_fifo.wr_addr_gray_rd[7]
.sym 12764 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 12765 io_pmod[3]$SB_IO_IN
.sym 12768 io_pmod[3]$SB_IO_IN
.sym 12772 w_soft_reset
.sym 12773 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 12775 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 12776 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 12777 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 12789 rx_09_fifo.rd_addr[7]
.sym 12792 rx_09_fifo.rd_addr_gray_wr[7]
.sym 12800 rx_09_fifo.rd_addr_gray_wr[3]
.sym 12808 rx_09_fifo.rd_addr_gray[2]
.sym 12811 rx_09_fifo.rd_addr_gray_wr[2]
.sym 12819 rx_09_fifo.rd_addr_gray_wr[2]
.sym 12828 rx_09_fifo.rd_addr_gray[2]
.sym 12832 rx_09_fifo.rd_addr_gray_wr[3]
.sym 12856 rx_09_fifo.rd_addr[7]
.sym 12862 rx_09_fifo.rd_addr_gray_wr[7]
.sym 12866 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 12868 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 12869 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 12870 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 12871 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 12872 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 12880 io_pmod[4]$SB_IO_IN
.sym 12885 io_pmod[4]$SB_IO_IN
.sym 12892 rx_09_fifo.rd_addr_gray[1]
.sym 12894 rx_09_fifo.rd_addr_gray[2]
.sym 12896 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 12897 w_cs[0]
.sym 12901 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 12910 rx_09_fifo.wr_addr_gray_rd[3]
.sym 12911 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12912 rx_09_fifo.rd_addr[7]
.sym 12918 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 12919 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 12923 rx_09_fifo.wr_addr_gray_rd[2]
.sym 12926 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 12928 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 12929 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 12934 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 12936 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 12937 rx_09_fifo.rd_addr[4]
.sym 12939 rx_09_fifo.rd_addr[5]
.sym 12942 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 12943 rx_09_fifo.rd_addr[7]
.sym 12944 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 12945 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 12948 rx_09_fifo.rd_addr[5]
.sym 12950 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 12962 rx_09_fifo.wr_addr_gray_rd[3]
.sym 12966 rx_09_fifo.wr_addr_gray_rd[0]
.sym 12972 rx_09_fifo.wr_addr_gray_rd[2]
.sym 12978 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 12979 rx_09_fifo.rd_addr[4]
.sym 12981 rx_09_fifo.rd_addr[5]
.sym 12984 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 12985 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 12986 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 12987 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 12989 w_clock_sys
.sym 12991 rx_09_fifo.rd_addr_gray[0]
.sym 12992 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[2]
.sym 12993 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 12995 rx_09_fifo.rd_addr_gray[5]
.sym 12997 rx_09_fifo.rd_addr_gray[1]
.sym 12998 rx_09_fifo.rd_addr_gray[2]
.sym 13004 io_pmod[3]$SB_IO_IN
.sym 13009 io_pmod[3]$SB_IO_IN
.sym 13012 i_smi_a2_SB_LUT4_I0_O
.sym 13014 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 13015 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13016 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13020 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13023 w_cs[0]
.sym 13033 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 13034 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 13035 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 13041 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[0]
.sym 13043 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 13044 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 13045 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 13047 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 13049 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[2]
.sym 13051 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 13052 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 13053 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 13054 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 13055 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 13056 io_pmod[4]$SB_IO_IN
.sym 13057 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 13058 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 13060 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[3]
.sym 13061 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 13062 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13063 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[1]
.sym 13066 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13071 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 13072 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 13073 io_pmod[4]$SB_IO_IN
.sym 13074 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 13077 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[0]
.sym 13078 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[3]
.sym 13079 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[1]
.sym 13080 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[2]
.sym 13085 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 13086 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 13089 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 13090 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 13091 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 13092 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 13095 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 13097 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 13101 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 13103 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 13107 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 13108 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 13109 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 13110 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 13111 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 13112 w_clock_sys
.sym 13119 lvds_rx_09_inst.o_fifo_data_SB_DFFNE_Q_E
.sym 13120 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13129 io_pmod[5]$SB_IO_IN
.sym 13132 io_pmod[5]$SB_IO_IN
.sym 13137 io_pmod[4]$SB_IO_IN
.sym 13143 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13148 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 13155 io_pmod[6]$SB_IO_IN
.sym 13158 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 13159 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 13160 spi_if_ins.state_if[1]
.sym 13165 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 13166 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13168 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 13171 spi_if_ins.state_if[0]
.sym 13178 io_pmod[5]$SB_IO_IN
.sym 13185 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13188 spi_if_ins.state_if[0]
.sym 13189 spi_if_ins.state_if[1]
.sym 13191 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13203 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 13206 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 13207 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 13214 io_pmod[6]$SB_IO_IN
.sym 13230 io_pmod[5]$SB_IO_IN
.sym 13234 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E
.sym 13235 w_clock_sys
.sym 13236 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 13237 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 13238 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13239 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[1]
.sym 13240 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 13242 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[1]
.sym 13243 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 13244 w_soft_reset
.sym 13245 io_pmod[6]$SB_IO_IN
.sym 13254 io_pmod[3]$SB_IO_IN
.sym 13255 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 13266 spi_if_ins.r_tx_byte[4]
.sym 13268 w_soft_reset
.sym 13271 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 13272 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13279 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 13284 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13286 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13287 spi_if_ins.state_if[0]
.sym 13290 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 13291 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 13292 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 13296 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13298 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13301 sys_ctrl_ins.reset_cmd
.sym 13304 spi_if_ins.state_if[1]
.sym 13308 spi_if_ins.r_tx_byte[2]
.sym 13309 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[2]
.sym 13311 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13312 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 13314 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13319 sys_ctrl_ins.reset_cmd
.sym 13335 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13337 spi_if_ins.state_if[0]
.sym 13338 spi_if_ins.state_if[1]
.sym 13343 spi_if_ins.r_tx_byte[2]
.sym 13347 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[2]
.sym 13348 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 13349 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13350 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 13355 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 13356 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13357 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 13358 w_clock_sys
.sym 13359 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 13360 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 13361 spi_if_ins.spi.r_tx_byte[6]
.sym 13362 spi_if_ins.spi.r_tx_byte[3]
.sym 13363 spi_if_ins.spi.r_tx_byte[7]
.sym 13364 spi_if_ins.spi.r_tx_byte[5]
.sym 13365 spi_if_ins.spi.r_tx_byte[1]
.sym 13366 spi_if_ins.spi.r_tx_byte[0]
.sym 13367 spi_if_ins.spi.r_tx_byte[4]
.sym 13372 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 13374 spi_if_ins.spi.r_tx_byte[2]
.sym 13377 w_soft_reset
.sym 13382 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13383 $PACKER_GND_NET
.sym 13384 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13385 w_cs[0]
.sym 13388 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 13391 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13394 w_soft_reset
.sym 13409 w_cs[1]
.sym 13410 spi_if_ins.w_rx_data[6]
.sym 13411 w_fetch
.sym 13413 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13414 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13415 spi_if_ins.w_rx_data[5]
.sym 13416 w_soft_reset
.sym 13423 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13428 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13429 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 13431 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13440 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 13442 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13447 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13449 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 13458 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13461 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 13464 spi_if_ins.w_rx_data[5]
.sym 13467 spi_if_ins.w_rx_data[6]
.sym 13476 w_cs[1]
.sym 13477 w_soft_reset
.sym 13478 w_fetch
.sym 13480 spi_if_ins.o_fetch_cmd_SB_DFFESR_Q_E
.sym 13481 w_clock_sys
.sym 13482 spi_if_ins.state_if_SB_DFFESR_Q_R
.sym 13483 $PACKER_VCC_NET
.sym 13484 spi_if_ins.spi.r2_rx_done
.sym 13487 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13488 spi_if_ins.spi.r3_rx_done
.sym 13489 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13508 w_fetch
.sym 13512 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13515 w_cs[0]
.sym 13516 $PACKER_VCC_NET
.sym 13527 r_tx_data[0]
.sym 13528 r_tx_data[5]
.sym 13530 r_tx_data[2]
.sym 13532 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13534 r_tx_data[1]
.sym 13535 r_tx_data[7]
.sym 13537 w_cs[0]
.sym 13540 w_cs[1]
.sym 13541 w_cs[2]
.sym 13543 w_cs[3]
.sym 13546 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13551 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13557 r_tx_data[7]
.sym 13563 w_cs[2]
.sym 13564 w_cs[0]
.sym 13565 w_cs[3]
.sym 13566 w_cs[1]
.sym 13571 r_tx_data[5]
.sym 13575 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 13576 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 13581 w_cs[0]
.sym 13582 w_cs[2]
.sym 13583 w_cs[1]
.sym 13584 w_cs[3]
.sym 13589 r_tx_data[0]
.sym 13596 r_tx_data[1]
.sym 13602 r_tx_data[2]
.sym 13603 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13604 w_clock_sys
.sym 13606 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 13608 w_tx_data_sys[0]
.sym 13624 spi_if_ins.w_rx_data[6]
.sym 13626 spi_if_ins.w_rx_data[5]
.sym 13628 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 13629 spi_if_ins.spi.r_rx_done
.sym 13633 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 13637 spi_if_ins.r_tx_byte[3]
.sym 13639 spi_if_ins.r_tx_byte[6]
.sym 13649 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[1]
.sym 13650 w_cs[2]
.sym 13651 w_fetch
.sym 13659 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 13661 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 13663 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 13665 w_tx_data_sys[0]
.sym 13666 w_soft_reset
.sym 13668 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 13669 w_ioc[1]
.sym 13671 w_tx_data_io[0]
.sym 13672 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 13674 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13676 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 13677 w_tx_data_smi[0]
.sym 13680 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[1]
.sym 13681 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 13692 w_ioc[1]
.sym 13693 w_soft_reset
.sym 13694 w_fetch
.sym 13695 w_cs[2]
.sym 13698 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 13699 w_tx_data_sys[0]
.sym 13700 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 13701 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 13710 w_tx_data_smi[0]
.sym 13711 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 13712 w_tx_data_io[0]
.sym 13713 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 13726 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 13727 w_clock_sys
.sym 13729 spi_if_ins.w_rx_data[3]
.sym 13732 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 13734 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 13735 spi_if_ins.w_rx_data[1]
.sym 13736 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 13741 spi_if_ins.spi.r_rx_byte[2]
.sym 13753 spi_if_ins.r_tx_byte[4]
.sym 13756 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13758 spi_if_ins.w_rx_data[1]
.sym 13761 w_soft_reset
.sym 13762 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13772 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13773 w_ioc[3]
.sym 13774 w_ioc[2]
.sym 13777 w_ioc[1]
.sym 13779 w_ioc[4]
.sym 13780 spi_if_ins.spi.r_rx_byte[0]
.sym 13781 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13782 w_ioc[2]
.sym 13783 spi_if_ins.spi.r_rx_byte[4]
.sym 13785 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 13799 spi_if_ins.spi.r_rx_byte[2]
.sym 13800 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 13804 spi_if_ins.spi.r_rx_byte[0]
.sym 13815 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 13817 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 13818 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 13827 spi_if_ins.spi.r_rx_byte[2]
.sym 13836 spi_if_ins.spi.r_rx_byte[4]
.sym 13839 w_ioc[4]
.sym 13840 w_ioc[3]
.sym 13842 w_ioc[2]
.sym 13845 w_ioc[3]
.sym 13846 w_ioc[2]
.sym 13847 w_ioc[1]
.sym 13848 w_ioc[4]
.sym 13849 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 13850 w_clock_sys
.sym 13853 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 13854 i_button_SB_LUT4_I3_O[3]
.sym 13855 spi_if_ins.r_tx_byte[3]
.sym 13856 spi_if_ins.r_tx_byte[6]
.sym 13857 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 13858 spi_if_ins.r_tx_byte[4]
.sym 13859 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 13868 spi_if_ins.spi.r_rx_byte[0]
.sym 13869 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 13879 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 13886 w_soft_reset
.sym 13887 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 13895 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 13898 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13899 spi_if_ins.w_rx_data[1]
.sym 13901 spi_if_ins.w_rx_data[0]
.sym 13902 o_led1$SB_IO_OUT
.sym 13903 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13904 w_ioc[0]
.sym 13907 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 13908 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 13910 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 13911 io_ctrl_ins.debug_mode[1]
.sym 13914 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 13921 w_soft_reset
.sym 13924 w_ioc[1]
.sym 13926 w_ioc[1]
.sym 13927 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13928 w_ioc[0]
.sym 13933 w_ioc[0]
.sym 13934 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 13935 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 13938 w_ioc[0]
.sym 13939 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 13940 w_ioc[1]
.sym 13944 spi_if_ins.w_rx_data[0]
.sym 13951 w_soft_reset
.sym 13953 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 13962 o_led1$SB_IO_OUT
.sym 13963 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 13964 io_ctrl_ins.debug_mode[1]
.sym 13965 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 13969 spi_if_ins.w_rx_data[1]
.sym 13972 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 13973 w_clock_sys
.sym 13976 io_ctrl_ins.rf_pin_state[1]
.sym 13977 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 13978 w_ioc[0]
.sym 13979 io_ctrl_ins.rf_pin_state[2]
.sym 13981 io_ctrl_ins.rf_pin_state[6]
.sym 13982 w_ioc[0]
.sym 13987 io_ctrl_ins.o_data_out_SB_DFFESR_Q_E
.sym 13988 o_rx_h_tx_l$SB_IO_OUT
.sym 13993 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 13995 w_ioc[0]
.sym 13998 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 13999 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14000 o_shdn_tx_lna$SB_IO_OUT
.sym 14006 w_rx_data[3]
.sym 14010 io_ctrl_ins.rf_pin_state[1]
.sym 14016 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 14021 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 14024 o_shdn_tx_lna$SB_IO_OUT
.sym 14027 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 14028 spi_if_ins.w_rx_data[1]
.sym 14031 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 14032 io_ctrl_ins.rf_mode[0]
.sym 14046 w_soft_reset
.sym 14079 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 14080 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 14081 w_soft_reset
.sym 14085 io_ctrl_ins.rf_mode[0]
.sym 14086 o_shdn_tx_lna$SB_IO_OUT
.sym 14087 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 14088 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 14093 spi_if_ins.w_rx_data[1]
.sym 14095 spi_if_ins.o_data_in_SB_DFFE_Q_E
.sym 14096 w_clock_sys
.sym 14098 io_ctrl_ins.rf_mode[0]
.sym 14099 io_ctrl_ins.debug_mode[0]
.sym 14101 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 14102 o_led0$SB_IO_OUT
.sym 14103 io_ctrl_ins.rf_mode[2]
.sym 14104 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 14105 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14115 i_config[0]$SB_IO_IN
.sym 14117 w_tx_data_io[0]
.sym 14118 w_rx_data[6]
.sym 14120 w_rx_data[2]
.sym 14126 io_ctrl_ins.rf_pin_state[2]
.sym 14145 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 14154 w_rx_data[1]
.sym 14157 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 14158 w_soft_reset
.sym 14166 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 14170 o_shdn_rx_lna$SB_IO_OUT
.sym 14172 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 14173 w_soft_reset
.sym 14174 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 14179 w_rx_data[1]
.sym 14215 o_shdn_rx_lna$SB_IO_OUT
.sym 14218 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 14219 w_clock_sys
.sym 14220 w_soft_reset_$glb_sr
.sym 14221 o_shdn_tx_lna$SB_IO_OUT
.sym 14228 o_shdn_rx_lna$SB_IO_OUT
.sym 14233 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 14234 w_rx_data[0]
.sym 14238 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 14242 w_rx_data[2]
.sym 14251 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 14274 w_rx_data[0]
.sym 14276 w_rx_data[1]
.sym 14289 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 14310 w_rx_data[0]
.sym 14334 w_rx_data[1]
.sym 14341 io_ctrl_ins.led1_state_SB_DFFESR_Q_E
.sym 14342 w_clock_sys
.sym 14343 w_soft_reset_$glb_sr
.sym 14344 i_smi_a1$SB_IO_IN
.sym 14359 o_shdn_tx_lna$SB_IO_OUT
.sym 14361 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[3]
.sym 14384 w_soft_reset
.sym 14388 w_soft_reset
.sym 14410 w_soft_reset
.sym 14414 o_led1$SB_IO_OUT
.sym 14418 r_counter
.sym 14419 io_smi_data[3]$SB_IO_OUT
.sym 14436 r_counter
.sym 14443 io_smi_data[3]$SB_IO_OUT
.sym 14444 r_counter
.sym 14445 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 14450 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 14467 lvds_rx_09_inst.o_fifo_data_SB_DFFNE_Q_E
.sym 14476 i_smi_a3$SB_IO_IN
.sym 14486 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 14490 w_smi_data_output[3]
.sym 14494 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[3]
.sym 14497 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 14498 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 14499 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 14500 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 14501 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 14504 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 14506 i_smi_a3$SB_IO_IN
.sym 14508 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 14509 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 14510 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[0]
.sym 14511 rx_09_fifo.rd_addr_gray[1]
.sym 14513 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 14514 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 14516 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 14519 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 14520 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 14521 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 14528 rx_09_fifo.rd_addr_gray[1]
.sym 14531 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 14533 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 14543 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 14544 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 14545 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 14546 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 14549 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 14550 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 14551 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 14552 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 14555 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 14556 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[0]
.sym 14557 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 14558 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[3]
.sym 14562 w_smi_data_output[3]
.sym 14564 i_smi_a3$SB_IO_IN
.sym 14566 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 14572 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14573 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 14574 $io_pmod[6]$iobuf_i
.sym 14575 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 14576 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 14577 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 14578 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 14579 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 14620 io_pmod[3]$SB_IO_IN
.sym 14626 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 14628 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14637 rx_09_fifo.wr_addr[2]
.sym 14640 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 14651 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 14659 w_soft_reset
.sym 14660 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14661 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 14662 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 14666 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 14667 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 14668 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 14671 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14672 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 14673 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14676 io_pmod[3]$SB_IO_IN
.sym 14677 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 14682 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14689 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 14697 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 14700 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 14709 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 14712 w_soft_reset
.sym 14715 io_pmod[3]$SB_IO_IN
.sym 14721 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 14724 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 14725 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 14726 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 14727 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 14728 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14729 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 14730 w_soft_reset_$glb_sr
.sym 14732 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 14733 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 14734 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 14735 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 14736 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14737 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14738 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 14743 rx_09_fifo.wr_addr[6]
.sym 14745 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14747 w_soft_reset
.sym 14752 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 14754 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 14757 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 14758 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 14772 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14780 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14781 rx_09_fifo.wr_addr[0]
.sym 14789 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 14799 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14801 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14802 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14803 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 14805 rx_09_fifo.wr_addr[0]
.sym 14806 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 14812 rx_09_fifo.wr_addr[0]
.sym 14820 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 14829 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 14838 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14841 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 14842 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 14848 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 14851 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 14852 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 14853 w_soft_reset_$glb_sr
.sym 14855 lvds_rx_09_inst.r_cnt[1]
.sym 14856 lvds_rx_09_inst.r_cnt[2]
.sym 14857 lvds_rx_09_inst.r_cnt[3]
.sym 14858 rx_09_fifo.wr_addr_gray_rd[4]
.sym 14859 rx_09_fifo.wr_addr_gray_rd[1]
.sym 14860 lvds_rx_09_inst.r_cnt[0]
.sym 14861 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 14868 i_smi_a3$SB_IO_IN
.sym 14899 rx_09_fifo.wr_addr[7]
.sym 14905 rx_09_fifo.wr_addr_gray[0]
.sym 14909 rx_09_fifo.wr_addr_gray[5]
.sym 14910 rx_09_fifo.wr_addr_gray[3]
.sym 14931 rx_09_fifo.wr_addr_gray[5]
.sym 14937 rx_09_fifo.wr_addr_gray[3]
.sym 14943 rx_09_fifo.wr_addr_gray[0]
.sym 14971 rx_09_fifo.wr_addr[7]
.sym 14975 w_clock_sys
.sym 14978 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 14979 lvds_rx_09_inst.r_cnt_SB_DFFNESR_Q_E
.sym 14980 rx_09_fifo.rd_addr_gray_wr[0]
.sym 14982 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 14983 rx_09_fifo.rd_addr_gray_wr[5]
.sym 14999 io_pmod[4]$SB_IO_IN
.sym 15009 io_pmod[2]$SB_IO_IN
.sym 15023 rx_09_fifo.wr_addr_gray_rd[1]
.sym 15026 rx_09_fifo.wr_addr_gray_rd[5]
.sym 15030 rx_09_fifo.wr_addr_gray_rd[4]
.sym 15033 rx_09_fifo.wr_addr_gray_rd[7]
.sym 15034 lvds_rx_09_inst.o_debug_state[1]
.sym 15041 lvds_rx_09_inst.o_debug_state[0]
.sym 15051 lvds_rx_09_inst.o_debug_state[1]
.sym 15052 lvds_rx_09_inst.o_debug_state[0]
.sym 15058 rx_09_fifo.wr_addr_gray_rd[7]
.sym 15064 rx_09_fifo.wr_addr_gray_rd[1]
.sym 15071 rx_09_fifo.wr_addr_gray_rd[5]
.sym 15076 rx_09_fifo.wr_addr_gray_rd[4]
.sym 15098 w_clock_sys
.sym 15100 lvds_rx_09_inst.o_debug_state[1]
.sym 15101 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 15106 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[2]
.sym 15107 lvds_rx_09_inst.o_debug_state[0]
.sym 15111 i_smi_a1$SB_IO_IN
.sym 15118 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 15127 i_ss$SB_IO_IN
.sym 15135 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15143 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 15144 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 15146 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 15147 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 15151 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 15152 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 15153 io_pmod[4]$SB_IO_IN
.sym 15163 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 15164 w_soft_reset
.sym 15174 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 15180 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 15181 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 15182 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 15183 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 15187 io_pmod[4]$SB_IO_IN
.sym 15189 w_soft_reset
.sym 15198 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 15211 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 15218 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 15220 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 15221 w_clock_sys
.sym 15222 w_soft_reset_$glb_sr
.sym 15223 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 15224 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 15226 i_ss_SB_LUT4_I1_O[1]
.sym 15227 spi_if_ins.spi.SCKr[2]
.sym 15228 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2[0]
.sym 15229 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O
.sym 15230 spi_if_ins.spi.SCKr[1]
.sym 15240 lvds_rx_09_inst.o_debug_state[0]
.sym 15241 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 15242 lvds_rx_09_inst.o_debug_state[1]
.sym 15244 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 15250 w_soft_reset
.sym 15251 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 15254 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15264 lvds_rx_09_inst.o_debug_state[1]
.sym 15271 w_soft_reset
.sym 15272 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 15277 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15278 io_pmod[3]$SB_IO_IN
.sym 15279 lvds_rx_09_inst.o_debug_state[0]
.sym 15291 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15327 w_soft_reset
.sym 15328 lvds_rx_09_inst.o_debug_state[1]
.sym 15329 io_pmod[3]$SB_IO_IN
.sym 15330 lvds_rx_09_inst.o_debug_state[0]
.sym 15334 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 15343 spi_if_ins.state_if_SB_DFFE_Q_E
.sym 15344 w_clock_sys
.sym 15345 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15348 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15349 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 15350 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15351 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15352 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15353 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 15376 w_soft_reset
.sym 15387 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15388 spi_if_ins.spi.r_tx_byte[6]
.sym 15390 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 15391 spi_if_ins.spi.r_tx_byte[5]
.sym 15392 spi_if_ins.spi.r_tx_byte[1]
.sym 15395 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 15396 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 15397 spi_if_ins.spi.r_tx_byte[3]
.sym 15398 spi_if_ins.spi.r_tx_byte[7]
.sym 15399 $PACKER_GND_NET
.sym 15400 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 15402 spi_if_ins.spi.r_tx_byte[2]
.sym 15405 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15406 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 15414 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 15415 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15416 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[1]
.sym 15417 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 15418 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 15420 spi_if_ins.spi.r_tx_byte[7]
.sym 15421 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15422 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15423 spi_if_ins.spi.r_tx_byte[3]
.sym 15427 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 15428 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 15429 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 15432 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[1]
.sym 15433 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 15434 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 15435 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 15438 spi_if_ins.spi.r_tx_byte[1]
.sym 15439 spi_if_ins.spi.r_tx_byte[5]
.sym 15441 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15450 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15451 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15452 spi_if_ins.spi.r_tx_byte[6]
.sym 15453 spi_if_ins.spi.r_tx_byte[2]
.sym 15456 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 15457 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 15458 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 15459 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 15462 $PACKER_GND_NET
.sym 15466 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_E
.sym 15467 w_clock_sys
.sym 15468 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 15474 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 15475 int_miso
.sym 15482 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 15490 smi_ctrl_ins.soe_and_reset
.sym 15494 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 15498 $PACKER_VCC_NET
.sym 15511 spi_if_ins.r_tx_byte[4]
.sym 15512 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15519 spi_if_ins.r_tx_byte[6]
.sym 15521 spi_if_ins.r_tx_byte[3]
.sym 15526 spi_if_ins.r_tx_byte[7]
.sym 15531 spi_if_ins.r_tx_byte[0]
.sym 15532 spi_if_ins.spi.r_tx_byte[0]
.sym 15533 spi_if_ins.spi.r_tx_byte[4]
.sym 15536 spi_if_ins.r_tx_byte[5]
.sym 15537 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15539 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 15540 spi_if_ins.r_tx_byte[1]
.sym 15543 spi_if_ins.spi.r_tx_byte[0]
.sym 15544 spi_if_ins.spi.r_tx_byte[4]
.sym 15545 spi_if_ins.spi.r_tx_bit_count[2]
.sym 15550 spi_if_ins.r_tx_byte[6]
.sym 15557 spi_if_ins.r_tx_byte[3]
.sym 15562 spi_if_ins.r_tx_byte[7]
.sym 15568 spi_if_ins.r_tx_byte[5]
.sym 15575 spi_if_ins.r_tx_byte[1]
.sym 15582 spi_if_ins.r_tx_byte[0]
.sym 15587 spi_if_ins.r_tx_byte[4]
.sym 15589 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E
.sym 15590 w_clock_sys
.sym 15591 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 15592 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 15594 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 15598 spi_if_ins.w_rx_data[6]
.sym 15599 spi_if_ins.w_rx_data[5]
.sym 15603 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 15605 spi_if_ins.r_tx_byte[6]
.sym 15607 spi_if_ins.r_tx_byte[3]
.sym 15623 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 15638 spi_if_ins.spi.r3_rx_done
.sym 15642 spi_if_ins.spi.r2_rx_done
.sym 15645 spi_if_ins.spi.r_rx_done
.sym 15661 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15672 spi_if_ins.spi.r_rx_done
.sym 15690 spi_if_ins.spi.r2_rx_done
.sym 15691 spi_if_ins.spi.r3_rx_done
.sym 15699 spi_if_ins.spi.r2_rx_done
.sym 15703 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15713 w_clock_sys
.sym 15719 spi_if_ins.spi.r_rx_byte[2]
.sym 15720 spi_if_ins.spi.r_rx_byte[1]
.sym 15721 spi_if_ins.spi.r_rx_byte[5]
.sym 15722 spi_if_ins.spi.r_rx_byte[3]
.sym 15723 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15727 $PACKER_VCC_NET
.sym 15737 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15741 i_button_SB_LUT4_I3_O[1]
.sym 15747 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 15758 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 15760 w_cs[0]
.sym 15761 w_fetch
.sym 15785 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15786 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 15789 w_cs[0]
.sym 15790 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 15792 w_fetch
.sym 15803 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 15835 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E
.sym 15836 w_clock_sys
.sym 15840 w_tx_data_io[5]
.sym 15843 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 15844 w_tx_data_io[7]
.sym 15864 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 15865 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 15866 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 15867 w_tx_data_io[7]
.sym 15869 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 15870 i_button$SB_IO_IN
.sym 15873 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 15884 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 15886 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 15889 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 15892 spi_if_ins.spi.r_rx_byte[1]
.sym 15893 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 15894 spi_if_ins.spi.r_rx_byte[3]
.sym 15897 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15905 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15910 w_ioc[1]
.sym 15912 spi_if_ins.spi.r_rx_byte[3]
.sym 15930 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 15942 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 15944 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 15945 w_ioc[1]
.sym 15948 spi_if_ins.spi.r_rx_byte[1]
.sym 15954 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 15956 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 15958 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 15959 w_clock_sys
.sym 15962 io_ctrl_ins.pmod_dir_state[5]
.sym 15964 i_button_SB_LUT4_I3_O[2]
.sym 15965 io_ctrl_ins.pmod_dir_state[7]
.sym 15966 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 15967 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 15968 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 15971 lvds_rx_09_inst.o_fifo_data_SB_DFFNE_Q_E
.sym 15985 io_ctrl_ins.o_pmod[5]
.sym 15986 io_ctrl_ins.rf_pin_state[6]
.sym 16004 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16009 w_ioc[1]
.sym 16012 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16013 w_ioc[0]
.sym 16014 o_rx_h_tx_l$SB_IO_OUT
.sym 16017 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 16018 r_tx_data[3]
.sym 16022 io_ctrl_ins.pmod_dir_state[7]
.sym 16024 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 16025 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 16030 r_tx_data[4]
.sym 16033 r_tx_data[6]
.sym 16042 w_ioc[0]
.sym 16043 w_ioc[1]
.sym 16044 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 16047 io_ctrl_ins.pmod_dir_state[7]
.sym 16048 o_rx_h_tx_l$SB_IO_OUT
.sym 16049 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 16050 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16056 r_tx_data[3]
.sym 16059 r_tx_data[6]
.sym 16066 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 16067 w_ioc[1]
.sym 16068 w_ioc[0]
.sym 16072 r_tx_data[4]
.sym 16077 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 16080 w_ioc[0]
.sym 16081 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D_SB_LUT4_I3_O
.sym 16082 w_clock_sys
.sym 16084 r_tx_data[3]
.sym 16085 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 16086 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 16087 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[2]
.sym 16088 r_tx_data[4]
.sym 16089 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 16090 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 16091 r_tx_data[6]
.sym 16109 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 16118 w_rx_data[4]
.sym 16119 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 16128 w_rx_data[6]
.sym 16130 w_rx_data[2]
.sym 16132 w_rx_data[1]
.sym 16140 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 16143 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 16145 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 16152 w_ioc[0]
.sym 16164 w_rx_data[1]
.sym 16170 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 16172 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 16179 w_ioc[0]
.sym 16183 w_rx_data[2]
.sym 16195 w_rx_data[6]
.sym 16203 w_ioc[0]
.sym 16204 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 16205 w_clock_sys
.sym 16207 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 16208 io_ctrl_ins.rf_pin_state[3]
.sym 16209 io_ctrl_ins.rf_pin_state[7]
.sym 16210 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 16211 io_ctrl_ins.rf_pin_state[4]
.sym 16212 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 16213 io_ctrl_ins.rf_pin_state[0]
.sym 16214 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 16223 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 16236 w_rx_data[5]
.sym 16238 w_rx_data[7]
.sym 16240 i_config[3]$SB_IO_IN
.sym 16249 io_ctrl_ins.debug_mode[1]
.sym 16251 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16252 w_rx_data[0]
.sym 16257 io_ctrl_ins.debug_mode[1]
.sym 16258 w_rx_data[2]
.sym 16259 w_rx_data[3]
.sym 16266 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16273 io_ctrl_ins.debug_mode[0]
.sym 16274 o_led0$SB_IO_OUT
.sym 16277 io_ctrl_ins.rf_mode[2]
.sym 16278 w_rx_data[4]
.sym 16282 w_rx_data[2]
.sym 16288 w_rx_data[0]
.sym 16302 w_rx_data[3]
.sym 16306 o_led0$SB_IO_OUT
.sym 16311 w_rx_data[4]
.sym 16317 io_ctrl_ins.debug_mode[0]
.sym 16318 io_ctrl_ins.debug_mode[1]
.sym 16319 io_ctrl_ins.rf_mode[2]
.sym 16320 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16324 io_ctrl_ins.debug_mode[1]
.sym 16326 io_ctrl_ins.debug_mode[0]
.sym 16327 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I2_O
.sym 16328 w_clock_sys
.sym 16329 w_soft_reset_$glb_sr
.sym 16334 io_ctrl_ins.mixer_en_state
.sym 16342 io_ctrl_ins.rf_mode[0]
.sym 16344 io_ctrl_ins.rf_mode[2]
.sym 16350 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16361 io_ctrl_ins.rf_mode[2]
.sym 16362 i_button$SB_IO_IN
.sym 16373 io_ctrl_ins.rf_pin_state[1]
.sym 16374 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16376 io_ctrl_ins.rf_mode[2]
.sym 16379 io_ctrl_ins.rf_pin_state[2]
.sym 16382 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16386 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16398 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16404 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16405 io_ctrl_ins.rf_mode[2]
.sym 16406 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16407 io_ctrl_ins.rf_pin_state[2]
.sym 16447 io_ctrl_ins.rf_pin_state[1]
.sym 16448 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 16449 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 16450 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16451 w_clock_sys
.sym 16453 i_config[3]$SB_IO_IN
.sym 16455 i_button$SB_IO_IN
.sym 16467 o_led0$SB_IO_OUT
.sym 16470 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 16497 lvds_rx_09_inst.o_fifo_data_SB_DFFNE_Q_E
.sym 16521 lvds_rx_09_inst.o_fifo_data_SB_DFFNE_Q_E
.sym 16596 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 16599 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 16611 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 16612 rx_09_fifo.wr_addr[2]
.sym 16616 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 16619 r_counter
.sym 16622 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16629 r_counter
.sym 16634 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 16635 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 16636 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 16637 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 16665 rx_09_fifo.wr_addr[2]
.sym 16666 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16675 i_glob_clock$SB_IO_IN_$glb_clk
.sym 16681 rx_09_fifo.wr_addr_gray[1]
.sym 16684 rx_09_fifo.wr_addr_gray[4]
.sym 16686 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 16687 rx_09_fifo.wr_addr_gray[6]
.sym 16727 io_pmod[6]$SB_IO_IN
.sym 16729 io_pmod[3]$SB_IO_IN
.sym 16730 io_smi_data[4]$SB_IO_OUT
.sym 16737 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[0]
.sym 16759 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 16760 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 16761 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 16762 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 16763 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 16765 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 16766 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 16767 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 16768 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 16769 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[0]
.sym 16770 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 16771 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 16772 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 16773 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 16774 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 16775 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 16777 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 16778 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16780 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 16781 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 16782 io_pmod[6]$SB_IO_IN
.sym 16785 io_pmod[3]$SB_IO_IN
.sym 16786 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 16788 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 16789 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 16792 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 16794 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 16797 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 16799 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 16803 io_pmod[3]$SB_IO_IN
.sym 16804 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 16805 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 16809 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 16810 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 16811 io_pmod[6]$SB_IO_IN
.sym 16812 io_pmod[3]$SB_IO_IN
.sym 16815 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 16816 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 16817 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 16818 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 16821 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 16822 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[0]
.sym 16823 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 16824 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16827 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 16828 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 16829 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 16830 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 16833 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 16834 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 16835 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 16836 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 16838 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 16839 w_soft_reset_$glb_sr
.sym 16840 rx_09_fifo.wr_addr_gray_rd[6]
.sym 16842 rx_09_fifo.wr_addr_gray_rd[1]
.sym 16843 rx_09_fifo.wr_addr_gray_rd[4]
.sym 16844 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 16847 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 16865 $io_pmod[6]$iobuf_i
.sym 16867 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 16874 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 16875 lvds_rx_09_inst.r_data[1]
.sym 16890 rx_09_fifo.wr_addr[0]
.sym 16893 rx_09_fifo.wr_addr[7]
.sym 16894 rx_09_fifo.wr_addr[5]
.sym 16900 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16901 rx_09_fifo.wr_addr[4]
.sym 16905 rx_09_fifo.wr_addr[6]
.sym 16906 rx_09_fifo.wr_addr[2]
.sym 16911 rx_09_fifo.wr_addr[3]
.sym 16913 $nextpnr_ICESTORM_LC_4$O
.sym 16916 rx_09_fifo.wr_addr[0]
.sym 16919 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 16922 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 16923 rx_09_fifo.wr_addr[0]
.sym 16925 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 16928 rx_09_fifo.wr_addr[2]
.sym 16929 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 16931 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 16934 rx_09_fifo.wr_addr[3]
.sym 16935 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 16937 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 16940 rx_09_fifo.wr_addr[4]
.sym 16941 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 16943 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 16945 rx_09_fifo.wr_addr[5]
.sym 16947 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 16949 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 16951 rx_09_fifo.wr_addr[6]
.sym 16953 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 16958 rx_09_fifo.wr_addr[7]
.sym 16959 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 16969 lvds_rx_09_inst.r_data[2]
.sym 16976 io_pmod[3]$SB_IO_IN
.sym 16992 lvds_rx_09_inst.r_data[2]
.sym 17005 lvds_rx_09_inst.r_cnt[1]
.sym 17006 lvds_rx_09_inst.r_cnt_SB_DFFNESR_Q_E
.sym 17007 lvds_rx_09_inst.r_cnt[3]
.sym 17009 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 17010 lvds_rx_09_inst.r_cnt[0]
.sym 17014 rx_09_fifo.wr_addr_gray_rd[1]
.sym 17015 rx_09_fifo.wr_addr_gray_rd[4]
.sym 17021 rx_09_fifo.wr_addr[0]
.sym 17022 lvds_rx_09_inst.r_cnt[2]
.sym 17036 $nextpnr_ICESTORM_LC_1$O
.sym 17039 lvds_rx_09_inst.r_cnt[0]
.sym 17042 lvds_rx_09_inst.r_cnt_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 17045 lvds_rx_09_inst.r_cnt[1]
.sym 17046 lvds_rx_09_inst.r_cnt[0]
.sym 17048 lvds_rx_09_inst.r_cnt_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 17051 lvds_rx_09_inst.r_cnt[2]
.sym 17052 lvds_rx_09_inst.r_cnt_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 17057 lvds_rx_09_inst.r_cnt[3]
.sym 17058 lvds_rx_09_inst.r_cnt_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 17063 rx_09_fifo.wr_addr_gray_rd[4]
.sym 17067 rx_09_fifo.wr_addr_gray_rd[1]
.sym 17073 lvds_rx_09_inst.r_cnt[0]
.sym 17079 rx_09_fifo.wr_addr[0]
.sym 17081 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 17083 lvds_rx_09_inst.r_cnt_SB_DFFNESR_Q_E
.sym 17084 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 17085 w_soft_reset_$glb_sr
.sym 17086 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_31_D_SB_LUT4_O_I0[0]
.sym 17089 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 17090 lvds_rx_09_inst.r_data[0]
.sym 17091 lvds_rx_09_inst.r_data[1]
.sym 17092 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 17093 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_31_D_SB_LUT4_O_1_I0[0]
.sym 17099 lvds_rx_09_inst.r_data[2]
.sym 17102 i_ss$SB_IO_IN
.sym 17110 int_miso
.sym 17111 io_pmod[1]$SB_IO_IN
.sym 17113 lvds_rx_09_inst.r_data[1]
.sym 17114 io_pmod[1]$SB_IO_IN
.sym 17120 spi_if_ins.spi.SCKr[0]
.sym 17121 io_pmod[3]$SB_IO_IN
.sym 17127 lvds_rx_09_inst.o_debug_state[1]
.sym 17137 w_soft_reset
.sym 17138 rx_09_fifo.rd_addr_gray_wr[0]
.sym 17143 rx_09_fifo.rd_addr_gray[0]
.sym 17146 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 17147 rx_09_fifo.rd_addr_gray[5]
.sym 17157 rx_09_fifo.rd_addr_gray_wr[5]
.sym 17166 rx_09_fifo.rd_addr_gray_wr[5]
.sym 17172 lvds_rx_09_inst.o_debug_state[1]
.sym 17173 w_soft_reset
.sym 17175 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 17181 rx_09_fifo.rd_addr_gray[0]
.sym 17191 rx_09_fifo.rd_addr_gray_wr[0]
.sym 17196 rx_09_fifo.rd_addr_gray[5]
.sym 17207 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 17211 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I0[2]
.sym 17212 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 17225 w_soft_reset
.sym 17230 $io_pmod[4]$iobuf_i
.sym 17237 lvds_rx_09_inst.r_data[0]
.sym 17238 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 17239 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 17240 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 17252 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 17254 io_pmod[2]$SB_IO_IN
.sym 17256 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[2]
.sym 17258 lvds_rx_09_inst.o_debug_state[1]
.sym 17262 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17266 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 17273 w_soft_reset
.sym 17274 io_pmod[1]$SB_IO_IN
.sym 17281 lvds_rx_09_inst.o_debug_state[0]
.sym 17283 io_pmod[2]$SB_IO_IN
.sym 17284 io_pmod[1]$SB_IO_IN
.sym 17285 lvds_rx_09_inst.o_debug_state[0]
.sym 17286 lvds_rx_09_inst.o_debug_state[1]
.sym 17289 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17290 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[2]
.sym 17291 w_soft_reset
.sym 17292 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 17319 lvds_rx_09_inst.o_debug_state[0]
.sym 17320 io_pmod[1]$SB_IO_IN
.sym 17321 io_pmod[2]$SB_IO_IN
.sym 17322 lvds_rx_09_inst.o_debug_state[1]
.sym 17326 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 17329 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E
.sym 17330 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 17331 w_soft_reset_$glb_sr
.sym 17333 spi_if_ins.r_tx_data_valid
.sym 17344 w_soft_reset
.sym 17350 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 17364 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 17373 lvds_rx_09_inst.o_debug_state[1]
.sym 17375 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17377 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17378 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2[0]
.sym 17380 lvds_rx_09_inst.o_debug_state[0]
.sym 17383 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I0[2]
.sym 17385 io_pmod[2]$SB_IO_IN
.sym 17386 io_pmod[1]$SB_IO_IN
.sym 17388 i_ss$SB_IO_IN
.sym 17392 spi_if_ins.spi.SCKr[0]
.sym 17396 spi_if_ins.spi.SCKr[1]
.sym 17401 spi_if_ins.spi.SCKr[2]
.sym 17404 w_soft_reset
.sym 17406 i_ss$SB_IO_IN
.sym 17407 spi_if_ins.spi.SCKr[1]
.sym 17409 spi_if_ins.spi.SCKr[2]
.sym 17412 spi_if_ins.spi.SCKr[1]
.sym 17413 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17414 spi_if_ins.spi.SCKr[2]
.sym 17415 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17424 spi_if_ins.spi.SCKr[1]
.sym 17426 spi_if_ins.spi.SCKr[2]
.sym 17427 i_ss$SB_IO_IN
.sym 17433 spi_if_ins.spi.SCKr[1]
.sym 17436 lvds_rx_09_inst.o_debug_state[0]
.sym 17437 lvds_rx_09_inst.o_debug_state[1]
.sym 17438 io_pmod[2]$SB_IO_IN
.sym 17439 io_pmod[1]$SB_IO_IN
.sym 17442 w_soft_reset
.sym 17443 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2[0]
.sym 17445 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I0[2]
.sym 17448 spi_if_ins.spi.SCKr[0]
.sym 17453 w_clock_sys
.sym 17457 spi_if_ins.spi.r_rx_bit_count[2]
.sym 17458 spi_if_ins.spi.r_rx_bit_count[1]
.sym 17461 spi_if_ins.spi.r_rx_bit_count[0]
.sym 17467 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 17473 io_pmod[2]$SB_IO_IN
.sym 17478 $PACKER_VCC_NET
.sym 17480 i_ss$SB_IO_IN
.sym 17482 i_ss_SB_LUT4_I1_O[1]
.sym 17489 spi_if_ins.r_tx_byte[7]
.sym 17496 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 17497 spi_if_ins.r_tx_data_valid
.sym 17498 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17500 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17506 i_ss$SB_IO_IN
.sym 17507 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 17511 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 17513 $PACKER_VCC_NET
.sym 17521 $PACKER_VCC_NET
.sym 17522 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17524 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17528 $nextpnr_ICESTORM_LC_6$O
.sym 17530 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17534 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17536 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 17537 $PACKER_VCC_NET
.sym 17541 $PACKER_VCC_NET
.sym 17542 spi_if_ins.spi.r_tx_bit_count[2]
.sym 17544 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17547 spi_if_ins.r_tx_data_valid
.sym 17549 i_ss$SB_IO_IN
.sym 17554 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17560 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 17561 spi_if_ins.r_tx_data_valid
.sym 17565 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 17572 $PACKER_VCC_NET
.sym 17573 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 17574 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 17575 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17576 w_clock_sys
.sym 17577 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_R
.sym 17578 spi_if_ins.spi.r_rx_done
.sym 17579 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17583 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[1]
.sym 17584 i_ss_SB_LUT4_I1_O[0]
.sym 17590 i_ss$SB_IO_IN
.sym 17592 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17606 int_miso
.sym 17622 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 17637 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[1]
.sym 17646 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17649 spi_if_ins.r_tx_byte[7]
.sym 17682 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 17689 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 17690 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[1]
.sym 17691 spi_if_ins.r_tx_byte[7]
.sym 17698 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_O
.sym 17699 w_clock_sys
.sym 17701 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 17702 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17704 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17705 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17706 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 17707 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17708 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 17717 i_ss$SB_IO_IN
.sym 17722 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 17731 spi_if_ins.spi.r_rx_byte[4]
.sym 17732 i_mosi$SB_IO_IN
.sym 17733 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 17748 spi_if_ins.spi.r_rx_byte[5]
.sym 17752 i_ss_SB_LUT4_I1_O[1]
.sym 17753 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17756 i_ss_SB_LUT4_I1_O[0]
.sym 17770 spi_if_ins.spi.r_rx_byte[7]
.sym 17771 spi_if_ins.spi.r_rx_byte[6]
.sym 17776 spi_if_ins.spi.r_rx_byte[7]
.sym 17788 i_ss_SB_LUT4_I1_O[1]
.sym 17790 i_ss_SB_LUT4_I1_O[0]
.sym 17811 spi_if_ins.spi.r_rx_byte[6]
.sym 17820 spi_if_ins.spi.r_rx_byte[5]
.sym 17821 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 17822 w_clock_sys
.sym 17825 spi_if_ins.spi.r_rx_byte[4]
.sym 17828 spi_if_ins.spi.r_rx_byte[7]
.sym 17829 spi_if_ins.spi.r_rx_byte[6]
.sym 17831 spi_if_ins.spi.r_rx_byte[0]
.sym 17859 i_button_SB_LUT4_I3_O[1]
.sym 17867 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 17869 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17874 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17876 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17879 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17924 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 17928 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 17936 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 17941 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 17944 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 17945 w_clock_sys
.sym 17948 $PACKER_GND_NET
.sym 17971 i_config[1]$SB_IO_IN
.sym 17976 i_config[2]$SB_IO_IN
.sym 17977 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 17979 o_tr_vc2$SB_IO_OUT
.sym 17991 i_button_SB_LUT4_I3_O[2]
.sym 17993 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 18001 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 18002 i_button_SB_LUT4_I3_O[1]
.sym 18006 i_button_SB_LUT4_I3_O[3]
.sym 18008 io_ctrl_ins.o_pmod[5]
.sym 18013 i_button_SB_LUT4_I3_O[0]
.sym 18014 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 18015 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 18017 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 18019 i_button_SB_LUT4_I3_O[1]
.sym 18033 i_button_SB_LUT4_I3_O[1]
.sym 18034 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 18035 io_ctrl_ins.o_pmod[5]
.sym 18036 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 18052 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 18054 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 18057 i_button_SB_LUT4_I3_O[3]
.sym 18058 i_button_SB_LUT4_I3_O[1]
.sym 18059 i_button_SB_LUT4_I3_O[0]
.sym 18060 i_button_SB_LUT4_I3_O[2]
.sym 18067 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 18068 w_clock_sys
.sym 18069 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 18077 w_tx_data_io[3]
.sym 18095 o_tr_vc1$SB_IO_OUT
.sym 18099 i_button_SB_LUT4_I3_O[0]
.sym 18105 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18112 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18115 i_button$SB_IO_IN
.sym 18118 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 18119 o_tr_vc1$SB_IO_OUT
.sym 18120 w_rx_data[7]
.sym 18121 w_rx_data[5]
.sym 18131 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18132 w_rx_data[0]
.sym 18133 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 18136 io_ctrl_ins.pmod_dir_state[5]
.sym 18138 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 18139 o_tr_vc2$SB_IO_OUT
.sym 18141 w_ioc[0]
.sym 18142 io_ctrl_ins.o_pmod[3]
.sym 18152 w_rx_data[5]
.sym 18164 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18165 i_button$SB_IO_IN
.sym 18170 w_rx_data[7]
.sym 18174 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 18175 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 18176 o_tr_vc1$SB_IO_OUT
.sym 18177 io_ctrl_ins.pmod_dir_state[5]
.sym 18180 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 18181 w_ioc[0]
.sym 18182 io_ctrl_ins.o_pmod[3]
.sym 18183 o_tr_vc2$SB_IO_OUT
.sym 18188 w_rx_data[0]
.sym 18190 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 18191 w_clock_sys
.sym 18195 w_tx_data_io[4]
.sym 18196 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 18197 w_tx_data_io[0]
.sym 18206 w_rx_data[7]
.sym 18209 w_rx_data[5]
.sym 18215 io_ctrl_ins.pmod_dir_state[3]
.sym 18219 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 18220 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 18241 w_tx_data_io[3]
.sym 18245 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 18246 i_config[2]$SB_IO_IN
.sym 18247 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 18249 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 18251 io_ctrl_ins.debug_mode[0]
.sym 18252 w_tx_data_io[4]
.sym 18253 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18254 o_led0$SB_IO_OUT
.sym 18255 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 18259 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18260 w_tx_data_io[6]
.sym 18261 i_config[0]$SB_IO_IN
.sym 18263 i_config[3]$SB_IO_IN
.sym 18267 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 18270 w_tx_data_io[3]
.sym 18275 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 18279 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18280 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 18281 o_led0$SB_IO_OUT
.sym 18282 io_ctrl_ins.debug_mode[0]
.sym 18286 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18288 i_config[3]$SB_IO_IN
.sym 18291 w_tx_data_io[4]
.sym 18293 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 18297 i_config[2]$SB_IO_IN
.sym 18300 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18303 i_config[0]$SB_IO_IN
.sym 18304 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 18305 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18306 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18311 w_tx_data_io[6]
.sym 18312 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 18313 spi_if_ins.o_cs_SB_LUT4_I3_1_O
.sym 18314 w_clock_sys
.sym 18315 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 18316 o_tr_vc1$SB_IO_OUT
.sym 18318 o_rx_h_tx_l_b$SB_IO_OUT
.sym 18319 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 18320 o_rx_h_tx_l$SB_IO_OUT
.sym 18321 o_tr_vc1_b$SB_IO_OUT
.sym 18322 o_tr_vc2$SB_IO_OUT
.sym 18328 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 18336 io_ctrl_ins.rf_mode[2]
.sym 18338 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 18343 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[2]
.sym 18346 w_tx_data_io[6]
.sym 18358 io_ctrl_ins.o_pmod[4]
.sym 18362 io_ctrl_ins.rf_mode[2]
.sym 18363 w_rx_data[4]
.sym 18365 io_ctrl_ins.rf_mode[0]
.sym 18368 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18369 io_ctrl_ins.mixer_en_state
.sym 18372 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18375 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18377 w_rx_data[5]
.sym 18378 o_tr_vc1_b$SB_IO_OUT
.sym 18379 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 18380 w_ioc[0]
.sym 18382 w_rx_data[0]
.sym 18384 w_ioc[0]
.sym 18386 io_ctrl_ins.o_pmod[0]
.sym 18387 w_rx_data[7]
.sym 18388 w_rx_data[3]
.sym 18390 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18391 io_ctrl_ins.rf_mode[2]
.sym 18392 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18393 io_ctrl_ins.rf_mode[0]
.sym 18399 w_rx_data[3]
.sym 18405 w_rx_data[7]
.sym 18408 io_ctrl_ins.o_pmod[4]
.sym 18409 w_ioc[0]
.sym 18410 o_tr_vc1_b$SB_IO_OUT
.sym 18411 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 18416 w_rx_data[4]
.sym 18421 w_rx_data[5]
.sym 18426 w_rx_data[0]
.sym 18432 w_ioc[0]
.sym 18433 io_ctrl_ins.o_pmod[0]
.sym 18434 io_ctrl_ins.mixer_en_state
.sym 18435 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 18436 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_2_O
.sym 18437 w_clock_sys
.sym 18440 w_tx_data_io[6]
.sym 18451 io_ctrl_ins.rf_pin_state[6]
.sym 18452 io_ctrl_ins.o_pmod[4]
.sym 18463 i_config[2]$SB_IO_IN
.sym 18467 i_config[1]$SB_IO_IN
.sym 18471 o_tr_vc2$SB_IO_OUT
.sym 18482 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18494 io_ctrl_ins.rf_pin_state[0]
.sym 18501 io_ctrl_ins.rf_mode[2]
.sym 18507 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18511 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18537 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 18538 io_ctrl_ins.rf_pin_state[0]
.sym 18539 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 18540 io_ctrl_ins.rf_mode[2]
.sym 18559 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 18560 w_clock_sys
.sym 18562 i_config[1]$SB_IO_IN
.sym 18564 i_config[2]$SB_IO_IN
.sym 18570 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 18576 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 18636 io_smi_data[4]$SB_IO_OUT
.sym 18641 i_smi_a3$SB_IO_IN
.sym 18645 i_smi_a3$SB_IO_IN
.sym 18660 io_smi_data[4]$SB_IO_OUT
.sym 18693 $io_pmod[7]$iobuf_i
.sym 18695 i_mosi$SB_IO_IN
.sym 18785 $io_pmod[7]$iobuf_i
.sym 18860 io_smi_data[5]$SB_IO_OUT
.sym 18867 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 18871 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 18881 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 18884 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 18887 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 18894 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 18900 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 18917 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 18929 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 18931 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 18935 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 18945 rx_09_fifo.wr_addr_SB_DFFESR_Q_E
.sym 18946 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 18947 w_soft_reset_$glb_sr
.sym 18992 rx_09_fifo.wr_addr_gray[4]
.sym 18993 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 18995 rx_09_fifo.wr_addr_gray[6]
.sym 18997 rx_09_fifo.wr_addr_gray[1]
.sym 19000 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 19003 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19004 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 19022 rx_09_fifo.wr_addr_gray[6]
.sym 19037 rx_09_fifo.wr_addr_gray[1]
.sym 19040 rx_09_fifo.wr_addr_gray[4]
.sym 19046 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 19048 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 19064 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 19065 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 19069 w_clock_sys
.sym 19083 io_pmod[6]$SB_IO_IN
.sym 19091 int_miso
.sym 19124 lvds_rx_09_inst.r_data[0]
.sym 19127 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 19181 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 19182 lvds_rx_09_inst.r_data[0]
.sym 19191 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 19192 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 19193 w_soft_reset_$glb_sr
.sym 19218 io_pmod[2]$SB_IO_IN
.sym 19219 io_pmod[3]$SB_IO_IN
.sym 19235 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 19236 io_pmod[2]$SB_IO_IN
.sym 19237 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I0[2]
.sym 19242 w_soft_reset
.sym 19243 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_31_D_SB_LUT4_O_I0[0]
.sym 19246 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 19250 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_31_D_SB_LUT4_O_1_I0[0]
.sym 19251 lvds_rx_09_inst.o_debug_state[1]
.sym 19252 lvds_rx_09_inst.r_cnt[1]
.sym 19256 io_pmod[1]$SB_IO_IN
.sym 19258 lvds_rx_09_inst.o_debug_state[0]
.sym 19259 lvds_rx_09_inst.o_debug_state[1]
.sym 19261 lvds_rx_09_inst.r_cnt[2]
.sym 19262 lvds_rx_09_inst.r_cnt[3]
.sym 19265 lvds_rx_09_inst.r_cnt[0]
.sym 19268 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 19269 io_pmod[2]$SB_IO_IN
.sym 19270 lvds_rx_09_inst.o_debug_state[1]
.sym 19271 lvds_rx_09_inst.r_cnt[1]
.sym 19286 lvds_rx_09_inst.o_debug_state[0]
.sym 19287 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 19292 lvds_rx_09_inst.o_debug_state[1]
.sym 19293 lvds_rx_09_inst.r_cnt[2]
.sym 19294 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_31_D_SB_LUT4_O_1_I0[0]
.sym 19295 lvds_rx_09_inst.o_debug_state[0]
.sym 19298 lvds_rx_09_inst.o_debug_state[0]
.sym 19299 lvds_rx_09_inst.r_cnt[3]
.sym 19300 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_31_D_SB_LUT4_O_I0[0]
.sym 19301 lvds_rx_09_inst.o_debug_state[1]
.sym 19304 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I0[2]
.sym 19305 w_soft_reset
.sym 19306 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 19307 lvds_rx_09_inst.o_debug_state[1]
.sym 19310 lvds_rx_09_inst.r_cnt[0]
.sym 19311 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 19312 io_pmod[1]$SB_IO_IN
.sym 19313 lvds_rx_09_inst.o_debug_state[1]
.sym 19314 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_I1_O_$glb_ce
.sym 19315 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 19316 w_soft_reset_$glb_sr
.sym 19329 $io_pmod[5]$iobuf_i
.sym 19337 $io_pmod[6]$iobuf_i
.sym 19339 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 19350 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19363 io_pmod[1]$SB_IO_IN
.sym 19365 lvds_rx_09_inst.o_debug_state[0]
.sym 19366 lvds_rx_09_inst.o_debug_state[1]
.sym 19367 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 19378 io_pmod[2]$SB_IO_IN
.sym 19385 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 19403 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 19404 lvds_rx_09_inst.o_debug_state[0]
.sym 19409 io_pmod[1]$SB_IO_IN
.sym 19410 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 19411 lvds_rx_09_inst.o_debug_state[1]
.sym 19412 io_pmod[2]$SB_IO_IN
.sym 19452 i_ss$SB_IO_IN
.sym 19492 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19494 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19510 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19521 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 19560 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19561 w_clock_sys
.sym 19562 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 19575 io_pmod[1]$SB_IO_IN
.sym 19578 spi_if_ins.spi.SCKr[0]
.sym 19582 io_pmod[3]$SB_IO_IN
.sym 19592 spi_if_ins.spi.r_rx_done
.sym 19606 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 19614 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19617 i_ss$SB_IO_IN
.sym 19626 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19631 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19636 $nextpnr_ICESTORM_LC_5$O
.sym 19639 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19642 spi_if_ins.spi.r_rx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19644 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19650 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19652 spi_if_ins.spi.r_rx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 19656 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19658 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19675 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19683 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 19684 w_clock_sys
.sym 19685 i_ss$SB_IO_IN
.sym 19698 i_mosi$SB_IO_IN
.sym 19699 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_E
.sym 19700 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 19728 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 19729 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 19733 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19737 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19738 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19740 i_ss$SB_IO_IN
.sym 19742 i_ss$SB_IO_IN
.sym 19748 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[1]
.sym 19757 i_ss_SB_LUT4_I1_O[0]
.sym 19761 i_ss_SB_LUT4_I1_O[0]
.sym 19766 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[1]
.sym 19768 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 19769 i_ss$SB_IO_IN
.sym 19790 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19791 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19793 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19796 spi_if_ins.spi.r_rx_bit_count[0]
.sym 19797 spi_if_ins.spi.r_rx_bit_count[2]
.sym 19798 spi_if_ins.spi.r_rx_bit_count[1]
.sym 19806 spi_if_ins.spi.r_rx_done_SB_DFFESR_Q_E
.sym 19807 w_clock_sys
.sym 19808 i_ss$SB_IO_IN
.sym 19835 $PACKER_GND_NET
.sym 19836 spi_if_ins.spi.r_rx_byte[0]
.sym 19852 i_ss_SB_LUT4_I1_O[1]
.sym 19859 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19864 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19869 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19870 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19871 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19872 i_mosi$SB_IO_IN
.sym 19881 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19884 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19889 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 19902 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 19909 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19914 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 19919 i_mosi$SB_IO_IN
.sym 19925 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 19929 i_ss_SB_LUT4_I1_O[1]
.sym 19930 w_clock_sys
.sym 19958 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 19973 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 19976 i_mosi$SB_IO_IN
.sym 19978 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 19988 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 19991 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 20013 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 20032 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 20036 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 20050 i_mosi$SB_IO_IN
.sym 20052 spi_if_ins.spi.r_rx_byte_SB_DFFE_Q_E
.sym 20053 w_clock_sys
.sym 20194 $PACKER_GND_NET
.sym 20224 io_ctrl_ins.pmod_dir_state[3]
.sym 20225 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 20230 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 20236 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20241 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 20248 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 20294 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20295 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 20296 io_ctrl_ins.pmod_dir_state[3]
.sym 20297 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 20298 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 20299 w_clock_sys
.sym 20300 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 20327 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 20342 io_ctrl_ins.pmod_dir_state[4]
.sym 20343 i_config[1]$SB_IO_IN
.sym 20344 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 20347 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 20351 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 20353 io_ctrl_ins.rf_mode[2]
.sym 20355 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 20360 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 20361 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 20365 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 20368 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20369 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 20373 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 20387 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 20388 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20389 io_ctrl_ins.pmod_dir_state[4]
.sym 20390 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 20393 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 20394 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 20395 i_config[1]$SB_IO_IN
.sym 20396 io_ctrl_ins.rf_mode[2]
.sym 20399 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 20400 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 20401 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 20402 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 20421 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 20422 w_clock_sys
.sym 20423 io_ctrl_ins.o_data_out_SB_DFFESS_Q_S
.sym 20440 o_tr_vc2$SB_IO_OUT
.sym 20446 io_ctrl_ins.pmod_dir_state[4]
.sym 20448 o_rx_h_tx_l$SB_IO_OUT
.sym 20465 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20466 io_ctrl_ins.rf_pin_state[3]
.sym 20467 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20468 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20469 io_ctrl_ins.rf_pin_state[4]
.sym 20470 io_ctrl_ins.rf_pin_state[6]
.sym 20475 io_ctrl_ins.rf_pin_state[7]
.sym 20478 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20483 io_ctrl_ins.rf_mode[2]
.sym 20487 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20489 io_ctrl_ins.rf_mode[0]
.sym 20495 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20498 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 20499 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20500 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20501 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20511 io_ctrl_ins.rf_pin_state[6]
.sym 20512 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20513 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20516 io_ctrl_ins.rf_mode[0]
.sym 20517 io_ctrl_ins.rf_mode[2]
.sym 20522 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 20523 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20525 io_ctrl_ins.rf_pin_state[7]
.sym 20528 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20529 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20530 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 20531 io_ctrl_ins.rf_pin_state[4]
.sym 20534 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 20535 io_ctrl_ins.rf_pin_state[3]
.sym 20536 io_ctrl_ins.rf_mode[2]
.sym 20537 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 20544 io_ctrl_ins.rx_h_state_SB_DFFE_Q_E
.sym 20545 w_clock_sys
.sym 20559 o_tr_vc1$SB_IO_OUT
.sym 20561 o_tr_vc1_b$SB_IO_OUT
.sym 20565 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20579 i_config[0]$SB_IO_IN
.sym 20590 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20595 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[2]
.sym 20597 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 20599 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 20601 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 20614 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[3]
.sym 20627 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[3]
.sym 20628 o_rx_h_tx_l_b$SB_IO_OUT
.sym 20629 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[2]
.sym 20630 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 20667 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_E
.sym 20668 w_clock_sys
.sym 20669 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 20672 i_config[0]$SB_IO_IN
.sym 20690 o_led1$SB_IO_OUT
.sym 20748 io_smi_data[5]$SB_IO_OUT
.sym 20755 io_smi_data[5]$SB_IO_OUT
.sym 20774 o_miso_$_TBUF__Y_E
.sym 20805 int_miso
.sym 20844 i_mosi$SB_IO_IN
.sym 21049 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 21087 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 21088 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 21092 lvds_rx_09_inst.r_phase_count[0]
.sym 21129 io_pmod[3]$SB_IO_IN
.sym 21148 lvds_rx_09_inst.o_debug_state[0]
.sym 21149 $PACKER_VCC_NET
.sym 21150 lvds_rx_09_inst.o_debug_state[1]
.sym 21188 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 21189 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 21191 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 21192 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 21195 lvds_rx_09_inst.r_phase_count[1]
.sym 21230 io_pmod[4]$SB_IO_IN
.sym 21249 io_pmod[6]$SB_IO_IN
.sym 21292 $io_pmod[3]$iobuf_i
.sym 21293 io_pmod_SB_DFFNESR_Q_E
.sym 21295 smi_ctrl_ins.soe_and_reset
.sym 21333 io_pmod[3]$SB_IO_IN
.sym 21347 smi_ctrl_ins.soe_and_reset
.sym 21435 io_pmod[4]$SB_IO_IN
.sym 21440 i_smi_soe_se$rename$0
.sym 21444 io_pmod[5]$SB_IO_IN
.sym 21536 io_pmod[3]$SB_IO_IN
.sym 21537 io_pmod[2]$SB_IO_IN
.sym 21549 $PACKER_VCC_NET
.sym 22156 o_rx_h_tx_l$SB_IO_OUT
.sym 22487 o_led1$SB_IO_OUT
.sym 22505 o_led1$SB_IO_OUT
.sym 22517 int_miso
.sym 22519 o_miso_$_TBUF__Y_E
.sym 22538 o_miso_$_TBUF__Y_E
.sym 22541 int_miso
.sym 22576 i_ss$SB_IO_IN
.sym 22590 i_ss$SB_IO_IN
.sym 22643 i_ss$SB_IO_IN
.sym 22666 i_sck$SB_IO_IN
.sym 22668 i_ss$SB_IO_IN
.sym 22733 i_ss$SB_IO_IN
.sym 22965 i_smi_a3$SB_IO_IN
.sym 22981 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 22996 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 22997 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 23000 lvds_rx_09_inst.r_phase_count[1]
.sym 23009 $PACKER_VCC_NET
.sym 23015 lvds_rx_09_inst.r_phase_count[0]
.sym 23023 lvds_rx_09_inst.r_phase_count[0]
.sym 23025 $nextpnr_ICESTORM_LC_2$O
.sym 23027 lvds_rx_09_inst.r_phase_count[0]
.sym 23031 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 23033 $PACKER_VCC_NET
.sym 23034 lvds_rx_09_inst.r_phase_count[1]
.sym 23035 lvds_rx_09_inst.r_phase_count[0]
.sym 23038 $PACKER_VCC_NET
.sym 23039 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 23041 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 23062 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 23094 io_pmod[4]$SB_IO_IN
.sym 23107 $PACKER_VCC_NET
.sym 23108 $io_pmod[3]$iobuf_i
.sym 23117 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 23118 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 23119 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 23120 lvds_rx_09_inst.o_debug_state[0]
.sym 23122 lvds_rx_09_inst.o_debug_state[1]
.sym 23125 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 23126 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 23140 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 23144 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 23150 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 23151 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 23152 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 23155 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 23156 lvds_rx_09_inst.o_debug_state[1]
.sym 23157 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 23158 lvds_rx_09_inst.o_debug_state[0]
.sym 23167 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 23168 lvds_rx_09_inst.o_debug_state[1]
.sym 23169 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 23170 lvds_rx_09_inst.o_debug_state[0]
.sym 23173 lvds_rx_09_inst.o_debug_state[0]
.sym 23174 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 23175 lvds_rx_09_inst.o_debug_state[1]
.sym 23176 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 23194 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 23195 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E
.sym 23196 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 23197 w_soft_reset_$glb_sr
.sym 23223 i_ss$SB_IO_IN
.sym 23240 i_smi_soe_se$rename$0
.sym 23242 lvds_rx_09_inst.o_debug_state[0]
.sym 23247 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 23248 lvds_rx_09_inst.o_debug_state[1]
.sym 23250 io_pmod[6]$SB_IO_IN
.sym 23266 io_pmod_SB_DFFNESR_Q_E
.sym 23268 w_soft_reset
.sym 23284 io_pmod[6]$SB_IO_IN
.sym 23285 lvds_rx_09_inst.o_debug_state[0]
.sym 23286 lvds_rx_09_inst.o_debug_state[1]
.sym 23290 lvds_rx_09_inst.o_debug_state[0]
.sym 23291 w_soft_reset
.sym 23292 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 23293 lvds_rx_09_inst.o_debug_state[1]
.sym 23302 i_smi_soe_se$rename$0
.sym 23305 w_soft_reset
.sym 23318 io_pmod_SB_DFFNESR_Q_E
.sym 23319 io_pmod[0]$SB_IO_IN_$glb_clk
.sym 23320 w_soft_reset_$glb_sr
.sym 23328 spi_if_ins.spi.SCKr[0]
.sym 23334 lvds_rx_09_inst.o_debug_state[1]
.sym 23336 lvds_rx_09_inst.o_debug_state[0]
.sym 23348 i_ss$SB_IO_IN
.sym 23457 io_pmod[6]$SB_IO_IN
.sym 23814 $io_pmod[0]$iobuf_i
.sym 23825 $PACKER_VCC_NET
.sym 23945 $io_pmod[1]$iobuf_i
.sym 24591 o_led0$SB_IO_OUT
.sym 24596 o_led0$SB_IO_OUT
.sym 24609 o_led0$SB_IO_OUT
.sym 24659 i_sck$SB_IO_IN
.sym 24664 i_ss$SB_IO_IN
.sym 25089 io_pmod[4]$SB_IO_IN
.sym 25098 io_pmod[3]$SB_IO_IN
.sym 25101 $PACKER_VCC_NET
.sym 25399 io_pmod[5]$SB_IO_IN
.sym 25401 i_smi_soe_se$rename$0
.sym 25416 $io_pmod[4]$iobuf_i
.sym 25554 io_pmod[3]$SB_IO_IN
.sym 25556 io_pmod[6]$SB_IO_IN
.sym 25647 i_sck$SB_IO_IN
.sym 25705 i_sck$SB_IO_IN
.sym 25707 w_clock_sys
.sym 25711 i_glob_clock$SB_IO_IN
.sym 25718 io_pmod[2]$SB_IO_IN
.sym 25727 $io_pmod[3]$iobuf_i
.sym 25878 i_glob_clock$SB_IO_IN
.sym 26174 io_pmod[2]$SB_IO_IN
.sym 26176 io_pmod[1]$SB_IO_IN
.sym 26246 $io_pmod[0]$iobuf_i
.sym 26254 $io_pmod[0]$iobuf_i
.sym 26286 $io_pmod[0]$iobuf_i
.sym 26329 io_pmod[0]$SB_IO_IN
.sym 26333 $io_pmod[2]$iobuf_i
.sym 27246 $io_pmod[4]$iobuf_i
.sym 27275 io_pmod[4]$SB_IO_IN
.sym 27277 i_ss$SB_IO_IN
.sym 27283 $PACKER_VCC_NET
.sym 27285 i_smi_a3$SB_IO_IN
.sym 27293 i_smi_a3$SB_IO_IN
.sym 27299 $PACKER_VCC_NET
.sym 27305 io_pmod[3]$SB_IO_IN
.sym 27307 io_pmod[6]$SB_IO_IN
.sym 27310 $io_pmod[4]$iobuf_i
.sym 27332 $io_pmod[4]$iobuf_i
.sym 27335 $io_pmod[7]$iobuf_i
.sym 27337 i_mosi$SB_IO_IN
.sym 27365 io_pmod[3]$SB_IO_IN
.sym 27367 $io_pmod[5]$iobuf_i
.sym 27368 $io_pmod[6]$iobuf_i
.sym 27370 $io_pmod[5]$iobuf_i
.sym 27373 $io_pmod[7]$iobuf_i
.sym 27385 $io_pmod[5]$iobuf_i
.sym 27387 $io_pmod[7]$iobuf_i
.sym 27397 $PACKER_VCC_NET
.sym 27400 $io_pmod[3]$iobuf_i
.sym 27403 $io_pmod[6]$iobuf_i
.sym 27409 $io_pmod[3]$iobuf_i
.sym 27412 $io_pmod[6]$iobuf_i
.sym 27425 io_pmod[2]$SB_IO_IN
.sym 27427 io_pmod[1]$SB_IO_IN
.sym 27429 i_glob_clock$SB_IO_IN
.sym 27451 i_glob_clock$SB_IO_IN
.sym 27455 io_pmod[0]$SB_IO_IN
.sym 27459 io_pmod[0]$SB_IO_IN
.sym 27460 $PACKER_VCC_NET
.sym 27475 $PACKER_VCC_NET
.sym 27481 io_pmod[0]$SB_IO_IN
.sym 27519 $io_pmod[2]$iobuf_i
.sym 27522 $io_pmod[1]$iobuf_i
.sym 27528 $io_pmod[2]$iobuf_i
.sym 27538 $io_pmod[1]$iobuf_i
.sym 27546 o_tr_vc1$SB_IO_OUT
.sym 27549 $io_pmod[0]$iobuf_i
.sym 27552 $PACKER_GND_NET
.sym 27565 $PACKER_GND_NET
.sym 27567 $io_pmod[0]$iobuf_i
.sym 27582 o_rx_h_tx_l$SB_IO_OUT
.sym 27602 o_rx_h_tx_l$SB_IO_OUT
.sym 27605 o_tr_vc1$SB_IO_OUT
.sym 27608 o_tr_vc2$SB_IO_OUT
.sym 27620 o_tr_vc1$SB_IO_OUT
.sym 27621 o_tr_vc2$SB_IO_OUT
.sym 27631 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27634 o_tr_vc1_b$SB_IO_OUT
.sym 27647 o_tr_vc1_b$SB_IO_OUT
.sym 27649 o_rx_h_tx_l_b$SB_IO_OUT
.sym 27748 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 27749 lvds_rx_09_inst.r_data[15]
.sym 27760 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 27761 lvds_rx_09_inst.r_data[13]
.sym 27772 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 27773 lvds_rx_09_inst.r_data[11]
.sym 27780 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 27781 lvds_rx_09_inst.r_data[16]
.sym 27788 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 27789 lvds_rx_09_inst.r_data[22]
.sym 27792 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 27793 lvds_rx_09_inst.r_data[20]
.sym 27800 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 27801 lvds_rx_09_inst.r_data[18]
.sym 27804 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 27805 lvds_rx_09_inst.r_data[24]
.sym 27844 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 27845 lvds_rx_09_inst.r_data[23]
.sym 27848 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 27849 lvds_rx_09_inst.r_data[21]
.sym 27860 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 27861 lvds_rx_09_inst.r_data[19]
.sym 28228 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28229 lvds_rx_09_inst.r_data[5]
.sym 28232 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28233 lvds_rx_09_inst.r_data[9]
.sym 28244 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28245 lvds_rx_09_inst.r_data[4]
.sym 28252 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28253 lvds_rx_09_inst.r_data[7]
.sym 28256 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28257 lvds_rx_09_inst.r_data[2]
.sym 28258 lvds_rx_09_inst.r_data[7]
.sym 28262 lvds_rx_09_inst.r_data[4]
.sym 28274 lvds_rx_09_inst.r_data[9]
.sym 28278 lvds_rx_09_inst.r_data[15]
.sym 28282 lvds_rx_09_inst.r_data[11]
.sym 28286 lvds_rx_09_inst.r_data[13]
.sym 28290 lvds_rx_09_inst.r_data[30]
.sym 28294 lvds_rx_09_inst.r_data[18]
.sym 28298 lvds_rx_09_inst.r_data[29]
.sym 28302 lvds_rx_09_inst.r_data[24]
.sym 28310 lvds_rx_09_inst.r_data[20]
.sym 28314 lvds_rx_09_inst.r_data[17]
.sym 28318 lvds_rx_09_inst.r_data[22]
.sym 28328 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28329 lvds_rx_09_inst.r_data[17]
.sym 28332 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28333 lvds_rx_09_inst.r_data[28]
.sym 28336 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28337 lvds_rx_09_inst.r_data[27]
.sym 28344 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28345 lvds_rx_09_inst.r_data[26]
.sym 28348 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28349 lvds_rx_09_inst.r_data[29]
.sym 28352 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28353 lvds_rx_09_inst.r_data[25]
.sym 28354 lvds_rx_09_inst.r_data[21]
.sym 28358 lvds_rx_09_inst.r_data[23]
.sym 28362 lvds_rx_09_inst.r_data[31]
.sym 28370 lvds_rx_09_inst.r_data[19]
.sym 28374 lvds_rx_09_inst.r_data[25]
.sym 28378 lvds_rx_09_inst.r_data[28]
.sym 28382 lvds_rx_09_inst.r_data[27]
.sym 28708 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28709 lvds_rx_09_inst.r_data[3]
.sym 28720 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 28721 lvds_rx_09_inst.r_data[1]
.sym 28724 i_smi_a3$SB_IO_IN
.sym 28725 w_smi_data_output[6]
.sym 28738 lvds_rx_09_inst.r_data[12]
.sym 28745 w_rx_09_fifo_pulled_data[0]
.sym 28750 lvds_rx_09_inst.r_data[6]
.sym 28754 lvds_rx_09_inst.r_data[10]
.sym 28758 lvds_rx_09_inst.r_data[8]
.sym 28762 lvds_rx_09_inst.r_data[14]
.sym 28766 lvds_rx_09_inst.r_data[5]
.sym 28770 lvds_rx_09_inst.r_data[0]
.sym 28782 lvds_rx_09_inst.r_data[3]
.sym 28790 lvds_rx_09_inst.r_data[1]
.sym 28798 lvds_rx_09_inst.r_data[2]
.sym 28802 w_rx_09_fifo_pulled_data[15]
.sym 28803 w_rx_09_fifo_pulled_data[31]
.sym 28804 smi_ctrl_ins.int_cnt_09[3]
.sym 28805 smi_ctrl_ins.int_cnt_09[4]
.sym 28806 w_rx_09_fifo_pulled_data[13]
.sym 28807 w_rx_09_fifo_pulled_data[29]
.sym 28808 smi_ctrl_ins.int_cnt_09[3]
.sym 28809 smi_ctrl_ins.int_cnt_09[4]
.sym 28810 w_rx_09_fifo_pulled_data[11]
.sym 28811 w_rx_09_fifo_pulled_data[27]
.sym 28812 smi_ctrl_ins.int_cnt_09[3]
.sym 28813 smi_ctrl_ins.int_cnt_09[4]
.sym 28814 lvds_rx_09_inst.r_data[16]
.sym 28818 w_rx_09_fifo_pulled_data[12]
.sym 28819 w_rx_09_fifo_pulled_data[28]
.sym 28820 smi_ctrl_ins.int_cnt_09[3]
.sym 28821 smi_ctrl_ins.int_cnt_09[4]
.sym 28822 w_rx_09_fifo_pulled_data[9]
.sym 28823 w_rx_09_fifo_pulled_data[25]
.sym 28824 smi_ctrl_ins.int_cnt_09[3]
.sym 28825 smi_ctrl_ins.int_cnt_09[4]
.sym 28826 w_rx_09_fifo_pulled_data[10]
.sym 28827 w_rx_09_fifo_pulled_data[26]
.sym 28828 smi_ctrl_ins.int_cnt_09[3]
.sym 28829 smi_ctrl_ins.int_cnt_09[4]
.sym 28830 lvds_rx_09_inst.r_data[26]
.sym 28835 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 28836 rx_09_fifo.rd_addr[2]
.sym 28837 rx_09_fifo.rd_addr[3]
.sym 28840 smi_ctrl_ins.int_cnt_09[3]
.sym 28841 smi_ctrl_ins.int_cnt_09[4]
.sym 28845 rx_09_fifo.rd_addr[4]
.sym 28849 smi_ctrl_ins.int_cnt_09[3]
.sym 28854 w_soft_reset
.sym 28855 i_smi_a1$SB_IO_IN
.sym 28856 i_smi_a2$SB_IO_IN
.sym 28857 i_smi_a3$SB_IO_IN
.sym 28858 i_smi_a2$SB_IO_IN
.sym 28859 i_smi_a1$SB_IO_IN
.sym 28860 i_smi_a3$SB_IO_IN
.sym 28861 w_soft_reset
.sym 28865 rx_09_fifo.rd_addr[5]
.sym 28866 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 28881 rx_09_fifo.rd_addr[0]
.sym 28882 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 28886 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 28898 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 28909 sys_ctrl_ins.reset_count_SB_DFFESR_Q_E
.sym 28915 spi_if_ins.state_if[0]
.sym 28916 spi_if_ins.state_if[1]
.sym 28917 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 28938 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 28939 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 28940 spi_if_ins.state_if[0]
.sym 28941 spi_if_ins.state_if[1]
.sym 28950 spi_if_ins.state_if_SB_DFFESR_Q_D[0]
.sym 28951 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 28952 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 28953 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 28961 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 28962 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 28974 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 28975 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 28976 spi_if_ins.state_if[1]
.sym 28977 spi_if_ins.state_if[0]
.sym 29013 w_cs[0]
.sym 29018 $PACKER_VCC_NET
.sym 29030 w_fetch
.sym 29031 w_load
.sym 29032 i_button_SB_LUT4_I3_O[1]
.sym 29033 w_cs[0]
.sym 29034 w_rx_data[2]
.sym 29070 spi_if_ins.w_rx_data[4]
.sym 29082 spi_if_ins.w_rx_data[3]
.sym 29090 w_rx_data[1]
.sym 29102 w_rx_data[6]
.sym 29106 w_rx_data[3]
.sym 29118 w_rx_data[4]
.sym 29134 w_rx_data[6]
.sym 29138 w_rx_data[2]
.sym 29142 w_rx_data[1]
.sym 29150 w_rx_data[3]
.sym 29218 w_rx_09_fifo_pulled_data[0]
.sym 29219 w_rx_09_fifo_pulled_data[16]
.sym 29220 smi_ctrl_ins.int_cnt_09[3]
.sym 29221 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_7_I3[3]
.sym 29224 i_smi_a3$SB_IO_IN
.sym 29225 w_smi_data_output[5]
.sym 29232 i_smi_a3$SB_IO_IN
.sym 29233 w_smi_data_output[2]
.sym 29240 i_smi_a3$SB_IO_IN
.sym 29241 w_smi_data_output[1]
.sym 29256 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 29257 lvds_rx_09_inst.r_data[14]
.sym 29264 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 29265 lvds_rx_09_inst.r_data[10]
.sym 29272 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 29273 lvds_rx_09_inst.r_data[12]
.sym 29276 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 29277 lvds_rx_09_inst.r_data[6]
.sym 29280 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 29281 lvds_rx_09_inst.r_data[8]
.sym 29286 w_rx_09_fifo_pulled_data[5]
.sym 29287 w_rx_09_fifo_pulled_data[21]
.sym 29288 smi_ctrl_ins.int_cnt_09[3]
.sym 29289 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_2_I3[3]
.sym 29290 w_rx_09_fifo_pulled_data[6]
.sym 29291 w_rx_09_fifo_pulled_data[22]
.sym 29292 smi_ctrl_ins.int_cnt_09[3]
.sym 29293 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_1_I3[3]
.sym 29294 w_rx_09_fifo_pulled_data[1]
.sym 29295 w_rx_09_fifo_pulled_data[17]
.sym 29296 smi_ctrl_ins.int_cnt_09[3]
.sym 29297 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_6_I3[3]
.sym 29298 w_rx_09_fifo_pulled_data[3]
.sym 29299 w_rx_09_fifo_pulled_data[19]
.sym 29300 smi_ctrl_ins.int_cnt_09[3]
.sym 29301 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_4_I3[3]
.sym 29302 w_rx_09_fifo_pulled_data[2]
.sym 29303 w_rx_09_fifo_pulled_data[18]
.sym 29304 smi_ctrl_ins.int_cnt_09[3]
.sym 29305 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_5_I3[3]
.sym 29306 w_rx_09_fifo_pulled_data[4]
.sym 29307 w_rx_09_fifo_pulled_data[20]
.sym 29308 smi_ctrl_ins.int_cnt_09[3]
.sym 29309 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_3_I3[3]
.sym 29310 w_rx_09_fifo_pulled_data[7]
.sym 29311 w_rx_09_fifo_pulled_data[23]
.sym 29312 smi_ctrl_ins.int_cnt_09[3]
.sym 29313 smi_ctrl_ins.o_smi_data_out_SB_DFFNE_Q_D_SB_LUT4_O_I3[3]
.sym 29314 w_rx_09_fifo_pulled_data[14]
.sym 29315 w_rx_09_fifo_pulled_data[30]
.sym 29316 smi_ctrl_ins.int_cnt_09[3]
.sym 29317 smi_ctrl_ins.int_cnt_09[4]
.sym 29318 rx_09_fifo.rd_addr_gray_wr[6]
.sym 29322 w_rx_09_fifo_pulled_data[8]
.sym 29323 w_rx_09_fifo_pulled_data[24]
.sym 29324 smi_ctrl_ins.int_cnt_09[3]
.sym 29325 smi_ctrl_ins.int_cnt_09[4]
.sym 29326 rx_09_fifo.rd_addr_gray[6]
.sym 29331 rx_09_fifo.rd_addr[0]
.sym 29332 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29333 rx_09_fifo.rd_addr[1]
.sym 29334 rx_09_fifo.rd_addr_gray[4]
.sym 29338 rx_09_fifo.rd_addr_gray[3]
.sym 29346 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29347 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29348 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29349 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29351 smi_ctrl_ins.r_fifo_09_pull_1
.sym 29352 io_pmod[5]$SB_IO_IN
.sym 29353 smi_ctrl_ins.r_fifo_09_pull
.sym 29354 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[0]
.sym 29355 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 29356 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[2]
.sym 29357 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[3]
.sym 29359 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29360 rx_09_fifo.rd_addr[3]
.sym 29361 rx_09_fifo.rd_addr[4]
.sym 29362 smi_ctrl_ins.r_fifo_09_pull
.sym 29366 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 29367 rx_09_fifo.rd_addr[1]
.sym 29368 rx_09_fifo.rd_addr[2]
.sym 29369 io_pmod[5]$SB_IO_IN
.sym 29370 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[0]
.sym 29371 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[1]
.sym 29372 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[2]
.sym 29373 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_I0[3]
.sym 29375 io_pmod[5]$SB_IO_IN
.sym 29376 smi_ctrl_ins.int_cnt_09[4]
.sym 29377 smi_ctrl_ins.int_cnt_09[3]
.sym 29378 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 29384 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29385 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29388 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29389 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29390 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29394 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29398 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29402 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29408 rx_09_fifo.rd_addr[0]
.sym 29409 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29411 rx_09_fifo.rd_addr[0]
.sym 29416 rx_09_fifo.rd_addr[1]
.sym 29417 rx_09_fifo.rd_addr[0]
.sym 29420 rx_09_fifo.rd_addr[2]
.sym 29421 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[2]
.sym 29424 rx_09_fifo.rd_addr[3]
.sym 29425 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[3]
.sym 29428 rx_09_fifo.rd_addr[4]
.sym 29429 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[4]
.sym 29432 rx_09_fifo.rd_addr[5]
.sym 29433 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[5]
.sym 29436 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 29437 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[6]
.sym 29440 rx_09_fifo.rd_addr[7]
.sym 29441 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_I3[7]
.sym 29443 sys_ctrl_ins.reset_count[0]
.sym 29448 sys_ctrl_ins.reset_count[1]
.sym 29450 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29452 sys_ctrl_ins.reset_count[2]
.sym 29453 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 29454 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29456 sys_ctrl_ins.reset_count[3]
.sym 29457 sys_ctrl_ins.reset_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[3]
.sym 29460 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29461 sys_ctrl_ins.reset_cmd
.sym 29465 sys_ctrl_ins.reset_count[0]
.sym 29468 spi_if_ins.state_if[0]
.sym 29469 spi_if_ins.state_if[1]
.sym 29470 sys_ctrl_ins.o_soft_reset_SB_DFFESS_Q_S
.sym 29472 sys_ctrl_ins.reset_count[1]
.sym 29473 sys_ctrl_ins.reset_count[0]
.sym 29476 spi_if_ins.w_rx_data[6]
.sym 29477 spi_if_ins.w_rx_data[5]
.sym 29480 spi_if_ins.w_rx_data[5]
.sym 29481 spi_if_ins.w_rx_data[6]
.sym 29482 sys_ctrl_ins.reset_count[1]
.sym 29483 sys_ctrl_ins.reset_count[3]
.sym 29484 sys_ctrl_ins.reset_count[2]
.sym 29485 sys_ctrl_ins.reset_count[0]
.sym 29488 spi_if_ins.w_rx_data[5]
.sym 29489 spi_if_ins.w_rx_data[6]
.sym 29490 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 29491 spi_if_ins.state_if[0]
.sym 29492 spi_if_ins.state_if[1]
.sym 29493 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29499 w_fetch
.sym 29500 w_load
.sym 29501 w_cs[1]
.sym 29505 sys_ctrl_ins.reset_cmd
.sym 29506 w_cs[0]
.sym 29507 w_cs[1]
.sym 29508 w_cs[2]
.sym 29509 w_cs[3]
.sym 29510 w_cs[0]
.sym 29511 w_cs[2]
.sym 29512 w_cs[3]
.sym 29513 w_cs[1]
.sym 29514 w_tx_data_smi[1]
.sym 29515 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 29516 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 29517 w_tx_data_io[1]
.sym 29519 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 29520 w_tx_data_io[7]
.sym 29521 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 29523 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 29524 w_tx_data_io[5]
.sym 29525 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 29526 w_cs[0]
.sym 29527 w_cs[1]
.sym 29528 w_cs[3]
.sym 29529 w_cs[2]
.sym 29531 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 29532 w_tx_data_io[2]
.sym 29533 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 29537 w_fetch
.sym 29550 io_ctrl_ins.led1_state_SB_LUT4_I3_O[0]
.sym 29551 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 29552 io_ctrl_ins.led1_state_SB_LUT4_I3_O[2]
.sym 29553 io_ctrl_ins.led1_state_SB_LUT4_I3_O[3]
.sym 29574 spi_if_ins.w_rx_data[4]
.sym 29581 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 29582 spi_if_ins.w_rx_data[3]
.sym 29586 spi_if_ins.w_rx_data[2]
.sym 29592 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 29593 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 29606 spi_if_ins.w_rx_data[6]
.sym 29612 w_ioc[0]
.sym 29613 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 29614 spi_if_ins.w_rx_data[5]
.sym 29618 spi_if_ins.w_rx_data[0]
.sym 29626 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 29630 spi_if_ins.w_rx_data[2]
.sym 29642 io_ctrl_ins.o_pmod[1]
.sym 29643 o_shdn_rx_lna$SB_IO_OUT
.sym 29644 w_ioc[0]
.sym 29645 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 29652 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[0]
.sym 29653 io_ctrl_ins.o_data_out_SB_DFFESR_Q_D_SB_LUT4_O_I2[1]
.sym 29654 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 29655 io_ctrl_ins.pmod_dir_state[2]
.sym 29656 i_button_SB_LUT4_I3_O[1]
.sym 29657 io_ctrl_ins.o_pmod[2]
.sym 29660 i_button_SB_LUT4_I3_O[1]
.sym 29661 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 29662 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 29663 io_ctrl_ins.pmod_dir_state[6]
.sym 29664 i_button_SB_LUT4_I3_O[1]
.sym 29665 io_ctrl_ins.o_pmod[6]
.sym 29666 w_rx_data[0]
.sym 29670 w_rx_data[5]
.sym 29686 w_rx_data[7]
.sym 29690 w_rx_data[4]
.sym 29730 rx_09_fifo.rd_addr_gray_wr[4]
.sym 29746 rx_09_fifo.rd_addr_gray_wr[1]
.sym 29763 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 29768 rx_09_fifo.wr_addr[2]
.sym 29772 rx_09_fifo.wr_addr[3]
.sym 29773 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[2]
.sym 29776 rx_09_fifo.wr_addr[4]
.sym 29777 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[3]
.sym 29780 rx_09_fifo.wr_addr[5]
.sym 29781 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[4]
.sym 29784 rx_09_fifo.wr_addr[6]
.sym 29785 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[5]
.sym 29788 rx_09_fifo.wr_addr[7]
.sym 29789 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2_SB_LUT4_O_I3[6]
.sym 29790 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 29791 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 29792 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_I2[6]
.sym 29793 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 29804 i_smi_a3$SB_IO_IN
.sym 29805 w_smi_data_output[7]
.sym 29806 rx_09_fifo.wr_addr_gray[2]
.sym 29814 rx_09_fifo.wr_addr_gray_rd[6]
.sym 29820 i_smi_a3$SB_IO_IN
.sym 29821 w_smi_data_output[4]
.sym 29826 rx_09_fifo.rd_addr_gray_wr[2]
.sym 29830 rx_09_fifo.rd_addr_gray[2]
.sym 29834 rx_09_fifo.rd_addr_gray_wr[3]
.sym 29850 rx_09_fifo.rd_addr[7]
.sym 29854 rx_09_fifo.rd_addr_gray_wr[7]
.sym 29858 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 29859 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 29860 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 29861 rx_09_fifo.rd_addr[7]
.sym 29864 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 29865 rx_09_fifo.rd_addr[5]
.sym 29870 rx_09_fifo.wr_addr_gray_rd[3]
.sym 29874 rx_09_fifo.wr_addr_gray_rd[0]
.sym 29878 rx_09_fifo.wr_addr_gray_rd[2]
.sym 29883 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 29884 rx_09_fifo.rd_addr[4]
.sym 29885 rx_09_fifo.rd_addr[5]
.sym 29886 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 29887 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 29888 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[2]
.sym 29889 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[3]
.sym 29890 spi_if_ins.o_cs_SB_DFFESR_Q_R[0]
.sym 29894 rx_09_fifo.wr_addr_gray_rd_r[4]
.sym 29895 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29896 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29897 io_pmod[4]$SB_IO_IN
.sym 29898 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[0]
.sym 29899 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[1]
.sym 29900 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[2]
.sym 29901 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D_SB_LUT4_I0_O[3]
.sym 29904 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[1]
.sym 29905 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29906 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[0]
.sym 29907 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 29908 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[2]
.sym 29909 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[3]
.sym 29912 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[2]
.sym 29913 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29916 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[5]
.sym 29917 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29918 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[0]
.sym 29919 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I0_SB_LUT4_O_3_I2[1]
.sym 29920 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[7]
.sym 29921 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[6]
.sym 29923 spi_if_ins.state_if[1]
.sym 29924 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 29925 spi_if_ins.state_if[0]
.sym 29933 rx_09_fifo.rd_addr_SB_DFFESR_Q_E
.sym 29936 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[3]
.sym 29937 rx_09_fifo.rd_addr_gray_SB_LUT4_I2_O[4]
.sym 29938 io_pmod[6]$SB_IO_IN
.sym 29950 io_pmod[5]$SB_IO_IN
.sym 29955 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29956 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 29957 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[2]
.sym 29961 sys_ctrl_ins.reset_cmd
.sym 29971 spi_if_ins.state_if[0]
.sym 29972 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 29973 spi_if_ins.state_if[1]
.sym 29974 spi_if_ins.r_tx_byte[2]
.sym 29978 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 29979 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[1]
.sym 29980 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[2]
.sym 29981 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 29984 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 29985 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 29992 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 29993 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[3]
.sym 29996 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 29997 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O[0]
.sym 30004 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[0]
.sym 30005 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30008 spi_if_ins.w_rx_data[5]
.sym 30009 spi_if_ins.w_rx_data[6]
.sym 30015 w_soft_reset
.sym 30016 w_cs[1]
.sym 30017 w_fetch
.sym 30018 r_tx_data[7]
.sym 30022 w_cs[0]
.sym 30023 w_cs[1]
.sym 30024 w_cs[2]
.sym 30025 w_cs[3]
.sym 30026 r_tx_data[5]
.sym 30032 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D[1]
.sym 30033 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 30034 w_cs[1]
.sym 30035 w_cs[2]
.sym 30036 w_cs[3]
.sym 30037 w_cs[0]
.sym 30038 r_tx_data[0]
.sym 30042 r_tx_data[1]
.sym 30046 r_tx_data[2]
.sym 30052 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 30053 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[1]
.sym 30058 w_soft_reset
.sym 30059 w_ioc[1]
.sym 30060 w_cs[2]
.sym 30061 w_fetch
.sym 30062 w_tx_data_sys[0]
.sym 30063 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[1]
.sym 30064 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[2]
.sym 30065 smi_ctrl_ins.o_data_out_SB_LUT4_I0_O[3]
.sym 30070 w_tx_data_smi[0]
.sym 30071 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[1]
.sym 30072 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 30073 w_tx_data_io[0]
.sym 30082 spi_if_ins.spi.r_rx_byte[0]
.sym 30091 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 30092 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 30093 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O[2]
.sym 30098 spi_if_ins.spi.r_rx_byte[2]
.sym 30102 spi_if_ins.spi.r_rx_byte[4]
.sym 30107 w_ioc[2]
.sym 30108 w_ioc[4]
.sym 30109 w_ioc[3]
.sym 30110 w_ioc[1]
.sym 30111 w_ioc[4]
.sym 30112 w_ioc[3]
.sym 30113 w_ioc[2]
.sym 30115 w_ioc[1]
.sym 30116 w_ioc[0]
.sym 30117 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 30119 w_ioc[0]
.sym 30120 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 30121 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 30123 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 30124 w_ioc[0]
.sym 30125 w_ioc[1]
.sym 30126 spi_if_ins.w_rx_data[0]
.sym 30132 w_soft_reset
.sym 30133 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 30138 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 30139 io_ctrl_ins.debug_mode[1]
.sym 30140 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30141 o_led1$SB_IO_OUT
.sym 30142 spi_if_ins.w_rx_data[1]
.sym 30167 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 30168 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 30169 w_soft_reset
.sym 30170 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 30171 o_shdn_tx_lna$SB_IO_OUT
.sym 30172 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 30173 io_ctrl_ins.rf_mode[0]
.sym 30174 spi_if_ins.w_rx_data[1]
.sym 30179 spi_if_ins.o_load_cmd_SB_LUT4_I2_O[1]
.sym 30180 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 30181 w_soft_reset
.sym 30182 w_rx_data[1]
.sym 30209 o_shdn_rx_lna$SB_IO_OUT
.sym 30218 w_rx_data[0]
.sym 30234 w_rx_data[1]
.sym 30243 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 30244 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 30245 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 30246 rx_09_fifo.rd_addr_gray[1]
.sym 30252 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 30253 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 30258 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[0]
.sym 30259 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[1]
.sym 30260 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[2]
.sym 30261 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0[3]
.sym 30262 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[0]
.sym 30263 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 30264 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[2]
.sym 30265 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30266 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[0]
.sym 30267 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[1]
.sym 30268 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[2]
.sym 30269 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[3]
.sym 30272 i_smi_a3$SB_IO_IN
.sym 30273 w_smi_data_output[3]
.sym 30274 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30278 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 30282 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30286 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 30290 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 30296 w_soft_reset
.sym 30297 io_pmod[3]$SB_IO_IN
.sym 30298 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 30302 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[0]
.sym 30303 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[1]
.sym 30304 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 30305 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[3]
.sym 30308 rx_09_fifo.wr_addr[0]
.sym 30309 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 30313 rx_09_fifo.wr_addr[0]
.sym 30314 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30322 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 30326 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30332 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30333 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30334 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30338 rx_09_fifo.wr_addr_gray[5]
.sym 30342 rx_09_fifo.wr_addr_gray[3]
.sym 30346 rx_09_fifo.wr_addr_gray[0]
.sym 30366 rx_09_fifo.wr_addr[7]
.sym 30372 lvds_rx_09_inst.o_debug_state[1]
.sym 30373 lvds_rx_09_inst.o_debug_state[0]
.sym 30374 rx_09_fifo.wr_addr_gray_rd[7]
.sym 30378 rx_09_fifo.wr_addr_gray_rd[1]
.sym 30382 rx_09_fifo.wr_addr_gray_rd[5]
.sym 30386 rx_09_fifo.wr_addr_gray_rd[4]
.sym 30402 io_pmod_SB_DFFSS_Q_D_SB_LUT4_O_I0[1]
.sym 30406 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 30407 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 30408 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[2]
.sym 30409 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 30412 io_pmod[4]$SB_IO_IN
.sym 30413 w_soft_reset
.sym 30418 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[0]
.sym 30426 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 30430 rx_09_fifo.rd_addr_gray_SB_DFFESR_Q_5_D[1]
.sym 30454 w_soft_reset
.sym 30455 lvds_rx_09_inst.o_debug_state[1]
.sym 30456 lvds_rx_09_inst.o_debug_state[0]
.sym 30457 io_pmod[3]$SB_IO_IN
.sym 30458 spi_if_ins.o_load_cmd_SB_DFFESR_Q_D_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30466 spi_if_ins.spi.r_tx_byte[3]
.sym 30467 spi_if_ins.spi.r_tx_byte[7]
.sym 30468 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30469 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30471 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 30472 spi_if_ins.spi.r_tx_byte_SB_DFFESR_Q_E_SB_LUT4_O_I2[1]
.sym 30473 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 30474 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[0]
.sym 30475 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[1]
.sym 30476 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 30477 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[3]
.sym 30479 spi_if_ins.spi.r_tx_byte[1]
.sym 30480 spi_if_ins.spi.r_tx_byte[5]
.sym 30481 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30486 spi_if_ins.spi.r_tx_byte[2]
.sym 30487 spi_if_ins.spi.r_tx_byte[6]
.sym 30488 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30489 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30490 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[0]
.sym 30491 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[1]
.sym 30492 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 30493 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30494 $PACKER_GND_NET
.sym 30499 spi_if_ins.spi.r_tx_byte[0]
.sym 30500 spi_if_ins.spi.r_tx_byte[4]
.sym 30501 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30502 spi_if_ins.r_tx_byte[6]
.sym 30506 spi_if_ins.r_tx_byte[3]
.sym 30510 spi_if_ins.r_tx_byte[7]
.sym 30514 spi_if_ins.r_tx_byte[5]
.sym 30518 spi_if_ins.r_tx_byte[1]
.sym 30522 spi_if_ins.r_tx_byte[0]
.sym 30526 spi_if_ins.r_tx_byte[4]
.sym 30534 spi_if_ins.spi.r_rx_done
.sym 30548 spi_if_ins.spi.r3_rx_done
.sym 30549 spi_if_ins.spi.r2_rx_done
.sym 30550 spi_if_ins.spi.r2_rx_done
.sym 30554 spi_if_ins.spi.r3_rx_done_SB_LUT4_I2_O
.sym 30563 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 30564 w_cs[0]
.sym 30565 w_fetch
.sym 30570 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30594 spi_if_ins.spi.r_rx_byte[3]
.sym 30609 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O_SB_LUT4_I3_1_O
.sym 30615 w_ioc[1]
.sym 30616 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 30617 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 30618 spi_if_ins.spi.r_rx_byte[1]
.sym 30624 spi_if_ins.o_fetch_cmd_SB_LUT4_I3_O_SB_LUT4_I3_O[0]
.sym 30625 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 30631 w_ioc[0]
.sym 30632 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 30633 w_ioc[1]
.sym 30634 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 30635 io_ctrl_ins.pmod_dir_state[7]
.sym 30636 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 30637 o_rx_h_tx_l$SB_IO_OUT
.sym 30638 r_tx_data[3]
.sym 30642 r_tx_data[6]
.sym 30647 w_ioc[1]
.sym 30648 w_ioc[0]
.sym 30649 smi_ctrl_ins.o_data_out_SB_DFFESS_Q_E_SB_LUT4_O_I3[0]
.sym 30650 r_tx_data[4]
.sym 30656 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 30657 w_ioc[0]
.sym 30662 w_rx_data[1]
.sym 30668 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 30669 spi_if_ins.o_load_cmd_SB_LUT4_I2_O_SB_LUT4_I3_O[1]
.sym 30673 w_ioc[0]
.sym 30674 w_rx_data[2]
.sym 30682 w_rx_data[6]
.sym 30689 w_ioc[0]
.sym 30690 w_rx_data[2]
.sym 30694 w_rx_data[0]
.sym 30702 w_rx_data[3]
.sym 30709 o_led0$SB_IO_OUT
.sym 30710 w_rx_data[4]
.sym 30714 io_ctrl_ins.debug_mode[0]
.sym 30715 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30716 io_ctrl_ins.rf_mode[2]
.sym 30717 io_ctrl_ins.debug_mode[1]
.sym 30720 io_ctrl_ins.debug_mode[0]
.sym 30721 io_ctrl_ins.debug_mode[1]
.sym 30722 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30723 io_ctrl_ins.rf_mode[2]
.sym 30724 io_ctrl_ins.rf_pin_state[2]
.sym 30725 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30751 io_ctrl_ins.rf_pin_state[1]
.sym 30752 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 30753 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 30757 r_counter
.sym 30758 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[1]
.sym 30759 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 30760 rx_09_fifo.rd_addr_gray_wr_r[4]
.sym 30761 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 30780 rx_09_fifo.wr_addr[2]
.sym 30781 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30788 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 30789 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 30792 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[1]
.sym 30793 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[2]
.sym 30795 io_pmod[3]$SB_IO_IN
.sym 30796 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2[1]
.sym 30797 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2[2]
.sym 30798 io_pmod[3]$SB_IO_IN
.sym 30799 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 30800 rx_09_fifo.rd_addr_gray_wr_r[7]
.sym 30801 io_pmod[6]$SB_IO_IN
.sym 30802 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_1_I0[2]
.sym 30803 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 30804 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 30805 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[3]
.sym 30806 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[0]
.sym 30807 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[1]
.sym 30808 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 30809 rx_09_fifo.rd_addr_gray_wr_r[6]
.sym 30810 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[0]
.sym 30811 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[1]
.sym 30812 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[2]
.sym 30813 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0[3]
.sym 30814 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[0]
.sym 30815 rx_09_fifo.rd_addr_gray_wr_r[2]
.sym 30816 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 30817 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_7_D[3]
.sym 30819 rx_09_fifo.wr_addr[0]
.sym 30824 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_I0_SB_LUT4_O_2_I0[3]
.sym 30825 rx_09_fifo.wr_addr[0]
.sym 30828 rx_09_fifo.wr_addr[2]
.sym 30829 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[2]
.sym 30832 rx_09_fifo.wr_addr[3]
.sym 30833 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[3]
.sym 30836 rx_09_fifo.wr_addr[4]
.sym 30837 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[4]
.sym 30840 rx_09_fifo.wr_addr[5]
.sym 30841 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[5]
.sym 30844 rx_09_fifo.wr_addr[6]
.sym 30845 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[6]
.sym 30848 rx_09_fifo.wr_addr[7]
.sym 30849 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_I3[7]
.sym 30851 lvds_rx_09_inst.r_cnt[0]
.sym 30856 lvds_rx_09_inst.r_cnt[1]
.sym 30857 lvds_rx_09_inst.r_cnt[0]
.sym 30860 lvds_rx_09_inst.r_cnt[2]
.sym 30861 lvds_rx_09_inst.r_cnt_SB_DFFNESR_Q_D_SB_LUT4_O_I3[2]
.sym 30864 lvds_rx_09_inst.r_cnt[3]
.sym 30865 lvds_rx_09_inst.r_cnt_SB_DFFNESR_Q_D_SB_LUT4_O_I3[3]
.sym 30869 rx_09_fifo.wr_addr_gray_rd[4]
.sym 30873 rx_09_fifo.wr_addr_gray_rd[1]
.sym 30877 lvds_rx_09_inst.r_cnt[0]
.sym 30880 rx_09_fifo.wr_addr[0]
.sym 30881 rx_09_fifo.rd_addr_gray_wr_r[0]
.sym 30886 rx_09_fifo.rd_addr_gray_wr[5]
.sym 30891 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 30892 lvds_rx_09_inst.o_debug_state[1]
.sym 30893 w_soft_reset
.sym 30894 rx_09_fifo.rd_addr_gray[0]
.sym 30902 rx_09_fifo.rd_addr_gray_wr[0]
.sym 30906 rx_09_fifo.rd_addr_gray[5]
.sym 30914 lvds_rx_09_inst.o_debug_state[1]
.sym 30915 io_pmod[2]$SB_IO_IN
.sym 30916 io_pmod[1]$SB_IO_IN
.sym 30917 lvds_rx_09_inst.o_debug_state[0]
.sym 30918 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 30919 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 30920 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[2]
.sym 30921 w_soft_reset
.sym 30938 lvds_rx_09_inst.o_debug_state[1]
.sym 30939 lvds_rx_09_inst.o_debug_state[0]
.sym 30940 io_pmod[1]$SB_IO_IN
.sym 30941 io_pmod[2]$SB_IO_IN
.sym 30942 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 30947 spi_if_ins.spi.SCKr[2]
.sym 30948 spi_if_ins.spi.SCKr[1]
.sym 30949 i_ss$SB_IO_IN
.sym 30950 spi_if_ins.spi.SCKr[2]
.sym 30951 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30952 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30953 spi_if_ins.spi.SCKr[1]
.sym 30959 i_ss$SB_IO_IN
.sym 30960 spi_if_ins.spi.SCKr[2]
.sym 30961 spi_if_ins.spi.SCKr[1]
.sym 30962 spi_if_ins.spi.SCKr[1]
.sym 30966 io_pmod[2]$SB_IO_IN
.sym 30967 io_pmod[1]$SB_IO_IN
.sym 30968 lvds_rx_09_inst.o_debug_state[1]
.sym 30969 lvds_rx_09_inst.o_debug_state[0]
.sym 30971 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2[0]
.sym 30972 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I0[2]
.sym 30973 w_soft_reset
.sym 30974 spi_if_ins.spi.SCKr[0]
.sym 30979 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 30983 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 30984 $PACKER_VCC_NET
.sym 30987 spi_if_ins.spi.r_tx_bit_count[2]
.sym 30988 $PACKER_VCC_NET
.sym 30989 spi_if_ins.spi.r_tx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 30992 i_ss$SB_IO_IN
.sym 30993 spi_if_ins.r_tx_data_valid
.sym 30997 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31000 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 31001 spi_if_ins.r_tx_data_valid
.sym 31005 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 31007 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0[2]
.sym 31008 $PACKER_VCC_NET
.sym 31009 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O_SB_LUT4_O_I0_SB_LUT4_O_2_I0[3]
.sym 31033 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 31035 spi_if_ins.r_tx_byte[7]
.sym 31036 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[1]
.sym 31037 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_1_O[2]
.sym 31042 spi_if_ins.spi.r_rx_byte[7]
.sym 31052 i_ss_SB_LUT4_I1_O[0]
.sym 31053 i_ss_SB_LUT4_I1_O[1]
.sym 31066 spi_if_ins.spi.r_rx_byte[6]
.sym 31070 spi_if_ins.spi.r_rx_byte[5]
.sym 31090 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31094 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31098 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31102 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31114 io_ctrl_ins.o_pmod[5]
.sym 31115 i_button_SB_LUT4_I3_O[1]
.sym 31116 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[2]
.sym 31117 io_ctrl_ins.tr_vc_1_state_SB_LUT4_I3_O[3]
.sym 31128 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 31129 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[1]
.sym 31130 i_button_SB_LUT4_I3_O[0]
.sym 31131 i_button_SB_LUT4_I3_O[1]
.sym 31132 i_button_SB_LUT4_I3_O[2]
.sym 31133 i_button_SB_LUT4_I3_O[3]
.sym 31142 w_rx_data[5]
.sym 31152 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31153 i_button$SB_IO_IN
.sym 31154 w_rx_data[7]
.sym 31158 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31159 io_ctrl_ins.pmod_dir_state[5]
.sym 31160 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 31161 o_tr_vc1$SB_IO_OUT
.sym 31162 io_ctrl_ins.o_pmod[3]
.sym 31163 o_tr_vc2$SB_IO_OUT
.sym 31164 w_ioc[0]
.sym 31165 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 31166 w_rx_data[0]
.sym 31172 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 31173 w_tx_data_io[3]
.sym 31177 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 31178 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 31179 io_ctrl_ins.debug_mode[0]
.sym 31180 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31181 o_led0$SB_IO_OUT
.sym 31184 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31185 i_config[3]$SB_IO_IN
.sym 31188 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 31189 w_tx_data_io[4]
.sym 31192 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31193 i_config[2]$SB_IO_IN
.sym 31194 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 31195 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31196 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31197 i_config[0]$SB_IO_IN
.sym 31200 smi_ctrl_ins.o_data_out_SB_LUT4_I0_I1[2]
.sym 31201 w_tx_data_io[6]
.sym 31202 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31203 io_ctrl_ins.rf_mode[0]
.sym 31204 io_ctrl_ins.rf_mode[2]
.sym 31205 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31206 w_rx_data[3]
.sym 31210 w_rx_data[7]
.sym 31214 io_ctrl_ins.o_pmod[4]
.sym 31215 o_tr_vc1_b$SB_IO_OUT
.sym 31216 w_ioc[0]
.sym 31217 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 31218 w_rx_data[4]
.sym 31222 w_rx_data[5]
.sym 31226 w_rx_data[0]
.sym 31230 io_ctrl_ins.o_pmod[0]
.sym 31231 io_ctrl_ins.mixer_en_state
.sym 31232 w_ioc[0]
.sym 31233 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_I3[3]
.sym 31250 io_ctrl_ins.rf_pin_state[0]
.sym 31251 io_ctrl_ins.rf_mode[2]
.sym 31252 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31253 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31298 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[1]
.sym 31310 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_6_D[3]
.sym 31320 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 31321 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[1]
.sym 31322 rx_09_fifo.wr_addr_gray_SB_DFFESR_Q_4_D[2]
.sym 31330 rx_09_fifo.wr_addr_gray[6]
.sym 31338 rx_09_fifo.wr_addr_gray[1]
.sym 31342 rx_09_fifo.wr_addr_gray[4]
.sym 31348 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[3]
.sym 31349 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[4]
.sym 31360 rx_09_fifo.wr_addr_gray_SB_LUT4_I2_O[7]
.sym 31361 io_pmod_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O_I3[2]
.sym 31388 lvds_rx_09_inst.r_state_if_SB_DFFNESR_Q_E_SB_LUT4_O_I2[1]
.sym 31389 lvds_rx_09_inst.r_data[0]
.sym 31394 lvds_rx_09_inst.r_cnt[1]
.sym 31395 io_pmod[2]$SB_IO_IN
.sym 31396 lvds_rx_09_inst.o_debug_state[1]
.sym 31397 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 31408 lvds_rx_09_inst.o_debug_state[0]
.sym 31409 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 31410 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_31_D_SB_LUT4_O_1_I0[0]
.sym 31411 lvds_rx_09_inst.r_cnt[2]
.sym 31412 lvds_rx_09_inst.o_debug_state[1]
.sym 31413 lvds_rx_09_inst.o_debug_state[0]
.sym 31414 lvds_rx_09_inst.r_data_SB_DFFNESR_Q_31_D_SB_LUT4_O_I0[0]
.sym 31415 lvds_rx_09_inst.r_cnt[3]
.sym 31416 lvds_rx_09_inst.o_debug_state[1]
.sym 31417 lvds_rx_09_inst.o_debug_state[0]
.sym 31418 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I0[0]
.sym 31419 lvds_rx_09_inst.o_debug_state[1]
.sym 31420 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I0[2]
.sym 31421 w_soft_reset
.sym 31422 lvds_rx_09_inst.r_cnt[0]
.sym 31423 io_pmod[1]$SB_IO_IN
.sym 31424 lvds_rx_09_inst.o_debug_state[1]
.sym 31425 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 31436 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_DFFNESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_1_I2[0]
.sym 31437 lvds_rx_09_inst.o_debug_state[0]
.sym 31438 io_pmod[2]$SB_IO_IN
.sym 31439 io_pmod[1]$SB_IO_IN
.sym 31440 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 31441 lvds_rx_09_inst.o_debug_state[1]
.sym 31462 spi_if_ins.r_tx_data_valid_SB_DFFESR_Q_D[1]
.sym 31491 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31496 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31500 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31501 spi_if_ins.spi.r_rx_bit_count_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 31504 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31505 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31517 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31522 i_ss_SB_LUT4_I1_O[0]
.sym 31527 i_ss$SB_IO_IN
.sym 31528 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[1]
.sym 31529 spi_if_ins.r_tx_data_valid_SB_LUT4_I3_I2[2]
.sym 31543 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31544 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31545 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31547 spi_if_ins.spi.r_rx_bit_count[0]
.sym 31548 spi_if_ins.spi.r_rx_bit_count[2]
.sym 31549 spi_if_ins.spi.r_rx_bit_count[1]
.sym 31554 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31558 spi_if_ins.spi.r_temp_rx_byte[0]
.sym 31566 spi_if_ins.spi.r_temp_rx_byte[1]
.sym 31570 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31574 spi_if_ins.spi.r_temp_rx_byte[4]
.sym 31578 i_mosi$SB_IO_IN
.sym 31582 spi_if_ins.spi.r_temp_rx_byte[2]
.sym 31590 spi_if_ins.spi.r_temp_rx_byte[3]
.sym 31602 spi_if_ins.spi.r_temp_rx_byte[6]
.sym 31606 spi_if_ins.spi.r_temp_rx_byte[5]
.sym 31614 i_mosi$SB_IO_IN
.sym 31678 io_ctrl_ins.pmod_dir_state[3]
.sym 31679 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31680 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[2]
.sym 31681 io_ctrl_ins.tr_vc_2_state_SB_LUT4_I1_O[3]
.sym 31690 io_ctrl_ins.pmod_dir_state[4]
.sym 31691 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31692 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[2]
.sym 31693 io_ctrl_ins.tr_vc_1_b_state_SB_LUT4_I1_O[3]
.sym 31694 io_ctrl_ins.o_data_out_SB_DFFESR_Q_3_R[0]
.sym 31695 io_ctrl_ins.rf_mode[2]
.sym 31696 sys_ctrl_ins.o_data_out_SB_DFFE_Q_E_SB_LUT4_O_I1_SB_LUT4_I2_O[2]
.sym 31697 i_config[1]$SB_IO_IN
.sym 31698 io_ctrl_ins.led0_state_SB_LUT4_I3_O[0]
.sym 31699 io_ctrl_ins.led0_state_SB_LUT4_I3_O[1]
.sym 31700 io_ctrl_ins.led0_state_SB_LUT4_I3_O[2]
.sym 31701 io_ctrl_ins.led0_state_SB_LUT4_I3_O[3]
.sym 31714 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31715 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31716 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[2]
.sym 31717 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31723 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31724 io_ctrl_ins.rf_pin_state[6]
.sym 31725 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31728 io_ctrl_ins.rf_mode[0]
.sym 31729 io_ctrl_ins.rf_mode[2]
.sym 31731 io_ctrl_ins.rf_pin_state[7]
.sym 31732 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31733 io_ctrl_ins.rx_h_state_SB_DFFE_Q_D_SB_LUT4_O_I3[2]
.sym 31734 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[0]
.sym 31735 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31736 io_ctrl_ins.rf_pin_state[4]
.sym 31737 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31738 io_ctrl_ins.rf_pin_state[3]
.sym 31739 io_ctrl_ins.rf_mode[2]
.sym 31740 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[1]
.sym 31741 io_ctrl_ins.debug_mode_SB_LUT4_I2_O[3]
.sym 31750 o_rx_h_tx_l_b$SB_IO_OUT
.sym 31751 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[1]
.sym 31752 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[2]
.sym 31753 io_ctrl_ins.rx_h_b_state_SB_LUT4_I0_I2[3]
.sym 31797 i_ss$SB_IO_IN
.sym 31875 lvds_rx_09_inst.r_phase_count[0]
.sym 31879 lvds_rx_09_inst.r_phase_count[1]
.sym 31880 $PACKER_VCC_NET
.sym 31881 lvds_rx_09_inst.r_phase_count[0]
.sym 31882 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 31884 $PACKER_VCC_NET
.sym 31885 lvds_rx_09_inst.r_phase_count_SB_CARRY_CI_CO[2]
.sym 31901 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 31907 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 31908 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 31909 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[2]
.sym 31910 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 31911 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[1]
.sym 31912 lvds_rx_09_inst.o_debug_state[1]
.sym 31913 lvds_rx_09_inst.o_debug_state[0]
.sym 31918 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 31919 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[2]
.sym 31920 lvds_rx_09_inst.o_debug_state[1]
.sym 31921 lvds_rx_09_inst.o_debug_state[0]
.sym 31922 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 31923 lvds_rx_09_inst.r_phase_count_SB_LUT4_I1_O[0]
.sym 31924 lvds_rx_09_inst.o_debug_state[1]
.sym 31925 lvds_rx_09_inst.o_debug_state[0]
.sym 31937 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3[1]
.sym 31947 lvds_rx_09_inst.o_debug_state[0]
.sym 31948 io_pmod[6]$SB_IO_IN
.sym 31949 lvds_rx_09_inst.o_debug_state[1]
.sym 31950 lvds_rx_09_inst.r_phase_count_SB_LUT4_O_I3_SB_LUT4_I2_O[3]
.sym 31951 lvds_rx_09_inst.o_debug_state[1]
.sym 31952 lvds_rx_09_inst.o_debug_state[0]
.sym 31953 w_soft_reset
.sym 31960 w_soft_reset
.sym 31961 i_smi_soe_se$rename$0
.sym 32510 i_sck$SB_IO_IN
.sym 32617 $io_pmod[0]$iobuf_i
