// Seed: 1265580591
module module_0 (
    input  uwire id_0,
    output tri0  id_1
);
  always @(id_0) begin : LABEL_0
    wait (1);
  end
  assign module_1.id_4 = 0;
  assign id_1 = -1;
endmodule
module module_1 (
    output uwire id_0,
    output uwire id_1
    , id_20,
    input tri id_2,
    input supply1 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri id_6,
    input wor id_7,
    input uwire id_8,
    output wor id_9,
    output tri id_10,
    input tri id_11,
    input supply0 id_12,
    output uwire id_13,
    output wand id_14,
    output logic id_15,
    input supply0 id_16,
    input wire id_17,
    output tri1 id_18
);
  integer id_21;
  always @(posedge id_21) begin : LABEL_0
    for (id_14 = -1 + 1; 1; id_21 = -1) for (id_9 = 1'b0; -1; id_21 = -1) id_15 <= -1;
  end
  module_0 modCall_1 (
      id_2,
      id_13
  );
endmodule
