Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: /usr/local/insa/Xilinx.VIVADO/Vivado/2018.2/bin/unwrapped/lnx64.o/xelab -wto fb61e2be79b94a9294637580889af824 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L secureip --snapshot test_pipeline_behav xil_defaultlib.test_pipeline -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <S> does not exist in entity <Pipeline>.  Please compare the definition of block <Pipeline> to its component declaration and its instantion to detect the mismatch. [/home/lemmers/Bureau/4-IR/Syst√®me_Informatique_Projet/Vivado/ALU/ALU.srcs/sim_1/new/test_pipeline.vhd:43]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit test_pipeline in library work failed.
