{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622476916051 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622476916061 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 31 11:01:55 2021 " "Processing started: Mon May 31 11:01:55 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622476916061 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476916061 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 8b_Computer -c 8b_Computer " "Command: quartus_map --read_settings_files=on --write_settings_files=off 8b_Computer -c 8b_Computer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476916061 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1622476916919 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1622476916920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk.v 1 1 " "Found 1 design units, including 1 entities, in source file clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "clk.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/clk.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929157 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929157 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "register.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_array.v 1 1 " "Found 1 design units, including 1 entities, in source file register_array.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_array " "Found entity 1: register_array" {  } { { "register_array.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/register_array.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/ALU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_register.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Register " "Found entity 1: ALU_Register" {  } { { "ALU_Register.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/ALU_Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionreg.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionReg " "Found entity 1: InstructionReg" {  } { { "InstructionReg.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/InstructionReg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file programcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 ProgramCounter " "Found entity 1: ProgramCounter" {  } { { "ProgramCounter.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/ProgramCounter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memory.v 1 1 " "Found 1 design units, including 1 entities, in source file memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 memory " "Found entity 1: memory" {  } { { "memory.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929183 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929183 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file address_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 address_reg " "Found entity 1: address_reg" {  } { { "address_reg.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/address_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flag_register.v 1 1 " "Found 1 design units, including 1 entities, in source file flag_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 flag_register " "Found entity 1: flag_register" {  } { { "flag_register.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/flag_register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929189 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929189 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "computer.v 1 1 " "Found 1 design units, including 1 entities, in source file computer.v" { { "Info" "ISGN_ENTITY_NAME" "1 Computer " "Found entity 1: Computer" {  } { { "Computer.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/Computer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.v 1 1 " "Found 1 design units, including 1 entities, in source file seven_seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/seven_seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_reg.v 1 1 " "Found 1 design units, including 1 entities, in source file output_reg.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_reg " "Found entity 1: output_reg" {  } { { "output_reg.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/output_reg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_module.v 1 1 " "Found 1 design units, including 1 entities, in source file output_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 output_module " "Found entity 1: output_module" {  } { { "output_module.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/output_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "micro_instr.v 1 1 " "Found 1 design units, including 1 entities, in source file micro_instr.v" { { "Info" "ISGN_ENTITY_NAME" "1 micro_instr " "Found entity 1: micro_instr" {  } { { "micro_instr.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/micro_instr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file control_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_logic " "Found entity 1: control_logic" {  } { { "control_logic.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/control_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file control_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_mem " "Found entity 1: control_mem" {  } { { "control_mem.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/control_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "out_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file out_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 out_mux " "Found entity 1: out_mux" {  } { { "out_mux.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/out_mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476929220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476929220 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rst Computer.v(38) " "Verilog HDL Implicit Net warning at Computer.v(38): created implicit net for \"rst\"" {  } { { "Computer.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/Computer.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476929220 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Computer " "Elaborating entity \"Computer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1622476929319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Register ALU_Register:ALU_Register " "Elaborating entity \"ALU_Register\" for hierarchy \"ALU_Register:ALU_Register\"" {  } { { "Computer.v" "ALU_Register" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/Computer.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476929344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU_Register:ALU_Register\|ALU:ALU " "Elaborating entity \"ALU\" for hierarchy \"ALU_Register:ALU_Register\|ALU:ALU\"" {  } { { "ALU_Register.v" "ALU" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/ALU_Register.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476929350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_array ALU_Register:ALU_Register\|register_array:register_array " "Elaborating entity \"register_array\" for hierarchy \"ALU_Register:ALU_Register\|register_array:register_array\"" {  } { { "ALU_Register.v" "register_array" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/ALU_Register.v" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476929353 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register ALU_Register:ALU_Register\|register_array:register_array\|register:registerA " "Elaborating entity \"register\" for hierarchy \"ALU_Register:ALU_Register\|register_array:register_array\|register:registerA\"" {  } { { "register_array.v" "registerA" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/register_array.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476929355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory memory:memory " "Elaborating entity \"memory\" for hierarchy \"memory:memory\"" {  } { { "Computer.v" "memory" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/Computer.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476929357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_reg memory:memory\|address_reg:address_reg " "Elaborating entity \"address_reg\" for hierarchy \"memory:memory\|address_reg:address_reg\"" {  } { { "memory.v" "address_reg" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/memory.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476929363 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ProgramCounter ProgramCounter:ProgramCounter " "Elaborating entity \"ProgramCounter\" for hierarchy \"ProgramCounter:ProgramCounter\"" {  } { { "Computer.v" "ProgramCounter" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/Computer.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476929365 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 ProgramCounter.v(24) " "Verilog HDL assignment warning at ProgramCounter.v(24): truncated value with size 32 to match size of target (8)" {  } { { "ProgramCounter.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/ProgramCounter.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929366 "|Computer|ProgramCounter:ProgramCounter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionReg InstructionReg:InstructionReg " "Elaborating entity \"InstructionReg\" for hierarchy \"InstructionReg:InstructionReg\"" {  } { { "Computer.v" "InstructionReg" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/Computer.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476929378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "micro_instr micro_instr:micro_instr " "Elaborating entity \"micro_instr\" for hierarchy \"micro_instr:micro_instr\"" {  } { { "Computer.v" "micro_instr" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/Computer.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476929464 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 micro_instr.v(16) " "Verilog HDL assignment warning at micro_instr.v(16): truncated value with size 32 to match size of target (3)" {  } { { "micro_instr.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/micro_instr.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929627 "|Computer|micro_instr:micro_instr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_register flag_register:flag_reg " "Elaborating entity \"flag_register\" for hierarchy \"flag_register:flag_reg\"" {  } { { "Computer.v" "flag_reg" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/Computer.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476929628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_logic control_logic:control_logic " "Elaborating entity \"control_logic\" for hierarchy \"control_logic:control_logic\"" {  } { { "Computer.v" "control_logic" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/Computer.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476929637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_mem control_logic:control_logic\|control_mem:control_mem " "Elaborating entity \"control_mem\" for hierarchy \"control_logic:control_logic\|control_mem:control_mem\"" {  } { { "control_logic.v" "control_mem" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/control_logic.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476929644 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(1) " "Verilog HDL assignment warning at signals.txt(1): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 1 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929650 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(2) " "Verilog HDL assignment warning at signals.txt(2): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 2 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929651 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(9) " "Verilog HDL assignment warning at signals.txt(9): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929651 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(10) " "Verilog HDL assignment warning at signals.txt(10): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929651 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(11) " "Verilog HDL assignment warning at signals.txt(11): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929651 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(12) " "Verilog HDL assignment warning at signals.txt(12): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929651 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(17) " "Verilog HDL assignment warning at signals.txt(17): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929651 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(18) " "Verilog HDL assignment warning at signals.txt(18): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929651 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(19) " "Verilog HDL assignment warning at signals.txt(19): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929651 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(20) " "Verilog HDL assignment warning at signals.txt(20): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929651 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 17 signals.txt(21) " "Verilog HDL assignment warning at signals.txt(21): truncated value with size 20 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929651 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(25) " "Verilog HDL assignment warning at signals.txt(25): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929651 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(26) " "Verilog HDL assignment warning at signals.txt(26): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929651 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(27) " "Verilog HDL assignment warning at signals.txt(27): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929651 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(28) " "Verilog HDL assignment warning at signals.txt(28): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 28 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929652 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 17 signals.txt(29) " "Verilog HDL assignment warning at signals.txt(29): truncated value with size 20 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929652 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(33) " "Verilog HDL assignment warning at signals.txt(33): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929652 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(34) " "Verilog HDL assignment warning at signals.txt(34): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929652 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(35) " "Verilog HDL assignment warning at signals.txt(35): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929652 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 17 signals.txt(36) " "Verilog HDL assignment warning at signals.txt(36): truncated value with size 23 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 36 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929652 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(41) " "Verilog HDL assignment warning at signals.txt(41): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929652 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(42) " "Verilog HDL assignment warning at signals.txt(42): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929652 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 17 signals.txt(43) " "Verilog HDL assignment warning at signals.txt(43): truncated value with size 20 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929652 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(49) " "Verilog HDL assignment warning at signals.txt(49): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929652 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(50) " "Verilog HDL assignment warning at signals.txt(50): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929652 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(57) " "Verilog HDL assignment warning at signals.txt(57): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929652 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(58) " "Verilog HDL assignment warning at signals.txt(58): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929652 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(65) " "Verilog HDL assignment warning at signals.txt(65): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929652 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(66) " "Verilog HDL assignment warning at signals.txt(66): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929652 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(73) " "Verilog HDL assignment warning at signals.txt(73): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929652 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(74) " "Verilog HDL assignment warning at signals.txt(74): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929652 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(81) " "Verilog HDL assignment warning at signals.txt(81): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(82) " "Verilog HDL assignment warning at signals.txt(82): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 82 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(89) " "Verilog HDL assignment warning at signals.txt(89): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 89 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(90) " "Verilog HDL assignment warning at signals.txt(90): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(97) " "Verilog HDL assignment warning at signals.txt(97): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(98) " "Verilog HDL assignment warning at signals.txt(98): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(105) " "Verilog HDL assignment warning at signals.txt(105): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(106) " "Verilog HDL assignment warning at signals.txt(106): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(113) " "Verilog HDL assignment warning at signals.txt(113): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 113 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(114) " "Verilog HDL assignment warning at signals.txt(114): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 signals.txt(115) " "Verilog HDL assignment warning at signals.txt(115): truncated value with size 18 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(121) " "Verilog HDL assignment warning at signals.txt(121): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 121 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(122) " "Verilog HDL assignment warning at signals.txt(122): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 17 signals.txt(123) " "Verilog HDL assignment warning at signals.txt(123): truncated value with size 24 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(129) " "Verilog HDL assignment warning at signals.txt(129): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(130) " "Verilog HDL assignment warning at signals.txt(130): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(137) " "Verilog HDL assignment warning at signals.txt(137): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(138) " "Verilog HDL assignment warning at signals.txt(138): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(139) " "Verilog HDL assignment warning at signals.txt(139): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929653 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(140) " "Verilog HDL assignment warning at signals.txt(140): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(145) " "Verilog HDL assignment warning at signals.txt(145): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(146) " "Verilog HDL assignment warning at signals.txt(146): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(147) " "Verilog HDL assignment warning at signals.txt(147): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(148) " "Verilog HDL assignment warning at signals.txt(148): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 17 signals.txt(149) " "Verilog HDL assignment warning at signals.txt(149): truncated value with size 20 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(153) " "Verilog HDL assignment warning at signals.txt(153): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 153 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(154) " "Verilog HDL assignment warning at signals.txt(154): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(155) " "Verilog HDL assignment warning at signals.txt(155): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(156) " "Verilog HDL assignment warning at signals.txt(156): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 156 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 17 signals.txt(157) " "Verilog HDL assignment warning at signals.txt(157): truncated value with size 20 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(161) " "Verilog HDL assignment warning at signals.txt(161): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 161 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(162) " "Verilog HDL assignment warning at signals.txt(162): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 162 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(163) " "Verilog HDL assignment warning at signals.txt(163): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 163 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 17 signals.txt(164) " "Verilog HDL assignment warning at signals.txt(164): truncated value with size 23 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 164 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(169) " "Verilog HDL assignment warning at signals.txt(169): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 169 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(170) " "Verilog HDL assignment warning at signals.txt(170): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 170 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 17 signals.txt(171) " "Verilog HDL assignment warning at signals.txt(171): truncated value with size 20 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 171 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929654 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(177) " "Verilog HDL assignment warning at signals.txt(177): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 177 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(178) " "Verilog HDL assignment warning at signals.txt(178): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 178 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(185) " "Verilog HDL assignment warning at signals.txt(185): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 185 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(186) " "Verilog HDL assignment warning at signals.txt(186): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 186 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(193) " "Verilog HDL assignment warning at signals.txt(193): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 193 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(194) " "Verilog HDL assignment warning at signals.txt(194): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 194 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(201) " "Verilog HDL assignment warning at signals.txt(201): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 201 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(202) " "Verilog HDL assignment warning at signals.txt(202): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(209) " "Verilog HDL assignment warning at signals.txt(209): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 209 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(210) " "Verilog HDL assignment warning at signals.txt(210): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 210 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(217) " "Verilog HDL assignment warning at signals.txt(217): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 217 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(218) " "Verilog HDL assignment warning at signals.txt(218): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(225) " "Verilog HDL assignment warning at signals.txt(225): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 225 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(226) " "Verilog HDL assignment warning at signals.txt(226): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 226 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(233) " "Verilog HDL assignment warning at signals.txt(233): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(234) " "Verilog HDL assignment warning at signals.txt(234): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 234 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(241) " "Verilog HDL assignment warning at signals.txt(241): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(242) " "Verilog HDL assignment warning at signals.txt(242): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 242 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929655 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 signals.txt(243) " "Verilog HDL assignment warning at signals.txt(243): truncated value with size 18 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 243 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929656 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(249) " "Verilog HDL assignment warning at signals.txt(249): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929656 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(250) " "Verilog HDL assignment warning at signals.txt(250): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929656 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 17 signals.txt(251) " "Verilog HDL assignment warning at signals.txt(251): truncated value with size 24 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929656 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(257) " "Verilog HDL assignment warning at signals.txt(257): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929656 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(258) " "Verilog HDL assignment warning at signals.txt(258): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929656 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(265) " "Verilog HDL assignment warning at signals.txt(265): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 265 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929656 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(266) " "Verilog HDL assignment warning at signals.txt(266): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 266 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929656 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(267) " "Verilog HDL assignment warning at signals.txt(267): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 267 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929656 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(268) " "Verilog HDL assignment warning at signals.txt(268): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 268 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929656 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(273) " "Verilog HDL assignment warning at signals.txt(273): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 273 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929656 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(274) " "Verilog HDL assignment warning at signals.txt(274): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 274 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929656 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(275) " "Verilog HDL assignment warning at signals.txt(275): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929656 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(276) " "Verilog HDL assignment warning at signals.txt(276): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929656 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 17 signals.txt(277) " "Verilog HDL assignment warning at signals.txt(277): truncated value with size 20 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929656 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(281) " "Verilog HDL assignment warning at signals.txt(281): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 281 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929656 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(282) " "Verilog HDL assignment warning at signals.txt(282): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 282 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929656 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(283) " "Verilog HDL assignment warning at signals.txt(283): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 283 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(284) " "Verilog HDL assignment warning at signals.txt(284): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 284 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 17 signals.txt(285) " "Verilog HDL assignment warning at signals.txt(285): truncated value with size 20 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 285 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(289) " "Verilog HDL assignment warning at signals.txt(289): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 289 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(290) " "Verilog HDL assignment warning at signals.txt(290): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 290 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(291) " "Verilog HDL assignment warning at signals.txt(291): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 17 signals.txt(292) " "Verilog HDL assignment warning at signals.txt(292): truncated value with size 23 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 292 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(297) " "Verilog HDL assignment warning at signals.txt(297): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 297 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(298) " "Verilog HDL assignment warning at signals.txt(298): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 17 signals.txt(299) " "Verilog HDL assignment warning at signals.txt(299): truncated value with size 20 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 299 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(305) " "Verilog HDL assignment warning at signals.txt(305): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 305 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(306) " "Verilog HDL assignment warning at signals.txt(306): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(313) " "Verilog HDL assignment warning at signals.txt(313): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 313 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(314) " "Verilog HDL assignment warning at signals.txt(314): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 314 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(321) " "Verilog HDL assignment warning at signals.txt(321): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(322) " "Verilog HDL assignment warning at signals.txt(322): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(329) " "Verilog HDL assignment warning at signals.txt(329): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(330) " "Verilog HDL assignment warning at signals.txt(330): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929657 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(337) " "Verilog HDL assignment warning at signals.txt(337): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 337 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(338) " "Verilog HDL assignment warning at signals.txt(338): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(345) " "Verilog HDL assignment warning at signals.txt(345): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 345 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(346) " "Verilog HDL assignment warning at signals.txt(346): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 346 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(353) " "Verilog HDL assignment warning at signals.txt(353): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 353 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(354) " "Verilog HDL assignment warning at signals.txt(354): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 354 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(361) " "Verilog HDL assignment warning at signals.txt(361): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(362) " "Verilog HDL assignment warning at signals.txt(362): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(369) " "Verilog HDL assignment warning at signals.txt(369): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(370) " "Verilog HDL assignment warning at signals.txt(370): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 370 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 signals.txt(371) " "Verilog HDL assignment warning at signals.txt(371): truncated value with size 18 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(377) " "Verilog HDL assignment warning at signals.txt(377): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 377 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(378) " "Verilog HDL assignment warning at signals.txt(378): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 378 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 17 signals.txt(379) " "Verilog HDL assignment warning at signals.txt(379): truncated value with size 24 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 379 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(385) " "Verilog HDL assignment warning at signals.txt(385): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(386) " "Verilog HDL assignment warning at signals.txt(386): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 386 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(393) " "Verilog HDL assignment warning at signals.txt(393): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 393 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(394) " "Verilog HDL assignment warning at signals.txt(394): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 394 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929658 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(395) " "Verilog HDL assignment warning at signals.txt(395): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929659 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(396) " "Verilog HDL assignment warning at signals.txt(396): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929659 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(401) " "Verilog HDL assignment warning at signals.txt(401): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929659 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(402) " "Verilog HDL assignment warning at signals.txt(402): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 402 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929659 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(403) " "Verilog HDL assignment warning at signals.txt(403): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 403 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929659 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(404) " "Verilog HDL assignment warning at signals.txt(404): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 404 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929659 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 17 signals.txt(405) " "Verilog HDL assignment warning at signals.txt(405): truncated value with size 20 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929659 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(409) " "Verilog HDL assignment warning at signals.txt(409): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 409 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929659 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(410) " "Verilog HDL assignment warning at signals.txt(410): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 410 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929659 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(411) " "Verilog HDL assignment warning at signals.txt(411): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929659 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(412) " "Verilog HDL assignment warning at signals.txt(412): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929659 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 17 signals.txt(413) " "Verilog HDL assignment warning at signals.txt(413): truncated value with size 20 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929659 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(417) " "Verilog HDL assignment warning at signals.txt(417): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929659 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(418) " "Verilog HDL assignment warning at signals.txt(418): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929659 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(419) " "Verilog HDL assignment warning at signals.txt(419): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929659 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "23 17 signals.txt(420) " "Verilog HDL assignment warning at signals.txt(420): truncated value with size 23 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929659 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(425) " "Verilog HDL assignment warning at signals.txt(425): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929660 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(426) " "Verilog HDL assignment warning at signals.txt(426): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929660 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "20 17 signals.txt(427) " "Verilog HDL assignment warning at signals.txt(427): truncated value with size 20 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929660 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(433) " "Verilog HDL assignment warning at signals.txt(433): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 433 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929660 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(434) " "Verilog HDL assignment warning at signals.txt(434): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929660 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(441) " "Verilog HDL assignment warning at signals.txt(441): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929660 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(442) " "Verilog HDL assignment warning at signals.txt(442): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929660 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(449) " "Verilog HDL assignment warning at signals.txt(449): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929660 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(450) " "Verilog HDL assignment warning at signals.txt(450): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 450 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929660 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(457) " "Verilog HDL assignment warning at signals.txt(457): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 457 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929660 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(458) " "Verilog HDL assignment warning at signals.txt(458): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 458 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929660 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(465) " "Verilog HDL assignment warning at signals.txt(465): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929660 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(466) " "Verilog HDL assignment warning at signals.txt(466): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929660 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(473) " "Verilog HDL assignment warning at signals.txt(473): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929660 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(474) " "Verilog HDL assignment warning at signals.txt(474): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929660 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(481) " "Verilog HDL assignment warning at signals.txt(481): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929660 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(482) " "Verilog HDL assignment warning at signals.txt(482): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929661 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(489) " "Verilog HDL assignment warning at signals.txt(489): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929661 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(490) " "Verilog HDL assignment warning at signals.txt(490): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929661 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(497) " "Verilog HDL assignment warning at signals.txt(497): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929661 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(498) " "Verilog HDL assignment warning at signals.txt(498): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929661 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "18 17 signals.txt(499) " "Verilog HDL assignment warning at signals.txt(499): truncated value with size 18 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929661 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "21 17 signals.txt(505) " "Verilog HDL assignment warning at signals.txt(505): truncated value with size 21 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 505 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929661 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 17 signals.txt(506) " "Verilog HDL assignment warning at signals.txt(506): truncated value with size 22 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929661 "|control_mem"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 17 signals.txt(507) " "Verilog HDL assignment warning at signals.txt(507): truncated value with size 24 to match size of target (17)" {  } { { "signals.txt" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/signals.txt" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1622476929661 "|control_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "content.data_a 0 control_mem.v(6) " "Net \"content.data_a\" at control_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "control_mem.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/control_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1622476929661 "|control_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "content.waddr_a 0 control_mem.v(6) " "Net \"content.waddr_a\" at control_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "control_mem.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/control_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1622476929661 "|control_mem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "content.we_a 0 control_mem.v(6) " "Net \"content.we_a\" at control_mem.v(6) has no driver or initial value, using a default initial value '0'" {  } { { "control_mem.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/control_mem.v" 6 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1622476929661 "|control_mem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "out_mux out_mux:out_mux " "Elaborating entity \"out_mux\" for hierarchy \"out_mux:out_mux\"" {  } { { "Computer.v" "out_mux" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/Computer.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476929663 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "out_mux.v(15) " "Verilog HDL Case Statement information at out_mux.v(15): all case item expressions in this case statement are onehot" {  } { { "out_mux.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/out_mux.v" 15 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1622476929664 "|out_mux"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_module output_module:output_module " "Elaborating entity \"output_module\" for hierarchy \"output_module:output_module\"" {  } { { "Computer.v" "output_module" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/Computer.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476929665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "output_reg output_module:output_module\|output_reg:output_reg " "Elaborating entity \"output_reg\" for hierarchy \"output_module:output_module\|output_reg:output_reg\"" {  } { { "output_module.v" "output_reg" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/output_module.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476929671 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg output_module:output_module\|seven_seg:units " "Elaborating entity \"seven_seg\" for hierarchy \"output_module:output_module\|seven_seg:units\"" {  } { { "output_module.v" "units" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/output_module.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476929679 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "control_logic:control_logic\|control_mem:control_mem\|content " "RAM logic \"control_logic:control_logic\|control_mem:control_mem\|content\" is uninferred due to asynchronous read logic" {  } { { "control_mem.v" "content" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/control_mem.v" 6 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1622476930036 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "memory:memory\|mem_array " "RAM logic \"memory:memory\|mem_array\" is uninferred due to asynchronous read logic" {  } { { "memory.v" "mem_array" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/memory.v" 23 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1622476930036 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1622476930036 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "control_logic:control_logic\|control_mem:control_mem\|content~0 " "Found clock multiplexer control_logic:control_logic\|control_mem:control_mem\|content~0" {  } { { "control_mem.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/control_mem.v" 6 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Design Software" 0 -1 1622476930216 "|Computer|control_logic:control_logic|control_mem:control_mem|content~0"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Analysis & Synthesis" 0 -1 1622476930216 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "3 " "Inferred 3 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_module\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_module\|Mod0\"" {  } { { "output_module.v" "Mod0" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/output_module.v" 25 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622476930985 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_module\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_module\|Div0\"" {  } { { "output_module.v" "Div0" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/output_module.v" 30 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622476930985 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "output_module:output_module\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"output_module:output_module\|Div1\"" {  } { { "output_module.v" "Div1" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/output_module.v" 35 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1622476930985 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1622476930985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "output_module:output_module\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"output_module:output_module\|lpm_divide:Mod0\"" {  } { { "output_module.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/output_module.v" 25 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476931211 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "output_module:output_module\|lpm_divide:Mod0 " "Instantiated megafunction \"output_module:output_module\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622476931213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622476931213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622476931213 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622476931213 ""}  } { { "output_module.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/output_module.v" 25 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622476931213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_m9m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_m9m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_m9m " "Found entity 1: lpm_divide_m9m" {  } { { "db/lpm_divide_m9m.tdf" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/db/lpm_divide_m9m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476931306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476931306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bkh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bkh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bkh " "Found entity 1: sign_div_unsign_bkh" {  } { { "db/sign_div_unsign_bkh.tdf" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/db/sign_div_unsign_bkh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476931336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476931336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a4f " "Found entity 1: alt_u_div_a4f" {  } { { "db/alt_u_div_a4f.tdf" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/db/alt_u_div_a4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476931370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476931370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476931456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476931456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476931538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476931538 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "output_module:output_module\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"output_module:output_module\|lpm_divide:Div0\"" {  } { { "output_module.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/output_module.v" 30 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476931573 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "output_module:output_module\|lpm_divide:Div0 " "Instantiated megafunction \"output_module:output_module\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622476931573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622476931573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622476931573 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622476931573 ""}  } { { "output_module.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/output_module.v" 30 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622476931573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_jhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_jhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_jhm " "Found entity 1: lpm_divide_jhm" {  } { { "db/lpm_divide_jhm.tdf" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/db/lpm_divide_jhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476931648 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476931648 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "output_module:output_module\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"output_module:output_module\|lpm_divide:Div1\"" {  } { { "output_module.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/output_module.v" 35 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476931672 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "output_module:output_module\|lpm_divide:Div1 " "Instantiated megafunction \"output_module:output_module\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 8 " "Parameter \"LPM_WIDTHN\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622476931673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622476931673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622476931673 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1622476931673 ""}  } { { "output_module.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/output_module.v" 35 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1622476931673 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_mhm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_mhm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_mhm " "Found entity 1: lpm_divide_mhm" {  } { { "db/lpm_divide_mhm.tdf" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/db/lpm_divide_mhm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476931846 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476931846 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_ekh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_ekh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_ekh " "Found entity 1: sign_div_unsign_ekh" {  } { { "db/sign_div_unsign_ekh.tdf" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/db/sign_div_unsign_ekh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476931914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476931914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g4f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g4f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g4f " "Found entity 1: alt_u_div_g4f" {  } { { "db/alt_u_div_g4f.tdf" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/db/alt_u_div_g4f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1622476931997 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476931997 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1622476933008 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Computer.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/Computer.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1622476933982 "|Computer|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Analysis & Synthesis" 0 -1 1622476933982 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1622476934230 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1622476938356 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1622476938356 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "Computer.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/Computer.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622476938701 "|Computer|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "Computer.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/Computer.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622476938701 "|Computer|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "Computer.v" "" { Text "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/Computer.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1622476938701 "|Computer|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1622476938701 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4082 " "Implemented 4082 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1622476938701 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1622476938701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4056 " "Implemented 4056 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1622476938701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1622476938701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/output_files/8b_Computer.map.smsg " "Generated suppressed messages file C:/Users/david/Desktop/8-Bit Computer/Verilog Implementation/output_files/8b_Computer.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476938745 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 194 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 194 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4807 " "Peak virtual memory: 4807 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622476938769 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 31 11:02:18 2021 " "Processing ended: Mon May 31 11:02:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622476938769 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622476938769 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:43 " "Total CPU time (on all processors): 00:00:43" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622476938769 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1622476938769 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1622476993190 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1622476993200 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 31 11:03:13 2021 " "Processing started: Mon May 31 11:03:13 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1622476993200 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1622476993200 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp 8b_Computer -c 8b_Computer --netlist_type=sgate " "Command: quartus_npp 8b_Computer -c 8b_Computer --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1622476993200 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1622476993633 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1622476993673 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 31 11:03:13 2021 " "Processing ended: Mon May 31 11:03:13 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1622476993673 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1622476993673 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1622476993673 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1622476993673 ""}
