# Finite-State-Machine-based-Elevator-Controller
This project implements a Finite State Machine(FSM)-based elevator controllerğŸ›— for a 3-floor elevator system. It is designed in VHDL and I might do it in verilog in the near future ğŸ˜‰.

I am currently writing a testbench in VHDL to test the FSM and make it better.

## More about the controller
- The controller manages
  - Motor direction control(Up/Down/Stop)
  - Safe dooe operations at each floor
  - Request handling from both call buttons(outside) and cabin buttons(inside)
  - Scheduling of requests for multiple ones
- I tried to imitate the real world scenarios by using all these.

## Features
- 8 FSM states : Idle at each floor, Moving up, Moving down and Door-open at each floor
- Door Timer : Keeps doors open for a fixed duration before resuming operations
- Motor Control : 2-bit motor signal ( 00 = stop, 10 = up, 01 = down)

## FSM DesignğŸ“ˆ
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚  IDLE_0  â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜             â”‚
              â”‚ Request Up         â”‚
              â–¼                    â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚
         â”‚MOVING_UP â”‚              â”‚
         â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜              â”‚
              â”‚ Arrive Floor 1     â”‚
              â–¼                    â”‚
        â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”             â”‚
        â”‚ DOOR_OPEN_1â”‚             â”‚
        â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”€â”€â”˜             â”‚
             â”‚ Timer Expired       â”‚
             â–¼                     â”‚
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”              â”‚
         â”‚  IDLE_1  â”‚â—„â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
         â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
              â”‚ Request Down
              â–¼
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚MOVING_DOWNâ”‚
         â””â”€â”€â”€â”€â”¬â”€â”€â”€â”€â”€â”˜
              â”‚ Arrive Floor 0
              â–¼
         â”Œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”
         â”‚ DOOR_OPEN_0â”‚
         â””â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”˜
ğŸ‘‰ There are many more transitions like this!!

## Learnings
- FSM design and hardware modelling in VHDL
- Request scheduling for real-world systems

## Author
Sai Vishal Reddy Malireddy
 
-- Undergrad, âš¡Electrical Major, IIT Bombay
