#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Oct 28 12:47:04 2024
# Process ID: 35996
# Current directory: C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17132 C:\Users\miles\OneDrive\Documents\CPE426\PUF\PUF\PUF.xpr
# Log file: C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/vivado.log
# Journal file: C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF\vivado.jou
# Running On        :Miles-G14
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 9 6900HS with Radeon Graphics        
# CPU Frequency     :3294 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :42123 MB
# Swap memory       :2684 MB
# Total Virtual     :44808 MB
# Available Virtual :30729 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.3/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/production/1.2/board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.2/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Users/miles/OneDrive - Cal Poly/Spring 2024/CPE426/PUF/PUF' since last save.
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.gen/sources_1'.
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory 'C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1557.281 ; gain = 432.074
update_compile_order -fileset sources_1
launch_simulation
ERROR: [Common 17-1293] The path 'C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.cache/wt' already exists, is a directory, but is not writable.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sha128_simple'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2024.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sha128_simple' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sha128_simple_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miles/OneDrive/Documents/CPE426/PUF/sha256_types.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miles/OneDrive/Documents/CPE426/PUF/sha256_constants.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miles/OneDrive/Documents/CPE426/PUF/sha256_functions.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miles/OneDrive/Documents/CPE426/PUF/sha256.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sha256'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/miles/OneDrive/Documents/CPE426/PUF/sha128_simple.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sha128_simple'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sha128_simple_behav xil_defaultlib.sha128_simple -log elaborate.log"
Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sha128_simple_behav xil_defaultlib.sha128_simple -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package xil_defaultlib.sha256_types
Compiling package xil_defaultlib.sha256_constants
Compiling package xil_defaultlib.sha256_functions
Compiling architecture behaviour of entity xil_defaultlib.sha256 [sha256_default]
Compiling architecture behavioral of entity xil_defaultlib.sha128_simple
Built simulation snapshot sha128_simple_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1562.555 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sha128_simple_behav -key {Behavioral:sim_1:Functional:sha128_simple} -tclbatch {sha128_simple.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
source sha128_simple.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sha128_simple_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:12 . Memory (MB): peak = 1601.152 ; gain = 38.598
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/utils_1/imports/synth_1/sha128_simple.dcp with file C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.runs/synth_1/ringOscillator.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.runs/synth_1

launch_runs synth_1 -jobs 16
[Mon Oct 28 12:49:21 2024] Launched synth_1...
Run output will be captured here: C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.runs/synth_1

launch_runs synth_1 -jobs 16
[Mon Oct 28 12:50:53 2024] Launched synth_1...
Run output will be captured here: C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.runs/synth_1

launch_runs synth_1 -jobs 16
[Mon Oct 28 12:52:06 2024] Launched synth_1...
Run output will be captured here: C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.runs/synth_1

launch_runs synth_1 -jobs 16
[Mon Oct 28 12:57:14 2024] Launched synth_1...
Run output will be captured here: C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.runs/synth_1/runme.log
create_bd_design "design_1"
Wrote  : <C:\Users\miles\OneDrive\Documents\CPE426\PUF\PUF\PUF.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\miles\OneDrive\Documents\CPE426\PUF\PUF\PUF.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.ip_user_files -ipstatic_source_dir C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.cache/compile_simlib/modelsim} {questa=C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.cache/compile_simlib/questa} {riviera=C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.cache/compile_simlib/riviera} {activehdl=C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
open_bd_design {C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd}
open_bd_design {C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd}
close_bd_design [get_bd_designs design_1]
Wrote  : <C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design {C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd>...
Successfully read diagram <design_1> from block design file <C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd>
close_bd_design [get_bd_designs design_1]
open_bd_design {C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd>...
Successfully read diagram <design_1> from block design file <C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd>
close_bd_design [get_bd_designs design_1]
export_ip_user_files -of_objects  [get_files C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd
file delete -force C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1
file delete -force c:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.gen/sources_1/bd/design_1
create_bd_design "design_1"
Wrote  : <C:\Users\miles\OneDrive\Documents\CPE426\PUF\PUF\PUF.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.runs/synth_1

launch_runs synth_1 -jobs 16
[Mon Oct 28 13:03:03 2024] Launched synth_1...
Run output will be captured here: C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.runs/synth_1/runme.log
close_bd_design [get_bd_designs design_1]
Wrote  : <C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
export_ip_user_files -of_objects  [get_files C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd] -no_script -reset -force -quiet
remove_files  C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd
file delete -force C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1
file delete -force c:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.gen/sources_1/bd/design_1
create_bd_design "design_1"
Wrote  : <C:\Users\miles\OneDrive\Documents\CPE426\PUF\PUF\PUF.srcs\sources_1\bd\design_1\design_1.bd> 
update_compile_order -fileset sources_1
generate_target all [get_files  C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Users\miles\OneDrive\Documents\CPE426\PUF\PUF\PUF.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
Verilog Output written to : C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.gen/sources_1/bd/design_1/synth/design_1.v
Verilog Output written to : C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
Exporting to file C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.gen/sources_1/bd/design_1/synth/design_1.hwdef
export_ip_user_files -of_objects [get_files C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
INFO: [Vivado 12-23855] The given sub-design is auto disabled, no action will be taken: 'C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd'
export_simulation -of_objects [get_files C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.ip_user_files -ipstatic_source_dir C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.cache/compile_simlib/modelsim} {questa=C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.cache/compile_simlib/questa} {riviera=C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.cache/compile_simlib/riviera} {activehdl=C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
close_bd_design [get_bd_designs design_1]
Wrote  : <C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
open_bd_design {C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd>...
Successfully read diagram <design_1> from block design file <C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/bd/design_1/design_1.bd>
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ringOscillator
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Device 21-9227] Part: xc7a35tcpg236-1 does not have CEAM library.
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 33376
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2443.059 ; gain = 437.660
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ringOscillator' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
INFO: [Synth 8-6157] synthesizing module 'slicex0y1' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'twoInMux' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'twoInMux' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-6157] synthesizing module 'latch' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'latch' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y1' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
WARNING: [Synth 8-7071] port 'EN' of module 'slicex0y1' is unconnected for instance 'slice0' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:35]
WARNING: [Synth 8-7023] instance 'slice0' of module 'slicex0y1' has 7 connections declared, but only 6 given [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:35]
INFO: [Synth 8-6157] synthesizing module 'slicex0y0' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y0' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ringOscillator' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2553.609 ; gain = 548.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2553.609 ; gain = 548.211
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2553.609 ; gain = 548.211
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2553.609 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_out'. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out'. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2639.590 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2662.410 ; gain = 657.012
18 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2662.410 ; gain = 774.973
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ringOscillator
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 2685.133 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ringOscillator' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
INFO: [Synth 8-6157] synthesizing module 'slicex0y1' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'twoInMux' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'twoInMux' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-6157] synthesizing module 'latch' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'latch' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y1' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
WARNING: [Synth 8-7071] port 'EN' of module 'slicex0y1' is unconnected for instance 'slice0' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:35]
WARNING: [Synth 8-7023] instance 'slice0' of module 'slicex0y1' has 7 connections declared, but only 6 given [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:35]
INFO: [Synth 8-6157] synthesizing module 'slicex0y0' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y0' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ringOscillator' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2685.133 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2685.133 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2685.133 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.133 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_out'. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out'. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2685.914 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2705.074 ; gain = 19.941
14 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 2705.074 ; gain = 19.941
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ringOscillator
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2734.133 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ringOscillator' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
INFO: [Synth 8-6157] synthesizing module 'slicex0y1' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'twoInMux' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'twoInMux' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-6157] synthesizing module 'latch' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'latch' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y1' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
WARNING: [Synth 8-7071] port 'EN' of module 'slicex0y1' is unconnected for instance 'slice0' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:35]
WARNING: [Synth 8-7023] instance 'slice0' of module 'slicex0y1' has 7 connections declared, but only 6 given [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:35]
INFO: [Synth 8-6157] synthesizing module 'slicex0y0' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y0' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ringOscillator' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2734.133 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2734.133 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2734.133 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.133 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_out'. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out'. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2745.121 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2767.793 ; gain = 33.660
14 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2767.793 ; gain = 33.660
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2785.602 ; gain = 17.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ringOscillator' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
INFO: [Synth 8-6157] synthesizing module 'slicex0y1' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'twoInMux' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'twoInMux' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-6157] synthesizing module 'latch' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'latch' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y1' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
WARNING: [Synth 8-7071] port 'EN' of module 'slicex0y1' is unconnected for instance 'slice0' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:35]
WARNING: [Synth 8-7023] instance 'slice0' of module 'slicex0y1' has 7 connections declared, but only 6 given [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:35]
INFO: [Synth 8-6157] synthesizing module 'slicex0y0' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y0' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ringOscillator' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2859.289 ; gain = 91.496
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2883.078 ; gain = 115.285
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2883.078 ; gain = 115.285
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2909.609 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_out'. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out'. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2909.609 ; gain = 141.816
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ringOscillator
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2909.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ringOscillator' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
INFO: [Synth 8-6157] synthesizing module 'slicex0y1' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'twoInMux' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'twoInMux' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-6157] synthesizing module 'latch' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'latch' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y1' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
WARNING: [Synth 8-7071] port 'EN' of module 'slicex0y1' is unconnected for instance 'slice0' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:35]
WARNING: [Synth 8-7023] instance 'slice0' of module 'slicex0y1' has 7 connections declared, but only 6 given [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:35]
INFO: [Synth 8-6157] synthesizing module 'slicex0y0' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y0' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ringOscillator' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2909.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2909.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2909.609 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2909.609 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_out'. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out'. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2909.609 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2909.609 ; gain = 0.000
14 Infos, 4 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2909.609 ; gain = 0.000
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2909.609 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ringOscillator' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
INFO: [Synth 8-6157] synthesizing module 'slicex0y1' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'twoInMux' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'twoInMux' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-6157] synthesizing module 'latch' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'latch' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y1' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'slicex0y0' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y0' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ringOscillator' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2909.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2909.609 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2909.609 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2920.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_out'. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out'. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2920.953 ; gain = 11.344
close_design
synth_design -rtl -rtl_skip_mlo -name rtl_1
Command: synth_design -rtl -rtl_skip_mlo -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-1
Top: ringOscillator
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2920.953 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ringOscillator' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
INFO: [Synth 8-6157] synthesizing module 'slicex0y1' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'twoInMux' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'twoInMux' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-6157] synthesizing module 'latch' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'latch' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y1' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'slicex0y0' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y0' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ringOscillator' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2920.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2920.953 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2920.953 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2920.953 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
WARNING: [Vivado 12-584] No ports matched 'led_out'. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led_out'. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2920.953 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2920.953 ; gain = 0.000
14 Infos, 2 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2920.953 ; gain = 0.000
set_property top ringOscillatorWithLED [current_fileset]
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2920.953 ; gain = 0.000
---------------------------------------------------------------------------------
ERROR: [Synth 8-439] module 'ringOscillatorWithLED' not found
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2920.953 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2920.953 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
update_compile_order -fileset sources_1
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2925.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ringOscillatorWithLED' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillatorWithLED.sv:23]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillatorWithLED.sv:31]
INFO: [Synth 8-6157] synthesizing module 'ringOscillator' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
INFO: [Synth 8-6157] synthesizing module 'slicex0y1' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'twoInMux' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'twoInMux' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-6157] synthesizing module 'latch' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'latch' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y1' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'slicex0y0' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y0' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ringOscillator' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
ERROR: [Synth 8-11365] for the instance 'ro_inst' of module 'ringOscillator' declared at 'C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22', named port connection 'enable' does not exist [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillatorWithLED.sv:32]
INFO: [Synth 8-6157] synthesizing module 'frequencyDivider' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/frequencyDivider.sv:23]
	Parameter DIVIDE_BY bound to: 50000000 - type: integer 
ERROR: [Synth 8-6156] failed synthesizing module 'frequencyDivider' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/frequencyDivider.sv:23]
ERROR: [Synth 8-6156] failed synthesizing module 'ringOscillatorWithLED' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillatorWithLED.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2925.359 ; gain = 0.000
---------------------------------------------------------------------------------
RTL Elaboration failed
refresh_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2925.359 ; gain = 0.000
ERROR: [Common 17-39] 'refresh_design' failed due to earlier errors.
refresh_design
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2925.359 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'ringOscillatorWithLED' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillatorWithLED.sv:23]
INFO: [Synth 8-6157] synthesizing module 'ringOscillator' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
INFO: [Synth 8-6157] synthesizing module 'slicex0y1' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'twoInMux' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-226] default block is never used [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:31]
INFO: [Synth 8-6155] done synthesizing module 'twoInMux' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/twoInMux.sv:23]
INFO: [Synth 8-6157] synthesizing module 'latch' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'latch' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/latch.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y1' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y1.sv:23]
INFO: [Synth 8-6157] synthesizing module 'slicex0y0' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'slicex0y0' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/slicex0y0.sv:22]
INFO: [Synth 8-6155] done synthesizing module 'ringOscillator' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillator.sv:22]
INFO: [Synth 8-6157] synthesizing module 'frequencyDivider' [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/frequencyDivider.sv:23]
	Parameter DIVIDE_BY bound to: 50000000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'frequencyDivider' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/frequencyDivider.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'ringOscillatorWithLED' (0#1) [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/sources_1/new/ringOscillatorWithLED.sv:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2925.359 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2925.359 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 2925.359 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2950.441 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
Finished Parsing XDC File [C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.srcs/constrs_1/imports/verilog/Basys3_constraints.xdc]
Completed Processing XDC Constraints

refresh_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2950.441 ; gain = 25.082
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.runs/synth_1

launch_runs synth_1 -jobs 16
[Mon Oct 28 13:13:52 2024] Launched synth_1...
Run output will be captured here: C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.runs/synth_1/runme.log
set_property is_enabled false [get_files  C:/Users/miles/OneDrive/Documents/CPE426/PUF/sha128_simple.vhd]
set_property is_enabled false [get_files  C:/Users/miles/OneDrive/Documents/CPE426/PUF/sseg_des.vhd]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.runs/synth_1

launch_runs synth_1 -jobs 16
[Mon Oct 28 13:16:21 2024] Launched synth_1...
Run output will be captured here: C:/Users/miles/OneDrive/Documents/CPE426/PUF/PUF/PUF.runs/synth_1/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Mon Oct 28 13:20:18 2024...
