#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Tue May  3 12:58:13 2022
# Process ID: 11728
# Current directory: F:/projektde1/project_final
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent11608 F:\projektde1\project_final\project_final.xpr
# Log file: F:/projektde1/project_final/vivado.log
# Journal file: F:/projektde1/project_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project F:/projektde1/project_final/project_final.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/APPZ/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.508 ; gain = 0.000
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/projektde1/project_final/project_final.runs/synth_1

reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  3 13:00:48 2022] Launched synth_1...
Run output will be captured here: F:/projektde1/project_final/project_final.runs/synth_1/runme.log
[Tue May  3 13:00:48 2022] Launched impl_1...
Run output will be captured here: F:/projektde1/project_final/project_final.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1020.508 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2DE7A
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {F:/projektde1/project_final/project_final.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run impl_1
reset_runs: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2293.555 ; gain = 0.613
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/projektde1/project_final/project_final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  3 13:05:56 2022] Launched synth_1...
Run output will be captured here: F:/projektde1/project_final/project_final.runs/synth_1/runme.log
[Tue May  3 13:05:56 2022] Launched impl_1...
Run output will be captured here: F:/projektde1/project_final/project_final.runs/impl_1/runme.log
open_hw_manager
open_hw_manager: Time (s): cpu = 00:00:02 ; elapsed = 00:00:06 . Memory (MB): peak = 2298.160 ; gain = 0.000
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2298.160 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2DE7A
set_property PROGRAM.FILE {F:/projektde1/project_final/project_final.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {F:/projektde1/project_final/project_final.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
reset_run impl_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/projektde1/project_final/project_final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  3 13:40:12 2022] Launched synth_1...
Run output will be captured here: F:/projektde1/project_final/project_final.runs/synth_1/runme.log
[Tue May  3 13:40:12 2022] Launched impl_1...
Run output will be captured here: F:/projektde1/project_final/project_final.runs/impl_1/runme.log
open_hw_manager
open_hw_manager: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2314.625 ; gain = 0.000
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2314.625 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2DE7A
set_property PROGRAM.FILE {F:/projektde1/project_final/project_final.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {F:/projektde1/project_final/project_final.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
close_hw_manager: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 2328.809 ; gain = 0.000
set_property top states_1 [current_fileset]
update_compile_order -fileset sources_1
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_states_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_states_1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sources_1/new/states_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'states_1'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sim_1/new/tb_states_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_states_1'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
"xelab -wto 01a23979ec294e449318540b2c2d9113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_states_1_behav xil_defaultlib.tb_states_1 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 01a23979ec294e449318540b2c2d9113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_states_1_behav xil_defaultlib.tb_states_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=1)\]
Compiling architecture behavioral of entity xil_defaultlib.states_1 [states_1_default]
Compiling architecture testbench of entity xil_defaultlib.tb_states_1
Built simulation snapshot tb_states_1_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim/xsim.dir/tb_states_1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim/xsim.dir/tb_states_1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May  3 13:50:55 2022. For additional details about this file, please refer to the WebTalk help file at C:/APPZ/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May  3 13:50:55 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 2328.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_states_1_behav -key {Behavioral:sim_1:Functional:tb_states_1} -tclbatch {tb_states_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_states_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:10 . Memory (MB): peak = 2335.746 ; gain = 1.207
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_states_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:24 . Memory (MB): peak = 2335.746 ; gain = 6.938
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 2345.734 ; gain = 4.168
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_states_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_states_1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sources_1/new/states_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'states_1'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sim_1/new/tb_states_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_states_1'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
"xelab -wto 01a23979ec294e449318540b2c2d9113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_states_1_behav xil_defaultlib.tb_states_1 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 01a23979ec294e449318540b2c2d9113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_states_1_behav xil_defaultlib.tb_states_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=1)\]
Compiling architecture behavioral of entity xil_defaultlib.states_1 [states_1_default]
Compiling architecture testbench of entity xil_defaultlib.tb_states_1
Built simulation snapshot tb_states_1_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim/xsim.dir/tb_states_1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim/xsim.dir/tb_states_1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May  3 13:54:20 2022. For additional details about this file, please refer to the WebTalk help file at C:/APPZ/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May  3 13:54:20 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2345.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_states_1_behav -key {Behavioral:sim_1:Functional:tb_states_1} -tclbatch {tb_states_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_states_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2345.734 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_states_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2345.734 ; gain = 0.000
current_wave_config {Untitled 2}
Untitled 2
add_wave {{/tb_states_1/uut_states_1/s_state}} 
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2345.734 ; gain = 0.000
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_states_1' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_states_1_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sources_1/new/states_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'states_1'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sim_1/new/tb_states_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_states_1'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
"xelab -wto 01a23979ec294e449318540b2c2d9113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_states_1_behav xil_defaultlib.tb_states_1 -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 01a23979ec294e449318540b2c2d9113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_states_1_behav xil_defaultlib.tb_states_1 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=1)\]
Compiling architecture behavioral of entity xil_defaultlib.states_1 [states_1_default]
Compiling architecture testbench of entity xil_defaultlib.tb_states_1
Built simulation snapshot tb_states_1_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim/xsim.dir/tb_states_1_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim/xsim.dir/tb_states_1_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May  3 14:03:31 2022. For additional details about this file, please refer to the WebTalk help file at C:/APPZ/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May  3 14:03:31 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2345.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_states_1_behav -key {Behavioral:sim_1:Functional:tb_states_1} -tclbatch {tb_states_1.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_states_1.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2345.734 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_states_1_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:28 . Memory (MB): peak = 2345.734 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 2345.734 ; gain = 0.000
set_property top tb_driver_7seg_8digits [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
set_property top driver_7seg_8digits [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_driver_7seg_8digits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_driver_7seg_8digits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sources_1/new/char_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'char_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sources_1/new/driver_7seg_8digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'driver_7seg_8digits'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sim_1/new/tb_driver_7seg_8digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_driver_7seg_8digits'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
"xelab -wto 01a23979ec294e449318540b2c2d9113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_8digits_behav xil_defaultlib.tb_driver_7seg_8digits -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 01a23979ec294e449318540b2c2d9113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_8digits_behav xil_defaultlib.tb_driver_7seg_8digits -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=2)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=3)\]
Compiling architecture behavioral of entity xil_defaultlib.char_7seg [char_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=1)\]
Compiling architecture behavioral of entity xil_defaultlib.states_1 [states_1_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_8digits [driver_7seg_8digits_default]
Compiling architecture testbench of entity xil_defaultlib.tb_driver_7seg_8digits
Built simulation snapshot tb_driver_7seg_8digits_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim/xsim.dir/tb_driver_7seg_8digits_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim/xsim.dir/tb_driver_7seg_8digits_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May  3 14:12:11 2022. For additional details about this file, please refer to the WebTalk help file at C:/APPZ/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May  3 14:12:11 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 2345.734 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_driver_7seg_8digits_behav -key {Behavioral:sim_1:Functional:tb_driver_7seg_8digits} -tclbatch {tb_driver_7seg_8digits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_driver_7seg_8digits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2348.363 ; gain = 2.629
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_driver_7seg_8digits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:20 . Memory (MB): peak = 2348.363 ; gain = 2.629
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2350.695 ; gain = 2.332
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_driver_7seg_8digits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_driver_7seg_8digits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sources_1/new/char_7seg.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'char_7seg'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sources_1/new/clock_enable.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'clock_enable'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sources_1/new/cnt_up_down.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cnt_up_down'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sources_1/new/states_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'states_1'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sources_1/new/driver_7seg_8digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'driver_7seg_8digits'
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sim_1/new/tb_driver_7seg_8digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_driver_7seg_8digits'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
"xelab -wto 01a23979ec294e449318540b2c2d9113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_8digits_behav xil_defaultlib.tb_driver_7seg_8digits -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 01a23979ec294e449318540b2c2d9113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_8digits_behav xil_defaultlib.tb_driver_7seg_8digits -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=2)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=3)\]
Compiling architecture behavioral of entity xil_defaultlib.char_7seg [char_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=1)\]
Compiling architecture behavioral of entity xil_defaultlib.states_1 [states_1_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_8digits [driver_7seg_8digits_default]
Compiling architecture testbench of entity xil_defaultlib.tb_driver_7seg_8digits
Built simulation snapshot tb_driver_7seg_8digits_behav

****** Webtalk v2020.1 (64-bit)
  **** SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
  **** IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim/xsim.dir/tb_driver_7seg_8digits_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim/xsim.dir/tb_driver_7seg_8digits_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Tue May  3 14:16:01 2022. For additional details about this file, please refer to the WebTalk help file at C:/APPZ/Xilinx/Vivado/2020.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Tue May  3 14:16:01 2022...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 2350.695 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_driver_7seg_8digits_behav -key {Behavioral:sim_1:Functional:tb_driver_7seg_8digits} -tclbatch {tb_driver_7seg_8digits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_driver_7seg_8digits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2350.695 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_driver_7seg_8digits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:25 . Memory (MB): peak = 2350.695 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 3362.719 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_driver_7seg_8digits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_driver_7seg_8digits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sim_1/new/tb_driver_7seg_8digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_driver_7seg_8digits'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
"xelab -wto 01a23979ec294e449318540b2c2d9113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_8digits_behav xil_defaultlib.tb_driver_7seg_8digits -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 01a23979ec294e449318540b2c2d9113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_8digits_behav xil_defaultlib.tb_driver_7seg_8digits -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=2)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=3)\]
Compiling architecture behavioral of entity xil_defaultlib.char_7seg [char_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=1)\]
Compiling architecture behavioral of entity xil_defaultlib.states_1 [states_1_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_8digits [driver_7seg_8digits_default]
Compiling architecture testbench of entity xil_defaultlib.tb_driver_7seg_8digits
Built simulation snapshot tb_driver_7seg_8digits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_driver_7seg_8digits_behav -key {Behavioral:sim_1:Functional:tb_driver_7seg_8digits} -tclbatch {tb_driver_7seg_8digits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_driver_7seg_8digits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3362.719 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_driver_7seg_8digits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 3362.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3362.719 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_driver_7seg_8digits' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_driver_7seg_8digits_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "F:/projektde1/project_final/project_final.srcs/sim_1/new/tb_driver_7seg_8digits.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_driver_7seg_8digits'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
"xelab -wto 01a23979ec294e449318540b2c2d9113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_8digits_behav xil_defaultlib.tb_driver_7seg_8digits -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/APPZ/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 01a23979ec294e449318540b2c2d9113 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_driver_7seg_8digits_behav xil_defaultlib.tb_driver_7seg_8digits -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=2)\]
Compiling architecture behavioral of entity xil_defaultlib.cnt_up_down [\cnt_up_down(g_cnt_width=3)\]
Compiling architecture behavioral of entity xil_defaultlib.char_7seg [char_7seg_default]
Compiling architecture behavioral of entity xil_defaultlib.clock_enable [\clock_enable(g_max=1)\]
Compiling architecture behavioral of entity xil_defaultlib.states_1 [states_1_default]
Compiling architecture behavioral of entity xil_defaultlib.driver_7seg_8digits [driver_7seg_8digits_default]
Compiling architecture testbench of entity xil_defaultlib.tb_driver_7seg_8digits
Built simulation snapshot tb_driver_7seg_8digits_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'F:/projektde1/project_final/project_final.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_driver_7seg_8digits_behav -key {Behavioral:sim_1:Functional:tb_driver_7seg_8digits} -tclbatch {tb_driver_7seg_8digits.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2020.1
Time resolution is 1 ps
source tb_driver_7seg_8digits.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
xsim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 3362.719 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_driver_7seg_8digits_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 3362.719 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 3362.719 ; gain = 0.000
set_property top top [current_fileset]
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory F:/projektde1/project_final/project_final.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
[Tue May  3 14:41:59 2022] Launched synth_1...
Run output will be captured here: F:/projektde1/project_final/project_final.runs/synth_1/runme.log
[Tue May  3 14:41:59 2022] Launched impl_1...
Run output will be captured here: F:/projektde1/project_final/project_final.runs/impl_1/runme.log
open_hw_manager
open_hw_manager: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 3362.719 ; gain = 0.000
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.1
  **** Build date : May 27 2020 at 20:24:38
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2020.1.0
  **** Build date : May 14 2020-03:10:29
    ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3362.719 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AD2DE7A
set_property PROGRAM.FILE {F:/projektde1/project_final/project_final.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
current_hw_device [get_hw_devices xc7a50t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a50t_0]
set_property PROGRAM.FILE {F:/projektde1/project_final/project_final.runs/impl_1/top.bit} [get_hw_devices xc7a50t_0]
program_hw_devices [get_hw_devices xc7a50t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a50t_0] 0]
INFO: [Labtools 27-1434] Device xc7a50t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210292AD2DE7A
