NDSearch.OnPrefixDataLoaded("and",["Section","Information","Function"],[["and",,[[,"Classes for Adapting Between Register and Bus Operations",,,0,"File18:uvm_reg_adapter.svh:Classes_for_Adapting_Between_Register_and_Bus_Operations"],[,"Configuration and Resource Classes",,,0,"File6:config_and_res.txt:Configuration_and_Resource_Classes"],[,"Factory Component and Object Wrappers",,,0,"File4:uvm_registry.svh:Factory_Component_and_Object_Wrappers"],[,"Get and Peek",,,1,"File9:tlm1.txt:Get_and_Peek"],[,"Master and Slave",,,1,"File9:tlm1.txt:Master_and_Slave"],[,"Ports, Exports, and Imps",,"ports,exports,and imps",1,"File9:tlm1.txt:Ports,Exports,and_Imps"],[,"Shared Register and Memory Access Test Sequences",,,0,"File18:uvm_reg_mem_shared_access_seq.svh:Shared_Register_and_Memory_Access_Test_Sequences"],["uvm_phase","sync and unsync",,,2,"File5:uvm_phase.svh:uvm_phase.sync_and_unsync","SystemVerilogClass:uvm_phase:sync_and_unsync"],[,"TLM1 Interfaces, Ports, Exports and Transport Interfaces",,"tlm1 interfaces,ports,exports and transport interfaces",0,"File9:tlm1.txt:TLM1_Interfaces,Ports,Exports_and_Transport_Interfaces"],[,"TLM2 Interfaces, Ports, Exports and Transport Interfaces Subset",,"tlm2 interfaces,ports,exports and transport interfaces subset",0,"File10:tlm2.txt:TLM2_Interfaces,Ports,Exports_and_Transport_Interfaces_Subset"],[,"Types and Enumerations",,,0,"File20:uvm_object_globals.svh:Types_and_Enumerations"],[,"Utility and Field Macros for Components and Objects",,,0,"File16:uvm_object_defines.svh:Utility_and_Field_Macros_for_Components_and_Objects"]]]]);