{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 12 14:22:42 2016 " "Info: Processing started: Mon Dec 12 14:22:42 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off memory -c memory --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off memory -c memory --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 4 -1 0 } } { "c:/users/uffl/desktop/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/users/uffl/desktop/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clk register register out\[3\]~reg0 out\[2\]~reg0 500.0 MHz Internal " "Info: Clock \"clk\" Internal fmax is restricted to 500.0 MHz between source register \"out\[3\]~reg0\" and destination register \"out\[2\]~reg0\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.0 ns " "Info: fmax restricted to clock pin edge rate 2.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.522 ns + Longest register register " "Info: + Longest register to register delay is 0.522 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out\[3\]~reg0 1 REG LCFF_X25_Y1_N25 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N25; Fanout = 3; REG Node = 'out\[3\]~reg0'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[3]~reg0 } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.213 ns) + CELL(0.154 ns) 0.367 ns Mux1~0 2 COMB LCCOMB_X25_Y1_N20 1 " "Info: 2: + IC(0.213 ns) + CELL(0.154 ns) = 0.367 ns; Loc. = LCCOMB_X25_Y1_N20; Fanout = 1; COMB Node = 'Mux1~0'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.367 ns" { out[3]~reg0 Mux1~0 } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 0.522 ns out\[2\]~reg0 3 REG LCFF_X25_Y1_N21 2 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 0.522 ns; Loc. = LCFF_X25_Y1_N21; Fanout = 2; REG Node = 'out\[2\]~reg0'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Mux1~0 out[2]~reg0 } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.309 ns ( 59.20 % ) " "Info: Total cell delay = 0.309 ns ( 59.20 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.213 ns ( 40.80 % ) " "Info: Total interconnect delay = 0.213 ns ( 40.80 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { out[3]~reg0 Mux1~0 out[2]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "0.522 ns" { out[3]~reg0 {} Mux1~0 {} out[2]~reg0 {} } { 0.000ns 0.213ns 0.000ns } { 0.000ns 0.154ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.496 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns out\[2\]~reg0 3 REG LCFF_X25_Y1_N21 2 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N21; Fanout = 2; REG Node = 'out\[2\]~reg0'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk~clkctrl out[2]~reg0 } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl out[2]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} out[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.496 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns out\[3\]~reg0 3 REG LCFF_X25_Y1_N25 3 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N25; Fanout = 3; REG Node = 'out\[3\]~reg0'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk~clkctrl out[3]~reg0 } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl out[3]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} out[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl out[2]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} out[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl out[3]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} out[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { out[3]~reg0 Mux1~0 out[2]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "0.522 ns" { out[3]~reg0 {} Mux1~0 {} out[2]~reg0 {} } { 0.000ns 0.213ns 0.000ns } { 0.000ns 0.154ns 0.155ns } "" } } { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl out[2]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} out[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl out[3]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} out[3]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[2]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { out[2]~reg0 {} } {  } {  } "" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 0 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "out\[0\]~reg0 cod\[1\] clk 4.336 ns register " "Info: tsu for register \"out\[0\]~reg0\" (data pin = \"cod\[1\]\", clock pin = \"clk\") is 4.336 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.742 ns + Longest pin register " "Info: + Longest pin to register delay is 6.742 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns cod\[1\] 1 PIN PIN_Y14 5 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_Y14; Fanout = 5; PIN Node = 'cod\[1\]'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { cod[1] } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.577 ns) + CELL(0.366 ns) 5.780 ns out\[0\]~0 2 COMB LCCOMB_X25_Y1_N26 3 " "Info: 2: + IC(4.577 ns) + CELL(0.366 ns) = 5.780 ns; Loc. = LCCOMB_X25_Y1_N26; Fanout = 3; COMB Node = 'out\[0\]~0'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "4.943 ns" { cod[1] out[0]~0 } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.216 ns) + CELL(0.746 ns) 6.742 ns out\[0\]~reg0 3 REG LCFF_X25_Y1_N19 1 " "Info: 3: + IC(0.216 ns) + CELL(0.746 ns) = 6.742 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 1; REG Node = 'out\[0\]~reg0'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.962 ns" { out[0]~0 out[0]~reg0 } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.949 ns ( 28.91 % ) " "Info: Total cell delay = 1.949 ns ( 28.91 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.793 ns ( 71.09 % ) " "Info: Total interconnect delay = 4.793 ns ( 71.09 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { cod[1] out[0]~0 out[0]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { cod[1] {} cod[1]~combout {} out[0]~0 {} out[0]~reg0 {} } { 0.000ns 0.000ns 4.577ns 0.216ns } { 0.000ns 0.837ns 0.366ns 0.746ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.496 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns out\[0\]~reg0 3 REG LCFF_X25_Y1_N19 1 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 1; REG Node = 'out\[0\]~reg0'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk~clkctrl out[0]~reg0 } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl out[0]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} out[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "6.742 ns" { cod[1] out[0]~0 out[0]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "6.742 ns" { cod[1] {} cod[1]~combout {} out[0]~0 {} out[0]~reg0 {} } { 0.000ns 0.000ns 4.577ns 0.216ns } { 0.000ns 0.837ns 0.366ns 0.746ns } "" } } { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl out[0]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} out[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out\[2\] out\[2\]~reg0 7.067 ns register " "Info: tco from clock \"clk\" to destination pin \"out\[2\]\" through register \"out\[2\]~reg0\" is 7.067 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.496 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns out\[2\]~reg0 3 REG LCFF_X25_Y1_N21 2 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N21; Fanout = 2; REG Node = 'out\[2\]~reg0'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk~clkctrl out[2]~reg0 } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl out[2]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} out[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.477 ns + Longest register pin " "Info: + Longest register to pin delay is 4.477 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out\[2\]~reg0 1 REG LCFF_X25_Y1_N21 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y1_N21; Fanout = 2; REG Node = 'out\[2\]~reg0'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { out[2]~reg0 } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.515 ns) + CELL(1.962 ns) 4.477 ns out\[2\] 2 PIN PIN_D12 0 " "Info: 2: + IC(2.515 ns) + CELL(1.962 ns) = 4.477 ns; Loc. = PIN_D12; Fanout = 0; PIN Node = 'out\[2\]'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "4.477 ns" { out[2]~reg0 out[2] } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.962 ns ( 43.82 % ) " "Info: Total cell delay = 1.962 ns ( 43.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.515 ns ( 56.18 % ) " "Info: Total interconnect delay = 2.515 ns ( 56.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "4.477 ns" { out[2]~reg0 out[2] } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "4.477 ns" { out[2]~reg0 {} out[2] {} } { 0.000ns 2.515ns } { 0.000ns 1.962ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl out[2]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} out[2]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "4.477 ns" { out[2]~reg0 out[2] } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "4.477 ns" { out[2]~reg0 {} out[2] {} } { 0.000ns 2.515ns } { 0.000ns 1.962ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "out\[0\]~reg0 in\[0\] clk -2.240 ns register " "Info: th for register \"out\[0\]~reg0\" (data pin = \"in\[0\]\", clock pin = \"clk\") is -2.240 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.496 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clk 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clk'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clk~clkctrl 2 COMB CLKCTRL_G3 4 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 4; COMB Node = 'clk~clkctrl'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clk clk~clkctrl } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.681 ns) + CELL(0.618 ns) 2.496 ns out\[0\]~reg0 3 REG LCFF_X25_Y1_N19 1 " "Info: 3: + IC(0.681 ns) + CELL(0.618 ns) = 2.496 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 1; REG Node = 'out\[0\]~reg0'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "1.299 ns" { clk~clkctrl out[0]~reg0 } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.97 % ) " "Info: Total cell delay = 1.472 ns ( 58.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.024 ns ( 41.03 % ) " "Info: Total interconnect delay = 1.024 ns ( 41.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl out[0]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} out[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.885 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.885 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.799 ns) 0.799 ns in\[0\] 1 PIN PIN_W9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.799 ns) = 0.799 ns; Loc. = PIN_W9; Fanout = 1; PIN Node = 'in\[0\]'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "" { in[0] } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.706 ns) + CELL(0.225 ns) 4.730 ns Mux3~0 2 COMB LCCOMB_X25_Y1_N18 1 " "Info: 2: + IC(3.706 ns) + CELL(0.225 ns) = 4.730 ns; Loc. = LCCOMB_X25_Y1_N18; Fanout = 1; COMB Node = 'Mux3~0'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "3.931 ns" { in[0] Mux3~0 } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.885 ns out\[0\]~reg0 3 REG LCFF_X25_Y1_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.885 ns; Loc. = LCFF_X25_Y1_N19; Fanout = 1; REG Node = 'out\[0\]~reg0'" {  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { Mux3~0 out[0]~reg0 } "NODE_NAME" } } { "registrador.v" "" { Text "C:/Users/uffl/Desktop/Projeto2SD/registrador.v" 13 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.179 ns ( 24.14 % ) " "Info: Total cell delay = 1.179 ns ( 24.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.706 ns ( 75.86 % ) " "Info: Total interconnect delay = 3.706 ns ( 75.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "4.885 ns" { in[0] Mux3~0 out[0]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "4.885 ns" { in[0] {} in[0]~combout {} Mux3~0 {} out[0]~reg0 {} } { 0.000ns 0.000ns 3.706ns 0.000ns } { 0.000ns 0.799ns 0.225ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { clk clk~clkctrl out[0]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "2.496 ns" { clk {} clk~combout {} clk~clkctrl {} out[0]~reg0 {} } { 0.000ns 0.000ns 0.343ns 0.681ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/users/uffl/desktop/quartus/bin/TimingClosureFloorplan.fld" "" "4.885 ns" { in[0] Mux3~0 out[0]~reg0 } "NODE_NAME" } } { "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/users/uffl/desktop/quartus/bin/Technology_Viewer.qrui" "4.885 ns" { in[0] {} in[0]~combout {} Mux3~0 {} out[0]~reg0 {} } { 0.000ns 0.000ns 3.706ns 0.000ns } { 0.000ns 0.799ns 0.225ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "179 " "Info: Peak virtual memory: 179 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 12 14:22:42 2016 " "Info: Processing ended: Mon Dec 12 14:22:42 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
