var g_data = {"name":"./src/edge_det.sv","src":"`include \"edge_det_if.vh\"\nmodule edge_det #(parameter TRIG_RISE = 1, TRIG_FALL = 0, RST_VAL = 0) (\n    input logic clk, n_rst,\n    edge_det_if.edge_mod myedge\n);\n\n    logic sync_out1, q;\n\n    always_ff @ (posedge clk, negedge n_rst) begin\n        if (!n_rst)\n            sync_out1 <= RST_VAL;    // reset value is independent of the rest\n        else\n            sync_out1 <= myedge.async_in;\n    end\n\n    always_ff @ (posedge clk, negedge n_rst) begin\n        if (!n_rst)\n            myedge.sync_out <= RST_VAL;\n        else\n            myedge.sync_out <= sync_out1;\n    end\n\n    always_ff @ (posedge clk, negedge n_rst) begin\n        if (!n_rst)\n            q <= RST_VAL;\n        else\n            q <= myedge.sync_out;\n    end\n\n    assign myedge.edge_flag = (TRIG_RISE && (~sync_out1 & myedge.sync_out)) || (TRIG_FALL && (sync_out1 & ~myedge.sync_out));\n\nendmodule","lang":"verilog"};
processSrcData(g_data);