Timing Summary
==============

   POST-ROUTE

         Group  No. Clocks  No. Clock Pairs  WNS(ps)   TNS(ps)  TNS Endpoints      
   -----------  ----------  ---------------  -------   -------  -------------      
    <UDEF_clk>           1                1   -15645  -1343991            196      




Clocks
======

            Clock    Clock net        Group  Constrained Period(ps)      Waveform(ps)   Achievable Period(ps)  Achievable Frequency(MHz)
   --------------  -----------  -----------  ----------------------  -----------------  ---------------------  -------------------------
              clk          clk   <UDEF_clk>           (auto) 2000            (0,1000)                  17644                     56.676 




Clock Relationships
===================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          196      -15645   -1343991            196




Timing Details for Clock Pair clk and clk
=========================================

       From Clock        To Clock               Group    Endpoints     WNS(ps)    TNS(ps)  TNS Endpoints
   --------------  --------------  ------------------  -----------  ----------  ---------  -------------
              clk             clk          <UDEF_clk>          196      -15645   -1343991            196

   Slack (not met):                        -15645ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:              0ps
   - Clock uncertainty:                         0ps
   = Required time:                          2000ps
   - Propagation time:                      17645ps (71.7% logic, 28.3% route, logic stage 4)
   - Delay of the launching clock:              0ps
   = Slack:                                -15645ps

   Instance/Pin or Net Name                                                                           Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                                                CLOCK-PORT    -                     -     launch     r               0   
   clk                                                                                                Clock net    23          (fanout=747)          0                     -   
   $abc$2779$auto$blifparse.cc:525:parse_blif$2801/CLK                                                RBB_6L       15  [TILE 0 0, RBB 1 10]          -     r               0   
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   $abc$2779$auto$blifparse.cc:525:parse_blif$2801/DQ                                                 RBB_6L       15  [TILE 0 0, RBB 1 10]       2700     r            2700   
   dut.baud_rate_gen_trx_wrapper.o_tick                                                               Net          99            (fanout=5)       1281                     -   
   $auto$ff.cc:266:slice$2438/D5                                                                      RBB_6L       14  [TILE 0 0, RBB 4 12]          -     r            3981   
   $auto$ff.cc:266:slice$2438/D                                                                       RBB_6L       14  [TILE 0 0, RBB 4 12]       1800     r            5781   
   $techmap2924$abc$2779$auto$blifparse.cc:525:parse_blif$2782.A[1]                                   Net          29            (fanout=4)       1196                     -   
   $auto$ff.cc:266:slice$2438/B1                                                                      RBB_6L       14  [TILE 0 0, RBB 4 12]          -     r            6977   
   $auto$ff.cc:266:slice$2438/B                                                                       RBB_6L       14  [TILE 0 0, RBB 4 12]       1800     r            8777   
   $abc$2779$flattendut.fsm_uart_rx_wrapper.$logic_and$../lib/uart_transceiver.v:437$1119_Y           Net          56            (fanout=1)       1196                     -   
   $auto$ff.cc:266:slice$2438/B4                                                                      RBB_6L       14  [TILE 0 0, RBB 4 12]          -     r            9973   
   $auto$ff.cc:266:slice$2438/BMUX                                                                    RBB_6L       14  [TILE 0 0, RBB 4 12]       2350     r           12323   
   rst_SRCE_$abc$2779$flattendut.fsm_uart_rx_wrapper.$logic_and$../lib/uart_transceiver.v:437$1119_Y  Net         183            (fanout=2)       1322                     -   
   $auto$ff.cc:266:slice$2442/A6                                                                      RBB_6L       16  [TILE 0 0, RBB 10 8]          -     r           13645   
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$ff.cc:266:slice$2442/CLK                                                                     RBB_6L       16  [TILE 0 0, RBB 10 8]       4000     r           17645   
   clk                                                                                                Clock net    23          (fanout=747)          0                     -   
   clk                                                                                                CLOCK-PORT    -                     -    capture     r           17645   
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


   Slack (not met):                        -15645ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:              0ps
   - Clock uncertainty:                         0ps
   = Required time:                          2000ps
   - Propagation time:                      17645ps (71.7% logic, 28.3% route, logic stage 4)
   - Delay of the launching clock:              0ps
   = Slack:                                -15645ps

   Instance/Pin or Net Name                                                                           Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                                                CLOCK-PORT    -                     -     launch     r               0   
   clk                                                                                                Clock net    23          (fanout=747)          0                     -   
   $abc$2779$auto$blifparse.cc:525:parse_blif$2801/CLK                                                RBB_6L       15  [TILE 0 0, RBB 1 10]          -     r               0   
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   $abc$2779$auto$blifparse.cc:525:parse_blif$2801/DQ                                                 RBB_6L       15  [TILE 0 0, RBB 1 10]       2700     r            2700   
   dut.baud_rate_gen_trx_wrapper.o_tick                                                               Net          99            (fanout=5)       1281                     -   
   $auto$ff.cc:266:slice$2438/D5                                                                      RBB_6L       14  [TILE 0 0, RBB 4 12]          -     r            3981   
   $auto$ff.cc:266:slice$2438/D                                                                       RBB_6L       14  [TILE 0 0, RBB 4 12]       1800     r            5781   
   $techmap2924$abc$2779$auto$blifparse.cc:525:parse_blif$2782.A[1]                                   Net          29            (fanout=4)       1196                     -   
   $auto$ff.cc:266:slice$2438/B1                                                                      RBB_6L       14  [TILE 0 0, RBB 4 12]          -     r            6977   
   $auto$ff.cc:266:slice$2438/B                                                                       RBB_6L       14  [TILE 0 0, RBB 4 12]       1800     r            8777   
   $abc$2779$flattendut.fsm_uart_rx_wrapper.$logic_and$../lib/uart_transceiver.v:437$1119_Y           Net          56            (fanout=1)       1196                     -   
   $auto$ff.cc:266:slice$2438/B4                                                                      RBB_6L       14  [TILE 0 0, RBB 4 12]          -     r            9973   
   $auto$ff.cc:266:slice$2438/BMUX                                                                    RBB_6L       14  [TILE 0 0, RBB 4 12]       2350     r           12323   
   rst_SRCE_$abc$2779$flattendut.fsm_uart_rx_wrapper.$logic_and$../lib/uart_transceiver.v:437$1119_Y  Net         183            (fanout=2)       1322                     -   
   $auto$ff.cc:266:slice$2442/A6                                                                      RBB_6L       16  [TILE 0 0, RBB 10 8]          -     r           13645   
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$ff.cc:266:slice$2442/CLK                                                                     RBB_6L       16  [TILE 0 0, RBB 10 8]       4000     r           17645   
   clk                                                                                                Clock net    23          (fanout=747)          0                     -   
   clk                                                                                                CLOCK-PORT    -                     -    capture     r           17645   
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------


   Slack (not met):                        -15645ps
     Path type:                               SETUP
     Group:                              <UDEF_clk>
     Launching clock:                           clk (rising edge)
     Capturing clock:                           clk (rising edge)

     Requested period:                       2000ps
   + Delay of the capturing clock:              0ps
   - Clock uncertainty:                         0ps
   = Required time:                          2000ps
   - Propagation time:                      17645ps (71.7% logic, 28.3% route, logic stage 4)
   - Delay of the launching clock:              0ps
   = Slack:                                -15645ps

   Instance/Pin or Net Name                                                                           Type         ID    Location or Fanout   Delay(ps)  Edge  Arrival Time(ps)
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   clk                                                                                                CLOCK-PORT    -                     -     launch     r               0   
   clk                                                                                                Clock net    23          (fanout=747)          0                     -   
   $abc$2779$auto$blifparse.cc:525:parse_blif$2801/CLK                                                RBB_6L       15  [TILE 0 0, RBB 1 10]          -     r               0   
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   $abc$2779$auto$blifparse.cc:525:parse_blif$2801/DQ                                                 RBB_6L       15  [TILE 0 0, RBB 1 10]       2700     r            2700   
   dut.baud_rate_gen_trx_wrapper.o_tick                                                               Net          99            (fanout=5)       1281                     -   
   $auto$ff.cc:266:slice$2438/D5                                                                      RBB_6L       14  [TILE 0 0, RBB 4 12]          -     r            3981   
   $auto$ff.cc:266:slice$2438/D                                                                       RBB_6L       14  [TILE 0 0, RBB 4 12]       1800     r            5781   
   $techmap2924$abc$2779$auto$blifparse.cc:525:parse_blif$2782.A[1]                                   Net          29            (fanout=4)       1196                     -   
   $auto$ff.cc:266:slice$2438/B1                                                                      RBB_6L       14  [TILE 0 0, RBB 4 12]          -     r            6977   
   $auto$ff.cc:266:slice$2438/B                                                                       RBB_6L       14  [TILE 0 0, RBB 4 12]       1800     r            8777   
   $abc$2779$flattendut.fsm_uart_rx_wrapper.$logic_and$../lib/uart_transceiver.v:437$1119_Y           Net          56            (fanout=1)       1196                     -   
   $auto$ff.cc:266:slice$2438/B4                                                                      RBB_6L       14  [TILE 0 0, RBB 4 12]          -     r            9973   
   $auto$ff.cc:266:slice$2438/BMUX                                                                    RBB_6L       14  [TILE 0 0, RBB 4 12]       2350     r           12323   
   rst_SRCE_$abc$2779$flattendut.fsm_uart_rx_wrapper.$logic_and$../lib/uart_transceiver.v:437$1119_Y  Net         183            (fanout=2)       1322                     -   
   $auto$ff.cc:266:slice$2442/A6                                                                      RBB_6L       16  [TILE 0 0, RBB 10 8]          -     r           13645   
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
   $auto$ff.cc:266:slice$2442/CLK                                                                     RBB_6L       16  [TILE 0 0, RBB 10 8]       4000     r           17645   
   clk                                                                                                Clock net    23          (fanout=747)          0                     -   
   clk                                                                                                CLOCK-PORT    -                     -    capture     r           17645   
   ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------













