// Seed: 4085862986
module module_0 (
    output tri0 id_0,
    input tri0 id_1,
    input supply1 id_2,
    output supply1 id_3,
    input tri id_4,
    output supply0 id_5,
    input uwire id_6
);
  assign id_5 = 1;
  logic id_8;
  assign id_0 = id_6;
endmodule
module module_1 (
    input  wor   id_0,
    input  tri0  id_1,
    input  uwire id_2,
    input  tri   id_3,
    output wire  id_4
);
  assign id_4 = id_2 || -1;
  module_0 modCall_1 (
      id_4,
      id_3,
      id_2,
      id_4,
      id_3,
      id_4,
      id_0
  );
  tri0  id_6 = 1;
  logic id_7 = id_6;
endmodule
