TimeQuest Timing Analyzer report for lab7
Wed Jul 17 15:52:10 2019
Quartus Prime Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'clock_module:inst|clock_counter:cc|CLOCK_1'
 13. Slow 1200mV 85C Model Setup: 'clock_module:inst|clock_counter:cc|CLOCK_2'
 14. Slow 1200mV 85C Model Setup: 'SW[4]'
 15. Slow 1200mV 85C Model Setup: 'SW[2]'
 16. Slow 1200mV 85C Model Hold: 'SW[2]'
 17. Slow 1200mV 85C Model Hold: 'SW[4]'
 18. Slow 1200mV 85C Model Hold: 'clock_module:inst|clock_counter:cc|CLOCK_1'
 19. Slow 1200mV 85C Model Hold: 'clock_module:inst|clock_counter:cc|CLOCK_2'
 20. Slow 1200mV 85C Model Metastability Summary
 21. Slow 1200mV 0C Model Fmax Summary
 22. Slow 1200mV 0C Model Setup Summary
 23. Slow 1200mV 0C Model Hold Summary
 24. Slow 1200mV 0C Model Recovery Summary
 25. Slow 1200mV 0C Model Removal Summary
 26. Slow 1200mV 0C Model Minimum Pulse Width Summary
 27. Slow 1200mV 0C Model Setup: 'clock_module:inst|clock_counter:cc|CLOCK_1'
 28. Slow 1200mV 0C Model Setup: 'clock_module:inst|clock_counter:cc|CLOCK_2'
 29. Slow 1200mV 0C Model Setup: 'SW[4]'
 30. Slow 1200mV 0C Model Setup: 'SW[2]'
 31. Slow 1200mV 0C Model Hold: 'SW[2]'
 32. Slow 1200mV 0C Model Hold: 'SW[4]'
 33. Slow 1200mV 0C Model Hold: 'clock_module:inst|clock_counter:cc|CLOCK_1'
 34. Slow 1200mV 0C Model Hold: 'clock_module:inst|clock_counter:cc|CLOCK_2'
 35. Slow 1200mV 0C Model Metastability Summary
 36. Fast 1200mV 0C Model Setup Summary
 37. Fast 1200mV 0C Model Hold Summary
 38. Fast 1200mV 0C Model Recovery Summary
 39. Fast 1200mV 0C Model Removal Summary
 40. Fast 1200mV 0C Model Minimum Pulse Width Summary
 41. Fast 1200mV 0C Model Setup: 'clock_module:inst|clock_counter:cc|CLOCK_1'
 42. Fast 1200mV 0C Model Setup: 'clock_module:inst|clock_counter:cc|CLOCK_2'
 43. Fast 1200mV 0C Model Setup: 'SW[4]'
 44. Fast 1200mV 0C Model Setup: 'SW[2]'
 45. Fast 1200mV 0C Model Hold: 'clock_module:inst|clock_counter:cc|CLOCK_1'
 46. Fast 1200mV 0C Model Hold: 'SW[2]'
 47. Fast 1200mV 0C Model Hold: 'SW[4]'
 48. Fast 1200mV 0C Model Hold: 'clock_module:inst|clock_counter:cc|CLOCK_2'
 49. Fast 1200mV 0C Model Metastability Summary
 50. Multicorner Timing Analysis Summary
 51. Board Trace Model Assignments
 52. Input Transition Times
 53. Signal Integrity Metrics (Slow 1200mv 0c Model)
 54. Signal Integrity Metrics (Slow 1200mv 85c Model)
 55. Signal Integrity Metrics (Fast 1200mv 0c Model)
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths Summary
 61. Clock Status Summary
 62. Unconstrained Input Ports
 63. Unconstrained Output Ports
 64. Unconstrained Input Ports
 65. Unconstrained Output Ports
 66. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; lab7                                                ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.3%      ;
;     Processor 3            ;   0.2%      ;
;     Processor 4            ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                 ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; Clock Name                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                        ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+
; clock_module:inst|clock_counter:cc|CLOCK_1 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_module:inst|clock_counter:cc|CLOCK_1 } ;
; clock_module:inst|clock_counter:cc|CLOCK_2 ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock_module:inst|clock_counter:cc|CLOCK_2 } ;
; SW[2]                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW[2] }                                      ;
; SW[4]                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { SW[4] }                                      ;
+--------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                                        ;
+------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note                                                          ;
+------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
; 333.78 MHz ; 333.78 MHz      ; clock_module:inst|clock_counter:cc|CLOCK_1 ;                                                               ;
; 334.22 MHz ; 334.22 MHz      ; clock_module:inst|clock_counter:cc|CLOCK_2 ;                                                               ;
; 366.57 MHz ; 250.0 MHz       ; SW[4]                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 795.54 MHz ; 250.0 MHz       ; SW[2]                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                 ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clock_module:inst|clock_counter:cc|CLOCK_1 ; -1.996 ; -8.452        ;
; clock_module:inst|clock_counter:cc|CLOCK_2 ; -1.992 ; -8.903        ;
; SW[4]                                      ; -1.728 ; -47.033       ;
; SW[2]                                      ; -0.257 ; -1.355        ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                 ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; SW[2]                                      ; 0.403 ; 0.000         ;
; SW[4]                                      ; 0.407 ; 0.000         ;
; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.445 ; 0.000         ;
; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.445 ; 0.000         ;
+--------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                   ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; SW[4]                                      ; -3.000 ; -49.260       ;
; SW[2]                                      ; -3.000 ; -10.710       ;
; clock_module:inst|clock_counter:cc|CLOCK_1 ; -1.285 ; -8.995        ;
; clock_module:inst|clock_counter:cc|CLOCK_2 ; -1.285 ; -8.995        ;
+--------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_module:inst|clock_counter:cc|CLOCK_1'                                                                                                                                         ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.996 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.505     ; 2.489      ;
; -1.773 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.505     ; 2.266      ;
; -1.734 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.505     ; 2.227      ;
; -1.733 ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.505     ; 2.226      ;
; -1.583 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.505     ; 2.076      ;
; -1.545 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 2.495      ;
; -1.511 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.505     ; 2.004      ;
; -1.481 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.505     ; 1.974      ;
; -1.417 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 2.367      ;
; -1.307 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.081     ; 2.224      ;
; -1.292 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.081     ; 2.209      ;
; -1.283 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 2.233      ;
; -1.200 ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 2.150      ;
; -1.190 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.081     ; 2.107      ;
; -1.155 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 2.105      ;
; -1.132 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 2.082      ;
; -0.991 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.241      ; 2.230      ;
; -0.976 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.241      ; 2.215      ;
; -0.848 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.241      ; 2.087      ;
; -0.740 ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.241      ; 1.979      ;
; -0.685 ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 1.635      ;
; -0.660 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.081     ; 1.577      ;
; -0.576 ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.081     ; 1.493      ;
; -0.551 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 1.501      ;
; -0.540 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.081     ; 1.457      ;
; -0.535 ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.048     ; 1.485      ;
; -0.235 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.241      ; 1.474      ;
; 0.190  ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.043     ; 0.765      ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'clock_module:inst|clock_counter:cc|CLOCK_2'                                                                                                                                         ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.992 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.504     ; 2.486      ;
; -1.859 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.504     ; 2.353      ;
; -1.775 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.504     ; 2.269      ;
; -1.731 ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.504     ; 2.225      ;
; -1.642 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.504     ; 2.136      ;
; -1.579 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.504     ; 2.073      ;
; -1.550 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.048     ; 2.500      ;
; -1.482 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.504     ; 1.976      ;
; -1.417 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.048     ; 2.367      ;
; -1.415 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.048     ; 2.365      ;
; -1.305 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.080     ; 2.223      ;
; -1.286 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.080     ; 2.204      ;
; -1.282 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.048     ; 2.232      ;
; -1.201 ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.048     ; 2.151      ;
; -1.189 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.080     ; 2.107      ;
; -1.137 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.048     ; 2.087      ;
; -1.018 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.221      ; 2.237      ;
; -0.999 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.221      ; 2.218      ;
; -0.882 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.080     ; 1.800      ;
; -0.864 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.221      ; 2.083      ;
; -0.759 ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.221      ; 1.978      ;
; -0.687 ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.048     ; 1.637      ;
; -0.664 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.080     ; 1.582      ;
; -0.654 ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.048     ; 1.604      ;
; -0.584 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.221      ; 1.803      ;
; -0.572 ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.080     ; 1.490      ;
; -0.548 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.048     ; 1.498      ;
; 0.190  ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.043     ; 0.765      ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SW[4]'                                                                                                                                                     ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.728 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.082     ; 2.644      ;
; -1.726 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.082     ; 2.642      ;
; -1.684 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.075     ; 2.607      ;
; -1.638 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.075     ; 2.561      ;
; -1.629 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.546      ;
; -1.594 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 1.000        ; -0.082     ; 2.510      ;
; -1.540 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.075     ; 2.463      ;
; -1.538 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.455      ;
; -1.511 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.076     ; 2.433      ;
; -1.508 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.425      ;
; -1.497 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.414      ;
; -1.496 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.084     ; 2.410      ;
; -1.495 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.412      ;
; -1.478 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.395      ;
; -1.475 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.075     ; 2.398      ;
; -1.464 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[10] ; SW[4]        ; SW[4]       ; 1.000        ; -0.082     ; 2.380      ;
; -1.462 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[11] ; SW[4]        ; SW[4]       ; 1.000        ; -0.082     ; 2.378      ;
; -1.446 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 1.000        ; 0.332      ; 2.776      ;
; -1.440 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.084     ; 2.354      ;
; -1.432 ; clock_module:inst|clock_counter:cc|main_counter[11] ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.075     ; 2.355      ;
; -1.429 ; clock_module:inst|clock_counter:cc|main_counter[12] ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.506     ; 1.921      ;
; -1.418 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.335      ;
; -1.418 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.335      ;
; -1.418 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.335      ;
; -1.418 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.335      ;
; -1.418 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.335      ;
; -1.418 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.335      ;
; -1.418 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.335      ;
; -1.418 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.335      ;
; -1.418 ; clock_module:inst|clock_counter:cc|main_counter[8]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.075     ; 2.341      ;
; -1.409 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.326      ;
; -1.409 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.326      ;
; -1.409 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.326      ;
; -1.409 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.326      ;
; -1.409 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.326      ;
; -1.409 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.326      ;
; -1.409 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.326      ;
; -1.409 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.326      ;
; -1.407 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.324      ;
; -1.406 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.323      ;
; -1.404 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.321      ;
; -1.404 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.321      ;
; -1.404 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.321      ;
; -1.404 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.321      ;
; -1.404 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.321      ;
; -1.404 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.321      ;
; -1.404 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.321      ;
; -1.404 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.321      ;
; -1.401 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.075     ; 2.324      ;
; -1.399 ; clock_module:inst|clock_counter:cc|main_counter[12] ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.512     ; 1.885      ;
; -1.397 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.084     ; 2.311      ;
; -1.393 ; clock_module:inst|clock_counter:cc|main_counter[15] ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.075     ; 2.316      ;
; -1.386 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.084     ; 2.300      ;
; -1.381 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.298      ;
; -1.381 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.298      ;
; -1.381 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.298      ;
; -1.381 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.298      ;
; -1.381 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.298      ;
; -1.381 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.298      ;
; -1.381 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.298      ;
; -1.381 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.298      ;
; -1.377 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.294      ;
; -1.365 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[11] ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.282      ;
; -1.363 ; clock_module:inst|clock_counter:cc|main_counter[6]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.280      ;
; -1.363 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.280      ;
; -1.358 ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.084     ; 2.272      ;
; -1.344 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.261      ;
; -1.334 ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.084     ; 2.248      ;
; -1.332 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[8]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.082     ; 2.248      ;
; -1.330 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[9]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.082     ; 2.246      ;
; -1.313 ; clock_module:inst|clock_counter:cc|main_counter[14] ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.075     ; 2.236      ;
; -1.305 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.222      ;
; -1.305 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.222      ;
; -1.305 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.222      ;
; -1.305 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.222      ;
; -1.305 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.222      ;
; -1.305 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.222      ;
; -1.305 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.222      ;
; -1.305 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.222      ;
; -1.301 ; clock_module:inst|clock_counter:cc|main_counter[9]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.075     ; 2.224      ;
; -1.295 ; clock_module:inst|clock_counter:cc|main_counter[13] ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.075     ; 2.218      ;
; -1.294 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.211      ;
; -1.294 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.211      ;
; -1.294 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.211      ;
; -1.294 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.211      ;
; -1.294 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.211      ;
; -1.294 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.211      ;
; -1.294 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.211      ;
; -1.294 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.211      ;
; -1.276 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.193      ;
; -1.276 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.193      ;
; -1.276 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.193      ;
; -1.276 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.193      ;
; -1.276 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.193      ;
; -1.276 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.193      ;
; -1.276 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.193      ;
; -1.276 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.193      ;
; -1.276 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.193      ;
; -1.275 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 1.000        ; -0.081     ; 2.192      ;
; -1.274 ; clock_module:inst|clock_counter:cc|main_out         ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.080     ; 2.192      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'SW[2]'                                                                                         ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -0.257 ; counter:inst3|temp[0] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.080     ; 1.175      ;
; -0.255 ; counter:inst4|temp[0] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.079     ; 1.174      ;
; -0.236 ; counter:inst4|temp[1] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.079     ; 1.155      ;
; -0.216 ; counter:inst3|temp[1] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.080     ; 1.134      ;
; -0.206 ; counter:inst4|temp[2] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.079     ; 1.125      ;
; -0.185 ; counter:inst3|temp[2] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.080     ; 1.103      ;
; 0.061  ; counter:inst4|temp[2] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.079     ; 0.858      ;
; 0.070  ; counter:inst4|temp[1] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.079     ; 0.849      ;
; 0.082  ; counter:inst3|temp[2] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.080     ; 0.836      ;
; 0.085  ; counter:inst3|temp[0] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.080     ; 0.833      ;
; 0.086  ; counter:inst4|temp[0] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.079     ; 0.833      ;
; 0.091  ; counter:inst3|temp[1] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.080     ; 0.827      ;
; 0.153  ; counter:inst3|temp[1] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; counter:inst3|temp[2] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.080     ; 0.765      ;
; 0.153  ; counter:inst3|temp[0] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.080     ; 0.765      ;
; 0.154  ; counter:inst4|temp[1] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; counter:inst4|temp[2] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.079     ; 0.765      ;
; 0.154  ; counter:inst4|temp[0] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.079     ; 0.765      ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SW[2]'                                                                                         ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.403 ; counter:inst3|temp[1] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; counter:inst3|temp[2] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.080      ; 0.669      ;
; 0.404 ; counter:inst4|temp[1] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.079      ; 0.669      ;
; 0.404 ; counter:inst4|temp[2] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.079      ; 0.669      ;
; 0.408 ; counter:inst3|temp[0] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.080      ; 0.674      ;
; 0.409 ; counter:inst4|temp[0] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.079      ; 0.674      ;
; 0.450 ; counter:inst3|temp[0] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.080      ; 0.716      ;
; 0.451 ; counter:inst4|temp[0] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.079      ; 0.716      ;
; 0.452 ; counter:inst3|temp[2] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.080      ; 0.718      ;
; 0.460 ; counter:inst3|temp[1] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.080      ; 0.726      ;
; 0.475 ; counter:inst4|temp[2] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.079      ; 0.740      ;
; 0.484 ; counter:inst4|temp[1] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.079      ; 0.749      ;
; 0.667 ; counter:inst3|temp[0] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.080      ; 0.933      ;
; 0.668 ; counter:inst3|temp[2] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.080      ; 0.934      ;
; 0.668 ; counter:inst4|temp[0] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.079      ; 0.933      ;
; 0.671 ; counter:inst3|temp[1] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.080      ; 0.937      ;
; 0.692 ; counter:inst4|temp[2] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.079      ; 0.957      ;
; 0.694 ; counter:inst4|temp[1] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.079      ; 0.959      ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'SW[4]'                                                                                                                                                     ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.407 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[0]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.674      ;
; 0.425 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.692      ;
; 0.427 ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.694      ;
; 0.557 ; clock_module:inst|clock_counter:cc|main_counter[15] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.512      ; 1.255      ;
; 0.557 ; clock_module:inst|clock_counter:cc|main_counter[11] ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.512      ; 1.255      ;
; 0.639 ; clock_module:inst|clock_counter:cc|main_counter[12] ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.098      ; 0.923      ;
; 0.640 ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.907      ;
; 0.640 ; clock_module:inst|clock_counter:cc|main_counter[16] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.098      ; 0.924      ;
; 0.641 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.908      ;
; 0.642 ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.909      ;
; 0.643 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.910      ;
; 0.644 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.911      ;
; 0.644 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.911      ;
; 0.645 ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.912      ;
; 0.646 ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.913      ;
; 0.647 ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.914      ;
; 0.648 ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.915      ;
; 0.648 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.915      ;
; 0.655 ; clock_module:inst|clock_counter:cc|main_counter[14] ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; clock_module:inst|clock_counter:cc|main_counter[6]  ; clock_module:inst|clock_counter:cc|main_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.922      ;
; 0.655 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.922      ;
; 0.656 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.923      ;
; 0.657 ; clock_module:inst|clock_counter:cc|main_counter[7]  ; clock_module:inst|clock_counter:cc|main_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.924      ;
; 0.658 ; clock_module:inst|clock_counter:cc|main_counter[10] ; clock_module:inst|clock_counter:cc|main_counter[10] ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.925      ;
; 0.658 ; clock_module:inst|clock_counter:cc|main_counter[8]  ; clock_module:inst|clock_counter:cc|main_counter[8]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.925      ;
; 0.659 ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.926      ;
; 0.659 ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.926      ;
; 0.660 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.927      ;
; 0.660 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.927      ;
; 0.661 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; clock_module:inst|clock_counter:cc|main_counter[15] ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; clock_module:inst|clock_counter:cc|main_counter[13] ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; clock_module:inst|clock_counter:cc|main_counter[11] ; clock_module:inst|clock_counter:cc|main_counter[11] ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.928      ;
; 0.661 ; clock_module:inst|clock_counter:cc|main_counter[9]  ; clock_module:inst|clock_counter:cc|main_counter[9]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.928      ;
; 0.663 ; clock_module:inst|clock_counter:cc|main_counter[14] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.512      ; 1.361      ;
; 0.665 ; clock_module:inst|clock_counter:cc|main_counter[10] ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.512      ; 1.363      ;
; 0.673 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.940      ;
; 0.677 ; clock_module:inst|clock_counter:cc|main_out         ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 0.944      ;
; 0.683 ; clock_module:inst|clock_counter:cc|main_counter[13] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.512      ; 1.381      ;
; 0.683 ; clock_module:inst|clock_counter:cc|main_counter[9]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.512      ; 1.381      ;
; 0.791 ; clock_module:inst|clock_counter:cc|main_counter[8]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.512      ; 1.489      ;
; 0.805 ; clock_module:inst|clock_counter:cc|main_counter[7]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.512      ; 1.503      ;
; 0.809 ; clock_module:inst|clock_counter:cc|main_counter[11] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.512      ; 1.507      ;
; 0.828 ; clock_module:inst|clock_counter:cc|main_out         ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.082      ; 1.096      ;
; 0.888 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.080      ; 1.154      ;
; 0.915 ; clock_module:inst|clock_counter:cc|main_counter[6]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.512      ; 1.613      ;
; 0.917 ; clock_module:inst|clock_counter:cc|main_counter[10] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.512      ; 1.615      ;
; 0.934 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.512      ; 1.632      ;
; 0.935 ; clock_module:inst|clock_counter:cc|main_counter[9]  ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.512      ; 1.633      ;
; 0.958 ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.225      ;
; 0.959 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.226      ;
; 0.960 ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.227      ;
; 0.961 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.228      ;
; 0.962 ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.229      ;
; 0.970 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.237      ;
; 0.971 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.238      ;
; 0.971 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.238      ;
; 0.972 ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.239      ;
; 0.973 ; clock_module:inst|clock_counter:cc|main_counter[6]  ; clock_module:inst|clock_counter:cc|main_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; clock_module:inst|clock_counter:cc|main_counter[14] ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.240      ;
; 0.973 ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.240      ;
; 0.974 ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.241      ;
; 0.975 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_module:inst|clock_counter:cc|main_counter[10] ; clock_module:inst|clock_counter:cc|main_counter[11] ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_module:inst|clock_counter:cc|main_counter[8]  ; clock_module:inst|clock_counter:cc|main_counter[9]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.242      ;
; 0.975 ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.242      ;
; 0.976 ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.243      ;
; 0.976 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.243      ;
; 0.977 ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.244      ;
; 0.978 ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.245      ;
; 0.979 ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.246      ;
; 0.980 ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.247      ;
; 0.984 ; clock_module:inst|clock_counter:cc|main_counter[7]  ; clock_module:inst|clock_counter:cc|main_counter[8]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.251      ;
; 0.986 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.253      ;
; 0.987 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.254      ;
; 0.987 ; clock_module:inst|clock_counter:cc|main_out         ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.254      ;
; 0.988 ; clock_module:inst|clock_counter:cc|main_counter[13] ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.255      ;
; 0.988 ; clock_module:inst|clock_counter:cc|main_counter[9]  ; clock_module:inst|clock_counter:cc|main_counter[10] ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.255      ;
; 0.989 ; clock_module:inst|clock_counter:cc|main_counter[7]  ; clock_module:inst|clock_counter:cc|main_counter[9]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.256      ;
; 0.991 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.258      ;
; 0.992 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.259      ;
; 0.992 ; clock_module:inst|clock_counter:cc|main_out         ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.259      ;
; 0.993 ; clock_module:inst|clock_counter:cc|main_counter[11] ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; clock_module:inst|clock_counter:cc|main_counter[13] ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.260      ;
; 0.993 ; clock_module:inst|clock_counter:cc|main_counter[9]  ; clock_module:inst|clock_counter:cc|main_counter[11] ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.260      ;
; 1.041 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.512      ; 1.739      ;
; 1.043 ; clock_module:inst|clock_counter:cc|main_counter[8]  ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.512      ; 1.741      ;
; 1.057 ; clock_module:inst|clock_counter:cc|main_counter[7]  ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.512      ; 1.755      ;
; 1.060 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.512      ; 1.758      ;
; 1.079 ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.346      ;
; 1.080 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.347      ;
; 1.081 ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.348      ;
; 1.082 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.349      ;
; 1.083 ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.350      ;
; 1.084 ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.081      ; 1.351      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_module:inst|clock_counter:cc|CLOCK_1'                                                                                                                                         ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.445 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.043      ; 0.674      ;
; 0.575 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.505      ; 1.266      ;
; 0.890 ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.505      ; 1.581      ;
; 0.976 ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.081      ; 1.243      ;
; 0.992 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.081      ; 1.259      ;
; 0.995 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.505      ; 1.686      ;
; 1.001 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.505      ; 1.692      ;
; 1.013 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.247      ;
; 1.013 ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.247      ;
; 1.099 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.081      ; 1.366      ;
; 1.126 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.505      ; 1.817      ;
; 1.143 ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.377      ;
; 1.330 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.564      ;
; 1.413 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.081      ; 1.680      ;
; 1.436 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.081      ; 1.703      ;
; 1.455 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.689      ;
; 1.455 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.689      ;
; 1.469 ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.703      ;
; 1.544 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.081      ; 1.811      ;
; 1.580 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.814      ;
; 1.630 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.241     ; 1.575      ;
; 1.630 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.241     ; 1.575      ;
; 1.705 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.048      ; 1.939      ;
; 1.737 ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.241     ; 1.682      ;
; 1.738 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.241     ; 1.683      ;
; 1.738 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.241     ; 1.683      ;
; 1.880 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.241     ; 1.825      ;
; 1.988 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.241     ; 1.933      ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'clock_module:inst|clock_counter:cc|CLOCK_2'                                                                                                                                         ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.445 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.043      ; 0.674      ;
; 0.820 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.504      ; 1.510      ;
; 0.890 ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.504      ; 1.580      ;
; 0.975 ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.080      ; 1.241      ;
; 1.000 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.504      ; 1.690      ;
; 1.000 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.504      ; 1.690      ;
; 1.013 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.048      ; 1.247      ;
; 1.104 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.080      ; 1.370      ;
; 1.127 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.504      ; 1.817      ;
; 1.137 ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.048      ; 1.371      ;
; 1.144 ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.048      ; 1.378      ;
; 1.236 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.080      ; 1.502      ;
; 1.415 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.080      ; 1.681      ;
; 1.437 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.080      ; 1.703      ;
; 1.453 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.048      ; 1.687      ;
; 1.458 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.048      ; 1.692      ;
; 1.470 ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.048      ; 1.704      ;
; 1.542 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.080      ; 1.808      ;
; 1.580 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.048      ; 1.814      ;
; 1.580 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.048      ; 1.814      ;
; 1.613 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.221     ; 1.578      ;
; 1.707 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.048      ; 1.941      ;
; 1.717 ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.221     ; 1.682      ;
; 1.718 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.221     ; 1.683      ;
; 1.735 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.221     ; 1.700      ;
; 1.840 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.221     ; 1.805      ;
; 1.862 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.221     ; 1.827      ;
; 1.967 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.221     ; 1.932      ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                         ;
+------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                 ; Note                                                          ;
+------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
; 384.17 MHz ; 384.17 MHz      ; clock_module:inst|clock_counter:cc|CLOCK_1 ;                                                               ;
; 384.32 MHz ; 384.32 MHz      ; clock_module:inst|clock_counter:cc|CLOCK_2 ;                                                               ;
; 406.17 MHz ; 250.0 MHz       ; SW[4]                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 885.74 MHz ; 250.0 MHz       ; SW[2]                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clock_module:inst|clock_counter:cc|CLOCK_1 ; -1.603 ; -6.709        ;
; clock_module:inst|clock_counter:cc|CLOCK_2 ; -1.602 ; -7.126        ;
; SW[4]                                      ; -1.462 ; -39.353       ;
; SW[2]                                      ; -0.129 ; -0.612        ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; SW[2]                                      ; 0.352 ; 0.000         ;
; SW[4]                                      ; 0.365 ; 0.000         ;
; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.398 ; 0.000         ;
; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.398 ; 0.000         ;
+--------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; SW[4]                                      ; -3.000 ; -49.260       ;
; SW[2]                                      ; -3.000 ; -10.710       ;
; clock_module:inst|clock_counter:cc|CLOCK_1 ; -1.285 ; -8.995        ;
; clock_module:inst|clock_counter:cc|CLOCK_2 ; -1.285 ; -8.995        ;
+--------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_module:inst|clock_counter:cc|CLOCK_1'                                                                                                                                          ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.603 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.372     ; 2.230      ;
; -1.407 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.372     ; 2.034      ;
; -1.372 ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.372     ; 1.999      ;
; -1.368 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.372     ; 1.995      ;
; -1.280 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.045     ; 2.234      ;
; -1.232 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.372     ; 1.859      ;
; -1.172 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.372     ; 1.799      ;
; -1.168 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.045     ; 2.122      ;
; -1.155 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.372     ; 1.782      ;
; -1.070 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.072     ; 1.997      ;
; -1.049 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.072     ; 1.976      ;
; -1.045 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.045     ; 1.999      ;
; -0.978 ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.045     ; 1.932      ;
; -0.972 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.072     ; 1.899      ;
; -0.933 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.045     ; 1.887      ;
; -0.909 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.045     ; 1.863      ;
; -0.870 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.132      ; 2.001      ;
; -0.849 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.132      ; 1.980      ;
; -0.737 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.132      ; 1.868      ;
; -0.655 ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.132      ; 1.786      ;
; -0.518 ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.045     ; 1.472      ;
; -0.501 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.072     ; 1.428      ;
; -0.418 ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.072     ; 1.345      ;
; -0.397 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.045     ; 1.351      ;
; -0.387 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.072     ; 1.314      ;
; -0.386 ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.045     ; 1.340      ;
; -0.196 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.132      ; 1.327      ;
; 0.277  ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.039     ; 0.683      ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'clock_module:inst|clock_counter:cc|CLOCK_2'                                                                                                                                          ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -1.602 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.375     ; 2.226      ;
; -1.486 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.375     ; 2.110      ;
; -1.412 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.375     ; 2.036      ;
; -1.374 ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.375     ; 1.998      ;
; -1.296 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.375     ; 1.920      ;
; -1.283 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.043     ; 2.239      ;
; -1.231 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.375     ; 1.855      ;
; -1.167 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.043     ; 2.123      ;
; -1.164 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.043     ; 2.120      ;
; -1.160 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.375     ; 1.784      ;
; -1.068 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.072     ; 1.995      ;
; -1.048 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.043     ; 2.004      ;
; -1.043 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.072     ; 1.970      ;
; -0.978 ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.043     ; 1.934      ;
; -0.972 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.072     ; 1.899      ;
; -0.912 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.043     ; 1.868      ;
; -0.892 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.117      ; 2.008      ;
; -0.867 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.117      ; 1.983      ;
; -0.748 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.117      ; 1.864      ;
; -0.696 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.072     ; 1.623      ;
; -0.669 ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.117      ; 1.785      ;
; -0.518 ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.043     ; 1.474      ;
; -0.511 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.117      ; 1.627      ;
; -0.505 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.072     ; 1.432      ;
; -0.498 ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.043     ; 1.454      ;
; -0.415 ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.072     ; 1.342      ;
; -0.394 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.043     ; 1.350      ;
; 0.277  ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.039     ; 0.683      ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SW[4]'                                                                                                                                                      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.462 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.388      ;
; -1.433 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.359      ;
; -1.427 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.068     ; 2.358      ;
; -1.387 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.068     ; 2.318      ;
; -1.343 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.269      ;
; -1.317 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.243      ;
; -1.302 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.068     ; 2.233      ;
; -1.298 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.075     ; 2.222      ;
; -1.264 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.190      ;
; -1.261 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.068     ; 2.192      ;
; -1.253 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.068     ; 2.184      ;
; -1.246 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.172      ;
; -1.231 ; clock_module:inst|clock_counter:cc|main_counter[12] ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.463     ; 1.767      ;
; -1.230 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[10] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.156      ;
; -1.227 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.153      ;
; -1.225 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.151      ;
; -1.211 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.075     ; 2.135      ;
; -1.209 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.068     ; 2.140      ;
; -1.208 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.075     ; 2.132      ;
; -1.204 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.131      ;
; -1.204 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.131      ;
; -1.204 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.131      ;
; -1.204 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.131      ;
; -1.204 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.131      ;
; -1.204 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.131      ;
; -1.204 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.131      ;
; -1.204 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.131      ;
; -1.201 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[11] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.127      ;
; -1.199 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.075     ; 2.123      ;
; -1.198 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 1.000        ; 0.307      ; 2.504      ;
; -1.198 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.124      ;
; -1.196 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.123      ;
; -1.196 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.123      ;
; -1.196 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.123      ;
; -1.196 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.123      ;
; -1.196 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.123      ;
; -1.196 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.123      ;
; -1.196 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.123      ;
; -1.196 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.123      ;
; -1.194 ; clock_module:inst|clock_counter:cc|main_counter[15] ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.068     ; 2.125      ;
; -1.191 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.118      ;
; -1.191 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.118      ;
; -1.191 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.118      ;
; -1.191 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.118      ;
; -1.191 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.118      ;
; -1.191 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.118      ;
; -1.191 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.118      ;
; -1.191 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.118      ;
; -1.179 ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.075     ; 2.103      ;
; -1.178 ; clock_module:inst|clock_counter:cc|main_counter[11] ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.068     ; 2.109      ;
; -1.164 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.091      ;
; -1.164 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.091      ;
; -1.164 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.091      ;
; -1.164 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.091      ;
; -1.164 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.091      ;
; -1.164 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.091      ;
; -1.164 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.091      ;
; -1.164 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.091      ;
; -1.162 ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.075     ; 2.086      ;
; -1.160 ; clock_module:inst|clock_counter:cc|main_counter[8]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.068     ; 2.091      ;
; -1.157 ; clock_module:inst|clock_counter:cc|main_counter[12] ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.468     ; 1.688      ;
; -1.149 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.075      ;
; -1.148 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.074      ;
; -1.131 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.057      ;
; -1.114 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[8]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.040      ;
; -1.111 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[11] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.037      ;
; -1.109 ; clock_module:inst|clock_counter:cc|main_counter[6]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.035      ;
; -1.109 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.035      ;
; -1.101 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.028      ;
; -1.101 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.028      ;
; -1.101 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.028      ;
; -1.101 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.028      ;
; -1.101 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.028      ;
; -1.101 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.028      ;
; -1.101 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.028      ;
; -1.101 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.028      ;
; -1.092 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.019      ;
; -1.092 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.019      ;
; -1.092 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.019      ;
; -1.092 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.019      ;
; -1.092 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.019      ;
; -1.092 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.019      ;
; -1.092 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.019      ;
; -1.092 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.019      ;
; -1.085 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[9]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.011      ;
; -1.083 ; clock_module:inst|clock_counter:cc|main_counter[14] ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.068     ; 2.014      ;
; -1.080 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.073     ; 2.006      ;
; -1.078 ; clock_module:inst|clock_counter:cc|main_counter[13] ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.068     ; 2.009      ;
; -1.077 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.004      ;
; -1.077 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.004      ;
; -1.077 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.004      ;
; -1.077 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.004      ;
; -1.077 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.004      ;
; -1.077 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.004      ;
; -1.077 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.004      ;
; -1.077 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 2.004      ;
; -1.072 ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 1.999      ;
; -1.072 ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 1.999      ;
; -1.072 ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 1.999      ;
; -1.072 ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.072     ; 1.999      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'SW[2]'                                                                                          ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; -0.129 ; counter:inst3|temp[0] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.074     ; 1.054      ;
; -0.126 ; counter:inst4|temp[0] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.072     ; 1.053      ;
; -0.115 ; counter:inst4|temp[1] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.072     ; 1.042      ;
; -0.098 ; counter:inst3|temp[1] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.074     ; 1.023      ;
; -0.081 ; counter:inst4|temp[2] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.072     ; 1.008      ;
; -0.063 ; counter:inst3|temp[2] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.074     ; 0.988      ;
; 0.148  ; counter:inst4|temp[2] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.072     ; 0.779      ;
; 0.164  ; counter:inst4|temp[1] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.072     ; 0.763      ;
; 0.165  ; counter:inst3|temp[2] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.074     ; 0.760      ;
; 0.168  ; counter:inst3|temp[0] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.074     ; 0.757      ;
; 0.170  ; counter:inst4|temp[0] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.072     ; 0.757      ;
; 0.182  ; counter:inst3|temp[1] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.074     ; 0.743      ;
; 0.242  ; counter:inst3|temp[1] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; counter:inst3|temp[2] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.074     ; 0.683      ;
; 0.242  ; counter:inst3|temp[0] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.074     ; 0.683      ;
; 0.244  ; counter:inst4|temp[1] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; counter:inst4|temp[2] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.072     ; 0.683      ;
; 0.244  ; counter:inst4|temp[0] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.072     ; 0.683      ;
+--------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SW[2]'                                                                                          ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.352 ; counter:inst3|temp[1] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.074      ; 0.597      ;
; 0.352 ; counter:inst3|temp[2] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.074      ; 0.597      ;
; 0.354 ; counter:inst4|temp[1] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; counter:inst4|temp[2] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.072      ; 0.597      ;
; 0.363 ; counter:inst3|temp[0] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.074      ; 0.608      ;
; 0.365 ; counter:inst4|temp[0] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.072      ; 0.608      ;
; 0.405 ; counter:inst3|temp[0] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.074      ; 0.650      ;
; 0.407 ; counter:inst4|temp[0] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.072      ; 0.650      ;
; 0.408 ; counter:inst3|temp[2] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.074      ; 0.653      ;
; 0.422 ; counter:inst3|temp[1] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.074      ; 0.667      ;
; 0.428 ; counter:inst4|temp[2] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.072      ; 0.671      ;
; 0.443 ; counter:inst4|temp[1] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.072      ; 0.686      ;
; 0.607 ; counter:inst3|temp[2] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.074      ; 0.852      ;
; 0.607 ; counter:inst3|temp[0] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.074      ; 0.852      ;
; 0.609 ; counter:inst4|temp[0] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.072      ; 0.852      ;
; 0.612 ; counter:inst3|temp[1] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.074      ; 0.857      ;
; 0.628 ; counter:inst4|temp[2] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.072      ; 0.871      ;
; 0.632 ; counter:inst4|temp[1] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.072      ; 0.875      ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'SW[4]'                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.365 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[0]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.608      ;
; 0.385 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.628      ;
; 0.387 ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.630      ;
; 0.496 ; clock_module:inst|clock_counter:cc|main_counter[15] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.468      ; 1.135      ;
; 0.497 ; clock_module:inst|clock_counter:cc|main_counter[11] ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.468      ; 1.136      ;
; 0.584 ; clock_module:inst|clock_counter:cc|main_counter[16] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.088      ; 0.843      ;
; 0.584 ; clock_module:inst|clock_counter:cc|main_counter[12] ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.088      ; 0.843      ;
; 0.585 ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.828      ;
; 0.586 ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.829      ;
; 0.587 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.830      ;
; 0.588 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.831      ;
; 0.588 ; clock_module:inst|clock_counter:cc|main_counter[14] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.468      ; 1.227      ;
; 0.589 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.832      ;
; 0.590 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.833      ;
; 0.591 ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.834      ;
; 0.591 ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.834      ;
; 0.592 ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.835      ;
; 0.592 ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.835      ;
; 0.593 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.836      ;
; 0.593 ; clock_module:inst|clock_counter:cc|main_counter[10] ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.468      ; 1.232      ;
; 0.598 ; clock_module:inst|clock_counter:cc|main_counter[14] ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; clock_module:inst|clock_counter:cc|main_counter[6]  ; clock_module:inst|clock_counter:cc|main_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 0.842      ;
; 0.598 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 0.842      ;
; 0.600 ; clock_module:inst|clock_counter:cc|main_counter[7]  ; clock_module:inst|clock_counter:cc|main_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 0.844      ;
; 0.600 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 0.844      ;
; 0.602 ; clock_module:inst|clock_counter:cc|main_counter[10] ; clock_module:inst|clock_counter:cc|main_counter[10] ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 0.846      ;
; 0.602 ; clock_module:inst|clock_counter:cc|main_counter[8]  ; clock_module:inst|clock_counter:cc|main_counter[8]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 0.846      ;
; 0.603 ; clock_module:inst|clock_counter:cc|main_counter[15] ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 0.847      ;
; 0.603 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 0.847      ;
; 0.604 ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.847      ;
; 0.604 ; clock_module:inst|clock_counter:cc|main_counter[13] ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; clock_module:inst|clock_counter:cc|main_counter[11] ; clock_module:inst|clock_counter:cc|main_counter[11] ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 0.848      ;
; 0.604 ; clock_module:inst|clock_counter:cc|main_counter[9]  ; clock_module:inst|clock_counter:cc|main_counter[9]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 0.848      ;
; 0.605 ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.848      ;
; 0.607 ; clock_module:inst|clock_counter:cc|main_counter[13] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.468      ; 1.246      ;
; 0.607 ; clock_module:inst|clock_counter:cc|main_counter[9]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.468      ; 1.246      ;
; 0.609 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.852      ;
; 0.617 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 0.861      ;
; 0.623 ; clock_module:inst|clock_counter:cc|main_out         ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 0.866      ;
; 0.703 ; clock_module:inst|clock_counter:cc|main_counter[8]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.468      ; 1.342      ;
; 0.713 ; clock_module:inst|clock_counter:cc|main_counter[7]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.468      ; 1.352      ;
; 0.717 ; clock_module:inst|clock_counter:cc|main_counter[11] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.468      ; 1.356      ;
; 0.762 ; clock_module:inst|clock_counter:cc|main_out         ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.006      ;
; 0.805 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.048      ;
; 0.808 ; clock_module:inst|clock_counter:cc|main_counter[6]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.468      ; 1.447      ;
; 0.813 ; clock_module:inst|clock_counter:cc|main_counter[10] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.468      ; 1.452      ;
; 0.826 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.468      ; 1.465      ;
; 0.827 ; clock_module:inst|clock_counter:cc|main_counter[9]  ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.468      ; 1.466      ;
; 0.871 ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.114      ;
; 0.872 ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.115      ;
; 0.873 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.116      ;
; 0.876 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.119      ;
; 0.877 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.120      ;
; 0.877 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.120      ;
; 0.878 ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.121      ;
; 0.878 ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.121      ;
; 0.879 ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.122      ;
; 0.880 ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.123      ;
; 0.880 ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.123      ;
; 0.881 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.124      ;
; 0.884 ; clock_module:inst|clock_counter:cc|main_counter[6]  ; clock_module:inst|clock_counter:cc|main_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; clock_module:inst|clock_counter:cc|main_counter[14] ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.128      ;
; 0.884 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.128      ;
; 0.887 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.131      ;
; 0.888 ; clock_module:inst|clock_counter:cc|main_counter[7]  ; clock_module:inst|clock_counter:cc|main_counter[8]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.132      ;
; 0.888 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.131      ;
; 0.888 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.131      ;
; 0.889 ; clock_module:inst|clock_counter:cc|main_counter[10] ; clock_module:inst|clock_counter:cc|main_counter[11] ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; clock_module:inst|clock_counter:cc|main_counter[8]  ; clock_module:inst|clock_counter:cc|main_counter[9]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.133      ;
; 0.889 ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.132      ;
; 0.890 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.134      ;
; 0.890 ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.133      ;
; 0.891 ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.135      ;
; 0.891 ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clock_module:inst|clock_counter:cc|main_out         ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.134      ;
; 0.891 ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.134      ;
; 0.892 ; clock_module:inst|clock_counter:cc|main_counter[13] ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.136      ;
; 0.892 ; clock_module:inst|clock_counter:cc|main_counter[9]  ; clock_module:inst|clock_counter:cc|main_counter[10] ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.136      ;
; 0.899 ; clock_module:inst|clock_counter:cc|main_counter[7]  ; clock_module:inst|clock_counter:cc|main_counter[9]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.143      ;
; 0.901 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.145      ;
; 0.902 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.146      ;
; 0.902 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.146      ;
; 0.902 ; clock_module:inst|clock_counter:cc|main_out         ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.145      ;
; 0.903 ; clock_module:inst|clock_counter:cc|main_counter[11] ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; clock_module:inst|clock_counter:cc|main_counter[13] ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.147      ;
; 0.903 ; clock_module:inst|clock_counter:cc|main_counter[9]  ; clock_module:inst|clock_counter:cc|main_counter[11] ; SW[4]        ; SW[4]       ; 0.000        ; 0.073      ; 1.147      ;
; 0.918 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.468      ; 1.557      ;
; 0.923 ; clock_module:inst|clock_counter:cc|main_counter[8]  ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.468      ; 1.562      ;
; 0.933 ; clock_module:inst|clock_counter:cc|main_counter[7]  ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.468      ; 1.572      ;
; 0.936 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.468      ; 1.575      ;
; 0.970 ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.213      ;
; 0.971 ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.214      ;
; 0.972 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.215      ;
; 0.976 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.219      ;
; 0.977 ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.220      ;
; 0.981 ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.072      ; 1.224      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_module:inst|clock_counter:cc|CLOCK_1'                                                                                                                                          ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.398 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.039      ; 0.608      ;
; 0.613 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.372      ; 1.156      ;
; 0.890 ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.072      ; 1.133      ;
; 0.892 ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.372      ; 1.435      ;
; 0.906 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.072      ; 1.149      ;
; 0.919 ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.045      ; 1.135      ;
; 0.921 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.045      ; 1.137      ;
; 0.989 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.372      ; 1.532      ;
; 0.992 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.372      ; 1.535      ;
; 1.002 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.072      ; 1.245      ;
; 1.039 ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.045      ; 1.255      ;
; 1.098 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.372      ; 1.641      ;
; 1.208 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.045      ; 1.424      ;
; 1.287 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.072      ; 1.530      ;
; 1.300 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.072      ; 1.543      ;
; 1.314 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.045      ; 1.530      ;
; 1.314 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.045      ; 1.530      ;
; 1.331 ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.045      ; 1.547      ;
; 1.393 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.132     ; 1.432      ;
; 1.393 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.132     ; 1.432      ;
; 1.396 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.072      ; 1.639      ;
; 1.431 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.045      ; 1.647      ;
; 1.489 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.132     ; 1.528      ;
; 1.489 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.132     ; 1.528      ;
; 1.493 ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.132     ; 1.532      ;
; 1.537 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.045      ; 1.753      ;
; 1.616 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.132     ; 1.655      ;
; 1.712 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.132     ; 1.751      ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'clock_module:inst|clock_counter:cc|CLOCK_2'                                                                                                                                          ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.398 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.039      ; 0.608      ;
; 0.837 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.375      ; 1.383      ;
; 0.888 ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.375      ; 1.434      ;
; 0.888 ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.072      ; 1.131      ;
; 0.921 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.043      ; 1.135      ;
; 0.984 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.375      ; 1.530      ;
; 0.992 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.375      ; 1.538      ;
; 1.005 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.072      ; 1.248      ;
; 1.034 ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.043      ; 1.248      ;
; 1.042 ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.043      ; 1.256      ;
; 1.098 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.375      ; 1.644      ;
; 1.134 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.072      ; 1.377      ;
; 1.284 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.072      ; 1.527      ;
; 1.300 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.072      ; 1.543      ;
; 1.319 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.043      ; 1.533      ;
; 1.321 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.043      ; 1.535      ;
; 1.334 ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.043      ; 1.548      ;
; 1.380 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.117     ; 1.434      ;
; 1.390 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.072      ; 1.633      ;
; 1.430 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.043      ; 1.644      ;
; 1.433 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.043      ; 1.647      ;
; 1.470 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.117     ; 1.524      ;
; 1.478 ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.117     ; 1.532      ;
; 1.492 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.117     ; 1.546      ;
; 1.544 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.043      ; 1.758      ;
; 1.582 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.117     ; 1.636      ;
; 1.603 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.117     ; 1.657      ;
; 1.693 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.117     ; 1.747      ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                  ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; clock_module:inst|clock_counter:cc|CLOCK_1 ; -0.556 ; -1.581        ;
; clock_module:inst|clock_counter:cc|CLOCK_2 ; -0.552 ; -1.618        ;
; SW[4]                                      ; -0.355 ; -4.580        ;
; SW[2]                                      ; 0.384  ; 0.000         ;
+--------------------------------------------+--------+---------------+


+--------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                  ;
+--------------------------------------------+-------+---------------+
; Clock                                      ; Slack ; End Point TNS ;
+--------------------------------------------+-------+---------------+
; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.142 ; 0.000         ;
; SW[2]                                      ; 0.181 ; 0.000         ;
; SW[4]                                      ; 0.189 ; 0.000         ;
; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.208 ; 0.000         ;
+--------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+---------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                    ;
+--------------------------------------------+--------+---------------+
; Clock                                      ; Slack  ; End Point TNS ;
+--------------------------------------------+--------+---------------+
; SW[4]                                      ; -3.000 ; -41.285       ;
; SW[2]                                      ; -3.000 ; -9.801        ;
; clock_module:inst|clock_counter:cc|CLOCK_1 ; -1.000 ; -7.000        ;
; clock_module:inst|clock_counter:cc|CLOCK_2 ; -1.000 ; -7.000        ;
+--------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_module:inst|clock_counter:cc|CLOCK_1'                                                                                                                                          ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.556 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.356     ; 1.187      ;
; -0.440 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.356     ; 1.071      ;
; -0.431 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.356     ; 1.062      ;
; -0.421 ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.356     ; 1.052      ;
; -0.367 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.356     ; 0.998      ;
; -0.315 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.356     ; 0.946      ;
; -0.284 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.356     ; 0.915      ;
; -0.222 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.023     ; 1.186      ;
; -0.160 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.023     ; 1.124      ;
; -0.122 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.042     ; 1.067      ;
; -0.105 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.042     ; 1.050      ;
; -0.097 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.023     ; 1.061      ;
; -0.045 ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.023     ; 1.009      ;
; -0.039 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.042     ; 0.984      ;
; -0.035 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.023     ; 0.999      ;
; -0.033 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.023     ; 0.997      ;
; 0.143  ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.222      ; 1.066      ;
; 0.160  ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.222      ; 1.049      ;
; 0.185  ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.023     ; 0.779      ;
; 0.198  ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.042     ; 0.747      ;
; 0.205  ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.222      ; 1.004      ;
; 0.232  ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.042     ; 0.713      ;
; 0.248  ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.023     ; 0.716      ;
; 0.256  ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.042     ; 0.689      ;
; 0.258  ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.023     ; 0.706      ;
; 0.289  ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.222      ; 0.920      ;
; 0.512  ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; 0.222      ; 0.697      ;
; 0.606  ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 1.000        ; -0.022     ; 0.359      ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'clock_module:inst|clock_counter:cc|CLOCK_2'                                                                                                                                          ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; -0.552 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.356     ; 1.183      ;
; -0.483 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.356     ; 1.114      ;
; -0.441 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.356     ; 1.072      ;
; -0.419 ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.356     ; 1.050      ;
; -0.372 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.356     ; 1.003      ;
; -0.364 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.356     ; 0.995      ;
; -0.287 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.356     ; 0.918      ;
; -0.228 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.023     ; 1.192      ;
; -0.159 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.023     ; 1.123      ;
; -0.157 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.023     ; 1.121      ;
; -0.117 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.042     ; 1.062      ;
; -0.102 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.042     ; 1.047      ;
; -0.088 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.023     ; 1.052      ;
; -0.044 ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.023     ; 1.008      ;
; -0.040 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.023     ; 1.004      ;
; -0.040 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.042     ; 0.985      ;
; 0.095  ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.042     ; 0.850      ;
; 0.129  ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.213      ; 1.071      ;
; 0.144  ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.213      ; 1.056      ;
; 0.184  ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.023     ; 0.780      ;
; 0.195  ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.042     ; 0.750      ;
; 0.200  ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.213      ; 1.000      ;
; 0.206  ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.023     ; 0.758      ;
; 0.235  ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.042     ; 0.710      ;
; 0.249  ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.023     ; 0.715      ;
; 0.281  ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.213      ; 0.919      ;
; 0.350  ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; 0.213      ; 0.850      ;
; 0.606  ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 1.000        ; -0.022     ; 0.359      ;
+--------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SW[4]'                                                                                                                                                      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.355 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.037     ; 1.305      ;
; -0.345 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.290      ;
; -0.331 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.037     ; 1.281      ;
; -0.309 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.254      ;
; -0.298 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.243      ;
; -0.277 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.222      ;
; -0.277 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.037     ; 1.227      ;
; -0.266 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.037     ; 1.216      ;
; -0.257 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.037     ; 1.207      ;
; -0.249 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.194      ;
; -0.238 ; clock_module:inst|clock_counter:cc|main_counter[11] ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.037     ; 1.188      ;
; -0.234 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.179      ;
; -0.230 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.175      ;
; -0.228 ; clock_module:inst|clock_counter:cc|main_counter[8]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.037     ; 1.178      ;
; -0.227 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.172      ;
; -0.220 ; clock_module:inst|clock_counter:cc|main_counter[12] ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.240     ; 0.967      ;
; -0.219 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.164      ;
; -0.216 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.037     ; 1.166      ;
; -0.216 ; clock_module:inst|clock_counter:cc|main_counter[15] ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.037     ; 1.166      ;
; -0.209 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[11] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.154      ;
; -0.204 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.043     ; 1.148      ;
; -0.183 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.128      ;
; -0.182 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 1.000        ; 0.153      ; 1.322      ;
; -0.181 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.126      ;
; -0.173 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[10] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.118      ;
; -0.173 ; clock_module:inst|clock_counter:cc|main_counter[14] ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.037     ; 1.123      ;
; -0.172 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.043     ; 1.116      ;
; -0.167 ; clock_module:inst|clock_counter:cc|main_counter[13] ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.037     ; 1.117      ;
; -0.163 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.108      ;
; -0.163 ; clock_module:inst|clock_counter:cc|main_counter[9]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.037     ; 1.113      ;
; -0.162 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[11] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.107      ;
; -0.159 ; clock_module:inst|clock_counter:cc|main_counter[6]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.104      ;
; -0.159 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.104      ;
; -0.158 ; clock_module:inst|clock_counter:cc|main_counter[12] ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.245     ; 0.900      ;
; -0.152 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.097      ;
; -0.141 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[9]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.086      ;
; -0.133 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.078      ;
; -0.133 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.078      ;
; -0.133 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.078      ;
; -0.133 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.078      ;
; -0.133 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.078      ;
; -0.133 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.078      ;
; -0.133 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.078      ;
; -0.133 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.078      ;
; -0.127 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.072      ;
; -0.127 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.072      ;
; -0.127 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.072      ;
; -0.127 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.072      ;
; -0.127 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.072      ;
; -0.127 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.072      ;
; -0.127 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.072      ;
; -0.127 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.072      ;
; -0.126 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.071      ;
; -0.126 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.071      ;
; -0.126 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.071      ;
; -0.126 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.071      ;
; -0.126 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.071      ;
; -0.126 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.071      ;
; -0.126 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.071      ;
; -0.126 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.071      ;
; -0.122 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.067      ;
; -0.122 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.067      ;
; -0.122 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.067      ;
; -0.122 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.067      ;
; -0.122 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.067      ;
; -0.122 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.067      ;
; -0.122 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.067      ;
; -0.122 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.067      ;
; -0.121 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.043     ; 1.065      ;
; -0.120 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.043     ; 1.064      ;
; -0.115 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.060      ;
; -0.115 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.060      ;
; -0.113 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[11] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.058      ;
; -0.111 ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.043     ; 1.055      ;
; -0.107 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 1.000        ; 0.153      ; 1.247      ;
; -0.106 ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.043     ; 1.050      ;
; -0.105 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[8]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.050      ;
; -0.105 ; clock_module:inst|clock_counter:cc|main_counter[6]  ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.037     ; 1.055      ;
; -0.098 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[10] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.043      ;
; -0.095 ; clock_module:inst|clock_counter:cc|main_counter[8]  ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.040      ;
; -0.095 ; clock_module:inst|clock_counter:cc|main_counter[6]  ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.040      ;
; -0.094 ; clock_module:inst|clock_counter:cc|main_counter[12] ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.245     ; 0.836      ;
; -0.094 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[9]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.039      ;
; -0.092 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 1.000        ; 0.153      ; 1.232      ;
; -0.091 ; clock_module:inst|clock_counter:cc|main_counter[6]  ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.036      ;
; -0.091 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[11] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.036      ;
; -0.090 ; clock_module:inst|clock_counter:cc|main_counter[12] ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 1.000        ; -0.245     ; 0.832      ;
; -0.089 ; clock_module:inst|clock_counter:cc|main_counter[10] ; clock_module:inst|clock_counter:cc|main_out         ; SW[4]        ; SW[4]       ; 1.000        ; -0.037     ; 1.039      ;
; -0.085 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.030      ;
; -0.084 ; clock_module:inst|clock_counter:cc|main_out         ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.029      ;
; -0.084 ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; clock_module:inst|clock_counter:cc|CLOCK_2          ; SW[4]        ; SW[4]       ; 1.000        ; -0.043     ; 1.028      ;
; -0.083 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[10] ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.028      ;
; -0.080 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.025      ;
; -0.080 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.025      ;
; -0.080 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.025      ;
; -0.080 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.025      ;
; -0.080 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.025      ;
; -0.080 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.025      ;
; -0.080 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.025      ;
; -0.080 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 1.000        ; -0.042     ; 1.025      ;
+--------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'SW[2]'                                                                                         ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.384 ; counter:inst3|temp[0] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.561      ;
; 0.385 ; counter:inst4|temp[0] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.560      ;
; 0.396 ; counter:inst4|temp[1] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.549      ;
; 0.405 ; counter:inst4|temp[2] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.540      ;
; 0.406 ; counter:inst3|temp[1] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.539      ;
; 0.417 ; counter:inst3|temp[2] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.528      ;
; 0.540 ; counter:inst4|temp[1] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.405      ;
; 0.543 ; counter:inst4|temp[2] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.402      ;
; 0.550 ; counter:inst3|temp[1] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.395      ;
; 0.554 ; counter:inst3|temp[2] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.391      ;
; 0.554 ; counter:inst3|temp[0] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.391      ;
; 0.554 ; counter:inst4|temp[0] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.391      ;
; 0.586 ; counter:inst3|temp[1] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; counter:inst3|temp[2] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; counter:inst3|temp[0] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; counter:inst4|temp[1] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; counter:inst4|temp[2] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.359      ;
; 0.586 ; counter:inst4|temp[0] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 1.000        ; -0.042     ; 0.359      ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_module:inst|clock_counter:cc|CLOCK_1'                                                                                                                                          ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.142 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.356      ; 0.582      ;
; 0.208 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.022      ; 0.314      ;
; 0.296 ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.356      ; 0.736      ;
; 0.338 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.356      ; 0.778      ;
; 0.350 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.356      ; 0.790      ;
; 0.414 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.356      ; 0.854      ;
; 0.449 ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.042      ; 0.575      ;
; 0.453 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.042      ; 0.579      ;
; 0.469 ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.023      ; 0.576      ;
; 0.470 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.023      ; 0.577      ;
; 0.502 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.042      ; 0.628      ;
; 0.528 ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.023      ; 0.635      ;
; 0.618 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.023      ; 0.725      ;
; 0.650 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.042      ; 0.776      ;
; 0.673 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.042      ; 0.799      ;
; 0.680 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.023      ; 0.787      ;
; 0.682 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.023      ; 0.789      ;
; 0.686 ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.023      ; 0.793      ;
; 0.726 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.042      ; 0.852      ;
; 0.740 ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.023      ; 0.847      ;
; 0.804 ; clock_module:inst|clk1_counter[0] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; 0.023      ; 0.911      ;
; 0.870 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.222     ; 0.732      ;
; 0.872 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.222     ; 0.734      ;
; 0.916 ; clock_module:inst|clk1_counter[5] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.222     ; 0.778      ;
; 0.923 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.222     ; 0.785      ;
; 0.925 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.222     ; 0.787      ;
; 0.994 ; clock_module:inst|clk1_counter[2] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.222     ; 0.856      ;
; 1.047 ; clock_module:inst|clk1_counter[1] ; clock_module:inst|clk1_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 0.000        ; -0.222     ; 0.909      ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SW[2]'                                                                                          ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node             ; To Node               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+
; 0.181 ; counter:inst3|temp[1] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; counter:inst3|temp[2] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; counter:inst4|temp[1] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; counter:inst4|temp[2] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.307      ;
; 0.188 ; counter:inst3|temp[0] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; counter:inst4|temp[0] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.314      ;
; 0.204 ; counter:inst3|temp[0] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.330      ;
; 0.204 ; counter:inst4|temp[0] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.330      ;
; 0.205 ; counter:inst3|temp[1] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.331      ;
; 0.210 ; counter:inst3|temp[2] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.336      ;
; 0.216 ; counter:inst4|temp[1] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.342      ;
; 0.222 ; counter:inst4|temp[2] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.348      ;
; 0.304 ; counter:inst4|temp[0] ; counter:inst4|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.430      ;
; 0.305 ; counter:inst3|temp[0] ; counter:inst3|temp[1] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.431      ;
; 0.305 ; counter:inst3|temp[2] ; counter:inst3|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.431      ;
; 0.307 ; counter:inst3|temp[1] ; counter:inst3|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.433      ;
; 0.316 ; counter:inst4|temp[2] ; counter:inst4|temp[0] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.442      ;
; 0.318 ; counter:inst4|temp[1] ; counter:inst4|temp[2] ; SW[2]        ; SW[2]       ; 0.000        ; 0.042      ; 0.444      ;
+-------+-----------------------+-----------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'SW[4]'                                                                                                                                                      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                           ; To Node                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.189 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[0]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.041      ; 0.314      ;
; 0.191 ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.317      ;
; 0.192 ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.318      ;
; 0.256 ; clock_module:inst|clock_counter:cc|main_counter[15] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.245      ; 0.585      ;
; 0.257 ; clock_module:inst|clock_counter:cc|main_counter[11] ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.245      ; 0.586      ;
; 0.290 ; clock_module:inst|clock_counter:cc|main_counter[16] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.050      ; 0.424      ;
; 0.291 ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.417      ;
; 0.291 ; clock_module:inst|clock_counter:cc|main_counter[12] ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.050      ; 0.425      ;
; 0.292 ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.418      ;
; 0.293 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.419      ;
; 0.293 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.419      ;
; 0.294 ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.420      ;
; 0.294 ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.420      ;
; 0.295 ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.421      ;
; 0.295 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.421      ;
; 0.299 ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_module:inst|clock_counter:cc|main_counter[14] ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_module:inst|clock_counter:cc|main_counter[6]  ; clock_module:inst|clock_counter:cc|main_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.425      ;
; 0.299 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.425      ;
; 0.300 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_module:inst|clock_counter:cc|main_counter[10] ; clock_module:inst|clock_counter:cc|main_counter[10] ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_module:inst|clock_counter:cc|main_counter[8]  ; clock_module:inst|clock_counter:cc|main_counter[8]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.426      ;
; 0.300 ; clock_module:inst|clock_counter:cc|main_counter[7]  ; clock_module:inst|clock_counter:cc|main_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.426      ;
; 0.301 ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_module:inst|clock_counter:cc|main_counter[15] ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_module:inst|clock_counter:cc|main_counter[9]  ; clock_module:inst|clock_counter:cc|main_counter[9]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.427      ;
; 0.301 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.427      ;
; 0.302 ; clock_module:inst|clock_counter:cc|main_counter[13] ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.428      ;
; 0.302 ; clock_module:inst|clock_counter:cc|main_counter[11] ; clock_module:inst|clock_counter:cc|main_counter[11] ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.428      ;
; 0.305 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.431      ;
; 0.308 ; clock_module:inst|clock_counter:cc|main_counter[14] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.245      ; 0.637      ;
; 0.309 ; clock_module:inst|clock_counter:cc|main_counter[10] ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.245      ; 0.638      ;
; 0.309 ; clock_module:inst|clock_counter:cc|main_out         ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.435      ;
; 0.322 ; clock_module:inst|clock_counter:cc|main_counter[9]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.245      ; 0.651      ;
; 0.323 ; clock_module:inst|clock_counter:cc|main_counter[13] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.245      ; 0.652      ;
; 0.371 ; clock_module:inst|clock_counter:cc|main_out         ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.497      ;
; 0.375 ; clock_module:inst|clock_counter:cc|main_counter[8]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.245      ; 0.704      ;
; 0.387 ; clock_module:inst|clock_counter:cc|main_counter[7]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.245      ; 0.716      ;
; 0.389 ; clock_module:inst|clock_counter:cc|main_counter[11] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.245      ; 0.718      ;
; 0.392 ; clock_module:inst|clock_counter:cc|main_counter[0]  ; clock_module:inst|clock_counter:cc|main_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.041      ; 0.517      ;
; 0.440 ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.566      ;
; 0.440 ; clock_module:inst|clock_counter:cc|main_counter[6]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.245      ; 0.769      ;
; 0.441 ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.567      ;
; 0.441 ; clock_module:inst|clock_counter:cc|main_counter[10] ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.245      ; 0.770      ;
; 0.442 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.568      ;
; 0.442 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.568      ;
; 0.443 ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.569      ;
; 0.448 ; clock_module:inst|clock_counter:cc|main_counter[6]  ; clock_module:inst|clock_counter:cc|main_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clock_module:inst|clock_counter:cc|main_counter[14] ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.574      ;
; 0.448 ; clock_module:inst|clock_counter:cc|main_counter[2]  ; clock_module:inst|clock_counter:cc|main_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.574      ;
; 0.449 ; clock_module:inst|clock_counter:cc|main_counter[8]  ; clock_module:inst|clock_counter:cc|main_counter[9]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.575      ;
; 0.449 ; clock_module:inst|clock_counter:cc|main_counter[10] ; clock_module:inst|clock_counter:cc|main_counter[11] ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.575      ;
; 0.450 ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.576      ;
; 0.452 ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; clock_module:inst|clock_counter:cc|clk2_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.578      ;
; 0.452 ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.578      ;
; 0.453 ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.579      ;
; 0.453 ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.579      ;
; 0.454 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.245      ; 0.783      ;
; 0.454 ; clock_module:inst|clock_counter:cc|main_counter[9]  ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.245      ; 0.783      ;
; 0.455 ; clock_module:inst|clock_counter:cc|clk1_counter[0]  ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clock_module:inst|clock_counter:cc|clk2_counter[0]  ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clock_module:inst|clock_counter:cc|clk2_counter[2]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.581      ;
; 0.455 ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; clock_module:inst|clock_counter:cc|clk2_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.581      ;
; 0.456 ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.582      ;
; 0.458 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.584      ;
; 0.458 ; clock_module:inst|clock_counter:cc|main_counter[7]  ; clock_module:inst|clock_counter:cc|main_counter[8]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.584      ;
; 0.459 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.585      ;
; 0.459 ; clock_module:inst|clock_counter:cc|main_counter[9]  ; clock_module:inst|clock_counter:cc|main_counter[10] ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.585      ;
; 0.460 ; clock_module:inst|clock_counter:cc|main_counter[13] ; clock_module:inst|clock_counter:cc|main_counter[14] ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.586      ;
; 0.461 ; clock_module:inst|clock_counter:cc|main_counter[1]  ; clock_module:inst|clock_counter:cc|main_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; clock_module:inst|clock_counter:cc|main_counter[7]  ; clock_module:inst|clock_counter:cc|main_counter[9]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.587      ;
; 0.461 ; clock_module:inst|clock_counter:cc|main_out         ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.587      ;
; 0.462 ; clock_module:inst|clock_counter:cc|main_counter[5]  ; clock_module:inst|clock_counter:cc|main_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; clock_module:inst|clock_counter:cc|main_counter[3]  ; clock_module:inst|clock_counter:cc|main_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.588      ;
; 0.462 ; clock_module:inst|clock_counter:cc|main_counter[9]  ; clock_module:inst|clock_counter:cc|main_counter[11] ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.588      ;
; 0.463 ; clock_module:inst|clock_counter:cc|main_counter[11] ; clock_module:inst|clock_counter:cc|main_counter[13] ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.589      ;
; 0.463 ; clock_module:inst|clock_counter:cc|main_counter[13] ; clock_module:inst|clock_counter:cc|main_counter[15] ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.589      ;
; 0.464 ; clock_module:inst|clock_counter:cc|main_out         ; clock_module:inst|clock_counter:cc|clk1_counter[2]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.590      ;
; 0.503 ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.629      ;
; 0.504 ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.630      ;
; 0.505 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.631      ;
; 0.505 ; clock_module:inst|clock_counter:cc|clk2_counter[3]  ; clock_module:inst|clock_counter:cc|clk2_counter[5]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.631      ;
; 0.506 ; clock_module:inst|clock_counter:cc|clk1_counter[5]  ; clock_module:inst|clock_counter:cc|clk1_counter[7]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.632      ;
; 0.506 ; clock_module:inst|clock_counter:cc|main_counter[4]  ; clock_module:inst|clock_counter:cc|main_counter[12] ; SW[4]        ; SW[4]       ; 0.000        ; 0.245      ; 0.835      ;
; 0.506 ; clock_module:inst|clock_counter:cc|clk1_counter[1]  ; clock_module:inst|clock_counter:cc|clk1_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.632      ;
; 0.507 ; clock_module:inst|clock_counter:cc|main_counter[8]  ; clock_module:inst|clock_counter:cc|main_counter[16] ; SW[4]        ; SW[4]       ; 0.000        ; 0.245      ; 0.836      ;
; 0.507 ; clock_module:inst|clock_counter:cc|clk2_counter[1]  ; clock_module:inst|clock_counter:cc|clk2_counter[4]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.633      ;
; 0.508 ; clock_module:inst|clock_counter:cc|clk1_counter[3]  ; clock_module:inst|clock_counter:cc|clk1_counter[6]  ; SW[4]        ; SW[4]       ; 0.000        ; 0.042      ; 0.634      ;
+-------+-----------------------------------------------------+-----------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'clock_module:inst|clock_counter:cc|CLOCK_2'                                                                                                                                          ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                           ; Launch Clock                               ; Latch Clock                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+
; 0.208 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.022      ; 0.314      ;
; 0.252 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.356      ; 0.692      ;
; 0.295 ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.356      ; 0.735      ;
; 0.341 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.356      ; 0.781      ;
; 0.348 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.356      ; 0.788      ;
; 0.414 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.356      ; 0.854      ;
; 0.447 ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.042      ; 0.573      ;
; 0.469 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.023      ; 0.576      ;
; 0.505 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.042      ; 0.631      ;
; 0.525 ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.023      ; 0.632      ;
; 0.529 ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.023      ; 0.636      ;
; 0.563 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.042      ; 0.689      ;
; 0.651 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.042      ; 0.777      ;
; 0.673 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.042      ; 0.799      ;
; 0.673 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.023      ; 0.780      ;
; 0.681 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.023      ; 0.788      ;
; 0.686 ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.023      ; 0.793      ;
; 0.724 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.042      ; 0.850      ;
; 0.739 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.023      ; 0.846      ;
; 0.739 ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.023      ; 0.846      ;
; 0.805 ; clock_module:inst|clk2_counter[0] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; 0.023      ; 0.912      ;
; 0.862 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.213     ; 0.733      ;
; 0.906 ; clock_module:inst|clk2_counter[5] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.213     ; 0.777      ;
; 0.913 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[3] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.213     ; 0.784      ;
; 0.920 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.213     ; 0.791      ;
; 0.971 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[4] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.213     ; 0.842      ;
; 0.986 ; clock_module:inst|clk2_counter[2] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.213     ; 0.857      ;
; 1.037 ; clock_module:inst|clk2_counter[1] ; clock_module:inst|clk2_counter[6] ; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 0.000        ; -0.213     ; 0.908      ;
+-------+-----------------------------------+-----------------------------------+--------------------------------------------+--------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                      ;
+---------------------------------------------+---------+-------+----------+---------+---------------------+
; Clock                                       ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack                            ; -1.996  ; 0.142 ; N/A      ; N/A     ; -3.000              ;
;  SW[2]                                      ; -0.257  ; 0.181 ; N/A      ; N/A     ; -3.000              ;
;  SW[4]                                      ; -1.728  ; 0.189 ; N/A      ; N/A     ; -3.000              ;
;  clock_module:inst|clock_counter:cc|CLOCK_1 ; -1.996  ; 0.142 ; N/A      ; N/A     ; -1.285              ;
;  clock_module:inst|clock_counter:cc|CLOCK_2 ; -1.992  ; 0.208 ; N/A      ; N/A     ; -1.285              ;
; Design-wide TNS                             ; -65.743 ; 0.0   ; 0.0      ; 0.0     ; -77.96              ;
;  SW[2]                                      ; -1.355  ; 0.000 ; N/A      ; N/A     ; -10.710             ;
;  SW[4]                                      ; -47.033 ; 0.000 ; N/A      ; N/A     ; -49.260             ;
;  clock_module:inst|clock_counter:cc|CLOCK_1 ; -8.452  ; 0.000 ; N/A      ; N/A     ; -8.995              ;
;  clock_module:inst|clock_counter:cc|CLOCK_2 ; -8.903  ; 0.000 ; N/A      ; N/A     ; -8.995              ;
+---------------------------------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; HEX0[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; HEX0[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; LEDR[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                     ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 28       ; 0        ; 0        ; 0        ;
; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 28       ; 0        ; 0        ; 0        ;
; SW[2]                                      ; SW[2]                                      ; 18       ; 0        ; 0        ; 0        ;
; SW[4]                                      ; SW[4]                                      ; 402      ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                      ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; From Clock                                 ; To Clock                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; 28       ; 0        ; 0        ; 0        ;
; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; 28       ; 0        ; 0        ; 0        ;
; SW[2]                                      ; SW[2]                                      ; 18       ; 0        ; 0        ; 0        ;
; SW[4]                                      ; SW[4]                                      ; 402      ; 0        ; 0        ; 0        ;
+--------------------------------------------+--------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 3     ; 3    ;
; Unconstrained Input Port Paths  ; 6     ; 6    ;
; Unconstrained Output Ports      ; 16    ; 16   ;
; Unconstrained Output Port Paths ; 56    ; 56   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                         ;
+--------------------------------------------+--------------------------------------------+------+-------------+
; Target                                     ; Clock                                      ; Type ; Status      ;
+--------------------------------------------+--------------------------------------------+------+-------------+
; SW[2]                                      ; SW[2]                                      ; Base ; Constrained ;
; SW[4]                                      ; SW[4]                                      ; Base ; Constrained ;
; clock_module:inst|clock_counter:cc|CLOCK_1 ; clock_module:inst|clock_counter:cc|CLOCK_1 ; Base ; Constrained ;
; clock_module:inst|clock_counter:cc|CLOCK_2 ; clock_module:inst|clock_counter:cc|CLOCK_2 ; Base ; Constrained ;
+--------------------------------------------+--------------------------------------------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; KEY[0]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SW[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; HEX0[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX0[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; HEX1[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; LEDR[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition
    Info: Processing started: Wed Jul 17 15:52:03 2019
Info: Command: quartus_sta lab7 -c lab7
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'lab7.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name clock_module:inst|clock_counter:cc|CLOCK_1 clock_module:inst|clock_counter:cc|CLOCK_1
    Info (332105): create_clock -period 1.000 -name SW[4] SW[4]
    Info (332105): create_clock -period 1.000 -name clock_module:inst|clock_counter:cc|CLOCK_2 clock_module:inst|clock_counter:cc|CLOCK_2
    Info (332105): create_clock -period 1.000 -name SW[2] SW[2]
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|clk1~0  from: datab  to: combout
    Info (332098): Cell: inst|clk2~0  from: datac  to: combout
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.996
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.996              -8.452 clock_module:inst|clock_counter:cc|CLOCK_1 
    Info (332119):    -1.992              -8.903 clock_module:inst|clock_counter:cc|CLOCK_2 
    Info (332119):    -1.728             -47.033 SW[4] 
    Info (332119):    -0.257              -1.355 SW[2] 
Info (332146): Worst-case hold slack is 0.403
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.403               0.000 SW[2] 
    Info (332119):     0.407               0.000 SW[4] 
    Info (332119):     0.445               0.000 clock_module:inst|clock_counter:cc|CLOCK_1 
    Info (332119):     0.445               0.000 clock_module:inst|clock_counter:cc|CLOCK_2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -49.260 SW[4] 
    Info (332119):    -3.000             -10.710 SW[2] 
    Info (332119):    -1.285              -8.995 clock_module:inst|clock_counter:cc|CLOCK_1 
    Info (332119):    -1.285              -8.995 clock_module:inst|clock_counter:cc|CLOCK_2 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|clk1~0  from: datab  to: combout
    Info (332098): Cell: inst|clk2~0  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.603
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.603              -6.709 clock_module:inst|clock_counter:cc|CLOCK_1 
    Info (332119):    -1.602              -7.126 clock_module:inst|clock_counter:cc|CLOCK_2 
    Info (332119):    -1.462             -39.353 SW[4] 
    Info (332119):    -0.129              -0.612 SW[2] 
Info (332146): Worst-case hold slack is 0.352
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.352               0.000 SW[2] 
    Info (332119):     0.365               0.000 SW[4] 
    Info (332119):     0.398               0.000 clock_module:inst|clock_counter:cc|CLOCK_1 
    Info (332119):     0.398               0.000 clock_module:inst|clock_counter:cc|CLOCK_2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -49.260 SW[4] 
    Info (332119):    -3.000             -10.710 SW[2] 
    Info (332119):    -1.285              -8.995 clock_module:inst|clock_counter:cc|CLOCK_1 
    Info (332119):    -1.285              -8.995 clock_module:inst|clock_counter:cc|CLOCK_2 
Info: Analyzing Fast 1200mV 0C Model
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: inst|clk1~0  from: datab  to: combout
    Info (332098): Cell: inst|clk2~0  from: datac  to: combout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.556
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.556              -1.581 clock_module:inst|clock_counter:cc|CLOCK_1 
    Info (332119):    -0.552              -1.618 clock_module:inst|clock_counter:cc|CLOCK_2 
    Info (332119):    -0.355              -4.580 SW[4] 
    Info (332119):     0.384               0.000 SW[2] 
Info (332146): Worst-case hold slack is 0.142
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.142               0.000 clock_module:inst|clock_counter:cc|CLOCK_1 
    Info (332119):     0.181               0.000 SW[2] 
    Info (332119):     0.189               0.000 SW[4] 
    Info (332119):     0.208               0.000 clock_module:inst|clock_counter:cc|CLOCK_2 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -41.285 SW[4] 
    Info (332119):    -3.000              -9.801 SW[2] 
    Info (332119):    -1.000              -7.000 clock_module:inst|clock_counter:cc|CLOCK_1 
    Info (332119):    -1.000              -7.000 clock_module:inst|clock_counter:cc|CLOCK_2 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4835 megabytes
    Info: Processing ended: Wed Jul 17 15:52:10 2019
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:04


