EARLY_POWER_ESTIMATOR_FILE_FORMAT_VERSION,6
QUARTUS_II_VERSION,18.0.0 Build 614 04/24/2018 SJ Standard Edition
PROJECT,"MAX10_System"
REVISION,"MAX10_System"
PROJECT_FILE,"D:/NIH3Repo/max10_projects/CPLD_SpeakerArrayController/MAX10_System.qpf"
TIME,"Tue Jan 28 08:02:22 2020"
TIME_SECONDS,"1580223742"
FAMILY,"MAX 10"
DEVICE,"10M08SA"
PACKAGE,"EQFP"
PART,"10M08SAE144C8GES"
POWER_USE_DEVICE_CHARACTERISTICS,"TYPICAL"
POWER_AUTO_COMPUTE_TJ,"ON"
POWER_TJ_VALUE,"25"
POWER_USE_CUSTOM_COOLING_SOLUTION,"OFF"
MIN_JUNCTION_TEMPERATURE,"0"
MAX_JUNCTION_TEMPERATURE,"85"
POWER_PRESET_COOLING_SOLUTION,"23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
POWER_BOARD_THERMAL_MODEL,"NONE (CONSERVATIVE)"
POWER_USE_TA_VALUE,"25.00"
POWER_BOARD_TEMPERATURE,"-1.00"
POWER_OJC_VALUE,"10.90"
POWER_OCS_VALUE,"0.10"
POWER_OSA_VALUE,"7.20"
POWER_OJB_VALUE,"-1.00"
VCCIO,,1A,2.50,1B,2.50,2,2.50,3,2.50,4,2.50,5,2.50,6,2.50,7,2.50,8,2.50,
RAIL_VOLTAGES,,VCCA,3.000,VCC_ONE,3.000,


BLOCK,PLL,count,1,pll_type,"FAST",pll_is_lvds,"0",pll_dpa_buses,"0",pll_output_max_freq,"12.2897",pll_nominal_vco_freq,"405.515"
BLOCK,M9K,count,2,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"0",ram_porta_data_width,"36",ram_porta_addr_width,"7",ram_porta_depth,"128",ram_porta_ena_static_prob,"0.500000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"0",ram_portb_data_width,"36",ram_portb_addr_width,"7",ram_portb_ena_static_prob,"0.500000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"0.500000",avg_ram_portb_output_toggle_ratio,"0.000000"
BLOCK,M9K,count,31,ram_mode,"Simple Dual Port",ram_read_during_write,"new",ram_porta_fmax,"0",ram_porta_data_width,"4",ram_porta_addr_width,"11",ram_porta_depth,"2048",ram_porta_ena_static_prob,"0.500000",ram_porta_write_ena_static_prob,"0.500000",ram_porta_read_ena_static_prob,"0.000000",avg_ram_porta_output_toggle_ratio,"0.000000",ram_portb_fmax,"10",ram_portb_data_width,"4",ram_portb_addr_width,"11",ram_portb_ena_static_prob,"0.500000",ram_portb_write_ena_static_prob,"0.000000",ram_portb_read_ena_static_prob,"1.000000",avg_ram_portb_output_toggle_ratio,"0.062500"
BLOCK,Combinational cell,count,1378,avg_toggle_rate,"859.510302",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.851234",fmax,"0"
BLOCK,Combinational cell,count,791,avg_toggle_rate,"754848.259203",avg_toggle_rate_ratio,"0.075485",avg_fanout,"2.331226",fmax,"10"
BLOCK,Clock control block,count,1,avg_toggle_rate,"20000000.000000",avg_toggle_rate_ratio,"2.000000",avg_fanout,"813.000000",fmax,"10",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"813",num_lc_comb_fanout,"0",num_lc_ff_fanout,"782",sum_lc_ff_clkena_static_prob,"290.877",avg_lc_ff_clk_ena_static_prob,"0.371965",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"31",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"10.000000",fmax,"0",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"10",num_lc_comb_fanout,"0",num_lc_ff_fanout,"10",sum_lc_ff_clkena_static_prob,"1",avg_lc_ff_clk_ena_static_prob,"0.1",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Other",num_raw_fanout,"1",num_lc_comb_fanout,"0",num_lc_ff_fanout,"0",sum_lc_ff_clkena_static_prob,"0",avg_lc_ff_clk_ena_static_prob,"0",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"1"
BLOCK,Clock control block,count,1,avg_toggle_rate,"1.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1035.000000",fmax,"0",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"1035",num_lc_comb_fanout,"0",num_lc_ff_fanout,"1035",sum_lc_ff_clkena_static_prob,"1025",avg_lc_ff_clk_ena_static_prob,"0.990338",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"0",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,Clock control block,count,1,avg_toggle_rate,"0.000000",avg_toggle_rate_ratio,"0.000000",avg_fanout,"2249.000000",fmax,"0",global_type,"GCLK",global_clk_ena_static_prob,"1",global_type_usage,"Clock",num_raw_fanout,"2249",num_lc_comb_fanout,"0",num_lc_ff_fanout,"2215",sum_lc_ff_clkena_static_prob,"1622.5",avg_lc_ff_clk_ena_static_prob,"0.732506",num_pin_fanout,"0",num_m512_fanout,"0",num_m4k_fanout,"34",num_mram_fanout,"0",num_mlab_fanout,"0",num_dsp_fanout,"0",num_dsp9x9_fanout,"0",num_misc_fanout,"0"
BLOCK,User Flash Memory,count,1,ufm_read_static_prob,"0",ufm_osc_enable_static_prob,"1"
BLOCK,Register cell,count,3286,avg_toggle_rate,"0.979306",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.743153",fmax,"0"
BLOCK,Register cell,count,857,avg_toggle_rate,"1250000.000000",avg_toggle_rate_ratio,"0.125000",avg_fanout,"2.802800",fmax,"10"
BLOCK,I/O pad,count,65,avg_toggle_rate,"0.015385",avg_toggle_rate_ratio,"0.000000",avg_fanout,"1.000000",fmax,"0",io_mode,"INPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"OFF",output_termination_sp,"0",output_ena_static_prob,"0",nsleep_static_prob,"1",vod,"-1",slew_rate,"-1"
BLOCK,I/O pad,count,9,avg_toggle_rate,"0.333333",avg_toggle_rate_ratio,"0.000000",avg_fanout,"0.000000",fmax,"0",io_mode,"OUTPUT_PIN",output_load,"0",io_standard,"2_5",drive_strength,"DEFAULT",is_ddr,"0",input_termination,"OFF",output_termination,"SERIES_50_OHMS_WITHOUT_CALIBRATION",output_termination_sp,"0",output_ena_static_prob,"1",nsleep_static_prob,"0",vod,"-1",slew_rate,"2"
