// Verilated -*- C++ -*-
// DESCRIPTION: Verilator output: Design implementation internals
// See Vmycpu_top.h for the primary calling header

#include "verilated.h"

#include "Vmycpu_top___024root.h"

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__62(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__62\n"); );
    // Body
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
    } else {
        if ((0x79U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x78U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x77U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
        }
        if ((0x76U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
        }
        if ((0x7dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x7cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x7bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
        if ((0x7aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_5__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_6__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_7__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_8__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_9__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_10__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
        }
    }
}

VL_INLINE_OPT void Vmycpu_top___024root___sequent__TOP__63(Vmycpu_top___024root* vlSelf) {
    if (false && vlSelf) {}  // Prevent unused
    Vmycpu_top__Syms* const __restrict vlSymsp VL_ATTR_UNUSED = vlSelf->vlSymsp;
    VL_DEBUG_IF(VL_DBG_MSGF("+    Vmycpu_top___024root___sequent__TOP__63\n"); );
    // Body
    if (vlSelf->mycpu_top__DOT__inst_cache_reset) {
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 = 0U;
        vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 = 0U;
    } else {
        if ((0x77U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_119 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x76U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_118 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x7dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_125 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x7cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_124 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x7bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_123 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x7aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_122 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x79U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_121 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x78U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_11__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_4_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_12__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_5_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_13__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_6_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_14__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_120 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way1_7_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_15__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
        }
        if ((0x75U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_117 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
        }
        if ((0x74U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_116 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
        }
        if ((0x73U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_115 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
        }
        if ((0x72U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_114 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
        }
        if ((0x71U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_113 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
        }
        if ((0x70U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_112 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
        }
        if ((0x6fU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_111 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
        }
        if ((0x6eU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_110 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
        }
        if ((0x6dU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_109 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
        }
        if ((0x6cU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_108 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
        }
        if ((0x6bU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_107 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
        }
        if ((0x6aU == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_106 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
        }
        if ((0x69U == (0x7fU & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                >> 5U)))) {
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_0_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_1_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_1__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_2_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_2__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 4U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x10U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F2__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 8U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                    >> 0x18U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F3__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_3_wen_T_7)
                              ? 0x10U : 0U) ? (IData)(
                                                      (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3_io_wdata 
                                                       >> 0x20U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_3__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F4__DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 1U : 0U) ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata)
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___DOT___GEN_253)))));
            vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_105 
                = (0xffU & (((IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT___icache_data_way0_4_wen_T_7)
                              ? 2U : 0U) ? (IData)(
                                                   (vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4_io_wdata 
                                                    >> 8U))
                             : ((0x7fU == (0x7fU & 
                                           (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                            >> 5U)))
                                 ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_127)
                                 : ((0x7eU == (0x7fU 
                                               & (vlSelf->mycpu_top__DOT__inst_cache__DOT__stage1_sram_addr_reg 
                                                  >> 5U)))
                                     ? (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT__btb_126)
                                     : (IData)(vlSelf->mycpu_top__DOT__inst_cache__DOT__icache_data_4__DOT__icache_data_ram_0__DOT__Look_up_table_read_first___05F1__DOT___GEN_253)))));
        }
    }
}
